Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 29 12:40:44 2021
| Host         : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file block_design_wrapper_timing_summary_routed.rpt -pb block_design_wrapper_timing_summary_routed.pb -rpx block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks   2           
TIMING-7   Critical Warning  No common node between related clocks            2           
TIMING-17  Critical Warning  Non-clocked sequential cell                      32          
LUTAR-1    Warning           LUT drives async reset alert                     11          
PDRC-190   Warning           Suboptimally placed synchronized register chain  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_go_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.878        0.000                      0                 6579        0.016        0.000                      0                 6567        3.020        0.000                       0                  2080  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 4.000}        8.000           125.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.348        0.000                      0                 2700        0.016        0.000                      0                 2700        3.020        0.000                       0                  1461  
clk_fpga_1          0.878        0.000                      0                 2859        0.032        0.000                      0                 2859        3.020        0.000                       0                   619  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          2.924        0.000                      0                   35        0.163        0.000                      0                   29  
clk_fpga_0    clk_fpga_1          4.303        0.000                      0                   76        0.116        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.838        0.000                      0                  685        0.352        0.000                      0                  685  
**async_default**  clk_fpga_0         clk_fpga_1               2.923        0.000                      0                  155        0.272        0.000                      0                  155  
**async_default**  clk_fpga_1         clk_fpga_1               3.845        0.000                      0                  128        0.093        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.173ns (34.905%)  route 4.053ns (65.095%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.543     9.207    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y89         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.477    10.656    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y89         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[12]/C
                         clock pessimism              0.229    10.885    
                         clock uncertainty           -0.125    10.760    
    SLICE_X33Y89         FDPE (Setup_fdpe_C_CE)      -0.205    10.555    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.555    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.173ns (34.905%)  route 4.053ns (65.095%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.543     9.207    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y89         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.477    10.656    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y89         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[13]/C
                         clock pessimism              0.229    10.885    
                         clock uncertainty           -0.125    10.760    
    SLICE_X33Y89         FDPE (Setup_fdpe_C_CE)      -0.205    10.555    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.555    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.173ns (34.905%)  route 4.053ns (65.095%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.543     9.207    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y89         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.477    10.656    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y89         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[14]/C
                         clock pessimism              0.229    10.885    
                         clock uncertainty           -0.125    10.760    
    SLICE_X33Y89         FDPE (Setup_fdpe_C_CE)      -0.205    10.555    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         10.555    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[10]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[11]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[4]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[5]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[6]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[7]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.173ns (34.999%)  route 4.036ns (65.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.687     2.981    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y83         FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.803     4.262    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.301     4.563 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     5.417    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.541 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=3, routed)           0.752     6.294    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_araddr[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.418    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_i_3_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.951 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1_carry__0/CO[1]
                         net (fo=6, routed)           0.610     7.718    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en1
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_3/O
                         net (fo=45, routed)          0.490     8.540    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_rd_en0__2
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1/O
                         net (fo=16, routed)          0.526     9.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr[15]_i_1_n_0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.476    10.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X33Y88         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[8]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Setup_fdpe_C_CE)      -0.205    10.554    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/prev_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  1.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.300%)  route 0.206ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.576     0.912    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X54Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][0]/Q
                         net (fo=1, routed)           0.206     1.282    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.887     1.253    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB18_X3Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.296     1.266    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.681%)  route 0.182ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.659     0.995    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.182     1.318    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.844     1.210    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.931%)  route 0.257ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.575     0.911    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X54Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     1.075 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][4]/Q
                         net (fo=2, routed)           0.257     1.332    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.887     1.253    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB18_X3Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.266    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.887%)  route 0.258ns (61.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.575     0.911    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X54Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     1.075 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][12]/Q
                         net (fo=2, routed)           0.258     1.332    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.887     1.253    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB18_X3Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.266    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.079%)  route 0.202ns (58.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.656     0.992    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.202     1.335    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.844     1.210    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.659     0.995    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.217     1.353    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.844     1.210    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.307%)  route 0.264ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.575     0.911    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X54Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     1.075 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][14]/Q
                         net (fo=2, routed)           0.264     1.339    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[30]
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.887     1.253    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB18_X3Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.266    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.022%)  route 0.195ns (57.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.659     0.995    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y100        FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.136 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.195     1.331    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X55Y99         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.846     1.212    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y99         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.070     1.247    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.624%)  route 0.284ns (63.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.576     0.912    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X54Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][7]/Q
                         net (fo=2, routed)           0.284     1.359    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.887     1.253    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB18_X3Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.266    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.558     0.894    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.117     1.138    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y93         SRLC32E                                      r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.825     1.191    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.039    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y28    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y29    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y38    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y39    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y88    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y93    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y94    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y93    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y94    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y73    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y73    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y90    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y90    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y92    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y92    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y73    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y73    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y89    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y90    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y90    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y92    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y92    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 0.642ns (9.940%)  route 5.817ns (90.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.518     3.445 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/Q
                         net (fo=3, routed)           0.682     4.127    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_wr_addr_OBUF[0]_inst_i_1/O
                         net (fo=32, routed)          5.134     9.386    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_wr_addr[0]
    RAMB36_X5Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.646    10.825    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/CLKARDCLK
                         clock pessimism              0.129    10.954    
                         clock uncertainty           -0.125    10.829    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    10.263    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 0.642ns (10.489%)  route 5.479ns (89.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.518     3.445 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/Q
                         net (fo=3, routed)           0.682     4.127    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_wr_addr_OBUF[0]_inst_i_1/O
                         net (fo=32, routed)          4.796     9.048    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_wr_addr[0]
    RAMB36_X5Y13         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.641    10.820    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y13         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/CLKARDCLK
                         clock pessimism              0.129    10.949    
                         clock uncertainty           -0.125    10.824    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    10.258    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.528ns (27.310%)  route 4.067ns (72.690%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 10.707 - 8.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.644     2.938    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X42Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.518     3.456 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/Q
                         net (fo=4, routed)           0.666     4.122    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.246 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3/O
                         net (fo=1, routed)           0.000     4.246    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.796 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.132 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1/O[0]
                         net (fo=32, routed)          3.400     8.533    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/rd_addr[8]
    RAMB36_X2Y6          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.528    10.707    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y6          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/CLKBWRCLK
                         clock pessimism              0.115    10.822    
                         clock uncertainty           -0.125    10.697    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.741     9.956    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                          9.956    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.640ns (29.467%)  route 3.926ns (70.533%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 10.799 - 8.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.644     2.938    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X42Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.518     3.456 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/Q
                         net (fo=4, routed)           0.666     4.122    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.246 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3/O
                         net (fo=1, routed)           0.000     4.246    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.796 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.244 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1/O[1]
                         net (fo=32, routed)          3.259     8.504    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/rd_addr[9]
    RAMB36_X1Y8          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.620    10.799    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X1Y8          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/CLKBWRCLK
                         clock pessimism              0.115    10.914    
                         clock uncertainty           -0.125    10.789    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.745    10.044    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 0.642ns (11.102%)  route 5.141ns (88.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.518     3.445 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]/Q
                         net (fo=3, routed)           0.682     4.127    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_wr_addr_OBUF[0]_inst_i_1/O
                         net (fo=32, routed)          4.458     8.710    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_wr_addr[0]
    RAMB36_X5Y14         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.636    10.815    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y14         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3/CLKARDCLK
                         clock pessimism              0.129    10.944    
                         clock uncertainty           -0.125    10.819    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    10.253    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.754ns (32.370%)  route 3.665ns (67.630%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 10.707 - 8.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.644     2.938    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X42Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.518     3.456 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/Q
                         net (fo=4, routed)           0.666     4.122    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.246 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3/O
                         net (fo=1, routed)           0.000     4.246    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.796 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.358 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__2/O[1]
                         net (fo=32, routed)          2.998     8.357    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/rd_addr[13]
    RAMB36_X2Y6          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.528    10.707    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y6          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/CLKBWRCLK
                         clock pessimism              0.115    10.822    
                         clock uncertainty           -0.125    10.697    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745     9.952    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.608ns (11.028%)  route 4.905ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.637     2.931    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.456     3.387 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/Q
                         net (fo=34, routed)          0.855     4.242    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.394 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_wr_addr_OBUF[8]_inst_i_1/O
                         net (fo=32, routed)          4.050     8.444    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_wr_addr[8]
    RAMB36_X5Y14         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.636    10.815    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y14         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3/CLKARDCLK
                         clock pessimism              0.129    10.944    
                         clock uncertainty           -0.125    10.819    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    10.045    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_3
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.608ns (11.028%)  route 4.905ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 10.825 - 8.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.637     2.931    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.456     3.387 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/Q
                         net (fo=34, routed)          0.855     4.242    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.394 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_wr_addr_OBUF[8]_inst_i_1/O
                         net (fo=32, routed)          4.050     8.444    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_wr_addr[8]
    RAMB36_X5Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.646    10.825    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/CLKARDCLK
                         clock pessimism              0.129    10.954    
                         clock uncertainty           -0.125    10.829    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    10.055    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.754ns (31.750%)  route 3.770ns (68.250%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 10.823 - 8.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.644     2.938    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X42Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.518     3.456 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/Q
                         net (fo=4, routed)           0.666     4.122    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.246 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3/O
                         net (fo=1, routed)           0.000     4.246    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.796 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.358 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__2/O[1]
                         net (fo=32, routed)          3.104     8.462    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/rd_addr[13]
    RAMB36_X5Y13         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.644    10.823    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y13         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/CLKBWRCLK
                         clock pessimism              0.129    10.952    
                         clock uncertainty           -0.125    10.827    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    10.082    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.754ns (31.759%)  route 3.769ns (68.241%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.644     2.938    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X42Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.518     3.456 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]/Q
                         net (fo=4, routed)           0.666     4.122    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.246 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3/O
                         net (fo=1, routed)           0.000     4.246    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_i_3_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.796 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__0_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__1_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.358 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/rd_addr_carry__2/O[1]
                         net (fo=32, routed)          3.102     8.461    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/rd_addr[13]
    RAMB36_X5Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.648    10.827    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X5Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/CLKBWRCLK
                         clock pessimism              0.129    10.956    
                         clock uncertainty           -0.125    10.831    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    10.086    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  1.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.955%)  route 0.218ns (57.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.569     0.905    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X54Y68         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.164     1.069 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][10]/Q
                         net (fo=1, routed)           0.218     1.286    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.875     1.241    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.254    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.398%)  route 0.223ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.569     0.905    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X54Y68         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.164     1.069 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][22]/Q
                         net (fo=1, routed)           0.223     1.291    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.875     1.241    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.254    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.363ns (69.637%)  route 0.158ns (30.363%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X41Y99         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/Q
                         net (fo=3, routed)           0.158     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_pntr_bin_reg[5][1]
    SLICE_X42Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.236 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gdiff.diff_pntr_pad[6]_i_8/O
                         net (fo=1, routed)           0.000     1.236    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/S[1]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.347 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]_i_2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.414 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.414    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X42Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X42Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.376    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.333%)  route 0.243ns (59.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.569     0.905    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X54Y68         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.164     1.069 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]/Q
                         net (fo=1, routed)           0.243     1.311    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.875     1.241    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.254    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.386ns (70.920%)  route 0.158ns (29.080%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X41Y99         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/Q
                         net (fo=3, routed)           0.158     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_pntr_bin_reg[5][1]
    SLICE_X42Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.236 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gdiff.diff_pntr_pad[6]_i_8/O
                         net (fo=1, routed)           0.000     1.236    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/S[1]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.347 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]_i_2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.437 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.437    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[5]
    SLICE_X42Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X42Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.376    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.381%)  route 0.228ns (60.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.569     0.905    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X54Y68         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]/Q
                         net (fo=1, routed)           0.228     1.280    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.875     1.241    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.242     1.200    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.630%)  route 0.284ns (63.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.578     0.914    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.078 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.284     1.361    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[0]
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.932     1.298    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDRE (Hold_fdre_C_R)         0.009     1.272    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.630%)  route 0.284ns (63.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.578     0.914    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.078 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.284     1.361    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[0]
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.932     1.298    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDRE (Hold_fdre_C_R)         0.009     1.272    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.630%)  route 0.284ns (63.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.578     0.914    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.078 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.284     1.361    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[0]
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.932     1.298    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDRE (Hold_fdre_C_R)         0.009     1.272    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.630%)  route 0.284ns (63.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.578     0.914    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.078 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.284     1.361    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[0]
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.932     1.298    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y100        FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDRE (Hold_fdre_C_R)         0.009     1.272    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y12  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y7   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y10  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y7   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y15  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y13  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y14  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y9   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y12  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y61  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y61  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y63  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y63  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y56  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y56  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y71  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y71  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y65  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y65  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y61  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y61  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y63  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y63  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y56  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y56  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y71  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y71  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y65  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y65  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.058ns (23.168%)  route 3.509ns (76.832%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 10.642 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X57Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.463 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           1.508     4.971    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/empty
    SLICE_X43Y91         LUT4 (Prop_lut4_I2_O)        0.152     5.123 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.745     5.867    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X48Y89         LUT5 (Prop_lut5_I3_O)        0.326     6.193 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.256     7.450    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X49Y72         LUT5 (Prop_lut5_I1_O)        0.124     7.574 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.574    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[1]_i_1_n_0
    SLICE_X49Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.463    10.642    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000    10.642    
                         clock uncertainty           -0.173    10.468    
    SLICE_X49Y72         FDCE (Setup_fdce_C_D)        0.029    10.497    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.052ns (23.067%)  route 3.509ns (76.933%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 10.642 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X57Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.463 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           1.508     4.971    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/empty
    SLICE_X43Y91         LUT4 (Prop_lut4_I2_O)        0.152     5.123 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.745     5.867    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X48Y89         LUT5 (Prop_lut5_I3_O)        0.326     6.193 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.256     7.450    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X49Y72         LUT5 (Prop_lut5_I1_O)        0.118     7.568 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.568    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X49Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.463    10.642    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000    10.642    
                         clock uncertainty           -0.173    10.468    
    SLICE_X49Y72         FDCE (Setup_fdce_C_D)        0.075    10.543    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.058ns (24.665%)  route 3.231ns (75.335%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 10.642 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X57Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.463 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           1.508     4.971    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/empty
    SLICE_X43Y91         LUT4 (Prop_lut4_I2_O)        0.152     5.123 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.745     5.867    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X48Y89         LUT5 (Prop_lut5_I3_O)        0.326     6.193 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.979     7.172    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.296 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_i_1/O
                         net (fo=1, routed)           0.000     7.296    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_i_1_n_0
    SLICE_X49Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.463    10.642    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg/C
                         clock pessimism              0.000    10.642    
                         clock uncertainty           -0.173    10.468    
    SLICE_X49Y72         FDCE (Setup_fdce_C_D)        0.031    10.499    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.058ns (24.794%)  route 3.209ns (75.206%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 10.642 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X57Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.463 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           1.508     4.971    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/empty
    SLICE_X43Y91         LUT4 (Prop_lut4_I2_O)        0.152     5.123 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.745     5.867    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X48Y89         LUT5 (Prop_lut5_I3_O)        0.326     6.193 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.957     7.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X49Y72         LUT5 (Prop_lut5_I1_O)        0.124     7.274 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[0]_i_1_n_0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.463    10.642    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000    10.642    
                         clock uncertainty           -0.173    10.468    
    SLICE_X49Y72         FDPE (Setup_fdpe_C_D)        0.031    10.499    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.456ns (16.350%)  route 2.333ns (83.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.632     2.926    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDPE (Prop_fdpe_C_Q)         0.456     3.382 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          2.333     5.715    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X3Y29         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.566    10.745    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y29         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.745    
                         clock uncertainty           -0.173    10.572    
    RAMB18_X3Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    10.213    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.518ns (20.775%)  route 1.975ns (79.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.525 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          1.975     5.500    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.578    10.757    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y39         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.173    10.584    
    RAMB18_X3Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    10.225    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.419ns (21.839%)  route 1.500ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDCE (Prop_fdce_C_Q)         0.419     3.426 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.500     4.926    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X56Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    10.717    
                         clock uncertainty           -0.173    10.543    
    SLICE_X56Y98         FDCE (Setup_fdce_C_D)       -0.265    10.278    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.642ns (29.537%)  route 1.532ns (70.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.639     2.933    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X46Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.518     3.451 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=5, routed)           1.532     4.983    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124     5.107 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_i_1/O
                         net (fo=1, routed)           0.000     5.107    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_i_1_n_0
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X47Y80         FDCE (Setup_fdce_C_D)        0.031    10.503    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.526%)  route 1.568ns (77.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.637     2.931    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/dram_clk_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.456     3.387 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/Q
                         net (fo=1, routed)           1.568     4.955    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg_n_0_[0]
    SLICE_X44Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.466    10.645    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/user_clk
    SLICE_X44Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/C
                         clock pessimism              0.000    10.645    
                         clock uncertainty           -0.173    10.471    
    SLICE_X44Y78         FDCE (Setup_fdce_C_D)       -0.108    10.363    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.478ns (25.855%)  route 1.371ns (74.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.652     2.946    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.371     4.795    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.480    10.659    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    10.659    
                         clock uncertainty           -0.173    10.485    
    SLICE_X40Y98         FDCE (Setup_fdce_C_D)       -0.265    10.220    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  5.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.541%)  route 0.527ns (80.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.128     1.010 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.527     1.537    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.023     1.373    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.021%)  route 0.519ns (75.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.519     1.575    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X40Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.173     1.364    
    SLICE_X40Y98         FDCE (Hold_fdce_C_D)         0.047     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.511%)  route 0.528ns (80.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.128     1.010 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.528     1.538    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.023     1.373    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.148ns (23.381%)  route 0.485ns (76.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.148     1.041 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.485     1.526    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X40Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.173     1.364    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)        -0.007     1.357    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.870%)  route 0.523ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.523     1.580    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X40Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.173     1.364    
    SLICE_X40Y98         FDCE (Hold_fdce_C_D)         0.046     1.410    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.703%)  route 0.575ns (80.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.575     1.597    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.076     1.426    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.472%)  route 0.525ns (71.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X46Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=5, routed)           0.525     1.573    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.618 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_i_1/O
                         net (fo=1, routed)           0.000     1.618    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_i_1_n_0
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X47Y80         FDCE (Hold_fdce_C_D)         0.092     1.445    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.208ns (27.750%)  route 0.542ns (72.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X46Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=5, routed)           0.542     1.589    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.044     1.633 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[1]_i_1/O
                         net (fo=1, routed)           0.000     1.633    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[1]_i_1_n_0
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X47Y80         FDCE (Hold_fdce_C_D)         0.107     1.460    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.545%)  route 0.580ns (80.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.580     1.603    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.075     1.425    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.148ns (23.037%)  route 0.494ns (76.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.148     1.041 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.494     1.535    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.173     1.364    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)        -0.007     1.357    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.671ns (49.839%)  route 1.682ns (50.162%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     3.346 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/Q
                         net (fo=1, routed)           1.682     5.028    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.299     5.327 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5/O
                         net (fo=1, routed)           0.000     5.327    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.840 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.957 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.280 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.280    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_6
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.468    10.647    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/C
                         clock pessimism              0.000    10.647    
                         clock uncertainty           -0.173    10.473    
    SLICE_X42Y79         FDCE (Setup_fdce_C_D)        0.109    10.582    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.565ns (47.678%)  route 1.717ns (52.322%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 10.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.651     2.945    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X45Y93         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     3.364 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/Q
                         net (fo=1, routed)           1.717     5.081    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[7]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.297     5.378 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2/O
                         net (fo=1, routed)           0.000     5.378    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.779 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.227 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.227    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_6
    SLICE_X44Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.478    10.657    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X44Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]/C
                         clock pessimism              0.000    10.657    
                         clock uncertainty           -0.173    10.483    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)        0.062    10.545    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.587ns (48.549%)  route 1.682ns (51.451%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     3.346 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/Q
                         net (fo=1, routed)           1.682     5.028    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.299     5.327 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5/O
                         net (fo=1, routed)           0.000     5.327    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.840 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.957 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.196 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.196    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_5
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.468    10.647    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/C
                         clock pessimism              0.000    10.647    
                         clock uncertainty           -0.173    10.473    
    SLICE_X42Y79         FDCE (Setup_fdce_C_D)        0.109    10.582    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.567ns (48.233%)  route 1.682ns (51.767%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     3.346 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/Q
                         net (fo=1, routed)           1.682     5.028    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.299     5.327 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5/O
                         net (fo=1, routed)           0.000     5.327    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.840 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.957 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.176 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.176    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_7
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.468    10.647    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/C
                         clock pessimism              0.000    10.647    
                         clock uncertainty           -0.173    10.473    
    SLICE_X42Y79         FDCE (Setup_fdce_C_D)        0.109    10.582    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.470ns (46.119%)  route 1.717ns (53.881%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 10.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.651     2.945    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X45Y93         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     3.364 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/Q
                         net (fo=1, routed)           1.717     5.081    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[7]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.297     5.378 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2/O
                         net (fo=1, routed)           0.000     5.378    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.779 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.132 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.132    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_5
    SLICE_X44Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.478    10.657    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X44Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/C
                         clock pessimism              0.000    10.657    
                         clock uncertainty           -0.173    10.483    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)        0.062    10.545    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.554ns (48.025%)  route 1.682ns (51.975%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     3.346 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/Q
                         net (fo=1, routed)           1.682     5.028    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.299     5.327 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5/O
                         net (fo=1, routed)           0.000     5.327    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.840 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.163 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.163    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_6
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)        0.109    10.581    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.543ns (48.485%)  route 1.639ns (51.515%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.648     2.942    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/user_clk
    SLICE_X40Y88         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     3.398 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[3]/Q
                         net (fo=1, routed)           1.639     5.037    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/Q[3]
    SLICE_X43Y86         LUT3 (Prop_lut3_I2_O)        0.124     5.161 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[0]_i_4/O
                         net (fo=1, routed)           0.000     5.161    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[0]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.562 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.562    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.790    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.124    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[12]_i_1_n_6
    SLICE_X43Y89         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.477    10.656    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X43Y89         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[13]/C
                         clock pessimism              0.000    10.656    
                         clock uncertainty           -0.173    10.482    
    SLICE_X43Y89         FDCE (Setup_fdce_C_D)        0.062    10.544    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[13]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.546ns (47.896%)  route 1.682ns (52.104%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     3.346 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[4]/Q
                         net (fo=1, routed)           1.682     5.028    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.299     5.327 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5/O
                         net (fo=1, routed)           0.000     5.327    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_5_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.840 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.155 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.155    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_4
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)        0.109    10.581    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.454ns (45.847%)  route 1.717ns (54.153%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 10.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.651     2.945    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X45Y93         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     3.364 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/Q
                         net (fo=1, routed)           1.717     5.081    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[7]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.297     5.378 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2/O
                         net (fo=1, routed)           0.000     5.378    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.779 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.116 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.116    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_7
    SLICE_X44Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.478    10.657    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X44Y95         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]/C
                         clock pessimism              0.000    10.657    
                         clock uncertainty           -0.173    10.483    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)        0.062    10.545    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.451ns (45.796%)  route 1.717ns (54.204%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 10.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.651     2.945    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X45Y93         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     3.364 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[7]/Q
                         net (fo=1, routed)           1.717     5.081    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[7]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.297     5.378 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2/O
                         net (fo=1, routed)           0.000     5.378    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[4]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.779 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.113 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.113    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_6
    SLICE_X44Y94         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.478    10.657    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/C
                         clock pessimism              0.000    10.657    
                         clock uncertainty           -0.173    10.483    
    SLICE_X44Y94         FDCE (Setup_fdce_C_D)        0.062    10.545    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  4.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.296ns (42.679%)  route 0.398ns (57.321%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.555     0.891    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X45Y92         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128     1.019 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[8]/Q
                         net (fo=1, routed)           0.398     1.416    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[8]
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.098     1.514 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_5/O
                         net (fo=1, routed)           0.000     1.514    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_5_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.584 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.584    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_7
    SLICE_X44Y94         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.824     1.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.173     1.363    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.105     1.468    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.249ns (35.923%)  route 0.444ns (64.077%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.554     0.890    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/user_clk
    SLICE_X41Y88         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[7]/Q
                         net (fo=1, routed)           0.444     1.475    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/Q[7]
    SLICE_X43Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.520 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[4]_i_2/O
                         net (fo=1, routed)           0.000     1.520    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[4]_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.583 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.583    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[4]_i_1_n_4
    SLICE_X43Y87         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.820     1.186    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[7]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.173     1.359    
    SLICE_X43Y87         FDCE (Hold_fdce_C_D)         0.105     1.464    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.256ns (35.447%)  route 0.466ns (64.553%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X43Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/Q
                         net (fo=1, routed)           0.466     1.489    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[8]
    SLICE_X42Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.534 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_5/O
                         net (fo=1, routed)           0.000     1.534    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_5_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.604 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.604    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_7
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X42Y78         FDCE (Hold_fdce_C_D)         0.134     1.485    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.251ns (36.197%)  route 0.442ns (63.803%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.554     0.890    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/user_clk
    SLICE_X40Y88         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[5]/Q
                         net (fo=1, routed)           0.442     1.473    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/Q[5]
    SLICE_X43Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.518 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[4]_i_4/O
                         net (fo=1, routed)           0.000     1.518    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[4]_i_4_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.583 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.583    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[4]_i_1_n_6
    SLICE_X43Y87         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.820     1.186    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[5]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.173     1.359    
    SLICE_X43Y87         FDCE (Hold_fdce_C_D)         0.105     1.464    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.777%)  route 0.473ns (65.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           0.473     1.493    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[1]
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.538 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     1.538    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.604 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.604    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_6
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[1]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.173     1.348    
    SLICE_X42Y76         FDCE (Hold_fdce_C_D)         0.134     1.482    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.274ns (39.035%)  route 0.428ns (60.965%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.555     0.891    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/user_clk
    SLICE_X42Y90         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[9]/Q
                         net (fo=1, routed)           0.428     1.483    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/Q[9]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.528 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[8]_i_4/O
                         net (fo=1, routed)           0.000     1.528    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[8]_i_4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.593 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.593    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]_i_1_n_6
    SLICE_X43Y88         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.822     1.188    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X43Y88         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.173     1.361    
    SLICE_X43Y88         FDCE (Hold_fdce_C_D)         0.105     1.466    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.274ns (38.563%)  route 0.437ns (61.437%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.553     0.889    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/user_clk
    SLICE_X46Y87         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           0.437     1.489    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/Q[1]
    SLICE_X43Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.534 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     1.534    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.599 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.599    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]_i_2_n_6
    SLICE_X43Y86         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.819     1.185    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X43Y86         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.173     1.358    
    SLICE_X43Y86         FDCE (Hold_fdce_C_D)         0.105     1.463    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.279ns (37.359%)  route 0.468ns (62.641%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[12]/Q
                         net (fo=1, routed)           0.468     1.515    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[12]
    SLICE_X42Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.560 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[12]_i_4/O
                         net (fo=1, routed)           0.000     1.560    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[12]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.630 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.630    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_7
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.813     1.179    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.173     1.352    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.134     1.486    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.251ns (33.325%)  route 0.502ns (66.675%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X41Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[2]/Q
                         net (fo=1, routed)           0.502     1.523    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[2]
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.568 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_5/O
                         net (fo=1, routed)           0.000     1.568    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_5_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.633 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.633    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_5
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[2]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.173     1.348    
    SLICE_X42Y76         FDCE (Hold_fdce_C_D)         0.134     1.482    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.249ns (34.221%)  route 0.479ns (65.779%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.556     0.892    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X45Y93         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[11]/Q
                         net (fo=1, routed)           0.479     1.511    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[11]
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.556 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_2/O
                         net (fo=1, routed)           0.000     1.556    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.619 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.619    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_4
    SLICE_X44Y94         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.824     1.190    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.173     1.363    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.105     1.468    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][12]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][13]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][14]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][14]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][15]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][15]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][4]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][4]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][5]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][5]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][6]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.610ns (14.033%)  route 3.737ns (85.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.494     7.274    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y98         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_go_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.642ns (14.185%)  route 3.884ns (85.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.651     2.945    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X46Y95         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.307     3.770    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.124     3.894 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1/O
                         net (fo=314, routed)         3.577     7.471    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]
    SLICE_X41Y80         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_go_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.468    10.647    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X41Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_go_reg/C
                         clock pessimism              0.229    10.876    
                         clock uncertainty           -0.125    10.751    
    SLICE_X41Y80         FDCE (Recov_fdce_C_CLR)     -0.405    10.346    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_go_reg
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.610ns (14.507%)  route 3.595ns (85.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.352     7.132    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/AR[0]
    SLICE_X55Y97         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.537    10.716    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X55Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][8]/C
                         clock pessimism              0.129    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X55Y97         FDCE (Recov_fdce_C_CLR)     -0.608    10.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  2.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.150     1.171    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.150     1.171    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.150     1.171    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.150     1.171    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.150     1.171    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.150     1.171    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.177     1.198    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X46Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X46Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.177     1.198    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X46Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X46Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.177     1.198    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X46Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X46Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.021 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.177     1.198    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X46Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.809     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X46Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.354    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.610ns (14.167%)  route 3.696ns (85.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.453     7.233    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y100        FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.712    10.891    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y100        FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.000    10.891    
                         clock uncertainty           -0.173    10.718    
    SLICE_X56Y100        FDPE (Recov_fdpe_C_PRE)     -0.562    10.156    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.156    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.610ns (14.167%)  route 3.696ns (85.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 10.891 - 8.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.633     2.927    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X49Y72         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.383 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          2.243     5.626    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.154     5.780 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.453     7.233    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y100        FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.712    10.891    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y100        FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.000    10.891    
                         clock uncertainty           -0.173    10.718    
    SLICE_X56Y100        FDPE (Recov_fdpe_C_PRE)     -0.562    10.156    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.156    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.643%)  route 3.671ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         2.746     7.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]_0
    SLICE_X58Y70         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.526    10.705    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X58Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][19]/C
                         clock pessimism              0.000    10.705    
                         clock uncertainty           -0.173    10.531    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.361    10.170    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][19]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.643%)  route 3.671ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         2.746     7.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]_0
    SLICE_X58Y70         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.526    10.705    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X58Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]/C
                         clock pessimism              0.000    10.705    
                         clock uncertainty           -0.173    10.531    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.361    10.170    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.643%)  route 3.671ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         2.746     7.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]_0
    SLICE_X58Y70         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.526    10.705    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X58Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][3]/C
                         clock pessimism              0.000    10.705    
                         clock uncertainty           -0.173    10.531    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.361    10.170    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][3]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][18]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.643%)  route 3.671ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         2.746     7.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]_0
    SLICE_X58Y70         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.526    10.705    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X58Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][18]/C
                         clock pessimism              0.000    10.705    
                         clock uncertainty           -0.173    10.531    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.319    10.212    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][18]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.643%)  route 3.671ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         2.746     7.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]_0
    SLICE_X58Y70         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.526    10.705    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X58Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][20]/C
                         clock pessimism              0.000    10.705    
                         clock uncertainty           -0.173    10.531    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.319    10.212    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][20]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.643%)  route 3.671ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         2.746     7.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]_0
    SLICE_X58Y70         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.526    10.705    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X58Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][2]/C
                         clock pessimism              0.000    10.705    
                         clock uncertainty           -0.173    10.531    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.319    10.212    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][2]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.704ns (17.176%)  route 3.395ns (82.824%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         1.580     6.030    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rst
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.154 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.889     7.043    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X45Y78         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.466    10.645    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg/C
                         clock pessimism              0.000    10.645    
                         clock uncertainty           -0.173    10.471    
    SLICE_X45Y78         FDCE (Recov_fdce_C_CLR)     -0.405    10.066    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/state_reg
  -------------------------------------------------------------------
                         required time                         10.066    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.704ns (17.176%)  route 3.395ns (82.824%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        1.650     2.944    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X45Y91         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=2, routed)           0.926     4.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=287, routed)         1.580     6.030    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rst
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.154 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.889     7.043    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/rst0_out
    SLICE_X45Y78         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.466    10.645    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/dram_clk_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
                         clock pessimism              0.000    10.645    
                         clock uncertainty           -0.173    10.471    
    SLICE_X45Y78         FDCE (Recov_fdce_C_CLR)     -0.405    10.066    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.066    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.212ns (35.908%)  route 0.378ns (64.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.556     0.892    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X46Y95         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.199     1.255    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X45Y96         LUT3 (Prop_lut3_I1_O)        0.048     1.303 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/U_CYCLES_GT_0.regs[0][0]_i_1/O
                         net (fo=1, routed)           0.179     1.482    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/flush_s
    SLICE_X44Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/fclk1
    SLICE_X44Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.173     1.364    
    SLICE_X44Y98         FDCE (Remov_fdce_C_CLR)     -0.154     1.210    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.977%)  route 0.596ns (74.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.234     1.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y79         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.813     1.179    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.173     1.352    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.285    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.977%)  route 0.596ns (74.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.234     1.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y79         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.813     1.179    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.173     1.352    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.285    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.977%)  route 0.596ns (74.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.234     1.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y79         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.813     1.179    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.173     1.352    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.285    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.818%)  route 0.601ns (74.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.239     1.695    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y77         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.818%)  route 0.601ns (74.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.239     1.695    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y77         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.818%)  route 0.601ns (74.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.239     1.695    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y77         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[6]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.818%)  route 0.601ns (74.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.239     1.695    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y77         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[7]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.173     1.350    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.331%)  route 0.650ns (75.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.289     1.745    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y78         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.284    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.331%)  route 0.650ns (75.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1461, routed)        0.550     0.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X42Y82         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram0_wr_clear_reg/Q
                         net (fo=20, routed)          0.361     1.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.456 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.289     1.745    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/rst0_out
    SLICE_X42Y78         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.284    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.960ns (28.253%)  route 2.438ns (71.747%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.652     2.946    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/output_reg[0]/Q
                         net (fo=6, routed)           1.009     4.411    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/take_it_tg_sync
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.150     4.561 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_rd_flush_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.941     5.502    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/dram_rd_flush
    SLICE_X45Y96         LUT3 (Prop_lut3_I2_O)        0.354     5.856 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/U_CYCLES_GT_0.regs[0][0]_i_1/O
                         net (fo=1, routed)           0.488     6.344    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/flush_s
    SLICE_X44Y98         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.479    10.658    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/fclk1
    SLICE_X44Y98         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/C
                         clock pessimism              0.263    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X44Y98         FDCE (Recov_fdce_C_CLR)     -0.607    10.189    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.683%)  route 1.310ns (69.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 10.641 - 8.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.631     2.925    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y75         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.037    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.161 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.654     4.815    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X49Y73         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.462    10.641    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    10.870    
                         clock uncertainty           -0.125    10.745    
    SLICE_X49Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    10.386    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.683%)  route 1.310ns (69.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 10.641 - 8.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.631     2.925    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y75         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.037    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.161 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.654     4.815    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X49Y73         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.462    10.641    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229    10.870    
                         clock uncertainty           -0.125    10.745    
    SLICE_X49Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    10.386    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.683%)  route 1.310ns (69.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 10.641 - 8.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.631     2.925    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y75         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.037    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.161 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.654     4.815    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X49Y73         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.462    10.641    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229    10.870    
                         clock uncertainty           -0.125    10.745    
    SLICE_X49Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    10.386    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.580ns (33.462%)  route 1.153ns (66.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.653     2.947    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.403 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     3.923    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X39Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.047 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.633     4.680    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X42Y99         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.480    10.659    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    10.402    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.402    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.580ns (33.462%)  route 1.153ns (66.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.653     2.947    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.403 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     3.923    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X39Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.047 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.633     4.680    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X42Y99         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.480    10.659    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    10.402    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.402    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.456ns (29.595%)  route 1.085ns (70.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 10.642 - 8.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.632     2.926    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDPE (Prop_fdpe_C_Q)         0.456     3.382 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.085     4.467    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X48Y72         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.463    10.642    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X48Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.263    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.405    10.375    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.456ns (29.595%)  route 1.085ns (70.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 10.642 - 8.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.632     2.926    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y73         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDPE (Prop_fdpe_C_Q)         0.456     3.382 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.085     4.467    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X48Y72         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.463    10.642    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X48Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.263    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.405    10.375    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.911%)  route 0.991ns (63.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.463 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     3.983    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X57Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.107 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.471     4.578    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X58Y98         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.265    10.982    
                         clock uncertainty           -0.125    10.857    
    SLICE_X58Y98         FDPE (Recov_fdpe_C_PRE)     -0.361    10.496    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.911%)  route 0.991ns (63.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.713     3.007    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.463 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     3.983    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X57Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.107 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.471     4.578    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X58Y98         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y98         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.265    10.982    
                         clock uncertainty           -0.125    10.857    
    SLICE_X58Y98         FDPE (Recov_fdpe_C_PRE)     -0.361    10.496    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X42Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X42Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X43Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X43Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X43Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X43Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X43Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.653%)  route 0.212ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.212     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X43Y100        FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.911     1.277    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y100        FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.621%)  route 0.180ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.660     0.996    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y100        FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.124 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.180     1.304    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X57Y99         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.848     1.214    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.030    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.426%)  route 0.149ns (47.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y99         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.149     1.205    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X44Y99         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=618, routed)         0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y99         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X44Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.371    





