// Seed: 338229591
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9,
    input tri0 id_10,
    input wand id_11
);
  assign id_2 = -1 & id_0;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd62,
    parameter id_13 = 32'd27
) (
    output wand id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input wor id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    input uwire id_8,
    output logic id_9,
    output wor id_10,
    input wor _id_11,
    output uwire id_12,
    input uwire _id_13,
    output wire id_14,
    output uwire id_15
);
  always id_9 <= -1;
  wire id_17;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_12,
      id_15,
      id_4,
      id_4,
      id_7,
      id_4,
      id_4,
      id_5,
      id_4,
      id_7
  );
  wire [id_11 : id_13] id_18;
endmodule
