AArch64 RV+SB+fence.rw.rw+po-ctrlfencei
"DMB.SYdWR Fre PodWR DpCtrlIsbdR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=DMB.SYdWR Fre PodWR DpCtrlIsbdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z; 1:X5=x;
}
 P0          | P1           ;
 MOV W0,#1   | MOV W0,#1    ;
 STR W0,[X1] | STR W0,[X1]  ;
 DMB SY      | LDR W2,[X3]  ;
 LDR W2,[X3] | CBNZ W2,LC00 ;
             | LC00:        ;
             | ISB          ;
             | LDR W4,[X5]  ;
exists
(0:X2=0 /\ 1:X4=0)
