{
    "name": "full-adder",
    "transistors":
    [
        {
            "id": 0,
            "name": "NOT A0",
            "type": "NMOS",
            "gate_wire": 1,
            "source_wire": 17,
            "drain_wire": 0
        },
        {
            "id": 1,
            "name": "NOT A1",
            "type": "NMOS",
            "gate_wire": 2,
            "source_wire": 18,
            "drain_wire": 0
        },
        {
            "id": 2,
            "name": "NOT A2",
            "type": "NMOS",
            "gate_wire": 3,
            "source_wire": 19,
            "drain_wire": 0
        },
        {
            "id": 3,
            "name": "NOT A3",
            "type": "NMOS",
            "gate_wire": 4,
            "source_wire": 20,
            "drain_wire": 0
        },
        {
            "id": 4,
            "name": "NOT A4",
            "type": "NMOS",
            "gate_wire": 5,
            "source_wire": 21,
            "drain_wire": 0
        },
        {
            "id": 5,
            "name": "NOT A5",
            "type": "NMOS",
            "gate_wire": 6,
            "source_wire": 22,
            "drain_wire": 0
        },
        {
            "id": 6,
            "name": "NOT A6",
            "type": "NMOS",
            "gate_wire": 7,
            "source_wire": 23,
            "drain_wire": 0
        },
        {
            "id": 7,
            "name": "NOT A7",
            "type": "NMOS",
            "gate_wire": 8,
            "source_wire": 24,
            "drain_wire": 0
        },
        {
            "id": 8,
            "name": "NOT B0",
            "type": "NMOS",
            "gate_wire": 9,
            "source_wire": 25,
            "drain_wire": 0
        },
        {
            "id": 9,
            "name": "NOT B1",
            "type": "NMOS",
            "gate_wire": 10,
            "source_wire": 26,
            "drain_wire": 0
        },
        {
            "id": 10,
            "name": "NOT B2",
            "type": "NMOS",
            "gate_wire": 11,
            "source_wire": 27,
            "drain_wire": 0
        },
        {
            "id": 11,
            "name": "NOT B3",
            "type": "NMOS",
            "gate_wire": 12,
            "source_wire": 28,
            "drain_wire": 0
        },
        {
            "id": 12,
            "name": "NOT B4",
            "type": "NMOS",
            "gate_wire": 13,
            "source_wire": 29,
            "drain_wire": 0
        },
        {
            "id": 13,
            "name": "NOT B5",
            "type": "NMOS",
            "gate_wire": 14,
            "source_wire": 30,
            "drain_wire": 0
        },
        {
            "id": 14,
            "name": "NOT B6",
            "type": "NMOS",
            "gate_wire": 15,
            "source_wire": 31,
            "drain_wire": 0
        },
        {
            "id": 15,
            "name": "NOT B7",
            "type": "NMOS",
            "gate_wire": 16,
            "source_wire": 32,
            "drain_wire": 0
        },
        {
            "id": 16,
            "name": "Adder0 -> XINT = A0 NAND ~B0 -> Transistor A0",
            "type": "NMOS",
            "gate_wire": 1,
            "source_wire": 33,
            "drain_wire": 0
        },
        {
            "id": 17,
            "name": "Adder0 -> XINT = A0 NAND ~B0 -> Transistor ~B0",
            "type": "NMOS",
            "gate_wire": 25,
            "source_wire": 34,
            "drain_wire": 33
        },
        {
            "id": 18,
            "name": "Adder0 -> YINT = B0 NAND ~A0 -> Transistor B0",
            "type": "NMOS",
            "gate_wire": 9,
            "source_wire": 35,
            "drain_wire": 0
        },
        {
            "id": 19,
            "name": "Adder0 -> YINT = B0 NAND ~A0 -> Transistor ~A0",
            "type": "NMOS",
            "gate_wire": 17,
            "source_wire": 36,
            "drain_wire": 35
        },
        {
            "id": 20,
            "name": "Adder0 -> S0 = XINT NAND YINT -> Transistor XINT",
            "type": "NMOS",
            "gate_wire": 34,
            "source_wire": 37,
            "drain_wire": 0
        },
        {
            "id": 21,
            "name": "Adder0 -> S0 = XINT NAND YINT -> Transistor YINT",
            "type": "NMOS",
            "gate_wire": 36,
            "source_wire": 38,
            "drain_wire": 37
        },
        {
            "id": 22,
            "name": "Adder0 -> C0 = ~A0 NOR ~B0 -> Transistor ~A0",
            "type": "NMOS",
            "gate_wire": 17,
            "source_wire": 39,
            "drain_wire": 0
        },
        {
            "id": 23,
            "name": "Adder0 -> C0 = ~A0 NOR ~B0 -> Transistor ~A0",
            "type": "NMOS",
            "gate_wire": 25,
            "source_wire": 39,
            "drain_wire": 0
        },
        {
            "id": 24,
            "name": "Adder1 -> NOT C0",
            "type": "NMOS",
            "gate_wire": 39,
            "source_wire": 40,
            "drain_wire": 0
        },
        {
            "id": 25,
            "name": "Adder1 -> DINT = A1 NAND ~B1 -> Transistor A1",
            "type": "NMOS",
            "gate_wire": 2,
            "source_wire": 41,
            "drain_wire": 0
        },
        {
            "id": 26,
            "name": "Adder1 -> DINT = A1 NAND ~B1 -> Transistor ~B1",
            "type": "NMOS",
            "gate_wire": 26,
            "source_wire": 42,
            "drain_wire": 41
        },
        {
            "id": 27,
            "name": "Adder1 -> DINT = ~A1 NAND B1 -> Transistor ~A1",
            "type": "NMOS",
            "gate_wire": 18,
            "source_wire": 43,
            "drain_wire": 0
        },
        {
            "id": 28,
            "name": "Adder1 -> DINT = ~A1 NAND B1 -> Transistor B1",
            "type": "NMOS",
            "gate_wire": 10,
            "source_wire": 44,
            "drain_wire": 43
        },
        {
            "id": 29,
            "name": "Adder1 -> FINT = DINT NAND EINT -> Transistor DINT",
            "type": "NMOS",
            "gate_wire": 42,
            "source_wire": 45,
            "drain_wire": 0
        },
        {
            "id": 30,
            "name": "Adder1 -> FINT = DINT NAND EINT -> Transistor EINT",
            "type": "NMOS",
            "gate_wire": 44,
            "source_wire": 46,
            "drain_wire": 45
        },
        {
            "id": 31,
            "name": "Adder1 -> NOT FINT",
            "type": "NMOS",
            "gate_wire": 46,
            "source_wire": 47,
            "drain_wire": 0
        },
        {
            "id": 32,
            "name": "Adder1 -> GINT = ~FINT NAND C0 -> Transistor FINT",
            "type": "NMOS",
            "gate_wire": 47,
            "source_wire": 48,
            "drain_wire": 0
        },
        {
            "id": 33,
            "name": "Adder1 -> GINT = ~FINT NAND C0 -> Transistor C0",
            "type": "NMOS",
            "gate_wire": 39,
            "source_wire": 49,
            "drain_wire": 48
        },
        {
            "id": 34,
            "name": "Adder1 -> HINT = FINT NAND ~C0 -> Transistor FINT",
            "type": "NMOS",
            "gate_wire": 46,
            "source_wire": 50,
            "drain_wire": 0
        },
        {
            "id": 35,
            "name": "Adder1 -> HINT = FINT NAND ~C0 -> Transistor ~C0",
            "type": "NMOS",
            "gate_wire": 40,
            "source_wire": 51,
            "drain_wire": 50
        },
        {
            "id": 36,
            "name": "Adder1 -> S1 = GINT NAND HINT -> Transistor GINT",
            "type": "NMOS",
            "gate_wire": 49,
            "source_wire": 52,
            "drain_wire": 0
        },
        {
            "id": 37,
            "name": "Adder1 -> S1 = GINT NAND HINT -> Transistor HINT",
            "type": "NMOS",
            "gate_wire": 51,
            "source_wire": 53,
            "drain_wire": 52
        },
        {
            "id": 38,
            "name": "Adder1 -> IINT = A1 NAND B1 -> Transistor A1",
            "type": "NMOS",
            "gate_wire": 2,
            "source_wire": 54,
            "drain_wire": 0
        },
        {
            "id": 39,
            "name": "Adder1 -> IINT = A1 NAND B1 -> Transistor B1",
            "type": "NMOS",
            "gate_wire": 10,
            "source_wire": 55,
            "drain_wire": 54
        },
        {
            "id": 40,
            "name": "Adder1 -> JINT = ~A1 NAND ~B1 -> Transistor ~A1",
            "type": "NMOS",
            "gate_wire": 18,
            "source_wire": 56,
            "drain_wire": 0
        },
        {
            "id": 41,
            "name": "Adder1 -> JINT = ~A1 NAND ~B1 -> Transistor ~B1",
            "type": "NMOS",
            "gate_wire": 26,
            "source_wire": 57,
            "drain_wire": 56
        },
        {
            "id": 42,
            "name": "Adder1 -> KINT = C0 NAND JINT -> Transistor C0",
            "type": "NMOS",
            "gate_wire": 39,
            "source_wire": 58,
            "drain_wire": 0
        },
        {
            "id": 43,
            "name": "Adder1 -> KINT = C0 NAND JINT -> Transistor JINT",
            "type": "NMOS",
            "gate_wire": 57,
            "source_wire": 59,
            "drain_wire": 58
        },
        {
            "id": 44,
            "name": "Adder1 -> C1 = IINT NAND KINT -> Transistor IINT",
            "type": "NMOS",
            "gate_wire": 55,
            "source_wire": 60,
            "drain_wire": 0
        },
        {
            "id": 45,
            "name": "Adder1 -> C1 = IINT NAND KINT -> Transistor KINT",
            "type": "NMOS",
            "gate_wire": 59,
            "source_wire": 61,
            "drain_wire": 60
        }
    ],
    "wires":
    [
        {
            "id": 0,
            "name": "GND",
            "special": "GND",
            "ctrl_transistors":
            [
                0, 1, 2, 3, 4, 5, 6, 7,
                8, 9, 10, 11, 12, 13, 14, 15,
                16, 18, 20, 22, 23,
                24, 25, 27, 29, 31, 32, 34, 36, 38, 40, 42, 44
            ],
            "gate_transistors": []
        },
        {
            "id": 1,
            "name": "A0",
            "ctrl_transistors":[],
            "gate_transistors":[ 0, 16 ]
        },
        {
            "id": 2,
            "name": "A1",
            "ctrl_transistors":[],
            "gate_transistors":[ 1, 25, 38 ]
        },
        {
            "id": 3,
            "name": "A2",
            "ctrl_transistors":[],
            "gate_transistors":[ 2 ]
        },
        {
            "id": 4,
            "name": "A3",
            "ctrl_transistors":[],
            "gate_transistors":[ 3 ]
        },
        {
            "id": 5,
            "name": "A4",
            "ctrl_transistors":[],
            "gate_transistors":[ 4 ]
        },
        {
            "id": 6,
            "name": "A5",
            "ctrl_transistors":[],
            "gate_transistors":[ 5 ]
        },
        {
            "id": 7,
            "name": "A6",
            "ctrl_transistors":[],
            "gate_transistors":[ 6 ]
        },
        {
            "id": 8,
            "name": "A7",
            "ctrl_transistors":[],
            "gate_transistors":[ 7 ]
        },
        {
            "id": 9,
            "name": "B0",
            "ctrl_transistors":[],
            "gate_transistors":[ 8, 18 ]
        },
        {
            "id": 10,
            "name": "B1",
            "ctrl_transistors":[],
            "gate_transistors":[ 9, 28, 39 ]
        },
        {
            "id": 11,
            "name": "B2",
            "ctrl_transistors":[],
            "gate_transistors":[ 10 ]
        },
        {
            "id": 12,
            "name": "B3",
            "ctrl_transistors":[],
            "gate_transistors":[ 11 ]
        },
        {
            "id": 13,
            "name": "B4",
            "ctrl_transistors":[],
            "gate_transistors":[ 12 ]
        },
        {
            "id": 14,
            "name": "B5",
            "ctrl_transistors":[],
            "gate_transistors":[ 13 ]
        },
        {
            "id": 15,
            "name": "B6",
            "ctrl_transistors":[],
            "gate_transistors":[ 14 ]
        },
        {
            "id": 16,
            "name": "B7",
            "ctrl_transistors":[],
            "gate_transistors":[ 15 ]
        },
        {
            "id": 17,
            "name": "~A0",
            "pulled": "HIGH",
            "ctrl_transistors": [ 0 ],
            "gate_transistors": [ 19, 22 ]
        },
        {
            "id": 18,
            "name": "~A1",
            "pulled": "HIGH",
            "ctrl_transistors": [ 1 ],
            "gate_transistors": [ 27, 40 ]
        },
        {
            "id": 19,
            "name": "~A2",
            "pulled": "HIGH",
            "ctrl_transistors": [ 2 ],
            "gate_transistors": []
        },
        {
            "id": 20,
            "name": "~A3",
            "pulled": "HIGH",
            "ctrl_transistors": [ 3 ],
            "gate_transistors": []
        },
        {
            "id": 21,
            "name": "~A4",
            "pulled": "HIGH",
            "ctrl_transistors": [ 4 ],
            "gate_transistors": []
        },
        {
            "id": 22,
            "name": "~A5",
            "pulled": "HIGH",
            "ctrl_transistors": [ 5 ],
            "gate_transistors": []
        },
        {
            "id": 23,
            "name": "~A6",
            "pulled": "HIGH",
            "ctrl_transistors": [ 6 ],
            "gate_transistors": []
        },
        {
            "id": 24,
            "name": "~A7",
            "pulled": "HIGH",
            "ctrl_transistors": [ 7 ],
            "gate_transistors": []
        },
        {
            "id": 25,
            "name": "~B0",
            "pulled": "HIGH",
            "ctrl_transistors": [ 8 ],
            "gate_transistors": [ 17, 23 ]
        },
        {
            "id": 26,
            "name": "~B1",
            "pulled": "HIGH",
            "ctrl_transistors": [ 9 ],
            "gate_transistors": [ 26, 41 ]
        },
        {
            "id": 27,
            "name": "~B2",
            "pulled": "HIGH",
            "ctrl_transistors": [ 10 ],
            "gate_transistors": []
        },
        {
            "id": 28,
            "name": "~B3",
            "pulled": "HIGH",
            "ctrl_transistors": [ 11 ],
            "gate_transistors": []
        },
        {
            "id": 29,
            "name": "~B4",
            "pulled": "HIGH",
            "ctrl_transistors": [ 12 ],
            "gate_transistors": []
        },
        {
            "id": 30,
            "name": "~B5",
            "pulled": "HIGH",
            "ctrl_transistors": [ 13 ],
            "gate_transistors": []
        },
        {
            "id": 31,
            "name": "~B6",
            "pulled": "HIGH",
            "ctrl_transistors": [ 14 ],
            "gate_transistors": []
        },
        {
            "id": 32,
            "name": "~B7",
            "pulled": "HIGH",
            "ctrl_transistors": [ 15 ],
            "gate_transistors": []
        },
        {
            "id": 33,
            "name": "Adder0 -> XINT = A0 NAND ~B0 -> Intermediate",
            "pulled": "NONE",
            "ctrl_transistors": [ 16, 17 ],
            "gate_transistors": []
        },
        {
            "id": 34,
            "name": "Adder0 -> XINT = A0 NAND ~B0 -> XINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 17 ],
            "gate_transistors": [ 20 ]
        },
        {
            "id": 35,
            "name": "Adder0 -> YINT = B0 NAND ~A0 -> Intermediate",
            "pulled": "NONE",
            "ctrl_transistors": [ 18, 19 ],
            "gate_transistors": []
        },
        {
            "id": 36,
            "name": "Adder0 -> YINT = B0 NAND ~A0 -> YINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 19 ],
            "gate_transistors": [ 21 ]
        },
        {
            "id": 37,
            "name": "Adder0 -> S0 = XINT NAND YINT -> Intermediate",
            "pulled": "NONE",
            "ctrl_transistors": [ 20, 21 ],
            "gate_transistors": []
        },
        {
            "id": 38,
            "name": "Adder0 -> S0 = XINT NAND YINT -> S0",
            "pulled": "HIGH",
            "ctrl_transistors": [ 21 ],
            "gate_transistors": []
        },
        {
            "id": 39,
            "name": "Adder0 -> C0",
            "pulled": "HIGH",
            "ctrl_transistors": [ 22, 23 ],
            "gate_transistors": [ 24, 33, 42 ]
        },
        {
            "id": 40,
            "name": "Adder1 -> ~C0",
            "pulled": "HIGH",
            "ctrl_transistors": [ 24 ],
            "gate_transistors": [ 35 ]
        },
        {
            "id": 41,
            "name": "Adder1 -> DINT = A1 NAND ~B1 -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 25, 26 ],
            "gate_transistors": []
        },
        {
            "id": 42,
            "name": "Adder1 -> DINT = A1 NAND ~B1 -> DINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 26 ],
            "gate_transistors": [ 29 ]
        },
        {
            "id": 43,
            "name": "Adder1 -> EINT = ~A1 NAND B1 -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 27, 28 ],
            "gate_transistors": []
        },
        {
            "id": 44,
            "name": "Adder1 -> EINT = ~A1 NAND B1 -> EINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 28 ],
            "gate_transistors": [ 30 ]
        },
        {
            "id": 45,
            "name": "Adder1 -> FINT = DINT NAND EINT -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 29, 30 ],
            "gate_transistors": []
        },
        {
            "id": 46,
            "name": "Adder1 -> FINT = DINT NAND EINT -> FINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 30 ],
            "gate_transistors": [ 31, 34 ]
        },
        {
            "id": 47,
            "name": "Adder1 -> ~FINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 31 ],
            "gate_transistors": [ 32 ]
        },
        {
            "id": 48,
            "name": "Adder1 -> GINT = ~FINT NAND C0 -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 32, 33 ],
            "gate_transistors": []
        },
        {
            "id": 49,
            "name": "Adder1 -> GINT = ~FINT NAND C0 -> GINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 33 ],
            "gate_transistors": [ 36 ]
        },
        {
            "id": 50,
            "name": "Adder1 -> HINT = FINT NAND ~C0 -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 34, 35 ],
            "gate_transistors": []
        },
        {
            "id": 51,
            "name": "Adder1 -> HINT = FINT NAND ~C0 -> HINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 35 ],
            "gate_transistors": [ 37 ]
        },
        {
            "id": 52,
            "name": "Adder1 -> S1 = GINT NAND HINT -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 36, 37 ],
            "gate_transistors": []
        },
        {
            "id": 53,
            "name": "Adder1 -> S1 = GINT NAND HINT -> S1",
            "pulled": "HIGH",
            "ctrl_transistors": [ 37 ],
            "gate_transistors": []
        },
        {
            "id": 54,
            "name": "Adder1 -> IINT = A1 NAND B1 -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 38, 39 ],
            "gate_transistors": []
        },
        {
            "id": 55,
            "name": "Adder1 -> IINT = A1 NAND B1 -> IINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 39 ],
            "gate_transistors": [ 44 ]
        },
        {
            "id": 56,
            "name": "Adder1 -> JINT = ~A1 NAND ~B1 -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 40, 41 ],
            "gate_transistors": []
        },
        {
            "id": 57,
            "name": "Adder1 -> JINT = ~A1 NAND ~B1 -> JINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 41 ],
            "gate_transistors": [ 43 ]
        },
        {
            "id": 58,
            "name": "Adder1 -> KINT = C0 NAND JINT -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 42, 43 ],
            "gate_transistors": []
        },
        {
            "id": 59,
            "name": "Adder1 -> KINT = C0 NAND JINT -> KINT",
            "pulled": "HIGH",
            "ctrl_transistors": [ 43 ],
            "gate_transistors": [ 45 ]
        },
        {
            "id": 60,
            "name": "Adder1 -> C1 = IINT NAND KINT -> Intermediate",
            "pulled": "HIGH",
            "ctrl_transistors": [ 44, 45 ],
            "gate_transistors": []
        },
        {
            "id": 61,
            "name": "Adder1 -> C1 = IINT NAND KINT -> C1",
            "pulled": "HIGH",
            "ctrl_transistors": [ 45 ],
            "gate_transistors": []
        }
    ],
    "registers":
    [
        {
            "id": 0,
            "name": "A",
            "wire_ids": [ 1, 2, 3, 4, 5, 6, 7, 8 ]
        },
        {
            "id": 1,
            "name": "B",
            "wire_ids": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
        },
        {
            "id": 2,
            "name": "~A",
            "wire_ids": [ 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        {
            "id": 3,
            "name": "~B",
            "wire_ids": [ 25, 26, 27, 28, 29, 30, 31, 32 ]
        },
        {
            "id": 4,
            "name": "S",
            "wire_ids": [ 38, 53 ]
        },
        {
            "id": 5,
            "name": "C",
            "wire_ids": [ 39, 61 ]
        }
    ]
}