; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused__to_copy_gt_sum_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %6 = and i32 %5, 31, !dbg !10
  %7 = lshr i32 %5, 5, !dbg !10
  %8 = shl i32 %5, 2, !dbg !10
  %9 = and i32 %8, 252, !dbg !10
  %10 = zext nneg i32 %9 to i64, !dbg !11
  %11 = getelementptr float, ptr addrspace(1) %0, i64 %10, !dbg !11
  %12 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %11, i1 true) #3, !dbg !12
  %13 = extractvalue { i32, i32, i32, i32 } %12, 0, !dbg !12
  %14 = extractvalue { i32, i32, i32, i32 } %12, 1, !dbg !12
  %15 = extractvalue { i32, i32, i32, i32 } %12, 2, !dbg !12
  %16 = extractvalue { i32, i32, i32, i32 } %12, 3, !dbg !12
  %17 = icmp eq i32 %6, 0, !dbg !13
  %18 = and i32 %7, 1, !dbg !13
  %19 = zext nneg i32 %18 to i64, !dbg !13
  %20 = getelementptr float, ptr addrspace(3) @global_smem, i64 %19, !dbg !13
  %21 = icmp slt i32 %5, 2, !dbg !13
  %22 = sext i32 %5 to i64, !dbg !13
  %23 = getelementptr float, ptr addrspace(3) @global_smem, i64 %22, !dbg !13
  %24 = and i32 %5, 1, !dbg !13
  %25 = icmp eq i32 %24, 0, !dbg !13
  %26 = and i1 %21, %25, !dbg !13
  %27 = getelementptr i1, ptr addrspace(1) %1, i64 %10, !dbg !17
  %28 = insertelement <4 x i32> poison, i32 %13, i64 0, !dbg !12
  %29 = insertelement <4 x i32> %28, i32 %14, i64 1, !dbg !12
  %30 = insertelement <4 x i32> %29, i32 %15, i64 2, !dbg !12
  %31 = insertelement <4 x i32> %30, i32 %16, i64 3, !dbg !12
  %32 = bitcast <4 x i32> %31 to <4 x float>, !dbg !12
  %33 = fcmp ogt <4 x float> %32, zeroinitializer, !dbg !18
  %34 = extractelement <4 x i1> %33, i64 0, !dbg !19
  %35 = uitofp i1 %34 to float, !dbg !19
  %36 = extractelement <4 x i1> %33, i64 1, !dbg !19
  %37 = uitofp i1 %36 to float, !dbg !19
  %38 = extractelement <4 x i1> %33, i64 2, !dbg !19
  %39 = uitofp i1 %38 to float, !dbg !19
  %40 = extractelement <4 x i1> %33, i64 3, !dbg !19
  %41 = uitofp i1 %40 to float, !dbg !19
  %42 = fadd float %35, %37, !dbg !20
  %43 = fadd float %42, %39, !dbg !20
  %44 = fadd float %43, %41, !dbg !20
  %45 = bitcast float %44 to i32, !dbg !13
  %46 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %45, i32 16, i32 31), !dbg !13
  %47 = bitcast i32 %46 to float, !dbg !13
  %48 = fadd float %44, %47, !dbg !20
  %49 = bitcast float %48 to i32, !dbg !13
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 8, i32 31), !dbg !13
  %51 = bitcast i32 %50 to float, !dbg !13
  %52 = fadd float %48, %51, !dbg !20
  %53 = bitcast float %52 to i32, !dbg !13
  %54 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %53, i32 4, i32 31), !dbg !13
  %55 = bitcast i32 %54 to float, !dbg !13
  %56 = fadd float %52, %55, !dbg !20
  %57 = bitcast float %56 to i32, !dbg !13
  %58 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %57, i32 2, i32 31), !dbg !13
  %59 = bitcast i32 %58 to float, !dbg !13
  %60 = fadd float %56, %59, !dbg !20
  %61 = bitcast float %60 to i32, !dbg !13
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 1, i32 31), !dbg !13
  %63 = bitcast i32 %62 to float, !dbg !13
  %64 = fadd float %60, %63, !dbg !20
  %65 = bitcast float %64 to <1 x i32>, !dbg !13
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %20, <1 x i32> %65, i1 %17) #3, !dbg !13
  tail call void @llvm.nvvm.barrier0(), !dbg !13
  %66 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %23, i1 %21) #3, !dbg !13
  %67 = bitcast i32 %66 to float, !dbg !13
  %68 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %66, i32 1, i32 31), !dbg !13
  %69 = bitcast i32 %68 to float, !dbg !13
  %70 = fadd float %67, %69, !dbg !20
  %71 = bitcast float %70 to <1 x i32>, !dbg !13
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %23, <1 x i32> %71, i1 %26) #3, !dbg !13
  tail call void @llvm.nvvm.barrier0(), !dbg !13
  %72 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !13
  %73 = fadd float %72, 0.000000e+00, !dbg !22
  %74 = zext <4 x i1> %33 to <4 x i8>, !dbg !26
  %75 = bitcast <4 x i8> %74 to i32, !dbg !26
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %75, ptr addrspace(1) %27, i1 true) #3, !dbg !26
  %urem = and i32 %5, 63, !dbg !27
  %76 = icmp eq i32 %urem, 0, !dbg !27
  %77 = bitcast float %73 to i32, !dbg !27
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %77, ptr addrspace(1) %2, i1 %76) #3, !dbg !27
  ret void, !dbg !28
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cwualke2yfowvdwaesxetutks6r3t2x66t3j5fvfps6lvdwjp6on.py", directory: "inductor_cache/wu")
!4 = !{ptr @triton_per_fused__to_copy_gt_sum_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__to_copy_gt_sum_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__to_copy_gt_sum_0", linkageName: "triton_per_fused__to_copy_gt_sum_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 31, column: 30, scope: !7)
!12 = !DILocation(line: 31, column: 35, scope: !7)
!13 = !DILocation(line: 267, column: 36, scope: !14, inlinedAt: !16)
!14 = distinct !DILexicalBlockFile(scope: !7, file: !15, discriminator: 0)
!15 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!16 = !DILocation(line: 36, column: 57, scope: !7)
!17 = !DILocation(line: 37, column: 25, scope: !7)
!18 = !DILocation(line: 33, column: 18, scope: !7)
!19 = !DILocation(line: 34, column: 19, scope: !7)
!20 = !DILocation(line: 256, column: 15, scope: !21, inlinedAt: !16)
!21 = distinct !DILexicalBlockFile(scope: !14, file: !15, discriminator: 0)
!22 = !DILocation(line: 73, column: 15, scope: !23, inlinedAt: !25)
!23 = distinct !DILexicalBlockFile(scope: !7, file: !24, discriminator: 0)
!24 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!25 = !DILocation(line: 36, column: 44, scope: !7)
!26 = !DILocation(line: 37, column: 63, scope: !7)
!27 = !DILocation(line: 38, column: 59, scope: !7)
!28 = !DILocation(line: 38, column: 4, scope: !7)
