From dabb759354d4ad817e50ecb79b0349056fbd7417 Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Mon, 7 Dec 2020 02:33:00 +0000
Subject: [PATCH] arm64: dts: rockchip: rk3568-evb1-ddr4-v10: Add edp2vga
 bridge support

Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: Iee2bd1c111fa133364493ad1a679c4dd6f5a756a
---
 .../dts/rockchip/rk3568-evb1-ddr4-v10.dtsi    | 27 +++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi
index c071aa167e4f..51de357320a2 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi
@@ -33,6 +33,16 @@
 		vin-supply = <&vcc3v3_sys>;
 	};
 
+	vcc3v3_vga: vcc3v3-vga {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_vga";
+		regulator-always-on;
+		regulator-boot-on;
+		gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		vin-supply = <&vcc3v3_sys>;
+	};
+
 	pcie30_avdd0v9: pcie30-avdd0v9 {
 		compatible = "regulator-fixed";
 		regulator-name = "pcie30_avdd0v9";
@@ -127,6 +137,23 @@
 	power-supply = <&vcc3v3_lcd1_n>;
 };
 
+&edp {
+	hpd-gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+&edp_phy {
+	status = "okay";
+};
+
+&edp_in_vp0 {
+	status = "okay";
+};
+
+&edp_in_vp1 {
+	status = "disabled";
+};
+
 &gmac0 {
 	phy-mode = "rgmii";
 	clock_in_out = "output";
-- 
2.35.3

