
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.183915                       # Number of seconds simulated
sim_ticks                                183915415000                       # Number of ticks simulated
final_tick                               183915415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 696734                       # Simulator instruction rate (inst/s)
host_op_rate                                  1142986                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1379624370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651564                       # Number of bytes of host memory used
host_seconds                                   133.31                       # Real time elapsed on the host
sim_insts                                    92880370                       # Number of instructions simulated
sim_ops                                     152369604                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          814848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             837440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         2624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            41                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 41                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             122839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4430558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4553398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        122839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           122839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           14267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                14267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           14267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            122839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4430558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4567665                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43764297                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    12054208                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           715                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           203                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   124385631                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        367830830                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    92880370                       # Number of instructions committed
system.cpu.committedOps                     152369604                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             151350718                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1891168                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      8772469                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    151350718                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           340121087                       # number of times the integer registers were read
system.cpu.num_int_register_writes          131933761                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             56809838                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52010949                       # number of times the CC registers were written
system.cpu.num_mem_refs                      55818502                       # number of memory refs
system.cpu.num_load_insts                    43764294                       # Number of load instructions
system.cpu.num_store_insts                   12054208                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  367830830                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          11500750                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326540      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                  94317828     61.90%     62.11% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.11% # Class of executed instruction
system.cpu.op_class::IntDiv                   1905770      1.25%     63.37% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.37% # Class of executed instruction
system.cpu.op_class::MemRead                 43764238     28.72%     92.09% # Class of executed instruction
system.cpu.op_class::MemWrite                12053793      7.91%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  152369604                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.067502                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55818505                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            108260                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            515.596758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.067502                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         111745270                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        111745270                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     43669423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43669423                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11986904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11986904                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      55656327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55656327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     55656327                       # number of overall hits
system.cpu.dcache.overall_hits::total        55656327                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        94874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94874                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        67304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67304                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       162178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       162178                       # number of overall misses
system.cpu.dcache.overall_misses::total        162178                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2482719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2482719000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1333912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1333912000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3816631000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3816631000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3816631000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3816631000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     43764297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43764297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12054208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12054208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55818505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55818505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55818505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55818505                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002168                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005583                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002905                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26168.592027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26168.592027                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19819.208368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19819.208368                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23533.592719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23533.592719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23533.592719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23533.592719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         9424                       # number of writebacks
system.cpu.dcache.writebacks::total              9424                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        94874                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94874                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        67304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        67304                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       162178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       162178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       162178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       162178                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2387845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2387845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1266608000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1266608000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3654453000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3654453000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3654453000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3654453000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005583                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005583                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002905                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002905                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002905                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25168.592027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25168.592027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18819.208368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18819.208368                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22533.592719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22533.592719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22533.592719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22533.592719                       # average overall mshr miss latency
system.cpu.dcache.replacements                 107748                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.402212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           124385631                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          352367.226629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.402212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         248771615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        248771615                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    124385278                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       124385278                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     124385278                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        124385278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    124385278                       # number of overall hits
system.cpu.icache.overall_hits::total       124385278                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57182000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57182000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57182000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57182000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57182000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    124385631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    124385631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    124385631                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    124385631                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    124385631                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    124385631                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 161988.668555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 161988.668555                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 161988.668555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 161988.668555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 161988.668555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 161988.668555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56829000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56829000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56829000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56829000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56829000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56829000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 160988.668555                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 160988.668555                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 160988.668555                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 160988.668555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 160988.668555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 160988.668555                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2034.092676                       # Cycle average of tags in use
system.l2.tags.total_refs                    12257224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     71578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    171.242896                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.565690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.287451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2028.239536                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.990351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1974                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98129386                       # Number of tag accesses
system.l2.tags.data_accesses                 98129386                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         9424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9424                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        11986904                       # number of WriteClean hits
system.l2.WriteClean_hits::total             11986904                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data             53917                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                53917                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   674                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          36373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36373                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 37047                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37047                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                37047                       # number of overall hits
system.l2.overall_hits::total                   37047                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            12712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12712                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        58501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58501                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               71213                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71566                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              71213                       # number of overall misses
system.l2.overall_misses::total                 71566                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        31500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    592410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     592410500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56261000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1863617500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1863617500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2456028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2512289000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56261000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2456028000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2512289000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         9424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     11986904                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         11986904                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         53918                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            53918                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          13386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        94874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         94874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            108260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108613                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           108260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108613                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000019                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.949649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949649                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.616618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616618                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.657796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658908                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.657796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658908                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data        31500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        31500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 46602.462240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 46602.462240                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 159379.603399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 159379.603399                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31856.164852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31856.164852                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 159379.603399                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 34488.478227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35104.504933                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 159379.603399                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 34488.478227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35104.504933                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                69152                       # number of writebacks
system.l2.writebacks::total                     69152                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        12712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12712                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        58501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58501                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          71213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         71213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71566                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        21500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        21500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    465290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    465290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1278607500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1278607500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1743898000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1796629000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1743898000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1796629000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.949649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.616618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616618                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.657796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.658908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.657796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.658908                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 36602.462240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36602.462240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 149379.603399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 149379.603399                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21856.164852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21856.164852                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 149379.603399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 24488.478227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25104.504933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 149379.603399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 24488.478227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25104.504933                       # average overall mshr miss latency
system.l2.replacements                          69530                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 11968.857367                       # Cycle average of tags in use
system.l3.tags.total_refs                      140818                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     13085                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.761788                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        109.853697                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      11859.003670                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.006705                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.723816                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.730521                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         12791                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        12739                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.780701                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    294721                       # Number of tag accesses
system.l3.tags.data_accesses                   294721                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        69152                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            69152                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 81                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    81                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          58400                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             58400                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 58481                       # number of demand (read+write) hits
system.l3.demand_hits::total                    58481                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                58481                       # number of overall hits
system.l3.overall_hits::total                   58481                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            12631                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               12631                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          101                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             454                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               12732                       # number of demand (read+write) misses
system.l3.demand_misses::total                  13085                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              12732                       # number of overall misses
system.l3.overall_misses::total                 13085                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    324608000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     324608000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     48848000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     21896500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     70744500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      48848000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     346504500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        395352500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     48848000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    346504500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       395352500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        69152                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        69152                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          12712                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             12712                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        58501                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         58854                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             71213                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                71566                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            71213                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               71566                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993628                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993628                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.001726                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.007714                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.178788                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.182838                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.178788                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.182838                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 25699.311218                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 25699.311218                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 138379.603399                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 216797.029703                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 155824.889868                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 138379.603399                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 27215.245052                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 30214.176538                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 138379.603399                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 27215.245052                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 30214.176538                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                   41                       # number of writebacks
system.l3.writebacks::total                        41                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        12631                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          12631                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          12732                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             13085                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         12732                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            13085                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    198298000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    198298000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45318000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     20886500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     66204500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45318000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    219184500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    264502500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45318000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    219184500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    264502500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993628                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993628                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.001726                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.007714                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.178788                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.182838                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.178788                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.182838                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 15699.311218                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 15699.311218                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 128379.603399                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 206797.029703                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 145824.889868                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 128379.603399                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 17215.245052                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 20214.176538                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 128379.603399                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 17215.245052                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 20214.176538                       # average overall mshr miss latency
system.l3.replacements                            294                       # number of replacements
system.membus.snoop_filter.tot_requests         13176                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           91                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict               50                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12631                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        26261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        26261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       840064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       840064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  840064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13085                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13382000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           65467000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       270322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       161709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            489                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             95227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        11986904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           98905                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           53918                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          53918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13386                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        94874                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12419008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12419757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    774693632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              774718976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69733                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4425728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231775     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    489      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18124984000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         189349000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       140818                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        69252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            203                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 183915415000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             58854                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        69193                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             352                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            12712                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           12712                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        58854                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       212385                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9005952                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             294                       # Total snoops (count)
system.tol3bus.snoopTraffic                      2624                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            71861                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002825                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.053075                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  71658     99.72%     99.72% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    203      0.28%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              71861                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          139561000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         107349500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
