// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel4_HH_
#define _myFuncAccel4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel4_fcmp_32ns_32ns_1_2_1.h"

namespace ap_rtl {

struct myFuncAccel4 : public sc_module {
    // Port declarations 43
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<32> > threshold;
    sc_in< sc_lv<32> > data0_0;
    sc_in< sc_lv<32> > data0_1;
    sc_in< sc_lv<32> > data0_2;
    sc_in< sc_lv<32> > data0_3;
    sc_in< sc_lv<32> > data0_4;
    sc_in< sc_lv<32> > data0_5;
    sc_in< sc_lv<32> > data0_6;
    sc_in< sc_lv<32> > data0_7;
    sc_in< sc_lv<32> > data0_8;
    sc_in< sc_lv<32> > data0_9;
    sc_in< sc_lv<32> > data0_10;
    sc_in< sc_lv<32> > data0_11;
    sc_in< sc_lv<32> > data0_12;
    sc_in< sc_lv<32> > data0_13;
    sc_in< sc_lv<32> > data0_14;
    sc_in< sc_lv<32> > data0_15;
    sc_out< sc_logic > data1_req_din;
    sc_in< sc_logic > data1_req_full_n;
    sc_out< sc_logic > data1_req_write;
    sc_in< sc_logic > data1_rsp_empty_n;
    sc_out< sc_logic > data1_rsp_read;
    sc_out< sc_lv<32> > data1_address;
    sc_in< sc_lv<32> > data1_datain;
    sc_out< sc_lv<32> > data1_dataout;
    sc_out< sc_lv<32> > data1_size;
    sc_out< sc_logic > data_out_req_din;
    sc_in< sc_logic > data_out_req_full_n;
    sc_out< sc_logic > data_out_req_write;
    sc_in< sc_logic > data_out_rsp_empty_n;
    sc_out< sc_logic > data_out_rsp_read;
    sc_out< sc_lv<32> > data_out_address;
    sc_in< sc_lv<32> > data_out_datain;
    sc_out< sc_lv<32> > data_out_dataout;
    sc_out< sc_lv<32> > data_out_size;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    myFuncAccel4(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel4);

    ~myFuncAccel4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U5;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U6;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U7;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U8;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U9;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > i_1_reg_242;
    sc_signal< sc_lv<32> > bitcast_ln51_1_fu_293_p1;
    sc_signal< sc_lv<1> > icmp_ln51_3_fu_301_p2;
    sc_signal< sc_lv<1> > icmp_ln32_fu_307_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter8;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter8_reg;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln32_reg_715_pp0_iter9_reg;
    sc_signal< sc_lv<32> > i_fu_312_p2;
    sc_signal< sc_lv<32> > i_reg_719;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > shl_ln40_fu_318_p2;
    sc_signal< sc_lv<32> > shl_ln40_reg_724;
    sc_signal< sc_lv<1> > or_ln51_1_fu_339_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > data_out_addr_reg_743;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter2_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter3_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter4_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter5_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter6_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter7_reg;
    sc_signal< sc_lv<32> > data_out_addr_reg_743_pp0_iter8_reg;
    sc_signal< sc_lv<32> > data1_addr_read_reg_748;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > data1_addr_read_1_reg_756;
    sc_signal< sc_lv<32> > data1_addr_read_2_reg_764;
    sc_signal< sc_lv<32> > data1_addr_read_3_reg_772;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > grp_fu_273_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_780;
    sc_signal< sc_lv<32> > grp_fu_277_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_785;
    sc_signal< sc_lv<32> > grp_fu_281_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_790;
    sc_signal< sc_lv<32> > grp_fu_285_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_795;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_800;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_800_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_805;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_805_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_810;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_810_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_815;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_815_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_820;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_820_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_820_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_825;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_825_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_825_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_830;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_830_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_830_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_835;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_835_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_835_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_840;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_840_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_840_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_840_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_845;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_845_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_845_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_845_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_850;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_850_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_850_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_850_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_855;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_855_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_855_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_855_pp0_iter5_reg;
    sc_signal< sc_lv<32> > grp_fu_253_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_860;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > grp_fu_258_p2;
    sc_signal< sc_lv<32> > tmp_3_1_reg_865;
    sc_signal< sc_lv<32> > grp_fu_263_p2;
    sc_signal< sc_lv<32> > tmp_3_2_reg_870;
    sc_signal< sc_lv<32> > grp_fu_268_p2;
    sc_signal< sc_lv<32> > tmp_3_3_reg_875;
    sc_signal< sc_lv<32> > tmp_3_0_1_reg_880;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_885;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_890;
    sc_signal< sc_lv<32> > tmp_3_3_1_reg_895;
    sc_signal< sc_lv<32> > tmp_3_0_2_reg_900;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_905;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_910;
    sc_signal< sc_lv<32> > tmp_3_3_2_reg_915;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_920;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_920_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_927;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_927_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_934;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_934_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_941;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_941_pp0_iter7_reg;
    sc_signal< sc_lv<1> > grp_fu_289_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_948;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > tmp_8_reg_953;
    sc_signal< sc_lv<1> > tmp_s_reg_958;
    sc_signal< sc_lv<2> > add_ln51_fu_557_p2;
    sc_signal< sc_lv<2> > add_ln51_reg_963;
    sc_signal< sc_lv<2> > add_ln51_1_fu_563_p2;
    sc_signal< sc_lv<2> > add_ln51_1_reg_968;
    sc_signal< sc_lv<32> > p_tmp_3_0_3_fu_587_p3;
    sc_signal< sc_lv<32> > p_tmp_3_0_3_reg_973;
    sc_signal< sc_lv<32> > p_tmp_3_1_3_fu_594_p3;
    sc_signal< sc_lv<32> > p_tmp_3_1_3_reg_978;
    sc_signal< sc_lv<32> > p_tmp_3_2_3_fu_601_p3;
    sc_signal< sc_lv<32> > p_tmp_3_2_3_reg_983;
    sc_signal< sc_lv<32> > p_tmp_3_3_3_fu_608_p3;
    sc_signal< sc_lv<32> > p_tmp_3_3_3_reg_988;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_i_1_phi_fu_246_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln40_fu_344_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_253_p0;
    sc_signal< sc_lv<32> > grp_fu_253_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_258_p0;
    sc_signal< sc_lv<32> > grp_fu_258_p1;
    sc_signal< sc_lv<32> > grp_fu_263_p0;
    sc_signal< sc_lv<32> > grp_fu_263_p1;
    sc_signal< sc_lv<32> > grp_fu_268_p0;
    sc_signal< sc_lv<32> > grp_fu_268_p1;
    sc_signal< sc_lv<32> > grp_fu_273_p0;
    sc_signal< sc_lv<32> > grp_fu_273_p1;
    sc_signal< sc_lv<32> > grp_fu_277_p0;
    sc_signal< sc_lv<32> > grp_fu_277_p1;
    sc_signal< sc_lv<32> > grp_fu_281_p0;
    sc_signal< sc_lv<32> > grp_fu_281_p1;
    sc_signal< sc_lv<32> > grp_fu_285_p0;
    sc_signal< sc_lv<32> > grp_fu_285_p1;
    sc_signal< sc_lv<32> > grp_fu_289_p0;
    sc_signal< sc_lv<23> > trunc_ln51_fu_297_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_324_p4;
    sc_signal< sc_lv<1> > icmp_ln51_2_fu_333_p2;
    sc_signal< sc_lv<32> > bitcast_ln51_fu_360_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_363_p4;
    sc_signal< sc_lv<23> > trunc_ln51_1_fu_373_p1;
    sc_signal< sc_lv<1> > icmp_ln51_1_fu_383_p2;
    sc_signal< sc_lv<1> > icmp_ln51_fu_377_p2;
    sc_signal< sc_lv<1> > or_ln51_fu_389_p2;
    sc_signal< sc_lv<1> > and_ln51_fu_395_p2;
    sc_signal< sc_lv<1> > and_ln51_1_fu_400_p2;
    sc_signal< sc_lv<32> > bitcast_ln51_2_fu_409_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_412_p4;
    sc_signal< sc_lv<23> > trunc_ln51_2_fu_422_p1;
    sc_signal< sc_lv<1> > icmp_ln51_5_fu_432_p2;
    sc_signal< sc_lv<1> > icmp_ln51_4_fu_426_p2;
    sc_signal< sc_lv<1> > or_ln51_2_fu_438_p2;
    sc_signal< sc_lv<1> > and_ln51_2_fu_444_p2;
    sc_signal< sc_lv<1> > and_ln51_3_fu_449_p2;
    sc_signal< sc_lv<32> > bitcast_ln51_3_fu_458_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_461_p4;
    sc_signal< sc_lv<23> > trunc_ln51_3_fu_471_p1;
    sc_signal< sc_lv<1> > icmp_ln51_7_fu_481_p2;
    sc_signal< sc_lv<1> > icmp_ln51_6_fu_475_p2;
    sc_signal< sc_lv<1> > or_ln51_3_fu_487_p2;
    sc_signal< sc_lv<1> > and_ln51_4_fu_493_p2;
    sc_signal< sc_lv<1> > and_ln51_5_fu_498_p2;
    sc_signal< sc_lv<32> > bitcast_ln51_4_fu_507_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_510_p4;
    sc_signal< sc_lv<23> > trunc_ln51_4_fu_520_p1;
    sc_signal< sc_lv<1> > icmp_ln51_9_fu_530_p2;
    sc_signal< sc_lv<1> > icmp_ln51_8_fu_524_p2;
    sc_signal< sc_lv<1> > or_ln51_4_fu_536_p2;
    sc_signal< sc_lv<1> > and_ln51_6_fu_542_p2;
    sc_signal< sc_lv<1> > and_ln51_7_fu_547_p2;
    sc_signal< sc_lv<2> > zext_ln49_1_fu_454_p1;
    sc_signal< sc_lv<2> > zext_ln49_fu_405_p1;
    sc_signal< sc_lv<2> > zext_ln49_2_fu_503_p1;
    sc_signal< sc_lv<2> > zext_ln51_fu_553_p1;
    sc_signal< sc_lv<3> > zext_ln51_2_fu_572_p1;
    sc_signal< sc_lv<3> > zext_ln51_1_fu_569_p1;
    sc_signal< sc_lv<3> > add_ln51_2_fu_575_p2;
    sc_signal< sc_lv<1> > icmp_ln53_fu_581_p2;
    sc_signal< sc_logic > grp_fu_253_ce;
    sc_signal< sc_logic > grp_fu_258_ce;
    sc_signal< sc_logic > grp_fu_263_ce;
    sc_signal< sc_logic > grp_fu_268_ce;
    sc_signal< sc_logic > grp_fu_273_ce;
    sc_signal< sc_logic > grp_fu_277_ce;
    sc_signal< sc_logic > grp_fu_281_ce;
    sc_signal< sc_logic > grp_fu_285_ce;
    sc_signal< sc_logic > grp_fu_289_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state40;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln51_1_fu_563_p2();
    void thread_add_ln51_2_fu_575_p2();
    void thread_add_ln51_fu_557_p2();
    void thread_and_ln51_1_fu_400_p2();
    void thread_and_ln51_2_fu_444_p2();
    void thread_and_ln51_3_fu_449_p2();
    void thread_and_ln51_4_fu_493_p2();
    void thread_and_ln51_5_fu_498_p2();
    void thread_and_ln51_6_fu_542_p2();
    void thread_and_ln51_7_fu_547_p2();
    void thread_and_ln51_fu_395_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state40();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state20_pp0_stage2_iter4();
    void thread_ap_block_state21_pp0_stage3_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage2_iter5();
    void thread_ap_block_state25_pp0_stage3_iter5();
    void thread_ap_block_state26_pp0_stage0_iter6();
    void thread_ap_block_state27_pp0_stage1_iter6();
    void thread_ap_block_state28_pp0_stage2_iter6();
    void thread_ap_block_state29_pp0_stage3_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter7();
    void thread_ap_block_state31_pp0_stage1_iter7();
    void thread_ap_block_state32_pp0_stage2_iter7();
    void thread_ap_block_state33_pp0_stage3_iter7();
    void thread_ap_block_state34_pp0_stage0_iter8();
    void thread_ap_block_state35_pp0_stage1_iter8();
    void thread_ap_block_state36_pp0_stage2_iter8();
    void thread_ap_block_state37_pp0_stage3_iter8();
    void thread_ap_block_state38_pp0_stage0_iter9();
    void thread_ap_block_state39_pp0_stage1_iter9();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_1_phi_fu_246_p4();
    void thread_ap_ready();
    void thread_bitcast_ln51_1_fu_293_p1();
    void thread_bitcast_ln51_2_fu_409_p1();
    void thread_bitcast_ln51_3_fu_458_p1();
    void thread_bitcast_ln51_4_fu_507_p1();
    void thread_bitcast_ln51_fu_360_p1();
    void thread_data1_address();
    void thread_data1_dataout();
    void thread_data1_req_din();
    void thread_data1_req_write();
    void thread_data1_rsp_read();
    void thread_data1_size();
    void thread_data_out_address();
    void thread_data_out_dataout();
    void thread_data_out_req_din();
    void thread_data_out_req_write();
    void thread_data_out_rsp_read();
    void thread_data_out_size();
    void thread_grp_fu_253_ce();
    void thread_grp_fu_253_p0();
    void thread_grp_fu_253_p1();
    void thread_grp_fu_258_ce();
    void thread_grp_fu_258_p0();
    void thread_grp_fu_258_p1();
    void thread_grp_fu_263_ce();
    void thread_grp_fu_263_p0();
    void thread_grp_fu_263_p1();
    void thread_grp_fu_268_ce();
    void thread_grp_fu_268_p0();
    void thread_grp_fu_268_p1();
    void thread_grp_fu_273_ce();
    void thread_grp_fu_273_p0();
    void thread_grp_fu_273_p1();
    void thread_grp_fu_277_ce();
    void thread_grp_fu_277_p0();
    void thread_grp_fu_277_p1();
    void thread_grp_fu_281_ce();
    void thread_grp_fu_281_p0();
    void thread_grp_fu_281_p1();
    void thread_grp_fu_285_ce();
    void thread_grp_fu_285_p0();
    void thread_grp_fu_285_p1();
    void thread_grp_fu_289_ce();
    void thread_grp_fu_289_p0();
    void thread_i_fu_312_p2();
    void thread_icmp_ln32_fu_307_p2();
    void thread_icmp_ln51_1_fu_383_p2();
    void thread_icmp_ln51_2_fu_333_p2();
    void thread_icmp_ln51_3_fu_301_p2();
    void thread_icmp_ln51_4_fu_426_p2();
    void thread_icmp_ln51_5_fu_432_p2();
    void thread_icmp_ln51_6_fu_475_p2();
    void thread_icmp_ln51_7_fu_481_p2();
    void thread_icmp_ln51_8_fu_524_p2();
    void thread_icmp_ln51_9_fu_530_p2();
    void thread_icmp_ln51_fu_377_p2();
    void thread_icmp_ln53_fu_581_p2();
    void thread_or_ln51_1_fu_339_p2();
    void thread_or_ln51_2_fu_438_p2();
    void thread_or_ln51_3_fu_487_p2();
    void thread_or_ln51_4_fu_536_p2();
    void thread_or_ln51_fu_389_p2();
    void thread_p_tmp_3_0_3_fu_587_p3();
    void thread_p_tmp_3_1_3_fu_594_p3();
    void thread_p_tmp_3_2_3_fu_601_p3();
    void thread_p_tmp_3_3_3_fu_608_p3();
    void thread_shl_ln40_fu_318_p2();
    void thread_tmp_1_fu_363_p4();
    void thread_tmp_4_fu_324_p4();
    void thread_tmp_6_fu_412_p4();
    void thread_tmp_7_fu_510_p4();
    void thread_tmp_9_fu_461_p4();
    void thread_trunc_ln51_1_fu_373_p1();
    void thread_trunc_ln51_2_fu_422_p1();
    void thread_trunc_ln51_3_fu_471_p1();
    void thread_trunc_ln51_4_fu_520_p1();
    void thread_trunc_ln51_fu_297_p1();
    void thread_zext_ln40_fu_344_p1();
    void thread_zext_ln49_1_fu_454_p1();
    void thread_zext_ln49_2_fu_503_p1();
    void thread_zext_ln49_fu_405_p1();
    void thread_zext_ln51_1_fu_569_p1();
    void thread_zext_ln51_2_fu_572_p1();
    void thread_zext_ln51_fu_553_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
