version: 0.2.1
name: veerwolf_0.7.5
toplevel: veerwolf_nexys_a7
dependencies:
  ::veerwolf-veer_eh1_default_config:0.7.5: []
  ::cdc_utils:0.1-r1: []
  chipsalliance.org:cores:VeeR_EH1:1.9: []
  fusesoc:utils:generators:0.1.7: []
  pulp-platform.org::common_cells:1.20.0: []
  ::serv:1.1.0: []
  ::simple_spi:1.6.1: []
  ::uart16550:1.5.5-r1: []
  ::verilog-arbiter:0-r3: []
  ::wb_common:1.0.3: []
  pulp-platform.org::axi:0.25.0:
  - pulp-platform.org::common_cells:1.20.0
  :veerwolf:litedram:0:
  - ::serv:1.1.0
  ::wb_intercon:1.4.1:
  - ::cdc_utils:0.1-r1
  - ::verilog-arbiter:0-r3
  - ::wb_common:1.0.3
  ::veerwolf:0.7.5:
  - chipsalliance.org:cores:VeeR_EH1:1.9
  - fusesoc:utils:generators:0.1.7
  - pulp-platform.org::axi:0.25.0
  - ::simple_spi:1.6.1
  - ::uart16550:1.5.5-r1
  - :veerwolf:litedram:0
  - ::wb_intercon:1.4.1
  - ::veerwolf-intercon:0.7.5
  - ::veerwolf-veer_eh1_default_config:0.7.5
  - ::veerwolf-version:0.7.5
  - ::veerwolf-wb_intercon:0.7.5
  ::veerwolf-intercon:0.7.5: []
  ::veerwolf-version:0.7.5: []
  ::veerwolf-wb_intercon:0.7.5: []
cores:
  ::veerwolf-veer_eh1_default_config:0.7.5:
    core_file: generator_cache/veerwolf-veer_eh1_default_config_0.7.5-6900b7eaa5a200515e5d82c6bc6e0cbbadfea470f196e0e02e12db23163b08e3/veerwolf-veer_eh1_default_config.core
    dependencies: []
  ::cdc_utils:0.1-r1:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/cdc_utils/cdc_utils-0.1-r1.core
    dependencies: []
  chipsalliance.org:cores:VeeR_EH1:1.9:
    core_file: ../../../fusesoc_libraries/swervolf/cores/veer_eh1.core
    dependencies: []
  fusesoc:utils:generators:0.1.7:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/fusesoc_utils/generators-0.1.7.core
    dependencies: []
  pulp-platform.org::common_cells:1.20.0:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/pulp-platform.org/common_cells-1.20.core
    dependencies: []
  ::serv:1.1.0:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/serv/serv-1.1.0.core
    dependencies: []
  ::simple_spi:1.6.1:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/simple_spi/simple_spi-1.6.1.core
    dependencies: []
  ::uart16550:1.5.5-r1:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/uart16550/uart16550-1.5.5-r1.core
    dependencies: []
  ::verilog-arbiter:0-r3:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/verilog-arbiter/verilog-arbiter-r3.core
    dependencies: []
  ::wb_common:1.0.3:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/wb_common/wb_common-1.0.3.core
    dependencies: []
  pulp-platform.org::axi:0.25.0:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/pulp-platform.org/axi-0.25.0.core
    dependencies:
    - pulp-platform.org::common_cells:1.20.0
  :veerwolf:litedram:0:
    core_file: ../../../fusesoc_libraries/swervolf/cores/litedram/litedram.core
    dependencies:
    - ::serv:1.1.0
  ::wb_intercon:1.4.1:
    core_file: ../../../fusesoc_libraries/fusesoc-cores/wb_intercon/wb_intercon-1.4.1.core
    dependencies:
    - ::cdc_utils:0.1-r1
    - ::verilog-arbiter:0-r3
    - ::wb_common:1.0.3
  ::veerwolf:0.7.5:
    core_file: ../../../fusesoc_libraries/swervolf/veerwolf.core
    dependencies:
    - chipsalliance.org:cores:VeeR_EH1:1.9
    - fusesoc:utils:generators:0.1.7
    - pulp-platform.org::axi:0.25.0
    - ::simple_spi:1.6.1
    - ::uart16550:1.5.5-r1
    - :veerwolf:litedram:0
    - ::wb_intercon:1.4.1
    - ::veerwolf-intercon:0.7.5
    - ::veerwolf-veer_eh1_default_config:0.7.5
    - ::veerwolf-version:0.7.5
    - ::veerwolf-wb_intercon:0.7.5
  ::veerwolf-intercon:0.7.5:
    core_file: generator_cache/veerwolf-intercon_0.7.5-6f23744f7dda668a1885a9f7555ac7f577b5ca59685056c47e4ff3a60d598cf9/veerwolf-intercon.core
    dependencies: []
  ::veerwolf-version:0.7.5:
    core_file: generator_cache/veerwolf-version_0.7.5-70438f435082dd0e5486507112c20b40f24df238d909e2843f120585af2fa30f/veerwolf-version.core
    dependencies: []
  ::veerwolf-wb_intercon:0.7.5:
    core_file: generator_cache/veerwolf-wb_intercon_0.7.5-6308913b3eccd2ff64706aef2cdf90ea614540d48078d8ee8980f39a6cbdf90b/veerwolf-wb_intercon.core
    dependencies: []
parameters:
  RISCV_FORMAL:
    datatype: bool
    paramtype: vlogdefine
  SERV_CLEAR_RAM:
    datatype: bool
    paramtype: vlogdefine
  bootrom_file:
    datatype: file
    paramtype: vlogparam
    description: Verilog hex file to use as boot ROM
  VERSION_MAJOR:
    datatype: int
    paramtype: vlogdefine
    default: 0
  VERSION_MINOR:
    datatype: int
    paramtype: vlogdefine
    default: 7
  VERSION_PATCH:
    datatype: int
    paramtype: vlogdefine
    default: 5
  VERSION_REV:
    datatype: int
    paramtype: vlogdefine
    default: 13
  VERSION_DIRTY:
    datatype: bool
    paramtype: vlogdefine
    default: false
  VERSION_SHA:
    datatype: str
    paramtype: vlogdefine
    default: 9a919805
tool_options:
  vivado:
    part: xc7a100tcsg324-1
filters: []
flow_options: {}
hooks: {}
files:
- file_type: systemVerilogSource
  name: config/common_defines.vh
  core: ::veerwolf-veer_eh1_default_config:0.7.5
- file_type: systemVerilogSource
  is_include_file: true
  name: config/pic_ctrl_verilator_unroll.sv
  core: ::veerwolf-veer_eh1_default_config:0.7.5
- file_type: systemVerilogSource
  is_include_file: true
  name: config/pic_map_auto.h
  core: ::veerwolf-veer_eh1_default_config:0.7.5
- file_type: verilogSource
  name: src/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v
  core: ::cdc_utils:0.1-r1
- file_type: verilogSource
  name: src/cdc_utils_0.1-r1/rtl/verilog/cc561.v
  core: ::cdc_utils:0.1-r1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/build.h
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  is_include_file: true
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/global.h
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/veer_types.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/beh_lib.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/mem.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/pic_ctrl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dma_ctrl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_aln_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_compress_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_ifc_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_bp_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_ic_mem.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_mem_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_iccm_mem.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_decode_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_gpr_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_ib_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_tlu_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_trigger.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_alu_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_mul_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_div_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_bus_buffer.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_clkdomain.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_addrcheck.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_lsc_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_stbuf.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_bus_intf.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_ecc.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_dccm_mem.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_dccm_ctl.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_trigger.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dbg/dbg.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/dmi_wrapper.v
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/dmi_jtag_to_core_sync.v
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/rvjtag_tap.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/mem_lib.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/ahb_to_axi4.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/axi4_to_ahb.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/veer.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/design/veer_wrapper.sv
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: tclSource
  name: src/chipsalliance.org_cores_VeeR_EH1_1.9/tools/vivado.tcl
  core: chipsalliance.org:cores:VeeR_EH1:1.9
- file_type: systemVerilogSource
  is_include_file: true
  include_path: src/pulp-platform.org__common_cells_1.20.0/include
  name: src/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/sync.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/unread.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv
  core: pulp-platform.org::common_cells:1.20.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_bufreg.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_alu.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_csr.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_ctrl.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_decode.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_immdec.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_mem_if.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_rf_if.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_rf_ram_if.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_rf_ram.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_state.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_top.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/serv_1.1.0/rtl/serv_rf_top.v
  core: ::serv:1.1.0
- file_type: verilogSource
  name: src/simple_spi_1.6.1/rtl/verilog/fifo4.v
  core: ::simple_spi:1.6.1
- file_type: verilogSource
  name: src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v
  core: ::simple_spi:1.6.1
- file_type: verilogSource
  is_include_file: true
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_defines.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
  core: ::uart16550:1.5.5-r1
- file_type: verilogSource
  name: src/verilog-arbiter_0-r3/src/arbiter.v
  core: ::verilog-arbiter:0-r3
- file_type: verilogSource
  is_include_file: true
  name: src/wb_common_1.0.3/wb_common_params.v
  core: ::wb_common:1.0.3
- file_type: verilogSource
  is_include_file: true
  name: src/wb_common_1.0.3/wb_common.v
  core: ::wb_common:1.0.3
- file_type: systemVerilogSource
  is_include_file: true
  include_path: src/pulp-platform.org__axi_0.25.0/include
  name: src/pulp-platform.org__axi_0.25.0/include/axi/assign.svh
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  is_include_file: true
  include_path: src/pulp-platform.org__axi_0.25.0/include
  name: src/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_cut.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_join.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: systemVerilogSource
  name: src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv
  core: pulp-platform.org::axi:0.25.0
- file_type: verilogSource
  name: src/veerwolf_litedram_0/litedram_top.v
  core: :veerwolf:litedram:0
- file_type: user
  name: litedram_core.init
  core: :veerwolf:litedram:0
- file_type: user
  name: mem_1.init
  core: :veerwolf:litedram:0
- file_type: verilogSource
  name: src/veerwolf_litedram_0/litedram_core.v
  core: :veerwolf:litedram:0
- file_type: xdc
  name: src/veerwolf_litedram_0/litedram.xdc
  core: :veerwolf:litedram:0
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_cdc.v
  core: ::wb_intercon:1.4.1
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_arbiter.v
  core: ::wb_intercon:1.4.1
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_data_resize.v
  core: ::wb_intercon:1.4.1
- file_type: verilogSource
  name: src/wb_intercon_1.4.1/rtl/verilog/wb_mux.v
  core: ::wb_intercon:1.4.1
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veer_eh1_wrapper.sv
  core: ::veerwolf:0.7.5
- file_type: user
  name: bootloader.vh
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/dpram64.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/axi2wb.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/wb_mem_wrapper.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_syscon.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_core.v
  core: ::veerwolf:0.7.5
- file_type: tclSource
  name: src/veerwolf_0.7.5/data/vivado_waiver.tcl
  core: ::veerwolf:0.7.5
- file_type: xdc
  name: src/veerwolf_0.7.5/data/veerwolf_nexys.xdc
  core: ::veerwolf:0.7.5
- file_type: verilogSource
  name: src/veerwolf_0.7.5/rtl/clk_gen_nexys.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/bscan_tap.sv
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf_0.7.5/rtl/veerwolf_nexys.v
  core: ::veerwolf:0.7.5
- file_type: systemVerilogSource
  name: src/veerwolf-intercon_0.7.5/axi_intercon.v
  core: ::veerwolf-intercon:0.7.5
- file_type: verilogSource
  is_include_file: true
  name: src/veerwolf-intercon_0.7.5/axi_intercon.vh
  core: ::veerwolf-intercon:0.7.5
- file_type: verilogSource
  name: src/veerwolf-wb_intercon_0.7.5/wb_intercon.v
  core: ::veerwolf-wb_intercon:0.7.5
- file_type: verilogSource
  is_include_file: true
  name: src/veerwolf-wb_intercon_0.7.5/wb_intercon.vh
  core: ::veerwolf-wb_intercon:0.7.5
vpi: []
