

================================================================
== Vitis HLS Report for 'window_fn_top'
================================================================
* Date:           Tue Oct 12 08:31:55 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        window_fn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.428 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.185 us|  0.185 us|   38|   38|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- winfn_loop  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|       17|        9|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|      149|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      166|      147|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_17ns_8s_24_4_1_U1  |mul_mul_17ns_8s_24_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |coeff_tab_U  |coeff_tab  |        0|  17|   9|    0|    32|   17|     1|          544|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  17|   9|    0|    32|   17|     1|          544|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln129_fu_94_p2       |         +|   0|  0|  13|           6|           1|
    |icmp_ln129_fu_100_p2     |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  27|          15|          11|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_reg_83                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  47|         10|    9|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_cast_reg_140           |   6|   0|   64|         58|
    |i_reg_83                 |   6|   0|    6|          0|
    |icmp_ln129_reg_136       |   1|   0|    1|          0|
    |i_cast_reg_140           |  64|  32|   64|         58|
    |icmp_ln129_reg_136       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 149|  64|  144|        116|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  window_fn_top|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  window_fn_top|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  window_fn_top|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  window_fn_top|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  window_fn_top|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  window_fn_top|  return value|
|outdata_address0  |  out|    5|   ap_memory|        outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|        outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|        outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|        outdata|         array|
|indata_address0   |  out|    5|   ap_memory|         indata|         array|
|indata_ce0        |  out|    1|   ap_memory|         indata|         array|
|indata_q0         |   in|    8|   ap_memory|         indata|         array|
+------------------+-----+-----+------------+---------------+--------------+

