-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_AposterioriUnit.vhd
-- Created: 2024-08-10 11:14:31
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_AposterioriUnit
-- Source Path: HDLRx/full_rx/h_rx_full/LDPC_Deco_Hc_12H/DecoderCore/FunctionalUnit/AposterioriUnit
-- Hierarchy Level: 5
-- Model version: 1.14
-- 
-- Aposteriori Node Unit
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_rx_ip_src_full_rx_pac.ALL;

ENTITY full_rx_ip_src_AposterioriUnit IS
  PORT( alpha                             :   IN    vector_of_std_logic_vector10(0 TO 13);  -- sfix10 [14]
        beta                              :   IN    vector_of_std_logic_vector8(0 TO 13);  -- sfix8 [14]
        valid                             :   IN    std_logic;  -- ufix1
        gamma                             :   OUT   vector_of_std_logic_vector10(0 TO 13);  -- sfix10 [14]
        valid_1                           :   OUT   std_logic  -- ufix1
        );
END full_rx_ip_src_AposterioriUnit;


ARCHITECTURE rtl OF full_rx_ip_src_AposterioriUnit IS

  -- Signals
  SIGNAL alpha_signed                     : vector_of_signed10(0 TO 13);  -- sfix10 [14]
  SIGNAL beta_signed                      : vector_of_signed8(0 TO 13);  -- sfix8 [14]
  SIGNAL add_Comp_add_temp                : vector_of_signed11(0 TO 13);  -- sfix11 [14]
  SIGNAL add                              : vector_of_signed10(0 TO 13);  -- sfix10 [14]

BEGIN
  outputgen2: FOR k IN 0 TO 13 GENERATE
    alpha_signed(k) <= signed(alpha(k));
  END GENERATE;

  outputgen1: FOR k IN 0 TO 13 GENERATE
    beta_signed(k) <= signed(beta(k));
  END GENERATE;


  add_gen: FOR t_0 IN 0 TO 13 GENERATE
    add_Comp_add_temp(t_0) <= resize(alpha_signed(t_0), 11) + resize(beta_signed(t_0), 11);
    
    add(t_0) <= "0111111111" WHEN (add_Comp_add_temp(t_0)(10) = '0') AND (add_Comp_add_temp(t_0)(9) /= '0') ELSE
        "1000000000" WHEN (add_Comp_add_temp(t_0)(10) = '1') AND (add_Comp_add_temp(t_0)(9) /= '1') ELSE
        add_Comp_add_temp(t_0)(9 DOWNTO 0);
  END GENERATE add_gen;


  outputgen: FOR k IN 0 TO 13 GENERATE
    gamma(k) <= std_logic_vector(add(k));
  END GENERATE;

  valid_1 <= valid;

END rtl;

