INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.sim/sim_1/impl/timing/up_counter_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sim_1/new/up_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_counter_tb
