<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__bgxx__spu__sdsx__states.html">cvmx_bgxx_spu_sdsx_states</a>::<a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">cvmx_bgxx_spu_sdsx_states_s</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s Struct Reference</h1><!-- doxytag: class="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s" -->
<p><code>#include &lt;<a class="el" href="cvmx-bgxx-defs_8h_source.html">cvmx-bgxx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a58fb12807ef24ae73cc4c144504b4ea8">bx_sync_sm</a>: 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6bc33dd65b58d46781986d78e6c117e9">br_sh_cnt</a>: 11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a2c44257f6467b477d5f3e247dbed66f8">br_block_lock</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a1005da7e9fc17a20cd7421e9d21369c9">br_sh_invld_cnt</a>: 7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#adc419bd9509ddc47d6c2f1589acd4959">reserved_23_23</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ac8dfe36887251fdf1d3527ca53f17ef0">fec_sync_cnt</a>: 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a926b0cc816159257103d5eb373ed3cf8">fec_block_sync</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9739f2dec11b26131d095d9c46f6a007">reserved_29_29</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6da30e81c9aa332c47c7c66b433d489f">an_rx_sm</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a817ea42ee68d1291fc3abc5136e9f954">an_arb_sm</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6f42b3aaf9d65577932c13defa5f0e00">reserved_35_35</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#afddf82e930c77ba0b31673552b1a55ba">train_lock_bad_markers</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a34d589d404ebdb50b3677d18d890b178">train_lock_found_1st_marker</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9b99cee991ccee7fd8f108dc436c4cda">train_frame_lock</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a0ca61c264f35ee8411fc56a850635ba8">train_code_viol</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9568812ee07838b4b85409c27c7526d1">train_sm</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a85f6a32d87ea4765b40b149f1f13331a">reserved_45_47</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ad292c87644c057fd9cf41da2abf2cc91">am_lock_sm</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a669a80d4cf4888a4d76466071e9afa56">am_lock_invld_cnt</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a7f84dea3979e3a9d7bb651116f5cc832">reserved_52_63</a>: 12</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a669a80d4cf4888a4d76466071e9afa56"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::am_lock_invld_cnt" ref="a669a80d4cf4888a4d76466071e9afa56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a669a80d4cf4888a4d76466071e9afa56">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::am_lock_invld_cnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad292c87644c057fd9cf41da2abf2cc91"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::am_lock_sm" ref="ad292c87644c057fd9cf41da2abf2cc91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ad292c87644c057fd9cf41da2abf2cc91">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::am_lock_sm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a817ea42ee68d1291fc3abc5136e9f954"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::an_arb_sm" ref="a817ea42ee68d1291fc3abc5136e9f954" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a817ea42ee68d1291fc3abc5136e9f954">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::an_arb_sm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6da30e81c9aa332c47c7c66b433d489f"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::an_rx_sm" ref="a6da30e81c9aa332c47c7c66b433d489f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6da30e81c9aa332c47c7c66b433d489f">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::an_rx_sm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c44257f6467b477d5f3e247dbed66f8"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::br_block_lock" ref="a2c44257f6467b477d5f3e247dbed66f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a2c44257f6467b477d5f3e247dbed66f8">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::br_block_lock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bc33dd65b58d46781986d78e6c117e9"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::br_sh_cnt" ref="a6bc33dd65b58d46781986d78e6c117e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6bc33dd65b58d46781986d78e6c117e9">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::br_sh_cnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1005da7e9fc17a20cd7421e9d21369c9"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::br_sh_invld_cnt" ref="a1005da7e9fc17a20cd7421e9d21369c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a1005da7e9fc17a20cd7421e9d21369c9">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::br_sh_invld_cnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58fb12807ef24ae73cc4c144504b4ea8"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::bx_sync_sm" ref="a58fb12807ef24ae73cc4c144504b4ea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a58fb12807ef24ae73cc4c144504b4ea8">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::bx_sync_sm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a926b0cc816159257103d5eb373ed3cf8"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::fec_block_sync" ref="a926b0cc816159257103d5eb373ed3cf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a926b0cc816159257103d5eb373ed3cf8">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::fec_block_sync</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8dfe36887251fdf1d3527ca53f17ef0"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::fec_sync_cnt" ref="ac8dfe36887251fdf1d3527ca53f17ef0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ac8dfe36887251fdf1d3527ca53f17ef0">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::fec_sync_cnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc419bd9509ddc47d6c2f1589acd4959"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_23_23" ref="adc419bd9509ddc47d6c2f1589acd4959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#adc419bd9509ddc47d6c2f1589acd4959">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_23_23</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9739f2dec11b26131d095d9c46f6a007"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_29_29" ref="a9739f2dec11b26131d095d9c46f6a007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9739f2dec11b26131d095d9c46f6a007">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_29_29</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f42b3aaf9d65577932c13defa5f0e00"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_35_35" ref="a6f42b3aaf9d65577932c13defa5f0e00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6f42b3aaf9d65577932c13defa5f0e00">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_35_35</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a85f6a32d87ea4765b40b149f1f13331a"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_45_47" ref="a85f6a32d87ea4765b40b149f1f13331a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a85f6a32d87ea4765b40b149f1f13331a">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_45_47</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f84dea3979e3a9d7bb651116f5cc832"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_52_63" ref="a7f84dea3979e3a9d7bb651116f5cc832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a7f84dea3979e3a9d7bb651116f5cc832">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::reserved_52_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ca61c264f35ee8411fc56a850635ba8"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_code_viol" ref="a0ca61c264f35ee8411fc56a850635ba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a0ca61c264f35ee8411fc56a850635ba8">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_code_viol</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b99cee991ccee7fd8f108dc436c4cda"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_frame_lock" ref="a9b99cee991ccee7fd8f108dc436c4cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9b99cee991ccee7fd8f108dc436c4cda">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_frame_lock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afddf82e930c77ba0b31673552b1a55ba"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_lock_bad_markers" ref="afddf82e930c77ba0b31673552b1a55ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#afddf82e930c77ba0b31673552b1a55ba">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_lock_bad_markers</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34d589d404ebdb50b3677d18d890b178"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_lock_found_1st_marker" ref="a34d589d404ebdb50b3677d18d890b178" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a34d589d404ebdb50b3677d18d890b178">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_lock_found_1st_marker</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9568812ee07838b4b85409c27c7526d1"></a><!-- doxytag: member="cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_sm" ref="a9568812ee07838b4b85409c27c7526d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9568812ee07838b4b85409c27c7526d1">cvmx_bgxx_spu_sdsx_states::cvmx_bgxx_spu_sdsx_states_s::train_sm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-bgxx-defs_8h_source.html">cvmx-bgxx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
