#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 23 21:44:00 2021
# Process ID: 16552
# Current directory: C:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.runs/design_1_soc_0_0_synth_1
# Command line: vivado.exe -log design_1_soc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_soc_0_0.tcl
# Log file: C:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.runs/design_1_soc_0_0_synth_1/design_1_soc_0_0.vds
# Journal file: C:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.runs/design_1_soc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_soc_0_0.tcl -notrace
Command: synth_design -top design_1_soc_0_0 -part xc7s100fgga676-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_soc_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15748
WARNING: [Synth 8-992] BE is already implicitly declared earlier [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:125]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_soc_0_0' [c:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.gen/sources_1/bd/design_1/ip/design_1_soc_0_0/synth/design_1_soc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'soc' [C:/Users/User/Documents/GitHub/darkriscv/rtl/soc.v:23]
INFO: [Synth 8-6157] synthesizing module 'darksocv' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:31]
INFO: [Synth 8-6157] synthesizing module 'device_bus' [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'device_bus' (0#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6157] synthesizing module 'device_bus' [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'device_bus' (0#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6157] synthesizing module 'device_bus' [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'device_bus' (0#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6157] synthesizing module 'device_bus' [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'device_bus' (0#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/device_bus.sv:31]
INFO: [Synth 8-6157] synthesizing module 'darkmm' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:31]
WARNING: [Synth 8-6104] Input port 'OCROM\.ADDR' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:55]
WARNING: [Synth 8-6104] Input port 'FLASH\.ADDR' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:56]
WARNING: [Synth 8-6104] Input port 'EDRAM\.ADDR' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:57]
WARNING: [Synth 8-6104] Input port 'CORE\.RACK' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:68]
WARNING: [Synth 8-6104] Input port 'CORE\.WACK' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'darkmm' (1#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkmm.sv:31]
WARNING: [Synth 8-689] width (8) of port connection 'XRES' does not match port width (1) of module 'darkmm' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:79]
INFO: [Synth 8-6157] synthesizing module 'darkocrom' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:31]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Synth 8-3876] $readmem data file 'hexblink2.mem' is read successfully [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:50]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-567] referenced signal 'BUS\.ADDR' should be on the sensitivity list [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:56]
WARNING: [Synth 8-6104] Input port 'BUS\.RACK' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:70]
WARNING: [Synth 8-6104] Input port 'BUS\.WACK' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'darkocrom' (2#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkocrom.sv:31]
INFO: [Synth 8-6157] synthesizing module 'darkflash' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkflash.sv:31]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'darkflash' (3#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkflash.sv:31]
INFO: [Synth 8-6157] synthesizing module 'darkedram' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkedram.sv:31]
WARNING: [Synth 8-6104] Input port 'BUS\.WACK' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkedram.sv:53]
WARNING: [Synth 8-6104] Input port 'BUS\.RACK' has an internal driver [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkedram.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'darkedram' (4#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkedram.sv:31]
WARNING: [Synth 8-6090] variable 'phase' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:171]
INFO: [Synth 8-6157] synthesizing module 'darkuart' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkuart.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'darkuart' (5#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkuart.sv:74]
WARNING: [Synth 8-7071] port 'IRQ' of module 'darkuart' is unconnected for instance 'uart0' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:335]
WARNING: [Synth 8-7023] instance 'uart0' of module 'darkuart' has 11 connections declared, but only 10 given [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:335]
INFO: [Synth 8-6157] synthesizing module 'darkriscv' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkriscv.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'darkriscv' (6#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darkriscv.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'PHS' does not match port width (3) of module 'darkriscv' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:365]
INFO: [Synth 8-6155] done synthesizing module 'darksocv' (7#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'soc' (8#1) [C:/Users/User/Documents/GitHub/darkriscv/rtl/soc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_soc_0_0' (9#1) [c:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.gen/sources_1/bd/design_1/ip/design_1_soc_0_0/synth/design_1_soc_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.902 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1014.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1048.695 ; gain = 1.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.695 ; gain = 33.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.695 ; gain = 33.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.695 ; gain = 33.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'phase_reg' in module 'darksocv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PHASE_I |                              001 | 00000000000000000000000000000000
                 PHASE_L |                              010 | 00000000000000000000000000000001
                 PHASE_E |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phase_reg' using encoding 'one-hot' in module 'darksocv'
WARNING: [Synth 8-327] inferring latch for variable 'ADDR_reg' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'RE_reg' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'HLT_reg' [C:/Users/User/Documents/GitHub/darkriscv/rtl/darksocv.sv:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.695 ; gain = 33.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 27    
	   4 Input   32 Bit        Muxes := 5     
	   9 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6850] RAM (inst/internal_soc/ram/MEM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1048.695 ; gain = 33.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------+------------+-----------+----------------------+----------------+
|Module Name               | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------+------------+-----------+----------------------+----------------+
|\inst/internal_soc/core0  | REG1_reg   | Implied   | 16 x 32              | RAM16X1D x 32	 | 
+--------------------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1050.953 ; gain = 36.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.473 ; gain = 36.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------------------+------------+-----------+----------------------+----------------+
|Module Name               | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------+------------+-----------+----------------------+----------------+
|\inst/internal_soc/core0  | REG1_reg   | Implied   | 16 x 32              | RAM16X1D x 32	 | 
+--------------------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/internal_soc/rom/data_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/internal_soc/rom/data_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_19' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_20' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_21' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_22' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_23' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_24' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_25' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_26' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_27' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_28' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_29' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_30' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_31' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_32' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_33' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_34' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_35' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_36' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_37' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_38' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_39' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_40' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_41' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_42' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_43' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_44' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_45' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_46' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_47' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_48' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_49' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_50' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_51' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_52' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_53' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_54' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_55' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_56' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_57' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_58' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_59' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_60' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_61' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_62' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_63' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_64' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_65' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_66' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_67' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_68' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_69' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_70' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_71' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_72' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_73' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_74' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_75' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_76' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_77' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_78' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_79' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_80' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_81' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_82' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_83' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_84' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_85' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_86' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_87' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_88' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_89' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_90' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_91' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_92' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_93' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_94' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_95' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_96' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_97' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_98' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'internal_soci_99' to logic
INFO: [Common 17-14] Message 'Synth 8-5799' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    11|
|2     |LUT1     |     1|
|3     |LUT2     |   221|
|4     |LUT3     |    12|
|5     |LUT4     |    52|
|6     |LUT5     |    17|
|7     |LUT6     |    50|
|8     |RAM16X1D |    32|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    69|
|11    |FDSE     |    12|
|12    |LD       |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 128 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1080.086 ; gain = 31.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.086 ; gain = 65.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1090.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 33 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 21 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1091.262 ; gain = 76.359
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.runs/design_1_soc_0_0_synth_1/design_1_soc_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/GitHub/darkriscv/xilinx/vivado/darkriscv/darkriscv.runs/design_1_soc_0_0_synth_1/design_1_soc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_soc_0_0_utilization_synth.rpt -pb design_1_soc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 23 21:44:55 2021...
