{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1383, "design__instance__area": 31204.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.016416702419519424, "power__switching__total": 0.005701648071408272, "power__leakage__total": 3.7891646798016154e-07, "power__total": 0.02211872860789299, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.280511927181802, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.277563507811918, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.35150983119169454, "timing__setup__ws__corner:nom_tt_025C_5v00": 6.763366946816652, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.35151, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 9.675996, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.30108213996382227, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2961943829596748, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.885937126514025, "timing__setup__ws__corner:nom_ss_125C_4v50": 2.472022656543949, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.885937, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 5.335635, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.27080774500485666, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.26875177843855785, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.11623791147503236, "timing__setup__ws__corner:nom_ff_n40C_5v50": 8.638496384947196, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.116238, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 11.572618, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 14, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2685797493760269, "clock__skew__worst_setup": 0.26686806297940124, "timing__hold__ws": 0.11500822841817973, "timing__setup__ws": 2.3553426542480076, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.115008, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.102499, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.43 278.35", "design__core__bbox": "6.72 15.68 253.68 262.64", "design__io": 46, "design__die__area": 72490.7, "design__core__area": 60989.2, "design__instance__count__stdcell": 1383, "design__instance__area__stdcell": 31204.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.511644, "design__instance__utilization__stdcell": 0.511644, "design__instance__count__class:inverter": 52, "design__instance__count__class:sequential_cell": 194, "design__instance__count__class:multi_input_combinational_cell": 510, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 126, "design__instance__count__class:tap_cell": 390, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7833630, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 30055.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 79, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 13, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 875, "route__net__special": 2, "route__drc_errors__iter:1": 141, "route__wirelength__iter:1": 33479, "route__drc_errors__iter:2": 22, "route__wirelength__iter:2": 33123, "route__drc_errors__iter:3": 13, "route__wirelength__iter:3": 33061, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 33060, "route__drc_errors": 0, "route__wirelength": 33060, "route__vias": 5547, "route__vias__singlecut": 5547, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 586.82, "design__instance__count__class:fill_cell": 2149, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27720768132246215, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2747658012218893, "timing__hold__ws__corner:min_tt_025C_5v00": 0.3497608968115393, "timing__setup__ws__corner:min_tt_025C_5v00": 6.818866997387312, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.349761, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 9.785995, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.29547606864242704, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2919392310528501, "timing__hold__ws__corner:min_ss_125C_4v50": 0.8828986680542975, "timing__setup__ws__corner:min_ss_125C_4v50": 2.569972751795536, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.882899, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 5.53009, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2685797493760269, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.26686806297940124, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.11500822841817973, "timing__setup__ws__corner:min_ff_n40C_5v50": 8.67465235307891, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.115008, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 11.642921, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2844277394115529, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.280881964526375, "timing__hold__ws__corner:max_tt_025C_5v00": 0.35364268070462307, "timing__setup__ws__corner:max_tt_025C_5v00": 6.69703778055753, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.353643, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 9.544202, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3077429231884407, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3018566315677049, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8896255095507494, "timing__setup__ws__corner:max_ss_125C_4v50": 2.3553426542480076, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.889625, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 5.102499, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.27344369209562264, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2709816059354301, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.11774165309326462, "timing__setup__ws__corner:max_ff_n40C_5v50": 8.595398414090774, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.117742, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 11.4884, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99897, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99966, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00102763, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.000936108, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000331216, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.000936108, "design_powergrid__voltage__worst": 0.000936108, "design_powergrid__voltage__worst__net:VDD": 4.99897, "design_powergrid__drop__worst": 0.00102763, "design_powergrid__drop__worst__net:VDD": 0.00102763, "design_powergrid__voltage__worst__net:VSS": 0.000936108, "design_powergrid__drop__worst__net:VSS": 0.000936108, "ir__voltage__worst": 5, "ir__drop__avg": 0.000343, "ir__drop__worst": 0.00103, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}