=====
SETUP
12.907
12.939
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
12.939
=====
SETUP
12.907
12.939
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
12.939
=====
SETUP
12.907
12.939
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
12.939
=====
SETUP
12.907
12.939
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
12.939
=====
SETUP
12.939
12.907
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
12.907
=====
SETUP
12.952
12.895
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
12.895
=====
SETUP
13.091
12.756
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
12.756
=====
SETUP
13.091
12.756
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
12.756
=====
SETUP
13.095
12.752
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
12.752
=====
SETUP
13.095
12.752
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.606
12.176
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
12.752
=====
SETUP
13.256
12.591
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s3
3.934
4.305
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
4.742
5.297
u_v9958/u_v9958_core/u_vdp_command/n318_s2
5.992
6.509
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.004
7.553
u_v9958/u_v9958_core/u_vdp_command/n707_s0
7.553
7.588
u_v9958/u_v9958_core/u_vdp_command/n708_s0
7.588
7.623
u_v9958/u_v9958_core/u_vdp_command/n709_s0
7.623
7.658
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
8.570
9.087
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.504
9.966
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
9.967
10.420
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
11.226
11.597
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
12.120
12.447
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
12.591
=====
SETUP
13.966
11.881
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
3.661
4.123
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.125
4.642
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.072
5.642
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
5.648
6.101
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
6.771
7.326
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
7.326
7.429
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s7
8.362
8.911
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
8.912
9.365
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s1
9.783
10.338
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s2
10.739
11.309
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s0
11.311
11.881
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
11.881
=====
SETUP
13.974
11.872
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s0
10.680
11.142
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_1_s0
11.872
=====
SETUP
13.974
11.872
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s0
10.680
11.142
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_4_s0
11.872
=====
SETUP
14.019
11.828
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s0
10.680
11.142
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_2_s0
11.828
=====
SETUP
14.019
11.828
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s0
10.680
11.142
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_3_s0
11.828
=====
SETUP
14.103
11.743
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
10.841
11.168
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
11.743
=====
SETUP
14.136
11.710
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
10.841
11.168
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0
11.710
=====
SETUP
14.136
11.710
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
10.841
11.168
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0
11.710
=====
SETUP
14.176
11.671
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
10.841
11.168
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
11.671
=====
SETUP
14.176
11.671
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
10.841
11.168
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
11.671
=====
SETUP
14.297
11.550
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
10.680
11.007
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
11.550
=====
SETUP
14.297
11.550
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
10.680
11.007
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0
11.550
=====
SETUP
14.298
11.548
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
10.680
11.007
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0
11.548
=====
SETUP
14.298
11.548
25.846
u_v9958/ff_rdata_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
4.042
4.559
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.820
6.191
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
6.191
6.661
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s5
6.841
7.411
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s4
7.412
7.865
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s2
8.118
8.635
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.058
9.628
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
9.629
10.146
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
10.680
11.007
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0
11.548
=====
HOLD
0.060
2.042
1.982
u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.213
2.303
2.090
u_v9958/ff_wdata_1_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_1_s
2.303
=====
HOLD
0.213
2.303
2.090
u_v9958/ff_wdata_0_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_0_s
2.303
=====
HOLD
0.215
2.173
1.959
u_v9958/ff_address_8_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.173
=====
HOLD
0.217
2.176
1.959
u_v9958/ff_address_0_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.176
=====
HOLD
0.218
2.177
1.959
u_v9958/ff_address_5_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.177
=====
HOLD
0.227
2.316
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.316
=====
HOLD
0.228
2.317
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.317
=====
HOLD
0.228
2.317
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.317
=====
HOLD
0.316
2.167
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_1_s3
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.167
=====
HOLD
0.316
2.167
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_0_s3
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.167
=====
HOLD
0.316
2.167
1.851
u_video_out/i187/u_bilinear_b/ff_tap0_2_s0
1.841
2.043
u_video_out/i187/u_bilinear_b/ff_tap1_0_s4
2.167
=====
HOLD
0.316
2.167
1.851
u_video_out/i187/u_bilinear_r/ff_tap0_0_s0
1.841
2.043
u_video_out/i187/u_bilinear_r/ff_tap1_0_s4
2.167
=====
HOLD
0.322
2.172
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_3_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.172
=====
HOLD
0.324
2.176
1.852
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_g_out_0_s0
2.176
=====
HOLD
0.324
2.176
1.852
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_g_out_1_s0
2.176
=====
HOLD
0.324
2.176
1.852
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_r_out_3_s0
2.176
=====
HOLD
0.324
2.176
1.852
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_r_out_4_s0
2.176
=====
HOLD
0.333
2.184
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.184
=====
HOLD
0.337
2.426
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_9_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.426
=====
HOLD
0.337
2.426
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_5_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.426
