<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIPreEmitPeephole.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIPreEmitPeephole.cpp.html'>SIPreEmitPeephole.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIPreEmitPeephole.cpp ------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass performs the peephole optimizations before code emission.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-pre-emit-peephole"</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="27">27</th><td><b>private</b>:</td></tr>
<tr><th id="28">28</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="29">29</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::SIPreEmitPeephole::optimizeVccBranch' data-type='bool (anonymous namespace)::SIPreEmitPeephole::optimizeVccBranch(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE">optimizeVccBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1MI" data-ref-filename="1MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="32">32</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_" title='(anonymous namespace)::SIPreEmitPeephole::optimizeSetGPR' data-type='bool (anonymous namespace)::SIPreEmitPeephole::optimizeSetGPR(llvm::MachineInstr &amp; First, llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_" data-ref-filename="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_">optimizeSetGPR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2First" title='First' data-type='llvm::MachineInstr &amp;' data-ref="2First" data-ref-filename="2First">First</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>public</b>:</td></tr>
<tr><th id="35">35</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIPreEmitPeephole::ID" title='(anonymous namespace)::SIPreEmitPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::SIPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..ID">ID</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117SIPreEmitPeepholeC1Ev" title='(anonymous namespace)::SIPreEmitPeephole::SIPreEmitPeephole' data-type='void (anonymous namespace)::SIPreEmitPeephole::SIPreEmitPeephole()' data-ref="_ZN12_GLOBAL__N_117SIPreEmitPeepholeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_117SIPreEmitPeepholeC1Ev">SIPreEmitPeephole</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIPreEmitPeephole::ID" title='(anonymous namespace)::SIPreEmitPeephole::ID' data-use='a' data-ref="(anonymousnamespace)::SIPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..ID">ID</a>) {</td></tr>
<tr><th id="38">38</th><td>    <a class="ref fn" href="#46" title='llvm::initializeSIPreEmitPeepholePass' data-ref="_ZN4llvm31initializeSIPreEmitPeepholePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm31initializeSIPreEmitPeepholePassERNS_12PassRegistryE">initializeSIPreEmitPeepholePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="39">39</th><td>  }</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_117SIPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreEmitPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::SIPreEmitPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117SIPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_117SIPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="4MF" data-ref-filename="4MF">MF</dfn>) override;</td></tr>
<tr><th id="42">42</th><td>};</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeSIPreEmitPeepholePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI peephole optimizations&quot;, &quot;si-pre-emit-peephole&quot;, &amp;SIPreEmitPeephole::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIPreEmitPeephole&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIPreEmitPeepholePassFlag; void llvm::initializeSIPreEmitPeepholePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIPreEmitPeepholePassFlag, initializeSIPreEmitPeepholePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</a>, <a class="macro" href="#22" title="&quot;si-pre-emit-peephole&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="47">47</th><td>                <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI peephole optimizations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIPreEmitPeephole::ID" title='(anonymous namespace)::SIPreEmitPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::SIPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIPreEmitPeepholeID" title='llvm::SIPreEmitPeepholeID' data-ref="llvm::SIPreEmitPeepholeID" data-ref-filename="llvm..SIPreEmitPeepholeID">SIPreEmitPeepholeID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</a>::<a class="tu ref" href="#(anonymousnamespace)::SIPreEmitPeephole::ID" title='(anonymous namespace)::SIPreEmitPeephole::ID' data-ref="(anonymousnamespace)::SIPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..ID">ID</a>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::SIPreEmitPeephole::optimizeVccBranch' data-type='bool (anonymous namespace)::SIPreEmitPeephole::optimizeVccBranch(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE">optimizeVccBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI" data-ref-filename="5MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="54">54</th><td>  <i>// Match:</i></td></tr>
<tr><th id="55">55</th><td><i>  // sreg = -1 or 0</i></td></tr>
<tr><th id="56">56</th><td><i>  // vcc = S_AND_B64 exec, sreg or S_ANDN2_B64 exec, sreg</i></td></tr>
<tr><th id="57">57</th><td><i>  // S_CBRANCH_VCC[N]Z</i></td></tr>
<tr><th id="58">58</th><td><i>  // =&gt;</i></td></tr>
<tr><th id="59">59</th><td><i>  // S_CBRANCH_EXEC[N]Z</i></td></tr>
<tr><th id="60">60</th><td><i>  // We end up with this pattern sometimes after basic block placement.</i></td></tr>
<tr><th id="61">61</th><td><i>  // It happens while combining a block which assigns -1 or 0 to a saved mask</i></td></tr>
<tr><th id="62">62</th><td><i>  // and another block which consumes that saved mask and then a branch.</i></td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6Changed" title='Changed' data-type='bool' data-ref="6Changed" data-ref-filename="6Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB" data-ref-filename="7MBB">MBB</dfn> = *<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="65">65</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="8ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="8ST" data-ref-filename="8ST">ST</dfn> = <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB" data-ref-filename="7MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="66">66</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="9IsWave32" title='IsWave32' data-type='const bool' data-ref="9IsWave32" data-ref-filename="9IsWave32">IsWave32</dfn> = <a class="local col8 ref" href="#8ST" title='ST' data-ref="8ST" data-ref-filename="8ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>();</td></tr>
<tr><th id="67">67</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="10CondReg" title='CondReg' data-type='const unsigned int' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>();</td></tr>
<tr><th id="68">68</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="11ExecReg" title='ExecReg' data-type='const unsigned int' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</dfn> = <a class="local col9 ref" href="#9IsWave32" title='IsWave32' data-ref="9IsWave32" data-ref-filename="9IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="12And" title='And' data-type='const unsigned int' data-ref="12And" data-ref-filename="12And">And</dfn> = <a class="local col9 ref" href="#9IsWave32" title='IsWave32' data-ref="9IsWave32" data-ref-filename="9IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="13AndN2" title='AndN2' data-type='const unsigned int' data-ref="13AndN2" data-ref-filename="13AndN2">AndN2</dfn> = <a class="local col9 ref" href="#9IsWave32" title='IsWave32' data-ref="9IsWave32" data-ref-filename="9IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>;</td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="14Mov" title='Mov' data-type='const unsigned int' data-ref="14Mov" data-ref-filename="14Mov">Mov</dfn> = <a class="local col9 ref" href="#9IsWave32" title='IsWave32' data-ref="9IsWave32" data-ref-filename="9IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col5 decl" id="15A" title='A' data-type='MachineBasicBlock::reverse_iterator' data-ref="15A" data-ref-filename="15A">A</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>(),</td></tr>
<tr><th id="74">74</th><td>                                      <dfn class="local col6 decl" id="16E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="16E" data-ref-filename="16E">E</dfn> = <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB" data-ref-filename="7MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="local col7 decl" id="17ReadsCond" title='ReadsCond' data-type='bool' data-ref="17ReadsCond" data-ref-filename="17ReadsCond">ReadsCond</dfn> = <b>false</b>;</td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18Threshold" title='Threshold' data-type='unsigned int' data-ref="18Threshold" data-ref-filename="18Threshold">Threshold</dfn> = <var>5</var>;</td></tr>
<tr><th id="77">77</th><td>  <b>for</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a>; <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#16E" title='E' data-ref="16E" data-ref-filename="16E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a>) {</td></tr>
<tr><th id="78">78</th><td>    <b>if</b> (!--<a class="local col8 ref" href="#18Threshold" title='Threshold' data-ref="18Threshold" data-ref-filename="18Threshold">Threshold</a>)</td></tr>
<tr><th id="79">79</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="80">80</th><td>    <b>if</b> (<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#11ExecReg" title='ExecReg' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>))</td></tr>
<tr><th id="81">81</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>)) {</td></tr>
<tr><th id="83">83</th><td>      <b>if</b> (!<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>) ||</td></tr>
<tr><th id="84">84</th><td>          (<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col2 ref" href="#12And" title='And' data-ref="12And" data-ref-filename="12And">And</a> &amp;&amp; <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col3 ref" href="#13AndN2" title='AndN2' data-ref="13AndN2" data-ref-filename="13AndN2">AndN2</a>))</td></tr>
<tr><th id="85">85</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="86">86</th><td>      <b>break</b>;</td></tr>
<tr><th id="87">87</th><td>    }</td></tr>
<tr><th id="88">88</th><td>    <a class="local col7 ref" href="#17ReadsCond" title='ReadsCond' data-ref="17ReadsCond" data-ref-filename="17ReadsCond">ReadsCond</a> |= <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>);</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#16E" title='E' data-ref="16E" data-ref-filename="16E">E</a>)</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="19Op1" data-ref-filename="19Op1">Op1</dfn> = <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="20Op2" title='Op2' data-type='llvm::MachineOperand &amp;' data-ref="20Op2" data-ref-filename="20Op2">Op2</dfn> = <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (<a class="local col9 ref" href="#19Op1" title='Op1' data-ref="19Op1" data-ref-filename="19Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col1 ref" href="#11ExecReg" title='ExecReg' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</a> &amp;&amp; <a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEj" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEj" data-ref-filename="_ZNK4llvm8RegistereqEj">==</a> <a class="local col1 ref" href="#11ExecReg" title='ExecReg' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</a>) {</td></tr>
<tr><th id="96">96</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a></span>);</td></tr>
<tr><th id="97">97</th><td>    <a class="local col6 ref" href="#6Changed" title='Changed' data-ref="6Changed" data-ref-filename="6Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td>  <b>if</b> (<a class="local col9 ref" href="#19Op1" title='Op1' data-ref="19Op1" data-ref-filename="19Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col1 ref" href="#11ExecReg" title='ExecReg' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</a>)</td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <a class="local col6 ref" href="#6Changed" title='Changed' data-ref="6Changed" data-ref-filename="6Changed">Changed</a>;</td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (<a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !(<a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == -<var>1</var> || <a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>))</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="local col6 ref" href="#6Changed" title='Changed' data-ref="6Changed" data-ref-filename="6Changed">Changed</a>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="21MaskValue" title='MaskValue' data-type='int64_t' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</dfn> = <var>0</var>;</td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="22SReg" title='SReg' data-type='llvm::Register' data-ref="22SReg" data-ref-filename="22SReg">SReg</dfn>;</td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (<a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="107">107</th><td>    <a class="local col2 ref" href="#22SReg" title='SReg' data-ref="22SReg" data-ref-filename="22SReg">SReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="108">108</th><td>    <em>auto</em> <dfn class="local col3 decl" id="23M" title='M' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="23M" data-ref-filename="23M">M</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a>);</td></tr>
<tr><th id="109">109</th><td>    <em>bool</em> <dfn class="local col4 decl" id="24ReadsSreg" title='ReadsSreg' data-type='bool' data-ref="24ReadsSreg" data-ref-filename="24ReadsSreg">ReadsSreg</dfn> = <b>false</b>;</td></tr>
<tr><th id="110">110</th><td>    <b>for</b> (; <a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#16E" title='E' data-ref="16E" data-ref-filename="16E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a>) {</td></tr>
<tr><th id="111">111</th><td>      <b>if</b> (<a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#22SReg" title='SReg' data-ref="22SReg" data-ref-filename="22SReg">SReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>))</td></tr>
<tr><th id="112">112</th><td>        <b>break</b>;</td></tr>
<tr><th id="113">113</th><td>      <b>if</b> (<a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#22SReg" title='SReg' data-ref="22SReg" data-ref-filename="22SReg">SReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>))</td></tr>
<tr><th id="114">114</th><td>        <b>return</b> <a class="local col6 ref" href="#6Changed" title='Changed' data-ref="6Changed" data-ref-filename="6Changed">Changed</a>;</td></tr>
<tr><th id="115">115</th><td>      <a class="local col4 ref" href="#24ReadsSreg" title='ReadsSreg' data-ref="24ReadsSreg" data-ref-filename="24ReadsSreg">ReadsSreg</a> |= <a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#22SReg" title='SReg' data-ref="22SReg" data-ref-filename="22SReg">SReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>);</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#16E" title='E' data-ref="16E" data-ref-filename="16E">E</a> || !<a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>() || !<a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="118">118</th><td>        (<a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var> &amp;&amp; <a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>))</td></tr>
<tr><th id="119">119</th><td>      <b>return</b> <a class="local col6 ref" href="#6Changed" title='Changed' data-ref="6Changed" data-ref-filename="6Changed">Changed</a>;</td></tr>
<tr><th id="120">120</th><td>    <a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> = <a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="121">121</th><td>    <i>// First if sreg is only used in the AND instruction fold the immediate</i></td></tr>
<tr><th id="122">122</th><td><i>    // into into the AND.</i></td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (!<a class="local col4 ref" href="#24ReadsSreg" title='ReadsSreg' data-ref="24ReadsSreg" data-ref-filename="24ReadsSreg">ReadsSreg</a> &amp;&amp; <a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="124">124</th><td>      <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a>);</td></tr>
<tr><th id="125">125</th><td>      <a class="local col3 ref" href="#23M" title='M' data-ref="23M" data-ref-filename="23M">M</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="126">126</th><td>    }</td></tr>
<tr><th id="127">127</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="128">128</th><td>    <a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> = <a class="local col0 ref" href="#20Op2" title='Op2' data-ref="20Op2" data-ref-filename="20Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="129">129</th><td>  } <b>else</b> {</td></tr>
<tr><th id="130">130</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Op2 must be register or immediate"</q>);</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i>// Invert mask for s_andn2</i></td></tr>
<tr><th id="134">134</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MaskValue == <var>0</var> || MaskValue == -<var>1</var>);</td></tr>
<tr><th id="135">135</th><td>  <b>if</b> (<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col3 ref" href="#13AndN2" title='AndN2' data-ref="13AndN2" data-ref-filename="13AndN2">AndN2</a>)</td></tr>
<tr><th id="136">136</th><td>    <a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> = ~<a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>if</b> (!<a class="local col7 ref" href="#17ReadsCond" title='ReadsCond' data-ref="17ReadsCond" data-ref-filename="17ReadsCond">ReadsCond</a> &amp;&amp; <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>)) {</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (!<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>)) {</td></tr>
<tr><th id="140">140</th><td>      <i>// Replace AND with MOV</i></td></tr>
<tr><th id="141">141</th><td>      <b>if</b> (<a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> == <var>0</var>) {</td></tr>
<tr><th id="142">142</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a></span>, <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#14Mov" title='Mov' data-ref="14Mov" data-ref-filename="14Mov">Mov</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>)</td></tr>
<tr><th id="143">143</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="144">144</th><td>      } <b>else</b> {</td></tr>
<tr><th id="145">145</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a></span>, <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#14Mov" title='Mov' data-ref="14Mov" data-ref-filename="14Mov">Mov</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>)</td></tr>
<tr><th id="146">146</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#11ExecReg" title='ExecReg' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</a>);</td></tr>
<tr><th id="147">147</th><td>      }</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>    <i>// Remove AND instruction</i></td></tr>
<tr><th id="150">150</th><td>    <a class="local col5 ref" href="#15A" title='A' data-ref="15A" data-ref-filename="15A">A</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <dfn class="local col5 decl" id="25IsVCCZ" title='IsVCCZ' data-type='bool' data-ref="25IsVCCZ" data-ref-filename="25IsVCCZ">IsVCCZ</dfn> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>;</td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="local col2 ref" href="#22SReg" title='SReg' data-ref="22SReg" data-ref-filename="22SReg">SReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEj" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEj" data-ref-filename="_ZNK4llvm8RegistereqEj">==</a> <a class="local col1 ref" href="#11ExecReg" title='ExecReg' data-ref="11ExecReg" data-ref-filename="11ExecReg">ExecReg</a>) {</td></tr>
<tr><th id="155">155</th><td>    <i>// EXEC is updated directly</i></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (<a class="local col5 ref" href="#25IsVCCZ" title='IsVCCZ' data-ref="25IsVCCZ" data-ref-filename="25IsVCCZ">IsVCCZ</a>) {</td></tr>
<tr><th id="157">157</th><td>      <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="158">158</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td>    <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>));</td></tr>
<tr><th id="161">161</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#25IsVCCZ" title='IsVCCZ' data-ref="25IsVCCZ" data-ref-filename="25IsVCCZ">IsVCCZ</a> &amp;&amp; <a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> == <var>0</var>) {</td></tr>
<tr><th id="162">162</th><td>    <i>// Will always branch</i></td></tr>
<tr><th id="163">163</th><td><i>    // Remove all succesors shadowed by new unconditional branch</i></td></tr>
<tr><th id="164">164</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="26Parent" title='Parent' data-type='llvm::MachineBasicBlock *' data-ref="26Parent" data-ref-filename="26Parent">Parent</dfn> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="165">165</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="27ToRemove" title='ToRemove' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="27ToRemove" data-ref-filename="27ToRemove">ToRemove</dfn>;</td></tr>
<tr><th id="166">166</th><td>    <em>bool</em> <dfn class="local col8 decl" id="28Found" title='Found' data-type='bool' data-ref="28Found" data-ref-filename="28Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="167">167</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29Term" title='Term' data-type='llvm::MachineInstr &amp;' data-ref="29Term" data-ref-filename="29Term">Term</dfn> : <a class="local col6 ref" href="#26Parent" title='Parent' data-ref="26Parent" data-ref-filename="26Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>()) {</td></tr>
<tr><th id="168">168</th><td>      <b>if</b> (<a class="local col8 ref" href="#28Found" title='Found' data-ref="28Found" data-ref-filename="28Found">Found</a>) {</td></tr>
<tr><th id="169">169</th><td>        <b>if</b> (<a class="local col9 ref" href="#29Term" title='Term' data-ref="29Term" data-ref-filename="29Term">Term</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="170">170</th><td>          <a class="local col7 ref" href="#27ToRemove" title='ToRemove' data-ref="27ToRemove" data-ref-filename="27ToRemove">ToRemove</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col9 ref" href="#29Term" title='Term' data-ref="29Term" data-ref-filename="29Term">Term</a>);</td></tr>
<tr><th id="171">171</th><td>      } <b>else</b> {</td></tr>
<tr><th id="172">172</th><td>        <a class="local col8 ref" href="#28Found" title='Found' data-ref="28Found" data-ref-filename="28Found">Found</a> = <a class="local col9 ref" href="#29Term" title='Term' data-ref="29Term" data-ref-filename="29Term">Term</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" data-ref-filename="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>);</td></tr>
<tr><th id="173">173</th><td>      }</td></tr>
<tr><th id="174">174</th><td>    }</td></tr>
<tr><th id="175">175</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Found &amp;&amp; <q>"conditional branch is not terminator"</q>);</td></tr>
<tr><th id="176">176</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="30BranchMI" title='BranchMI' data-type='llvm::MachineInstr *' data-ref="30BranchMI" data-ref-filename="30BranchMI">BranchMI</dfn> : <a class="local col7 ref" href="#27ToRemove" title='ToRemove' data-ref="27ToRemove" data-ref-filename="27ToRemove">ToRemove</a>) {</td></tr>
<tr><th id="177">177</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="31Dst" data-ref-filename="31Dst">Dst</dfn> = <a class="local col0 ref" href="#30BranchMI" title='BranchMI' data-ref="30BranchMI" data-ref-filename="30BranchMI">BranchMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="178">178</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Dst.isMBB() &amp;&amp; <q>"destination is not basic block"</q>);</td></tr>
<tr><th id="179">179</th><td>      <a class="local col6 ref" href="#26Parent" title='Parent' data-ref="26Parent" data-ref-filename="26Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" data-ref-filename="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col1 ref" href="#31Dst" title='Dst' data-ref="31Dst" data-ref-filename="31Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="180">180</th><td>      <a class="local col0 ref" href="#30BranchMI" title='BranchMI' data-ref="30BranchMI" data-ref-filename="30BranchMI">BranchMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="181">181</th><td>    }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="32Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="32Succ" data-ref-filename="32Succ"><a class="local col2 ref" href="#32Succ" title='Succ' data-ref="32Succ" data-ref-filename="32Succ">Succ</a></dfn> = <a class="local col6 ref" href="#26Parent" title='Parent' data-ref="26Parent" data-ref-filename="26Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFallThroughEv" title='llvm::MachineBasicBlock::getFallThrough' data-ref="_ZN4llvm17MachineBasicBlock14getFallThroughEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFallThroughEv">getFallThrough</a>()) {</td></tr>
<tr><th id="184">184</th><td>      <a class="local col6 ref" href="#26Parent" title='Parent' data-ref="26Parent" data-ref-filename="26Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" data-ref-filename="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col2 ref" href="#32Succ" title='Succ' data-ref="32Succ" data-ref-filename="32Succ">Succ</a>);</td></tr>
<tr><th id="185">185</th><td>    }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <i>// Rewrite to unconditional branch</i></td></tr>
<tr><th id="188">188</th><td>    <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>));</td></tr>
<tr><th id="189">189</th><td>  } <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#25IsVCCZ" title='IsVCCZ' data-ref="25IsVCCZ" data-ref-filename="25IsVCCZ">IsVCCZ</a> &amp;&amp; <a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> == <var>0</var>) {</td></tr>
<tr><th id="190">190</th><td>    <i>// Will never branch</i></td></tr>
<tr><th id="191">191</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="33Dst" data-ref-filename="33Dst">Dst</dfn> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="192">192</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Dst.isMBB() &amp;&amp; <q>"destination is not basic block"</q>);</td></tr>
<tr><th id="193">193</th><td>    <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" data-ref-filename="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col3 ref" href="#33Dst" title='Dst' data-ref="33Dst" data-ref-filename="33Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="194">194</th><td>    <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="196">196</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#21MaskValue" title='MaskValue' data-ref="21MaskValue" data-ref-filename="21MaskValue">MaskValue</a> == -<var>1</var>) {</td></tr>
<tr><th id="197">197</th><td>    <i>// Depends only on EXEC</i></td></tr>
<tr><th id="198">198</th><td>    <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(</td></tr>
<tr><th id="199">199</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#25IsVCCZ" title='IsVCCZ' data-ref="25IsVCCZ" data-ref-filename="25IsVCCZ">IsVCCZ</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECNZ" title='llvm::AMDGPU::S_CBRANCH_EXECNZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECNZ">S_CBRANCH_EXECNZ</a>));</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#10CondReg" title='CondReg' data-ref="10CondReg" data-ref-filename="10CondReg">CondReg</a>, <b>false</b> <i>/*Kill*/</i>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>));</td></tr>
<tr><th id="203">203</th><td>  <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI" data-ref-filename="5MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB" data-ref-filename="7MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_" title='(anonymous namespace)::SIPreEmitPeephole::optimizeSetGPR' data-type='bool (anonymous namespace)::SIPreEmitPeephole::optimizeSetGPR(llvm::MachineInstr &amp; First, llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_" data-ref-filename="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_">optimizeSetGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34First" title='First' data-type='llvm::MachineInstr &amp;' data-ref="34First" data-ref-filename="34First">First</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB" data-ref-filename="36MBB">MBB</dfn> = *<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="211">211</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="37MF" data-ref-filename="37MF">MF</dfn> = *<a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="212">212</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="38MRI" data-ref-filename="38MRI">MRI</dfn> = <a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="39Idx" title='Idx' data-type='llvm::MachineOperand *' data-ref="39Idx" data-ref-filename="39Idx">Idx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="40IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="40IdxReg" data-ref-filename="40IdxReg">IdxReg</dfn> = <a class="local col9 ref" href="#39Idx" title='Idx' data-ref="39Idx" data-ref-filename="39Idx">Idx</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col9 ref" href="#39Idx" title='Idx' data-ref="39Idx" data-ref-filename="39Idx">Idx</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="215">215</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="41ToRemove" title='ToRemove' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="41ToRemove" data-ref-filename="41ToRemove">ToRemove</dfn>;</td></tr>
<tr><th id="216">216</th><td>  <em>bool</em> <dfn class="local col2 decl" id="42IdxOn" title='IdxOn' data-type='bool' data-ref="42IdxOn" data-ref-filename="42IdxOn">IdxOn</dfn> = <b>true</b>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (!<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" data-ref-filename="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</a>(<a class="local col4 ref" href="#34First" title='First' data-ref="34First" data-ref-filename="34First">First</a>))</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// Scan back to find an identical S_SET_GPR_IDX_ON</i></td></tr>
<tr><th id="222">222</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="43I" title='I' data-type='MachineBasicBlock::iterator' data-ref="43I" data-ref-filename="43I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col4 ref" href="#34First" title='First' data-ref="34First" data-ref-filename="34First">First</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="223">223</th><td>       <dfn class="local col4 decl" id="44E" title='E' data-type='MachineBasicBlock::iterator' data-ref="44E" data-ref-filename="44E">E</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E" data-ref-filename="44E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>) {</td></tr>
<tr><th id="224">224</th><td>    <b>switch</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="225">225</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_MODE" title='llvm::AMDGPU::S_SET_GPR_IDX_MODE' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_MODE" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_MODE">S_SET_GPR_IDX_MODE</a>:</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_OFF" title='llvm::AMDGPU::S_SET_GPR_IDX_OFF' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_OFF" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_OFF">S_SET_GPR_IDX_OFF</a>:</td></tr>
<tr><th id="228">228</th><td>      <a class="local col2 ref" href="#42IdxOn" title='IdxOn' data-ref="42IdxOn" data-ref-filename="42IdxOn">IdxOn</a> = <b>false</b>;</td></tr>
<tr><th id="229">229</th><td>      <a class="local col1 ref" href="#41ToRemove" title='ToRemove' data-ref="41ToRemove" data-ref-filename="41ToRemove">ToRemove</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a>);</td></tr>
<tr><th id="230">230</th><td>      <b>break</b>;</td></tr>
<tr><th id="231">231</th><td>    <b>default</b>:</td></tr>
<tr><th id="232">232</th><td>      <b>if</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>))</td></tr>
<tr><th id="233">233</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="234">234</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#40IdxReg" title='IdxReg' data-ref="40IdxReg" data-ref-filename="40IdxReg">IdxReg</a> &amp;&amp; <a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40IdxReg" title='IdxReg' data-ref="40IdxReg" data-ref-filename="40IdxReg">IdxReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>))</td></tr>
<tr><th id="235">235</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="236">236</th><td>      <b>if</b> (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>(),</td></tr>
<tr><th id="237">237</th><td>                       [&amp;<a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI" data-ref-filename="38MRI">MRI</a>, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="45MO" data-ref-filename="45MO">MO</dfn>) {</td></tr>
<tr><th id="238">238</th><td>                         <b>return</b> <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO" data-ref-filename="45MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="239">239</th><td>                                <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVectorRegister' data-ref="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE">isVectorRegister</a>(<a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI" data-ref-filename="38MRI">MRI</a>, <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO" data-ref-filename="45MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="240">240</th><td>                       })) {</td></tr>
<tr><th id="241">241</th><td>        <i>// The only exception allowed here is another indirect vector move</i></td></tr>
<tr><th id="242">242</th><td><i>        // with the same mode.</i></td></tr>
<tr><th id="243">243</th><td>        <b>if</b> (!<a class="local col2 ref" href="#42IdxOn" title='IdxOn' data-ref="42IdxOn" data-ref-filename="42IdxOn">IdxOn</a> ||</td></tr>
<tr><th id="244">244</th><td>            !((<a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a> &amp;&amp;</td></tr>
<tr><th id="245">245</th><td>               <a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandENS_8RegisterE" title='llvm::MachineInstr::hasRegisterImplicitUseOperand' data-ref="_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandENS_8RegisterE" data-ref-filename="_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandENS_8RegisterE">hasRegisterImplicitUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)) ||</td></tr>
<tr><th id="246">246</th><td>              <a class="local col3 ref" href="#43I" title='I' data-ref="43I" data-ref-filename="43I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_indirect" title='llvm::AMDGPU::V_MOV_B32_indirect' data-ref="llvm::AMDGPU::V_MOV_B32_indirect" data-ref-filename="llvm..AMDGPU..V_MOV_B32_indirect">V_MOV_B32_indirect</a>))</td></tr>
<tr><th id="247">247</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="248">248</th><td>      }</td></tr>
<tr><th id="249">249</th><td>    }</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="253">253</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46RI" title='RI' data-type='llvm::MachineInstr *' data-ref="46RI" data-ref-filename="46RI">RI</dfn> : <a class="local col1 ref" href="#41ToRemove" title='ToRemove' data-ref="41ToRemove" data-ref-filename="41ToRemove">ToRemove</a>)</td></tr>
<tr><th id="254">254</th><td>    <a class="local col6 ref" href="#46RI" title='RI' data-ref="46RI" data-ref-filename="46RI">RI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="255">255</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="256">256</th><td>}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPreEmitPeephole" title='(anonymous namespace)::SIPreEmitPeephole' data-ref="(anonymousnamespace)::SIPreEmitPeephole" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole">SIPreEmitPeephole</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_117SIPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreEmitPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::SIPreEmitPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117SIPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_117SIPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn>) {</td></tr>
<tr><th id="259">259</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="48ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="48ST" data-ref-filename="48ST">ST</dfn> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="260">260</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='w' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a> = <a class="local col8 ref" href="#48ST" title='ST' data-ref="48ST" data-ref-filename="48ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="261">261</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TRI" title='(anonymous namespace)::SIPreEmitPeephole::TRI' data-use='w' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TRI" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TRI">TRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="262">262</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="49EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-type='llvm::MachineBasicBlock *' data-ref="49EmptyMBBAtEnd" data-ref-filename="49EmptyMBBAtEnd">EmptyMBBAtEnd</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50Changed" title='Changed' data-type='bool' data-ref="50Changed" data-ref-filename="50Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB" data-ref-filename="51MBB">MBB</dfn> : <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>) {</td></tr>
<tr><th id="266">266</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="52MBBE" title='MBBE' data-type='MachineBasicBlock::iterator' data-ref="52MBBE" data-ref-filename="52MBBE">MBBE</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="267">267</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="53TermI" title='TermI' data-type='MachineBasicBlock::iterator' data-ref="53TermI" data-ref-filename="53TermI">TermI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52MBBE" title='MBBE' data-ref="52MBBE" data-ref-filename="52MBBE">MBBE</a>;</td></tr>
<tr><th id="268">268</th><td>    <i>// Check first terminator for VCC branches to optimize</i></td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col3 ref" href="#53TermI" title='TermI' data-ref="53TermI" data-ref-filename="53TermI">TermI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="270">270</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI" data-ref-filename="54MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53TermI" title='TermI' data-ref="53TermI" data-ref-filename="53TermI">TermI</a>;</td></tr>
<tr><th id="271">271</th><td>      <b>switch</b> (<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="272">272</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>:</td></tr>
<tr><th id="273">273</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a>:</td></tr>
<tr><th id="274">274</th><td>        <a class="local col0 ref" href="#50Changed" title='Changed' data-ref="50Changed" data-ref-filename="50Changed">Changed</a> |= <a class="tu member fn" href="#_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::SIPreEmitPeephole::optimizeVccBranch' data-use='c' data-ref="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE">optimizeVccBranch</a>(<span class='refarg'><a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a></span>);</td></tr>
<tr><th id="275">275</th><td>        <b>continue</b>;</td></tr>
<tr><th id="276">276</th><td>      <b>default</b>:</td></tr>
<tr><th id="277">277</th><td>        <b>break</b>;</td></tr>
<tr><th id="278">278</th><td>      }</td></tr>
<tr><th id="279">279</th><td>    }</td></tr>
<tr><th id="280">280</th><td>    <i>// Check all terminators for SI_RETURN_TO_EPILOG</i></td></tr>
<tr><th id="281">281</th><td><i>    // FIXME: This is not an optimization and should be moved somewhere else.</i></td></tr>
<tr><th id="282">282</th><td>    <b>while</b> (<a class="local col3 ref" href="#53TermI" title='TermI' data-ref="53TermI" data-ref-filename="53TermI">TermI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="283">283</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53TermI" title='TermI' data-ref="53TermI" data-ref-filename="53TermI">TermI</a>;</td></tr>
<tr><th id="284">284</th><td>      <b>if</b> (<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_RETURN_TO_EPILOG" title='llvm::AMDGPU::SI_RETURN_TO_EPILOG' data-ref="llvm::AMDGPU::SI_RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPU..SI_RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a>) {</td></tr>
<tr><th id="285">285</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;returnsVoid());</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>        <i>// Graphics shaders returning non-void shouldn't contain S_ENDPGM,</i></td></tr>
<tr><th id="288">288</th><td><i>        // because external bytecode will be appended at the end.</i></td></tr>
<tr><th id="289">289</th><td>        <b>if</b> (&amp;<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a> != &amp;<a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction4backEv" title='llvm::MachineFunction::back' data-ref="_ZN4llvm15MachineFunction4backEv" data-ref-filename="_ZN4llvm15MachineFunction4backEv">back</a>() || &amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a> != &amp;<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4backEv">back</a>()) {</td></tr>
<tr><th id="290">290</th><td>          <i>// SI_RETURN_TO_EPILOG is not the last instruction. Add an empty block</i></td></tr>
<tr><th id="291">291</th><td><i>          // at the end and jump there.</i></td></tr>
<tr><th id="292">292</th><td>          <b>if</b> (!<a class="local col9 ref" href="#49EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="49EmptyMBBAtEnd" data-ref-filename="49EmptyMBBAtEnd">EmptyMBBAtEnd</a>) {</td></tr>
<tr><th id="293">293</th><td>            <a class="local col9 ref" href="#49EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="49EmptyMBBAtEnd" data-ref-filename="49EmptyMBBAtEnd">EmptyMBBAtEnd</a> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="294">294</th><td>            <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>(), <a class="local col9 ref" href="#49EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="49EmptyMBBAtEnd" data-ref-filename="49EmptyMBBAtEnd">EmptyMBBAtEnd</a>);</td></tr>
<tr><th id="295">295</th><td>          }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>          <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col9 ref" href="#49EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="49EmptyMBBAtEnd" data-ref-filename="49EmptyMBBAtEnd">EmptyMBBAtEnd</a>);</td></tr>
<tr><th id="298">298</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>, <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIPreEmitPeephole::TII" title='(anonymous namespace)::SIPreEmitPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreEmitPeephole::TII" data-ref-filename="(anonymousnamespace)..SIPreEmitPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>))</td></tr>
<tr><th id="299">299</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#49EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="49EmptyMBBAtEnd" data-ref-filename="49EmptyMBBAtEnd">EmptyMBBAtEnd</a>);</td></tr>
<tr><th id="300">300</th><td>          <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="301">301</th><td>          <a class="local col2 ref" href="#52MBBE" title='MBBE' data-ref="52MBBE" data-ref-filename="52MBBE">MBBE</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="302">302</th><td>          <a class="local col3 ref" href="#53TermI" title='TermI' data-ref="53TermI" data-ref-filename="53TermI">TermI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#52MBBE" title='MBBE' data-ref="52MBBE" data-ref-filename="52MBBE">MBBE</a>;</td></tr>
<tr><th id="303">303</th><td>          <b>continue</b>;</td></tr>
<tr><th id="304">304</th><td>        }</td></tr>
<tr><th id="305">305</th><td>      }</td></tr>
<tr><th id="306">306</th><td>      <a class="local col3 ref" href="#53TermI" title='TermI' data-ref="53TermI" data-ref-filename="53TermI">TermI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <b>if</b> (!<a class="local col8 ref" href="#48ST" title='ST' data-ref="48ST" data-ref-filename="48ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv" title='llvm::GCNSubtarget::hasVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16hasVGPRIndexModeEv">hasVGPRIndexMode</a>())</td></tr>
<tr><th id="310">310</th><td>      <b>continue</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56SetGPRMI" title='SetGPRMI' data-type='llvm::MachineInstr *' data-ref="56SetGPRMI" data-ref-filename="56SetGPRMI">SetGPRMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="313">313</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="57Threshold" title='Threshold' data-type='const unsigned int' data-ref="57Threshold" data-ref-filename="57Threshold">Threshold</dfn> = <var>20</var>;</td></tr>
<tr><th id="314">314</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58Count" title='Count' data-type='unsigned int' data-ref="58Count" data-ref-filename="58Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="315">315</th><td>    <i>// Scan the block for two S_SET_GPR_IDX_ON instructions to see if a</i></td></tr>
<tr><th id="316">316</th><td><i>    // second is not needed. Do expensive checks in the optimizeSetGPR()</i></td></tr>
<tr><th id="317">317</th><td><i>    // and limit the distance to 20 instructions for compile time purposes.</i></td></tr>
<tr><th id="318">318</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="59MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="59MBBI" data-ref-filename="59MBBI">MBBI</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col9 ref" href="#59MBBI" title='MBBI' data-ref="59MBBI" data-ref-filename="59MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#52MBBE" title='MBBE' data-ref="52MBBE" data-ref-filename="52MBBE">MBBE</a>; ) {</td></tr>
<tr><th id="319">319</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="60MI" data-ref-filename="60MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#59MBBI" title='MBBI' data-ref="59MBBI" data-ref-filename="59MBBI">MBBI</a>;</td></tr>
<tr><th id="320">320</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#59MBBI" title='MBBI' data-ref="59MBBI" data-ref-filename="59MBBI">MBBI</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>      <b>if</b> (<a class="local col8 ref" href="#58Count" title='Count' data-ref="58Count" data-ref-filename="58Count">Count</a> == <a class="local col7 ref" href="#57Threshold" title='Threshold' data-ref="57Threshold" data-ref-filename="57Threshold">Threshold</a>)</td></tr>
<tr><th id="323">323</th><td>        <a class="local col6 ref" href="#56SetGPRMI" title='SetGPRMI' data-ref="56SetGPRMI" data-ref-filename="56SetGPRMI">SetGPRMI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="324">324</th><td>      <b>else</b></td></tr>
<tr><th id="325">325</th><td>        ++<a class="local col8 ref" href="#58Count" title='Count' data-ref="58Count" data-ref-filename="58Count">Count</a>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>      <b>if</b> (<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SET_GPR_IDX_ON" title='llvm::AMDGPU::S_SET_GPR_IDX_ON' data-ref="llvm::AMDGPU::S_SET_GPR_IDX_ON" data-ref-filename="llvm..AMDGPU..S_SET_GPR_IDX_ON">S_SET_GPR_IDX_ON</a>)</td></tr>
<tr><th id="328">328</th><td>        <b>continue</b>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>      <a class="local col8 ref" href="#58Count" title='Count' data-ref="58Count" data-ref-filename="58Count">Count</a> = <var>0</var>;</td></tr>
<tr><th id="331">331</th><td>      <b>if</b> (!<a class="local col6 ref" href="#56SetGPRMI" title='SetGPRMI' data-ref="56SetGPRMI" data-ref-filename="56SetGPRMI">SetGPRMI</a>) {</td></tr>
<tr><th id="332">332</th><td>        <a class="local col6 ref" href="#56SetGPRMI" title='SetGPRMI' data-ref="56SetGPRMI" data-ref-filename="56SetGPRMI">SetGPRMI</a> = &amp;<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>;</td></tr>
<tr><th id="333">333</th><td>        <b>continue</b>;</td></tr>
<tr><th id="334">334</th><td>      }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_" title='(anonymous namespace)::SIPreEmitPeephole::optimizeSetGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_" data-ref-filename="_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_">optimizeSetGPR</a>(<span class='refarg'>*<a class="local col6 ref" href="#56SetGPRMI" title='SetGPRMI' data-ref="56SetGPRMI" data-ref-filename="56SetGPRMI">SetGPRMI</a></span>, <span class='refarg'><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a></span>))</td></tr>
<tr><th id="337">337</th><td>        <a class="local col0 ref" href="#50Changed" title='Changed' data-ref="50Changed" data-ref-filename="50Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="338">338</th><td>      <b>else</b></td></tr>
<tr><th id="339">339</th><td>        <a class="local col6 ref" href="#56SetGPRMI" title='SetGPRMI' data-ref="56SetGPRMI" data-ref-filename="56SetGPRMI">SetGPRMI</a> = &amp;<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>;</td></tr>
<tr><th id="340">340</th><td>    }</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <b>return</b> <a class="local col0 ref" href="#50Changed" title='Changed' data-ref="50Changed" data-ref-filename="50Changed">Changed</a>;</td></tr>
<tr><th id="344">344</th><td>}</td></tr>
<tr><th id="345">345</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>