INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/bcd_to_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_to_bin'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/bin_to_bcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_to_bcd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/bin_to.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_to'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/clockdiv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clkdiv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/conv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv'
WARNING: [VRFC 10-3093] actual for formal port 'bin' is neither a static name nor a globally static expression [C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/conv.vhd:31]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/ssd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DisplayController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/ky.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PmodKYPD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
