#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f167818770 .scope module, "tb_decoder" "tb_decoder" 2 4;
 .timescale -9 -12;
P_000001f1677dfe90 .param/l "AWIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_000001f1677dfec8 .param/l "CLK_PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
P_000001f1677dff00 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001f1677dff38 .param/l "IWIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_000001f1677dff70 .param/l "PC_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
v000001f167897a80_0 .var "d_clk", 0 0;
v000001f167897b20_0 .var "d_i_ce", 0 0;
v000001f167897760_0 .var "d_i_flush", 0 0;
v000001f167898de0_0 .var "d_i_instr", 31 0;
v000001f167898e80_0 .var "d_i_pc", 31 0;
v000001f167897f80_0 .var "d_i_stall", 0 0;
v000001f167898f20_0 .net "d_o_addr_rd", 4 0, L_000001f16782a0d0;  1 drivers
v000001f167898480_0 .net "d_o_addr_rd_p", 4 0, v000001f167897470_0;  1 drivers
v000001f167897c60_0 .net "d_o_addr_rs1", 4 0, L_000001f16782a370;  1 drivers
v000001f167898fc0_0 .net "d_o_addr_rs1_p", 4 0, v000001f1678966b0_0;  1 drivers
v000001f167899100_0 .net "d_o_addr_rs2", 4 0, L_000001f167829ea0;  1 drivers
v000001f167899380_0 .net "d_o_addr_rs2_p", 4 0, v000001f167896890_0;  1 drivers
v000001f167897d00_0 .net "d_o_alu", 13 0, v000001f1678976c0_0;  1 drivers
v000001f167899420_0 .net "d_o_ce", 0 0, v000001f1678988e0_0;  1 drivers
v000001f167897e40_0 .net "d_o_exception", 3 0, v000001f167898a20_0;  1 drivers
v000001f167897620_0 .net "d_o_flush", 0 0, L_000001f16782a840;  1 drivers
v000001f167897800_0 .net "d_o_funct3", 2 0, v000001f167898980_0;  1 drivers
v000001f1678985c0_0 .net "d_o_imm", 31 0, v000001f1678978a0_0;  1 drivers
v000001f167897da0_0 .net "d_o_opcode", 10 0, v000001f167898ca0_0;  1 drivers
v000001f16789a8f0_0 .net "d_o_pc", 31 0, v000001f167898ac0_0;  1 drivers
v000001f16789ae90_0 .net "d_o_stall", 0 0, L_000001f16782a990;  1 drivers
v000001f16789b070_0 .var "d_rst", 0 0;
S_000001f167818900 .scope task, "reset" "reset" 2 79, 2 79 0, S_000001f167818770;
 .timescale -9 -12;
v000001f16782eec0_0 .var/i "i", 31 0;
E_000001f16783ba60 .event posedge, v000001f167897330_0;
TD_tb_decoder.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f16789b070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f16782eec0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f16782eec0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_000001f16783ba60;
    %load/vec4 v000001f16782eec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f16782eec0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f16789b070_0, 0, 1;
    %wait E_000001f16783ba60;
    %end;
S_000001f167843b50 .scope module, "uut" "decoder" 2 43, 3 5 0, S_000001f167818770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001f1677dffb0 .param/l "AWIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_000001f1677dffe8 .param/l "DWIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_000001f1677e0020 .param/l "FUNCT_WIDTH" 0 3 10, +C4<00000000000000000000000000000011>;
P_000001f1677e0058 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001f1677e0090 .param/l "PC_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_000001f167829ea0 .functor BUFZ 5, v000001f1678979e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f16782a370 .functor BUFZ 5, v000001f1678992e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f16782a0d0 .functor BUFZ 5, v000001f167898340_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f16782a140 .functor OR 1, L_000001f16782a990, v000001f167897f80_0, C4<0>, C4<0>;
L_000001f16782a990 .functor OR 1, v000001f167897f80_0, L_000001f16789adf0, C4<0>, C4<0>;
L_000001f16782a840 .functor OR 1, v000001f167897760_0, L_000001f16789a530, C4<0>, C4<0>;
v000001f1677b3180_0 .net *"_ivl_13", 0 0, L_000001f16789a530;  1 drivers
v000001f1677b3310_0 .net *"_ivl_9", 0 0, L_000001f16789adf0;  1 drivers
v000001f1677e66c0_0 .var "alu_add_d", 0 0;
v000001f16790ba80_0 .var "alu_and_d", 0 0;
v000001f167843e50_0 .var "alu_eq_d", 0 0;
v000001f167896750_0 .var "alu_ge_d", 0 0;
v000001f1678969d0_0 .var "alu_geu_d", 0 0;
v000001f167896ed0_0 .var "alu_lt_d", 0 0;
v000001f167896c50_0 .var "alu_ltu_d", 0 0;
v000001f167896610_0 .var "alu_neq_d", 0 0;
v000001f167896f70_0 .var "alu_or_d", 0 0;
v000001f167897150_0 .var "alu_sll_d", 0 0;
v000001f167896a70_0 .var "alu_slt_d", 0 0;
v000001f167896930_0 .var "alu_sltu_d", 0 0;
v000001f167896b10_0 .var "alu_sra_d", 0 0;
v000001f1678973d0_0 .var "alu_srl_d", 0 0;
v000001f167897290_0 .var "alu_sub_d", 0 0;
v000001f167896cf0_0 .var "alu_xor_d", 0 0;
v000001f167897330_0 .net "d_clk", 0 0, v000001f167897a80_0;  1 drivers
v000001f167896bb0_0 .net "d_i_ce", 0 0, v000001f167897b20_0;  1 drivers
v000001f167896d90_0 .net "d_i_flush", 0 0, v000001f167897760_0;  1 drivers
v000001f1678971f0_0 .net "d_i_instr", 31 0, v000001f167898de0_0;  1 drivers
v000001f167896e30_0 .net "d_i_pc", 31 0, v000001f167898e80_0;  1 drivers
v000001f167897010_0 .net "d_i_stall", 0 0, v000001f167897f80_0;  1 drivers
v000001f1678970b0_0 .net "d_o_addr_rd", 4 0, L_000001f16782a0d0;  alias, 1 drivers
v000001f167897470_0 .var "d_o_addr_rd_p", 4 0;
v000001f167896570_0 .net "d_o_addr_rs1", 4 0, L_000001f16782a370;  alias, 1 drivers
v000001f1678966b0_0 .var "d_o_addr_rs1_p", 4 0;
v000001f1678967f0_0 .net "d_o_addr_rs2", 4 0, L_000001f167829ea0;  alias, 1 drivers
v000001f167896890_0 .var "d_o_addr_rs2_p", 4 0;
v000001f1678976c0_0 .var "d_o_alu", 13 0;
v000001f1678988e0_0 .var "d_o_ce", 0 0;
v000001f167898a20_0 .var "d_o_exception", 3 0;
v000001f1678982a0_0 .net "d_o_flush", 0 0, L_000001f16782a840;  alias, 1 drivers
v000001f167898980_0 .var "d_o_funct3", 2 0;
v000001f1678978a0_0 .var "d_o_imm", 31 0;
v000001f167898ca0_0 .var "d_o_opcode", 10 0;
v000001f167898ac0_0 .var "d_o_pc", 31 0;
v000001f167898700_0 .net "d_o_stall", 0 0, L_000001f16782a990;  alias, 1 drivers
v000001f167898b60_0 .net "d_rst", 0 0, v000001f16789b070_0;  1 drivers
v000001f1678987a0_0 .var "funct3", 2 0;
v000001f167897bc0_0 .var "illegal_check", 0 0;
v000001f167897580_0 .var "imm_d", 31 0;
v000001f167898660_0 .var "opcode", 6 0;
v000001f1678991a0_0 .var "opcode_auipc_d", 0 0;
v000001f167898840_0 .var "opcode_branch_d", 0 0;
v000001f167898020_0 .var "opcode_fence_d", 0 0;
v000001f167898c00_0 .var "opcode_itype_d", 0 0;
v000001f167897ee0_0 .var "opcode_jal_d", 0 0;
v000001f167899240_0 .var "opcode_jalr_d", 0 0;
v000001f1678980c0_0 .var "opcode_load_word_d", 0 0;
v000001f167897940_0 .var "opcode_lui_d", 0 0;
v000001f167898d40_0 .var "opcode_rtype_d", 0 0;
v000001f167898520_0 .var "opcode_store_word_d", 0 0;
v000001f167898200_0 .var "opcode_system_d", 0 0;
v000001f167899060_0 .net "stall_bit", 0 0, L_000001f16782a140;  1 drivers
v000001f167898160_0 .var "system_exeption", 0 0;
v000001f167898340_0 .var "temp_addr_rd", 4 0;
v000001f1678992e0_0 .var "temp_addr_rs1", 4 0;
v000001f1678979e0_0 .var "temp_addr_rs2", 4 0;
v000001f1678983e0_0 .var "valid_opcode", 0 0;
E_000001f16783c220 .event anyedge, v000001f167898660_0, v000001f1678971f0_0;
E_000001f16783c2a0 .event anyedge, v000001f167898660_0, v000001f1678987a0_0, v000001f1678971f0_0;
E_000001f16783c460/0 .event anyedge, v000001f1678971f0_0, v000001f167898660_0, v000001f1678987a0_0, v000001f167898d40_0;
E_000001f16783c460/1 .event anyedge, v000001f167898c00_0, v000001f1678980c0_0, v000001f167898520_0, v000001f167898840_0;
E_000001f16783c460/2 .event anyedge, v000001f167897ee0_0, v000001f167899240_0, v000001f167897940_0, v000001f1678991a0_0;
E_000001f16783c460/3 .event anyedge, v000001f167898200_0, v000001f167898020_0, v000001f167897150_0, v000001f1678973d0_0;
E_000001f16783c460/4 .event anyedge, v000001f167896b10_0;
E_000001f16783c460 .event/or E_000001f16783c460/0, E_000001f16783c460/1, E_000001f16783c460/2, E_000001f16783c460/3, E_000001f16783c460/4;
E_000001f16783c6a0/0 .event negedge, v000001f167898b60_0;
E_000001f16783c6a0/1 .event posedge, v000001f167897330_0;
E_000001f16783c6a0 .event/or E_000001f16783c6a0/0, E_000001f16783c6a0/1;
L_000001f16789adf0 .part v000001f167898a20_0, 0, 1;
L_000001f16789a530 .part v000001f167898a20_0, 1, 1;
    .scope S_000001f167843b50;
T_1 ;
    %wait E_000001f16783c6a0;
    %load/vec4 v000001f167898b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f1678988e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f1678983e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f167897bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f167898160_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f1678966b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f167896890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f167897470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f167898a20_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001f1678976c0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f167898ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f1678979e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f1678992e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f167898340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f167896bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001f167899060_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f167896e30_0;
    %assign/vec4 v000001f167898ac0_0, 0;
    %load/vec4 v000001f1678992e0_0;
    %assign/vec4 v000001f1678966b0_0, 0;
    %load/vec4 v000001f1678979e0_0;
    %assign/vec4 v000001f167896890_0, 0;
    %load/vec4 v000001f167898340_0;
    %assign/vec4 v000001f167897470_0, 0;
    %load/vec4 v000001f1678987a0_0;
    %assign/vec4 v000001f167898980_0, 0;
    %load/vec4 v000001f167897580_0;
    %assign/vec4 v000001f1678978a0_0, 0;
    %load/vec4 v000001f1677e66c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167897290_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896a70_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896930_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896cf0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896f70_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f16790ba80_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167897150_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f1678973d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896b10_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167843e50_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896610_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167896750_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f1678969d0_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f1678976c0_0, 4, 5;
    %load/vec4 v000001f167898d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167898c00_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f1678980c0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167898520_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167898840_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167897ee0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167899240_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167897940_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f1678991a0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167898200_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
    %load/vec4 v000001f167898020_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898ca0_0, 4, 5;
T_1.2 ;
    %load/vec4 v000001f167898660_0;
    %pad/u 11;
    %assign/vec4 v000001f167898ca0_0, 0;
    %load/vec4 v000001f1678983e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v000001f167897bc0_0;
    %or;
T_1.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898a20_0, 4, 5;
    %load/vec4 v000001f167898160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898a20_0, 4, 5;
    %load/vec4 v000001f167898160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898a20_0, 4, 5;
    %load/vec4 v000001f167898160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f167898a20_0, 4, 5;
    %load/vec4 v000001f167896d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v000001f167899060_0;
    %nor/r;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f1678988e0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001f167899060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v000001f167896bb0_0;
    %assign/vec4 v000001f1678988e0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001f167899060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v000001f167897010_0;
    %nor/r;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f1678988e0_0, 0;
T_1.20 ;
T_1.19 ;
T_1.16 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f167843b50;
T_2 ;
    %wait E_000001f16783c460;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678992e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678979e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f167898340_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001f167898660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1678987a0_0, 0, 3;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167898d40_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167898c00_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f1678980c0_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167898520_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167898840_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167897ee0_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167899240_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167897940_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f1678991a0_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167898200_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f167898020_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v000001f1678987a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v000001f167898160_0, 0, 1;
    %load/vec4 v000001f167898d40_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000001f167898c00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/1 T_2.9, 8;
    %load/vec4 v000001f1678980c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v000001f167898520_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v000001f167898840_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v000001f167897ee0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v000001f167899240_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000001f167897940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v000001f1678991a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001f167898200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %flag_get/vec4 8;
    %jmp/1 T_2.1, 8;
    %load/vec4 v000001f167898020_0;
    %or;
T_2.1;
    %store/vec4 v000001f1678983e0_0, 0, 1;
    %load/vec4 v000001f167898c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v000001f167897150_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.14, 9;
    %load/vec4 v000001f1678973d0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.14;
    %flag_get/vec4 9;
    %jmp/1 T_2.13, 9;
    %load/vec4 v000001f167896b10_0;
    %or;
T_2.13;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %store/vec4 v000001f167897bc0_0, 0, 1;
    %load/vec4 v000001f167898d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001f1678979e0_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001f1678992e0_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001f167898340_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001f1678987a0_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001f167898c00_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.22, 8;
    %load/vec4 v000001f1678980c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.22;
    %jmp/1 T_2.21, 8;
    %load/vec4 v000001f167899240_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.21;
    %jmp/1 T_2.20, 8;
    %load/vec4 v000001f167898200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.20;
    %jmp/1 T_2.19, 8;
    %load/vec4 v000001f167898020_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.19;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678979e0_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001f1678992e0_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001f167898340_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001f1678987a0_0, 0, 3;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000001f167898520_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.25, 8;
    %load/vec4 v000001f167898840_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.25;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001f1678979e0_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001f1678992e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f167898340_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001f1678987a0_0, 0, 3;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000001f167897940_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.29, 8;
    %load/vec4 v000001f1678991a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.29;
    %jmp/1 T_2.28, 8;
    %load/vec4 v000001f167897ee0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.28;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678979e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678992e0_0, 0, 5;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001f167898340_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1678987a0_0, 0, 3;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678979e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1678992e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f167898340_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f167898660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1678987a0_0, 0, 3;
T_2.27 ;
T_2.24 ;
T_2.18 ;
T_2.16 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f167843b50;
T_3 ;
    %wait E_000001f16783c2a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1677e66c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167897290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f16790ba80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167897150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1678973d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167843e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167896750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1678969d0_0, 0, 1;
    %load/vec4 v000001f167898660_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f167898660_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_3.2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001f167898660_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.3, 4;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1677e66c0_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_3.10, 4;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f167897290_0, 0, 1;
T_3.8 ;
T_3.6 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 1;
    %store/vec4 v000001f1677e66c0_0, 0, 1;
T_3.4 ;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 1;
    %store/vec4 v000001f167896a70_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 1;
    %store/vec4 v000001f167896930_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 1;
    %store/vec4 v000001f167896cf0_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 1;
    %store/vec4 v000001f167896f70_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/s 1;
    %store/vec4 v000001f16790ba80_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %pad/s 1;
    %store/vec4 v000001f167897150_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.25, 4;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1678973d0_0, 0, 1;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f167896b10_0, 0, 1;
T_3.28 ;
T_3.25 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f167898660_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.32, 8;
T_3.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.32, 8;
 ; End of false expr.
    %blend;
T_3.32;
    %pad/s 1;
    %store/vec4 v000001f167843e50_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.34, 8;
T_3.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.34, 8;
 ; End of false expr.
    %blend;
T_3.34;
    %pad/s 1;
    %store/vec4 v000001f167896610_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.36, 8;
T_3.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.36, 8;
 ; End of false expr.
    %blend;
T_3.36;
    %pad/s 1;
    %store/vec4 v000001f167896ed0_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.38, 8;
T_3.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.38, 8;
 ; End of false expr.
    %blend;
T_3.38;
    %pad/s 1;
    %store/vec4 v000001f167896750_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %pad/s 1;
    %store/vec4 v000001f167896c50_0, 0, 1;
    %load/vec4 v000001f1678987a0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %pad/s 1;
    %store/vec4 v000001f1678969d0_0, 0, 1;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1677e66c0_0, 0, 1;
T_3.30 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f167843b50;
T_4 ;
    %wait E_000001f16783c220;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f167897580_0, 0, 32;
    %load/vec4 v000001f167898660_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1678971f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1678971f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1678971f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1678971f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1678971f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001f1678971f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f167897580_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f167818770;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167897a80_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001f167818770;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001f167897a80_0;
    %inv;
    %store/vec4 v000001f167897a80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f167818770;
T_7 ;
    %vpi_call 2 75 "$dumpfile", "./waveform/decoder.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f167818770 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001f167818770;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167897b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167897f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f167897760_0, 0, 1;
    %fork TD_tb_decoder.reset, S_000001f167818900;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f167897b20_0, 0, 1;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 103 "$display", "R ADD:   rs1=%0d rs2=%0d rd=%0d alu[%b] opcode=%b", v000001f167897c60_0, v000001f167899100_0, v000001f167898f20_0, v000001f167897d00_0, v000001f167897da0_0 {0 0 0};
    %pushi/vec4 1080197683, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 108 "$display", "R SUB:   rs1=%0d rs2=%0d rd=%0d alu[%b] opcode=%b", v000001f167897c60_0, v000001f167899100_0, v000001f167898f20_0, v000001f167897d00_0, v000001f167897da0_0 {0 0 0};
    %pushi/vec4 17040275, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001f1678985c0_0;
    %vpi_call 2 113 "$display", "I ADDI:  rs1=%0d imm=%0d rd=%0d opcode=%b", v000001f167897c60_0, S<0,vec4,s32>, v000001f167898f20_0, v000001f167897da0_0 {1 0 0};
    %pushi/vec4 4531331, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001f1678985c0_0;
    %vpi_call 2 118 "$display", "LOAD:    rs1=%0d imm=%0d rd=%0d opcode=%b", v000001f167897c60_0, S<0,vec4,s32>, v000001f167898f20_0, v000001f167897da0_0 {1 0 0};
    %pushi/vec4 11936803, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001f1678985c0_0;
    %vpi_call 2 123 "$display", "STORE:   rs1=%0d rs2=%0d imm=%0d opcode=%b", v000001f167897c60_0, v000001f167899100_0, S<0,vec4,s32>, v000001f167897da0_0 {1 0 0};
    %pushi/vec4 15106659, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001f1678985c0_0;
    %vpi_call 2 128 "$display", "BRANCH:  rs1=%0d rs2=%0d imm=%0d opcode=%b", v000001f167897c60_0, v000001f167899100_0, S<0,vec4,s32>, v000001f167897da0_0 {1 0 0};
    %pushi/vec4 268568559, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001f1678985c0_0;
    %vpi_call 2 133 "$display", "JAL:     rd=%0d imm=%0d opcode=%b", v000001f167898f20_0, S<0,vec4,s32>, v000001f167897da0_0 {1 0 0};
    %pushi/vec4 21530727, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001f1678985c0_0;
    %vpi_call 2 138 "$display", "JALR:    rs1=%0d imm=%0d rd=%0d opcode=%b", v000001f167897c60_0, S<0,vec4,s32>, v000001f167898f20_0, v000001f167897da0_0 {1 0 0};
    %pushi/vec4 305420599, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 143 "$display", "LUI:     rd=%0d imm=%h opcode=%b", v000001f167898f20_0, v000001f1678985c0_0, v000001f167897da0_0 {0 0 0};
    %pushi/vec4 2882398615, 0, 32;
    %store/vec4 v000001f167898de0_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001f167898e80_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 148 "$display", "AUIPC:   rd=%0d imm=%h opcode=%b", v000001f167898f20_0, v000001f1678985c0_0, v000001f167897da0_0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder.v";
    "././source/decoder.v";
