---
title:          "A 10-to-12-GHz Dual Loop Quadrature Clock Corrector in 28-nm CMOS Technology"
date:           2022-07-05 00:01:00 +0800
selected:       true
pub:            "37th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)"
pub_date:       "2022"
# pub_last:       ' <span class="badge badge-pill badge-publication badge-success">Spotlight</span>'
abstract: >-
 This paper presents a 10â€“12 GHz dual-loop quadrature clock corrector using a digital DLL with concurrent QEC and DCC loops for stability. Implemented in 28-nm CMOS, it achieves 0.6 ps phase inaccuracy and 0.7% duty cycle error while consuming 16.5 mW at 12 GHz.
cover:          /assets/images/covers/itccscc2022.png
authors:
- Jung-Woo Sull
- Sungyoung Lee
- Deog-Kyoon Jeong
links:
  Paper: https://ieeexplore.ieee.org/abstract/document/9895092
  # Code: https://github.com/laiyao1/maskplace
  # Video: https://www.youtube.com/watch?v=9-EQmDjRLHQ
---