module test4 (LEDS,clk);
input clk;
output [7:0] LEDS;

wire [3:0] Q;

always @ (posedge clk, posedge Q[3])
	if (Q[3])
	Q <= 4'b0000;
	else
	Q <= Q + 1'b1; 
	end
	
case (Q)
	4'd0: LEDS = 7'b1111_1110;
	4'd1: LEDS = 7'b1111_1101;
	4'd2: LEDS = 7'b1111_1011;
	4'd3: LEDS = 7'b1111_0111;
	4'd4: LEDS = 7'b1110_1111;
	4'd5: LEDS = 7'b1101_1111;
	4'd6: LEDS = 7'b1011_1111;
	4'd7: LEDS = 7'b0111_1111;
endcase
endmodule
