\hypertarget{reg__adc_8h}{}\section{generated\+\_\+launchpad/include/reg\+\_\+adc.h File Reference}
\label{reg__adc_8h}\index{generated\+\_\+launchpad/include/reg\+\_\+adc.\+h@{generated\+\_\+launchpad/include/reg\+\_\+adc.\+h}}


A\+DC Register Layer Header File.  


{\ttfamily \#include \char`\"{}sys\+\_\+common.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structadcBase}{adc\+Base}}
\begin{DoxyCompactList}\small\item\em A\+DC Register Frame Definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structadcLUTEntry}{adc\+L\+U\+T\+Entry}}
\begin{DoxyCompactList}\small\item\em A\+DC Look-\/\+Up Table Entry. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structadcLUT}{adc\+L\+UT}}
\begin{DoxyCompactList}\small\item\em A\+DC Look-\/\+Up Table. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__adc_8h_a3b9540af9f841ba3127f14b1c9208c57}{adc\+R\+E\+G1}}~((\mbox{\hyperlink{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}{adc\+B\+A\+S\+E\+\_\+t}} $\ast$)0x\+F\+F\+F7\+C000\+U)
\begin{DoxyCompactList}\small\item\em A\+D\+C1 Register Frame Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_a0e365b42d026f7ee8160336379101e86}{adc\+R\+E\+G2}}~((\mbox{\hyperlink{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}{adc\+B\+A\+S\+E\+\_\+t}} $\ast$)0x\+F\+F\+F7\+C200\+U)
\begin{DoxyCompactList}\small\item\em A\+D\+C2 Register Frame Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_a2ffc4dd9d6f4d851ae80390db9d66c12}{adc\+R\+A\+M1}}~($\ast$(volatile uint32 $\ast$)0x\+F\+F3\+E0000\+U)
\begin{DoxyCompactList}\small\item\em A\+D\+C1 R\+AM Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_afc05d668ab22b6b181f74d09ef709beb}{adc\+R\+A\+M2}}~($\ast$(volatile uint32 $\ast$)0x\+F\+F3\+A0000\+U)
\begin{DoxyCompactList}\small\item\em A\+D\+C2 R\+AM Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_ad8b4bb22017e0c1cef058858bbfca32d}{adc\+P\+A\+R\+R\+A\+M1}}~($\ast$(volatile uint32 $\ast$)(0x\+F\+F3\+E0000\+U + 0x1000\+U))
\begin{DoxyCompactList}\small\item\em A\+D\+C1 Parity R\+AM Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_a6b6953f9f51de4244783137ea3343829}{adc\+P\+A\+R\+R\+A\+M2}}~($\ast$(volatile uint32 $\ast$)(0x\+F\+F3\+A0000\+U + 0x1000\+U))
\begin{DoxyCompactList}\small\item\em A\+D\+C2 Parity R\+AM Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_a290d8e4409d596c2b3ee834a4db0da8c}{adc\+L\+U\+T1}}~((\mbox{\hyperlink{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}{adc\+L\+U\+T\+\_\+t}} $\ast$) 0x\+F\+F3\+E2000\+U)
\begin{DoxyCompactList}\small\item\em A\+D\+C1 Look-\/\+Up Table. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__adc_8h_a4675ca5a7977729c0b9503b7a6cae900}{adc\+L\+U\+T2}}~((\mbox{\hyperlink{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}{adc\+L\+U\+T\+\_\+t}} $\ast$) 0x\+F\+F3\+A2000\+U)
\begin{DoxyCompactList}\small\item\em A\+D\+C2 Look-\/\+Up Table. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef volatile struct \mbox{\hyperlink{structadcBase}{adc\+Base}} \mbox{\hyperlink{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}{adc\+B\+A\+S\+E\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+DC Register Frame Type Definition. \end{DoxyCompactList}\item 
typedef struct \mbox{\hyperlink{structadcLUTEntry}{adc\+L\+U\+T\+Entry}} \mbox{\hyperlink{reg__adc_8h_a1c42e013424ed4edc03d76d40b801add}{adc\+L\+U\+T\+Entry\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+DC Look-\/\+Up Table Entry. \end{DoxyCompactList}\item 
typedef volatile struct \mbox{\hyperlink{structadcLUT}{adc\+L\+UT}} \mbox{\hyperlink{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}{adc\+L\+U\+T\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+DC Look-\/\+Up Table. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC Register Layer Header File. 

\begin{DoxyDate}{Date}
07-\/\+July-\/2017 
\end{DoxyDate}
\begin{DoxyVersion}{Version}
04.\+07.\+00
\end{DoxyVersion}
This file contains\+:
\begin{DoxyItemize}
\item Definitions
\item Types
\item Interface Prototypes
\end{DoxyItemize}which are relevant for the A\+DC driver. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{reg__adc_8h_a290d8e4409d596c2b3ee834a4db0da8c}\label{reg__adc_8h_a290d8e4409d596c2b3ee834a4db0da8c}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+L\+U\+T1@{adc\+L\+U\+T1}}
\index{adc\+L\+U\+T1@{adc\+L\+U\+T1}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+L\+U\+T1}{adcLUT1}}
{\footnotesize\ttfamily \#define adc\+L\+U\+T1~((\mbox{\hyperlink{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}{adc\+L\+U\+T\+\_\+t}} $\ast$) 0x\+F\+F3\+E2000\+U)}



A\+D\+C1 Look-\/\+Up Table. 

This pointer is used by the A\+DC driver to access the A\+D\+C1 Look-\/\+Up Table. 

Definition at line 248 of file reg\+\_\+adc.\+h.

\mbox{\Hypertarget{reg__adc_8h_a4675ca5a7977729c0b9503b7a6cae900}\label{reg__adc_8h_a4675ca5a7977729c0b9503b7a6cae900}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+L\+U\+T2@{adc\+L\+U\+T2}}
\index{adc\+L\+U\+T2@{adc\+L\+U\+T2}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+L\+U\+T2}{adcLUT2}}
{\footnotesize\ttfamily \#define adc\+L\+U\+T2~((\mbox{\hyperlink{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}{adc\+L\+U\+T\+\_\+t}} $\ast$) 0x\+F\+F3\+A2000\+U)}



A\+D\+C2 Look-\/\+Up Table. 

This pointer is used by the A\+DC driver to access the A\+D\+C2 Look-\/\+Up Table. 

Definition at line 255 of file reg\+\_\+adc.\+h.

\mbox{\Hypertarget{reg__adc_8h_ad8b4bb22017e0c1cef058858bbfca32d}\label{reg__adc_8h_ad8b4bb22017e0c1cef058858bbfca32d}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+P\+A\+R\+R\+A\+M1@{adc\+P\+A\+R\+R\+A\+M1}}
\index{adc\+P\+A\+R\+R\+A\+M1@{adc\+P\+A\+R\+R\+A\+M1}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+P\+A\+R\+R\+A\+M1}{adcPARRAM1}}
{\footnotesize\ttfamily \#define adc\+P\+A\+R\+R\+A\+M1~($\ast$(volatile uint32 $\ast$)(0x\+F\+F3\+E0000\+U + 0x1000\+U))}



A\+D\+C1 Parity R\+AM Pointer. 

This pointer is used by the A\+DC driver to access the A\+D\+C1 Parity R\+AM. 

Definition at line 234 of file reg\+\_\+adc.\+h.



Referenced by adc1\+Parity\+Check().

\mbox{\Hypertarget{reg__adc_8h_a6b6953f9f51de4244783137ea3343829}\label{reg__adc_8h_a6b6953f9f51de4244783137ea3343829}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+P\+A\+R\+R\+A\+M2@{adc\+P\+A\+R\+R\+A\+M2}}
\index{adc\+P\+A\+R\+R\+A\+M2@{adc\+P\+A\+R\+R\+A\+M2}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+P\+A\+R\+R\+A\+M2}{adcPARRAM2}}
{\footnotesize\ttfamily \#define adc\+P\+A\+R\+R\+A\+M2~($\ast$(volatile uint32 $\ast$)(0x\+F\+F3\+A0000\+U + 0x1000\+U))}



A\+D\+C2 Parity R\+AM Pointer. 

This pointer is used by the A\+DC driver to access the A\+D\+C2 Parity R\+AM. 

Definition at line 241 of file reg\+\_\+adc.\+h.



Referenced by adc2\+Parity\+Check().

\mbox{\Hypertarget{reg__adc_8h_a2ffc4dd9d6f4d851ae80390db9d66c12}\label{reg__adc_8h_a2ffc4dd9d6f4d851ae80390db9d66c12}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+R\+A\+M1@{adc\+R\+A\+M1}}
\index{adc\+R\+A\+M1@{adc\+R\+A\+M1}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+R\+A\+M1}{adcRAM1}}
{\footnotesize\ttfamily \#define adc\+R\+A\+M1~($\ast$(volatile uint32 $\ast$)0x\+F\+F3\+E0000\+U)}



A\+D\+C1 R\+AM Pointer. 

This pointer is used by the A\+DC driver to access the A\+D\+C1 R\+AM. 

Definition at line 220 of file reg\+\_\+adc.\+h.



Referenced by adc1\+Parity\+Check().

\mbox{\Hypertarget{reg__adc_8h_afc05d668ab22b6b181f74d09ef709beb}\label{reg__adc_8h_afc05d668ab22b6b181f74d09ef709beb}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+R\+A\+M2@{adc\+R\+A\+M2}}
\index{adc\+R\+A\+M2@{adc\+R\+A\+M2}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+R\+A\+M2}{adcRAM2}}
{\footnotesize\ttfamily \#define adc\+R\+A\+M2~($\ast$(volatile uint32 $\ast$)0x\+F\+F3\+A0000\+U)}



A\+D\+C2 R\+AM Pointer. 

This pointer is used by the A\+DC driver to access the A\+D\+C2 R\+AM. 

Definition at line 227 of file reg\+\_\+adc.\+h.



Referenced by adc2\+Parity\+Check().

\mbox{\Hypertarget{reg__adc_8h_a3b9540af9f841ba3127f14b1c9208c57}\label{reg__adc_8h_a3b9540af9f841ba3127f14b1c9208c57}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+R\+E\+G1@{adc\+R\+E\+G1}}
\index{adc\+R\+E\+G1@{adc\+R\+E\+G1}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+R\+E\+G1}{adcREG1}}
{\footnotesize\ttfamily \#define adc\+R\+E\+G1~((\mbox{\hyperlink{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}{adc\+B\+A\+S\+E\+\_\+t}} $\ast$)0x\+F\+F\+F7\+C000\+U)}



A\+D\+C1 Register Frame Pointer. 

This pointer is used by the A\+DC driver to access the A\+D\+C1 registers. 

Definition at line 206 of file reg\+\_\+adc.\+h.



Referenced by adc1\+Parity\+Check(), adc\+Get\+Data(), adc\+Init(), and adc\+Start\+Conversion().

\mbox{\Hypertarget{reg__adc_8h_a0e365b42d026f7ee8160336379101e86}\label{reg__adc_8h_a0e365b42d026f7ee8160336379101e86}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+R\+E\+G2@{adc\+R\+E\+G2}}
\index{adc\+R\+E\+G2@{adc\+R\+E\+G2}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+R\+E\+G2}{adcREG2}}
{\footnotesize\ttfamily \#define adc\+R\+E\+G2~((\mbox{\hyperlink{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}{adc\+B\+A\+S\+E\+\_\+t}} $\ast$)0x\+F\+F\+F7\+C200\+U)}



A\+D\+C2 Register Frame Pointer. 

This pointer is used by the A\+DC driver to access the A\+D\+C2 registers. 

Definition at line 213 of file reg\+\_\+adc.\+h.



Referenced by adc2\+Parity\+Check().



\subsection{Typedef Documentation}
\mbox{\Hypertarget{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}\label{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+B\+A\+S\+E\+\_\+t@{adc\+B\+A\+S\+E\+\_\+t}}
\index{adc\+B\+A\+S\+E\+\_\+t@{adc\+B\+A\+S\+E\+\_\+t}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+B\+A\+S\+E\+\_\+t}{adcBASE\_t}}
{\footnotesize\ttfamily \mbox{\hyperlink{reg__adc_8h_ab98b3b090eb1fd96596cd337a5fc0a4e}{adc\+B\+A\+S\+E\+\_\+t}}}



A\+DC Register Frame Type Definition. 

This type is used to access the A\+DC Registers. \mbox{\Hypertarget{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}\label{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+L\+U\+T\+\_\+t@{adc\+L\+U\+T\+\_\+t}}
\index{adc\+L\+U\+T\+\_\+t@{adc\+L\+U\+T\+\_\+t}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+L\+U\+T\+\_\+t}{adcLUT\_t}}
{\footnotesize\ttfamily \mbox{\hyperlink{reg__adc_8h_a5ea04629f89c96a77644aa9aa86985b0}{adc\+L\+U\+T\+\_\+t}}}



A\+DC Look-\/\+Up Table. 

This type is used to access the A\+DC Look-\/\+Up Table. \mbox{\Hypertarget{reg__adc_8h_a1c42e013424ed4edc03d76d40b801add}\label{reg__adc_8h_a1c42e013424ed4edc03d76d40b801add}} 
\index{reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}!adc\+L\+U\+T\+Entry\+\_\+t@{adc\+L\+U\+T\+Entry\+\_\+t}}
\index{adc\+L\+U\+T\+Entry\+\_\+t@{adc\+L\+U\+T\+Entry\+\_\+t}!reg\+\_\+adc.\+h@{reg\+\_\+adc.\+h}}
\subsubsection{\texorpdfstring{adc\+L\+U\+T\+Entry\+\_\+t}{adcLUTEntry\_t}}
{\footnotesize\ttfamily \mbox{\hyperlink{reg__adc_8h_a1c42e013424ed4edc03d76d40b801add}{adc\+L\+U\+T\+Entry\+\_\+t}}}



A\+DC Look-\/\+Up Table Entry. 

This type is used to access the Look-\/\+Up Table Entry. 