// Seed: 2176017682
module module_0 (
    input uwire id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output tri id_7,
    input wor id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output tri id_15,
    input tri id_16,
    output supply1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    output tri id_20,
    input wor id_21,
    input tri1 id_22,
    output tri id_23
);
  wire id_25;
  wire id_26 = id_25;
  id_27(
      .id_0(id_2 * 1'h0 - id_17), .id_1(1), .id_2(id_5), .id_3(id_17)
  );
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  tri1 id_2,
    input  wor  id_3
);
  module_0(
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1
  );
  assign id_1 = 1;
  id_5(
      .id_0(id_2),
      .id_1(1),
      .id_2(1),
      .id_3(id_0 == 1),
      .id_4(1 | id_3 & id_0 & id_3 & id_3),
      .id_5(1 - 1),
      .id_6(id_1)
  );
  wire id_6, id_7;
  tri0 id_8 = 1;
endmodule
