2021-03-31 00:12:21,583 riscv_instr.py 118 INFO Registering LB
2021-03-31 00:12:21,583 riscv_instr.py 118 INFO Registering LH
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering LW
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering LBU
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering LHU
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering SB
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering SH
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering SW
2021-03-31 00:12:21,584 riscv_instr.py 118 INFO Registering SLL
2021-03-31 00:12:21,585 riscv_instr.py 118 INFO Registering SLLI
2021-03-31 00:12:21,585 riscv_instr.py 118 INFO Registering SRL
2021-03-31 00:12:21,585 riscv_instr.py 118 INFO Registering SRLI
2021-03-31 00:12:21,585 riscv_instr.py 118 INFO Registering SRA
2021-03-31 00:12:21,585 riscv_instr.py 118 INFO Registering SRAI
2021-03-31 00:12:21,586 riscv_instr.py 118 INFO Registering ADD
2021-03-31 00:12:21,586 riscv_instr.py 118 INFO Registering ADDI
2021-03-31 00:12:21,586 riscv_instr.py 118 INFO Registering NOP
2021-03-31 00:12:21,586 riscv_instr.py 118 INFO Registering SUB
2021-03-31 00:12:21,586 riscv_instr.py 118 INFO Registering LUI
2021-03-31 00:12:21,586 riscv_instr.py 118 INFO Registering AUIPC
2021-03-31 00:12:21,587 riscv_instr.py 118 INFO Registering XOR
2021-03-31 00:12:21,587 riscv_instr.py 118 INFO Registering XORI
2021-03-31 00:12:21,587 riscv_instr.py 118 INFO Registering OR
2021-03-31 00:12:21,587 riscv_instr.py 118 INFO Registering ORI
2021-03-31 00:12:21,587 riscv_instr.py 118 INFO Registering AND
2021-03-31 00:12:21,587 riscv_instr.py 118 INFO Registering ANDI
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering SLT
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering SLTI
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering SLTU
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering SLTIU
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering BEQ
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering BNE
2021-03-31 00:12:21,588 riscv_instr.py 118 INFO Registering BLT
2021-03-31 00:12:21,589 riscv_instr.py 118 INFO Registering BGE
2021-03-31 00:12:21,589 riscv_instr.py 118 INFO Registering BLTU
2021-03-31 00:12:21,589 riscv_instr.py 118 INFO Registering BGEU
2021-03-31 00:12:21,589 riscv_instr.py 118 INFO Registering JAL
2021-03-31 00:12:21,589 riscv_instr.py 118 INFO Registering JALR
2021-03-31 00:12:21,589 riscv_instr.py 118 INFO Registering FENCE
2021-03-31 00:12:21,590 riscv_instr.py 118 INFO Registering FENCE_I
2021-03-31 00:12:21,590 riscv_instr.py 118 INFO Registering SFENCE_VMA
2021-03-31 00:12:21,590 riscv_instr.py 118 INFO Registering ECALL
2021-03-31 00:12:21,590 riscv_instr.py 118 INFO Registering EBREAK
2021-03-31 00:12:21,590 riscv_instr.py 118 INFO Registering URET
2021-03-31 00:12:21,590 riscv_instr.py 118 INFO Registering SRET
2021-03-31 00:12:21,591 riscv_instr.py 118 INFO Registering MRET
2021-03-31 00:12:21,591 riscv_instr.py 118 INFO Registering DRET
2021-03-31 00:12:21,591 riscv_instr.py 118 INFO Registering WFI
2021-03-31 00:12:21,591 riscv_instr.py 118 INFO Registering CSRRW
2021-03-31 00:12:21,591 riscv_instr.py 118 INFO Registering CSRRS
2021-03-31 00:12:21,591 riscv_instr.py 118 INFO Registering CSRRC
2021-03-31 00:12:21,592 riscv_instr.py 118 INFO Registering CSRRWI
2021-03-31 00:12:21,592 riscv_instr.py 118 INFO Registering CSRRSI
2021-03-31 00:12:21,592 riscv_instr.py 118 INFO Registering CSRRCI
2021-03-31 00:12:21,600 riscv_instr.py 118 INFO Registering MUL
2021-03-31 00:12:21,600 riscv_instr.py 118 INFO Registering MULH
2021-03-31 00:12:21,600 riscv_instr.py 118 INFO Registering MULHSU
2021-03-31 00:12:21,600 riscv_instr.py 118 INFO Registering MULHU
2021-03-31 00:12:21,600 riscv_instr.py 118 INFO Registering DIV
2021-03-31 00:12:21,600 riscv_instr.py 118 INFO Registering DIVU
2021-03-31 00:12:21,601 riscv_instr.py 118 INFO Registering REM
2021-03-31 00:12:21,601 riscv_instr.py 118 INFO Registering REMU
2021-03-31 00:12:21,602 riscv_instr.py 118 INFO Registering C_LW
2021-03-31 00:12:21,602 riscv_instr.py 118 INFO Registering C_SW
2021-03-31 00:12:21,602 riscv_instr.py 118 INFO Registering C_LWSP
2021-03-31 00:12:21,602 riscv_instr.py 118 INFO Registering C_SWSP
2021-03-31 00:12:21,602 riscv_instr.py 118 INFO Registering C_ADDI4SPN
2021-03-31 00:12:21,603 riscv_instr.py 118 INFO Registering C_ADDI
2021-03-31 00:12:21,603 riscv_instr.py 118 INFO Registering C_ADDI16SP
2021-03-31 00:12:21,603 riscv_instr.py 118 INFO Registering C_LI
2021-03-31 00:12:21,603 riscv_instr.py 118 INFO Registering C_LUI
2021-03-31 00:12:21,603 riscv_instr.py 118 INFO Registering C_SUB
2021-03-31 00:12:21,604 riscv_instr.py 118 INFO Registering C_ADD
2021-03-31 00:12:21,604 riscv_instr.py 118 INFO Registering C_NOP
2021-03-31 00:12:21,604 riscv_instr.py 118 INFO Registering C_MV
2021-03-31 00:12:21,604 riscv_instr.py 118 INFO Registering C_ANDI
2021-03-31 00:12:21,604 riscv_instr.py 118 INFO Registering C_XOR
2021-03-31 00:12:21,604 riscv_instr.py 118 INFO Registering C_OR
2021-03-31 00:12:21,605 riscv_instr.py 118 INFO Registering C_AND
2021-03-31 00:12:21,605 riscv_instr.py 118 INFO Registering C_BEQZ
2021-03-31 00:12:21,605 riscv_instr.py 118 INFO Registering C_BNEZ
2021-03-31 00:12:21,605 riscv_instr.py 118 INFO Registering C_SRLI
2021-03-31 00:12:21,605 riscv_instr.py 118 INFO Registering C_SRAI
2021-03-31 00:12:21,606 riscv_instr.py 118 INFO Registering C_SLLI
2021-03-31 00:12:21,606 riscv_instr.py 118 INFO Registering C_J
2021-03-31 00:12:21,606 riscv_instr.py 118 INFO Registering C_JAL
2021-03-31 00:12:21,606 riscv_instr.py 118 INFO Registering C_JR
2021-03-31 00:12:21,606 riscv_instr.py 118 INFO Registering C_JALR
2021-03-31 00:12:21,606 riscv_instr.py 118 INFO Registering C_EBREAK
2021-03-31 00:12:24,872 riscv_instr_gen_config.py 472 INFO min_stack_len_per_program value = 8
2021-03-31 00:12:24,876 riscv_instr_base_test.py 56 INFO riscv_instr_gen_config is randomized
2021-03-31 00:12:24,882 riscv_instr_gen_config.py 472 INFO min_stack_len_per_program value = 8
2021-03-31 00:12:24,886 riscv_instr_base_test.py 56 INFO riscv_instr_gen_config is randomized
2021-03-31 00:12:24,903 riscv_utils.py 70 INFO 
+-----+---------------------------------+---------------+--------+---------------------------------------------------------------------------+
|     | Name                            | Type          |   Size | Value                                                                     |
|-----+---------------------------------+---------------+--------+---------------------------------------------------------------------------|
|   0 | main_program_instr_cnt          | <class 'str'> |     71 | 10                                                                        |
|   1 | sub_program_instr_cnt           | <class 'str'> |     70 | []                                                                        |
|   2 | debug_program_instr_cnt         | <class 'str'> |     72 | 0                                                                         |
|   3 | debug_sub_program_instr_cnt     | <class 'str'> |     76 | []                                                                        |
|   4 | data_page_pattern               | <class 'str'> |     66 | data_pattern_t.RAND_DATA                                                  |
|   5 | vreg_initt_method               | <class 'str'> |     66 | vreg_init_method_t.RANDOM_VALUES_VMV                                      |
|   6 | max_directed_instr_stream_seq   | <class 'str'> |     78 | 20                                                                        |
|   7 | m_mode_exception_delegation     | <class 'str'> |     76 | {}                                                                        |
|   8 | s_mode_exception_delegation     | <class 'str'> |     76 | {}                                                                        |
|   9 | m_mode_interrupt_delegation     | <class 'str'> |     76 | {}                                                                        |
|  10 | s_mode_interrupt_delegation     | <class 'str'> |     76 | {}                                                                        |
|  11 | init_privileged_mode            | <class 'str'> |     69 | privileged_mode_t.MACHINE_MODE                                            |
|  12 | mstatus                         | <class 'str'> |     56 | 369127432                                                                 |
|  13 | mie                             | <class 'str'> |     52 | 1650020453                                                                |
|  14 | sstatus                         | <class 'str'> |     56 | 90836912                                                                  |
|  15 | sie                             | <class 'str'> |     52 | 2139291355                                                                |
|  16 | ustatus                         | <class 'str'> |     56 | 970443384                                                                 |
|  17 | uie                             | <class 'str'> |     52 | 1365773441                                                                |
|  18 | mstatus_mprv                    | <class 'str'> |     61 | 0                                                                         |
|  19 | mstatus_mxr                     | <class 'str'> |     60 | 0                                                                         |
|  20 | mstatus_sum                     | <class 'str'> |     60 | 0                                                                         |
|  21 | mstatus_tvm                     | <class 'str'> |     60 | 0                                                                         |
|  22 | mstatus_fs                      | <class 'str'> |     59 | 0                                                                         |
|  23 | mstatus_vs                      | <class 'str'> |     59 | 3                                                                         |
|  24 | mtvec_mode                      | <class 'str'> |     59 | mtvec_mode_t.VECTORED                                                     |
|  25 | tvec_alignment                  | <class 'str'> |     63 | 4                                                                         |
|  26 | fcsr_rm                         | <class 'str'> |     56 | f_rounding_mode_t.RMM                                                     |
|  27 | enable_sfence                   | <class 'str'> |     62 | 1                                                                         |
|  28 | gpr                             | <class 'str'> |     52 | [riscv_reg_t.A4, riscv_reg_t.TP, riscv_reg_t.S8, riscv_reg_t.S6]          |
|  29 | scratch_reg                     | <class 'str'> |     60 | riscv_reg_t.SP                                                            |
|  30 | pmp_reg                         | <class 'str'> |     56 | riscv_reg_t.T5                                                            |
|  31 | sp                              | <class 'str'> |     51 | riscv_reg_t.T1                                                            |
|  32 | tp                              | <class 'str'> |     51 | riscv_reg_t.T5                                                            |
|  33 | ra                              | <class 'str'> |     51 | riscv_reg_t.RA                                                            |
|  34 | check_misa_init_val             | <class 'str'> |     68 | 0                                                                         |
|  35 | check_xstatus                   | <class 'str'> |     62 | 1                                                                         |
|  36 | virtual_addr_translation_on     | <class 'str'> |     76 | 0                                                                         |
|  37 | stack_len                       | <class 'str'> |     58 | 5000                                                                      |
|  38 | kernel_stack_len                | <class 'str'> |     65 | 4000                                                                      |
|  39 | kernel_program_instr_cnt        | <class 'str'> |     73 | 400                                                                       |
|  40 | invalid_priv_mode_csrs          | <class 'str'> |     71 | []                                                                        |
|  41 | num_of_sub_program              | <class 'str'> |     67 | 5                                                                         |
|  42 | instr_cnt                       | <class 'str'> |     58 | 50                                                                        |
|  43 | num_of_tests                    | <class 'str'> |     61 | 2                                                                         |
|  44 | no_data_page                    | <class 'str'> |     61 | 0                                                                         |
|  45 | no_branch_jump                  | <class 'str'> |     63 | 0                                                                         |
|  46 | no_load_store                   | <class 'str'> |     62 | 0                                                                         |
|  47 | no_csr_instr                    | <class 'str'> |     61 | 0                                                                         |
|  48 | no_ebreak                       | <class 'str'> |     58 | 1                                                                         |
|  49 | no_dret                         | <class 'str'> |     56 | 1                                                                         |
|  50 | no_fence                        | <class 'str'> |     57 | 1                                                                         |
|  51 | no_wfi                          | <class 'str'> |     55 | 1                                                                         |
|  52 | enable_unaligned_load_store     | <class 'str'> |     76 | 0                                                                         |
|  53 | illegal_instr_ratio             | <class 'str'> |     68 | 0                                                                         |
|  54 | hint_instr_ratio                | <class 'str'> |     65 | 0                                                                         |
|  55 | num_of_harts                    | <class 'str'> |     61 | 1                                                                         |
|  56 | fix_sp                          | <class 'str'> |     55 | 0                                                                         |
|  57 | use_push_data_section           | <class 'str'> |     70 | 0                                                                         |
|  58 | boot_mode_opts                  | <class 'str'> |     63 |                                                                           |
|  59 | enable_page_table_exception     | <class 'str'> |     76 | 0                                                                         |
|  60 | no_directed_instr               | <class 'str'> |     66 | 0                                                                         |
|  61 | asm_test_suffix                 | <class 'str'> |     64 |                                                                           |
|  62 | enable_interrupt                | <class 'str'> |     65 | 0                                                                         |
|  63 | enable_nested_interrupt         | <class 'str'> |     72 | 0                                                                         |
|  64 | enable_timer_irq                | <class 'str'> |     65 | 0                                                                         |
|  65 | bare_program_mode               | <class 'str'> |     66 | 0                                                                         |
|  66 | enable_illegal_csr_instruction  | <class 'str'> |     79 | 0                                                                         |
|  67 | enable_access_invalid_csr_level | <class 'str'> |     80 | 0                                                                         |
|  68 | enable_misaligned_instr         | <class 'str'> |     72 | 0                                                                         |
|  69 | enable_dummy_csr_write          | <class 'str'> |     71 | 0                                                                         |
|  70 | randomize_csr                   | <class 'str'> |     62 | 0                                                                         |
|  71 | allow_sfence_exception          | <class 'str'> |     71 | 0                                                                         |
|  72 | no_delegation                   | <class 'str'> |     62 | 1                                                                         |
|  73 | force_m_delegation              | <class 'str'> |     67 | 0                                                                         |
|  74 | force_s_delegation              | <class 'str'> |     67 | 0                                                                         |
|  75 | support_supervisor_mode         | <class 'str'> |     72 | 0                                                                         |
|  76 | disable_compressed_instr        | <class 'str'> |     73 | 0                                                                         |
|  77 | require_signature_addr          | <class 'str'> |     71 | 0                                                                         |
|  78 | signature_addr                  | <class 'str'> |     63 | 3735928559                                                                |
|  79 | gen_debug_section               | <class 'str'> |     66 | 0                                                                         |
|  80 | enable_ebreak_in_debug_rom      | <class 'str'> |     75 | 0                                                                         |
|  81 | set_dcsr_ebreak                 | <class 'str'> |     64 | 0                                                                         |
|  82 | num_debug_sub_program           | <class 'str'> |     70 | 0                                                                         |
|  83 | enable_debug_single_step        | <class 'str'> |     73 | 0                                                                         |
|  84 | single_step_iterations          | <class 'str'> |     71 | 4066445694                                                                |
|  85 | set_mstatus_tw                  | <class 'str'> |     63 | 0                                                                         |
|  86 | set_mstatus_mprv                | <class 'str'> |     65 | 0                                                                         |
|  87 | min_stack_len_per_program       | <class 'str'> |     74 | 8                                                                         |
|  88 | max_stack_len_per_program       | <class 'str'> |     74 | 64                                                                        |
|  89 | max_branch_step                 | <class 'str'> |     64 | 20                                                                        |
|  90 | reserved_regs                   | <class 'str'> |     62 | [riscv_reg_t.T5, riscv_reg_t.T1, riscv_reg_t.SP]                          |
|  91 | enable_floating_point           | <class 'str'> |     70 | 0                                                                         |
|  92 | enable_vector_extension         | <class 'str'> |     72 | 0                                                                         |
|  93 | vector_instr_only               | <class 'str'> |     66 | 0                                                                         |
|  94 | enable_b_extension              | <class 'str'> |     67 | 0                                                                         |
|  95 | enable_bitmanip_groups          | <class 'str'> |     71 | ['ZBB', 'ZBS', 'ZBP', 'ZBE', 'ZBF', 'ZBC', 'ZBR', 'ZBM', 'ZBT', 'ZB_TMP'] |
|  96 | dist_control_mode               | <class 'str'> |     66 | 0                                                                         |
|  97 | category_dist                   | <class 'str'> |     62 | {}                                                                        |
|  98 | march_isa                       | <class 'str'> |     58 | []                                                                        |
|  99 | supported_interrupt_mode        | <class 'str'> |     73 | [mtvec_mode_t.DIRECT, mtvec_mode_t.VECTORED]                              |
| 100 | XLEN                            | <class 'str'> |     53 | 32                                                                        |
| 101 | SATP_MODE                       | <class 'str'> |     58 | satp_mode_t.BARE                                                          |
| 102 | init_privil_mode                | <class 'str'> |     65 | privileged_mode_t.MACHINE_MODE                                            |
| 103 | tvec_ceil                       | <class 'str'> |     58 | 4                                                                         |
+-----+---------------------------------+---------------+--------+---------------------------------------------------------------------------+
2021-03-31 00:12:24,912 riscv_utils.py 70 INFO 
+-----+---------------------------------+---------------+--------+---------------------------------------------------------------------------+
|     | Name                            | Type          |   Size | Value                                                                     |
|-----+---------------------------------+---------------+--------+---------------------------------------------------------------------------|
|   0 | main_program_instr_cnt          | <class 'str'> |     71 | 10                                                                        |
|   1 | sub_program_instr_cnt           | <class 'str'> |     70 | []                                                                        |
|   2 | debug_program_instr_cnt         | <class 'str'> |     72 | 0                                                                         |
|   3 | debug_sub_program_instr_cnt     | <class 'str'> |     76 | []                                                                        |
|   4 | data_page_pattern               | <class 'str'> |     66 | data_pattern_t.ALL_ZERO                                                   |
|   5 | vreg_initt_method               | <class 'str'> |     66 | vreg_init_method_t.RANDOM_VALUES_VMV                                      |
|   6 | max_directed_instr_stream_seq   | <class 'str'> |     78 | 20                                                                        |
|   7 | m_mode_exception_delegation     | <class 'str'> |     76 | {}                                                                        |
|   8 | s_mode_exception_delegation     | <class 'str'> |     76 | {}                                                                        |
|   9 | m_mode_interrupt_delegation     | <class 'str'> |     76 | {}                                                                        |
|  10 | s_mode_interrupt_delegation     | <class 'str'> |     76 | {}                                                                        |
|  11 | init_privileged_mode            | <class 'str'> |     69 | privileged_mode_t.MACHINE_MODE                                            |
|  12 | mstatus                         | <class 'str'> |     56 | 947574632                                                                 |
|  13 | mie                             | <class 'str'> |     52 | 458303593                                                                 |
|  14 | sstatus                         | <class 'str'> |     56 | 1017311510                                                                |
|  15 | sie                             | <class 'str'> |     52 | 1260788295                                                                |
|  16 | ustatus                         | <class 'str'> |     56 | 1752654845                                                                |
|  17 | uie                             | <class 'str'> |     52 | 1600805573                                                                |
|  18 | mstatus_mprv                    | <class 'str'> |     61 | 0                                                                         |
|  19 | mstatus_mxr                     | <class 'str'> |     60 | 0                                                                         |
|  20 | mstatus_sum                     | <class 'str'> |     60 | 0                                                                         |
|  21 | mstatus_tvm                     | <class 'str'> |     60 | 0                                                                         |
|  22 | mstatus_fs                      | <class 'str'> |     59 | 0                                                                         |
|  23 | mstatus_vs                      | <class 'str'> |     59 | 0                                                                         |
|  24 | mtvec_mode                      | <class 'str'> |     59 | mtvec_mode_t.VECTORED                                                     |
|  25 | tvec_alignment                  | <class 'str'> |     63 | 4                                                                         |
|  26 | fcsr_rm                         | <class 'str'> |     56 | f_rounding_mode_t.RDN                                                     |
|  27 | enable_sfence                   | <class 'str'> |     62 | 0                                                                         |
|  28 | gpr                             | <class 'str'> |     52 | [riscv_reg_t.S10, riscv_reg_t.A2, riscv_reg_t.SP, riscv_reg_t.A1]         |
|  29 | scratch_reg                     | <class 'str'> |     60 | riscv_reg_t.A6                                                            |
|  30 | pmp_reg                         | <class 'str'> |     56 | riscv_reg_t.S0                                                            |
|  31 | sp                              | <class 'str'> |     51 | riscv_reg_t.T1                                                            |
|  32 | tp                              | <class 'str'> |     51 | riscv_reg_t.TP                                                            |
|  33 | ra                              | <class 'str'> |     51 | riscv_reg_t.S4                                                            |
|  34 | check_misa_init_val             | <class 'str'> |     68 | 0                                                                         |
|  35 | check_xstatus                   | <class 'str'> |     62 | 1                                                                         |
|  36 | virtual_addr_translation_on     | <class 'str'> |     76 | 0                                                                         |
|  37 | stack_len                       | <class 'str'> |     58 | 5000                                                                      |
|  38 | kernel_stack_len                | <class 'str'> |     65 | 4000                                                                      |
|  39 | kernel_program_instr_cnt        | <class 'str'> |     73 | 400                                                                       |
|  40 | invalid_priv_mode_csrs          | <class 'str'> |     71 | []                                                                        |
|  41 | num_of_sub_program              | <class 'str'> |     67 | 5                                                                         |
|  42 | instr_cnt                       | <class 'str'> |     58 | 50                                                                        |
|  43 | num_of_tests                    | <class 'str'> |     61 | 2                                                                         |
|  44 | no_data_page                    | <class 'str'> |     61 | 0                                                                         |
|  45 | no_branch_jump                  | <class 'str'> |     63 | 0                                                                         |
|  46 | no_load_store                   | <class 'str'> |     62 | 0                                                                         |
|  47 | no_csr_instr                    | <class 'str'> |     61 | 0                                                                         |
|  48 | no_ebreak                       | <class 'str'> |     58 | 1                                                                         |
|  49 | no_dret                         | <class 'str'> |     56 | 1                                                                         |
|  50 | no_fence                        | <class 'str'> |     57 | 1                                                                         |
|  51 | no_wfi                          | <class 'str'> |     55 | 1                                                                         |
|  52 | enable_unaligned_load_store     | <class 'str'> |     76 | 0                                                                         |
|  53 | illegal_instr_ratio             | <class 'str'> |     68 | 0                                                                         |
|  54 | hint_instr_ratio                | <class 'str'> |     65 | 0                                                                         |
|  55 | num_of_harts                    | <class 'str'> |     61 | 1                                                                         |
|  56 | fix_sp                          | <class 'str'> |     55 | 0                                                                         |
|  57 | use_push_data_section           | <class 'str'> |     70 | 0                                                                         |
|  58 | boot_mode_opts                  | <class 'str'> |     63 |                                                                           |
|  59 | enable_page_table_exception     | <class 'str'> |     76 | 0                                                                         |
|  60 | no_directed_instr               | <class 'str'> |     66 | 0                                                                         |
|  61 | asm_test_suffix                 | <class 'str'> |     64 |                                                                           |
|  62 | enable_interrupt                | <class 'str'> |     65 | 0                                                                         |
|  63 | enable_nested_interrupt         | <class 'str'> |     72 | 0                                                                         |
|  64 | enable_timer_irq                | <class 'str'> |     65 | 0                                                                         |
|  65 | bare_program_mode               | <class 'str'> |     66 | 0                                                                         |
|  66 | enable_illegal_csr_instruction  | <class 'str'> |     79 | 0                                                                         |
|  67 | enable_access_invalid_csr_level | <class 'str'> |     80 | 0                                                                         |
|  68 | enable_misaligned_instr         | <class 'str'> |     72 | 0                                                                         |
|  69 | enable_dummy_csr_write          | <class 'str'> |     71 | 0                                                                         |
|  70 | randomize_csr                   | <class 'str'> |     62 | 0                                                                         |
|  71 | allow_sfence_exception          | <class 'str'> |     71 | 0                                                                         |
|  72 | no_delegation                   | <class 'str'> |     62 | 1                                                                         |
|  73 | force_m_delegation              | <class 'str'> |     67 | 0                                                                         |
|  74 | force_s_delegation              | <class 'str'> |     67 | 0                                                                         |
|  75 | support_supervisor_mode         | <class 'str'> |     72 | 0                                                                         |
|  76 | disable_compressed_instr        | <class 'str'> |     73 | 0                                                                         |
|  77 | require_signature_addr          | <class 'str'> |     71 | 0                                                                         |
|  78 | signature_addr                  | <class 'str'> |     63 | 3735928559                                                                |
|  79 | gen_debug_section               | <class 'str'> |     66 | 0                                                                         |
|  80 | enable_ebreak_in_debug_rom      | <class 'str'> |     75 | 0                                                                         |
|  81 | set_dcsr_ebreak                 | <class 'str'> |     64 | 0                                                                         |
|  82 | num_debug_sub_program           | <class 'str'> |     70 | 0                                                                         |
|  83 | enable_debug_single_step        | <class 'str'> |     73 | 0                                                                         |
|  84 | single_step_iterations          | <class 'str'> |     71 | 2548431253                                                                |
|  85 | set_mstatus_tw                  | <class 'str'> |     63 | 0                                                                         |
|  86 | set_mstatus_mprv                | <class 'str'> |     65 | 0                                                                         |
|  87 | min_stack_len_per_program       | <class 'str'> |     74 | 8                                                                         |
|  88 | max_stack_len_per_program       | <class 'str'> |     74 | 64                                                                        |
|  89 | max_branch_step                 | <class 'str'> |     64 | 20                                                                        |
|  90 | reserved_regs                   | <class 'str'> |     62 | [riscv_reg_t.TP, riscv_reg_t.T1, riscv_reg_t.A6]                          |
|  91 | enable_floating_point           | <class 'str'> |     70 | 0                                                                         |
|  92 | enable_vector_extension         | <class 'str'> |     72 | 0                                                                         |
|  93 | vector_instr_only               | <class 'str'> |     66 | 0                                                                         |
|  94 | enable_b_extension              | <class 'str'> |     67 | 0                                                                         |
|  95 | enable_bitmanip_groups          | <class 'str'> |     71 | ['ZBB', 'ZBS', 'ZBP', 'ZBE', 'ZBF', 'ZBC', 'ZBR', 'ZBM', 'ZBT', 'ZB_TMP'] |
|  96 | dist_control_mode               | <class 'str'> |     66 | 0                                                                         |
|  97 | category_dist                   | <class 'str'> |     62 | {}                                                                        |
|  98 | march_isa                       | <class 'str'> |     58 | []                                                                        |
|  99 | supported_interrupt_mode        | <class 'str'> |     73 | [mtvec_mode_t.DIRECT, mtvec_mode_t.VECTORED]                              |
| 100 | XLEN                            | <class 'str'> |     53 | 32                                                                        |
| 101 | SATP_MODE                       | <class 'str'> |     58 | satp_mode_t.BARE                                                          |
| 102 | init_privil_mode                | <class 'str'> |     65 | privileged_mode_t.MACHINE_MODE                                            |
| 103 | tvec_ceil                       | <class 'str'> |     58 | 4                                                                         |
+-----+---------------------------------+---------------+--------+---------------------------------------------------------------------------+
2021-03-31 00:12:25,884 riscv_asm_program_gen.py 1031 INFO Adding directed instruction stream:riscv_load_store_rand_instr_stream ratio:40/1000
2021-03-31 00:12:25,884 riscv_asm_program_gen.py 1031 INFO Adding directed instruction stream:riscv_load_store_hazard_instr_stream ratio:40/1000
2021-03-31 00:12:25,885 riscv_instr_base_test.py 49 INFO All directed instruction is applied
2021-03-31 00:12:25,888 riscv_asm_program_gen.py 516 INFO Generating privileged mode routing for MACHINE_MODE
2021-03-31 00:12:25,892 riscv_asm_program_gen.py 1031 INFO Adding directed instruction stream:riscv_load_store_rand_instr_stream ratio:40/1000
2021-03-31 00:12:25,892 riscv_asm_program_gen.py 1031 INFO Adding directed instruction stream:riscv_load_store_hazard_instr_stream ratio:40/1000
2021-03-31 00:12:25,892 riscv_instr_base_test.py 49 INFO All directed instruction is applied
2021-03-31 00:12:25,896 riscv_asm_program_gen.py 516 INFO Generating privileged mode routing for MACHINE_MODE
2021-03-31 00:12:26,031 riscv_privileged_common_seq.py 139 INFO self.mstatus_val: 0x1e00
2021-03-31 00:12:26,037 riscv_privileged_common_seq.py 139 INFO self.mstatus_val: 0x1800
2021-03-31 00:12:26,394 riscv_asm_program_gen.py 1066 INFO Insert directed instr stream riscv_load_store_rand_instr_stream 1/10 times
2021-03-31 00:12:26,397 riscv_asm_program_gen.py 1066 INFO Insert directed instr stream riscv_load_store_rand_instr_stream 1/10 times
2021-03-31 00:12:39,153 riscv_asm_program_gen.py 1066 INFO Insert directed instr stream riscv_load_store_hazard_instr_stream 1/10 times
2021-03-31 00:12:44,160 riscv_instr_sequence.py 75 INFO Start generating 10 instruction
2021-03-31 00:12:44,290 riscv_asm_program_gen.py 1066 INFO Insert directed instr stream riscv_load_store_hazard_instr_stream 1/10 times
2021-03-31 00:12:47,888 riscv_instr_sequence.py 83 INFO Finishing instruction generation
2021-03-31 00:12:47,890 riscv_instr_sequence.py 187 INFO Processing branch instruction[42]:c.bnez      s0, 0 # 1 -> 8
2021-03-31 00:12:47,890 riscv_instr_sequence.py 187 INFO Processing branch instruction[59]:bne         a5, tp, -947 # 3 -> 9
2021-03-31 00:12:47,890 riscv_instr_sequence.py 187 INFO Processing branch instruction[62]:bge         s2, tp, -254 # 6 -> 9
2021-03-31 00:12:47,891 riscv_instr_sequence.py 198 INFO Finished post-processing instructions
2021-03-31 00:12:47,891 riscv_asm_program_gen.py 111 INFO Post-processing main program...done
2021-03-31 00:12:47,896 riscv_instr_sequence.py 289 INFO Injecting 0 illegal instructions, ratio 0/100
2021-03-31 00:12:47,896 riscv_instr_sequence.py 301 INFO Injecting 0 HINT instructions, ratio 0/100
2021-03-31 00:12:47,897 riscv_asm_program_gen.py 113 INFO Generating main program instruction stream...done
2021-03-31 00:12:47,897 riscv_asm_program_gen.py 128 INFO Main/sub program generation...done
2021-03-31 00:12:47,899 riscv_data_page_gen.py 60 INFO Generate data section: region_0 size:0x4096 xwr:0x8
2021-03-31 00:12:47,919 riscv_data_page_gen.py 60 INFO Generate data section: region_1 size:0x4096 xwr:0x8
2021-03-31 00:12:47,946 riscv_data_page_gen.py 60 INFO Generate data section: s_region_0 size:0x4096 xwr:0x8
2021-03-31 00:12:47,966 riscv_data_page_gen.py 60 INFO Generate data section: s_region_1 size:0x4096 xwr:0x8
2021-03-31 00:12:47,991 riscv_asm_program_gen.py 967 INFO out_2021-03-31/asm_test/riscv_mmu_stress_test_0.S is generated
2021-03-31 00:12:47,991 riscv_instr_base_test.py 52 INFO TEST GENERATION DONE
2021-03-31 00:12:51,193 riscv_instr_sequence.py 75 INFO Start generating 10 instruction
2021-03-31 00:12:54,505 riscv_instr_sequence.py 83 INFO Finishing instruction generation
2021-03-31 00:12:54,507 riscv_instr_sequence.py 187 INFO Processing branch instruction[31]:beq         s8, a6, 658 # 8 -> 9
2021-03-31 00:12:54,508 riscv_instr_sequence.py 198 INFO Finished post-processing instructions
2021-03-31 00:12:54,508 riscv_asm_program_gen.py 111 INFO Post-processing main program...done
2021-03-31 00:12:54,515 riscv_instr_sequence.py 289 INFO Injecting 0 illegal instructions, ratio 0/100
2021-03-31 00:12:54,516 riscv_instr_sequence.py 301 INFO Injecting 0 HINT instructions, ratio 0/100
2021-03-31 00:12:54,516 riscv_asm_program_gen.py 113 INFO Generating main program instruction stream...done
2021-03-31 00:12:54,516 riscv_asm_program_gen.py 128 INFO Main/sub program generation...done
2021-03-31 00:12:54,518 riscv_data_page_gen.py 60 INFO Generate data section: region_0 size:0x4096 xwr:0x8
2021-03-31 00:12:54,527 riscv_data_page_gen.py 60 INFO Generate data section: region_1 size:0x4096 xwr:0x8
2021-03-31 00:12:54,543 riscv_data_page_gen.py 60 INFO Generate data section: s_region_0 size:0x4096 xwr:0x8
2021-03-31 00:12:54,553 riscv_data_page_gen.py 60 INFO Generate data section: s_region_1 size:0x4096 xwr:0x8
2021-03-31 00:12:54,566 riscv_asm_program_gen.py 967 INFO out_2021-03-31/asm_test/riscv_mmu_stress_test_1.S is generated
2021-03-31 00:12:54,566 riscv_instr_base_test.py 52 INFO TEST GENERATION DONE
2021-03-31 00:12:54,631 riscv_instr_base_test.py 68 INFO Total execution time: 31s
