#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 16 12:45:41 2017
# Process ID: 1464
# Current directory: W:/ECE532/New1/project_1_1/project_1/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3100 W:\ECE532\New1\project_1_1\project_1\vivado\vivado.xpr
# Log file: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.log
# Journal file: W:/ECE532/New1/project_1_1/project_1/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ECE532/New1/project_1_1/project_1/vivado/vivado.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Tirthak/Desktop/ECE532/project_1_1/project_1/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 945.316 ; gain = 292.469
update_compile_order -fileset sources_1
open_bd_design {W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:user:IPU_wrapper:1.0 - IPU_wrapper_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- utoronto.ca:user:video_in:1.0 - video_in_0
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_tft_0/Video_data>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_tft_0/Video_data>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_tft_0/Video_data>
Successfully read diagram <design_1> from BD file <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 968.047 ; gain = 19.051
delete_bd_objs [get_bd_nets axi_tft_0_tft_hsync] [get_bd_nets axi_tft_0_tft_vsync] [get_bd_nets axi_tft_0_tft_vga_r] [get_bd_nets axi_tft_0_tft_vga_g] [get_bd_nets axi_tft_0_tft_vga_b] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_tft_0_M_AXI_MM] [get_bd_cells axi_tft_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout] [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_cells xlslice_2]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells microblaze_0_axi_periph]'
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting errmsg property on PARAM_VALUE.M02_S01_READ_CONNECTIVITY is not allowed in procedure validate_PARAM_VALUE.M02_S01_WRITE_CONNECTIVITY
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting errmsg property on PARAM_VALUE.M01_S01_READ_CONNECTIVITY is not allowed in procedure validate_PARAM_VALUE.M01_S01_WRITE_CONNECTIVITY
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting errmsg property on PARAM_VALUE.M00_S01_READ_CONNECTIVITY is not allowed in procedure validate_PARAM_VALUE.M00_S01_WRITE_CONNECTIVITY
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_S01_READ_CONNECTIVITY(M00_S01_READ_CONNECTIVITY)' with value '0' for BD Cell 'microblaze_0_axi_periph/xbar'. S01_AXI must be connected to at least one master interface
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M01_S01_READ_CONNECTIVITY(M01_S01_READ_CONNECTIVITY)' with value '0' for BD Cell 'microblaze_0_axi_periph/xbar'. S01_AXI must be connected to at least one master interface
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M02_S01_READ_CONNECTIVITY(M02_S01_READ_CONNECTIVITY)' with value '0' for BD Cell 'microblaze_0_axi_periph/xbar'. S01_AXI must be connected to at least one master interface
INFO: [IP_Flow 19-3438] Customization errors found on 'microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'My M00_S01_READ_CONNECTIVITY(M00_S01_READ_CONNECTIVITY)' with value '0' for BD Cell 'microblaze_0_axi_periph/xbar'. S01_AXI must be connected to at least one master interface
Validation failed for parameter 'My M01_S01_READ_CONNECTIVITY(M01_S01_READ_CONNECTIVITY)' with value '0' for BD Cell 'microblaze_0_axi_periph/xbar'. S01_AXI must be connected to at least one master interface
Validation failed for parameter 'My M02_S01_READ_CONNECTIVITY(M02_S01_READ_CONNECTIVITY)' with value '0' for BD Cell 'microblaze_0_axi_periph/xbar'. S01_AXI must be connected to at least one master interface
Customization errors found on 'microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running update_contents TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_interconnect_2.1::update_contents Line 188
INFO: [Common 17-17] undo 'startgroup'
ERROR: [Common 17-39] 'undo' failed due to earlier errors.
regenerate_bd_layout
create_peripheral utoronto.ca user comm 1.0 -dir W:/ECE532/New1/project_1_1/project_1/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core utoronto.ca:user:comm:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core utoronto.ca:user:comm:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core utoronto.ca:user:comm:1.0]
write_peripheral [ipx::find_open_core utoronto.ca:user:comm:1.0]
set_property  ip_repo_paths  {W:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0 W:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new W:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
ipx::edit_ip_in_project -upgrade true -name edit_comm_v1_0 -directory W:/ECE532/New1/project_1_1/project_1/ip_repo w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:comm:1.0 comm_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins comm_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {4}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {307200}] [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_bd_design
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 12:54:13 2017...
