# 第 22 章 报告

SailWind Router 允许您生成一系列报告，帮助分析设计的各种特性。使用这些报告可以查看设计统计数据、执行布线前分析，并检查最终组件的可测试性。

## 报告设计信息 ಠ_ಠ

SailWind Router 为给定设计提供多种类型的报告。

SailWind Router 报告可从以下主要类别获取：

- **设计** 提供与自动布线相关的设计元素信息，如网络数量、连接数、导线数、过孔数、未布线数量以及设计中已布线连接的百分比

- **布线前分析** 提供可能阻碍自动布线的设计属性信息，如网格设置、布线状态被禁用的网络或具有防推挤状态的管脚对

- **可测试性** 提供关于哪些网络不可访问及其原因的信息

- **测试点** 提供设计中所有测试点的信息，如总数、位置、探针直径、测试点分配的对象和网络名称

大多数报告可通过**文件**菜单中的**报告**命令生成。

## 设计报告 ಠ_ಠ

设计报告显示与自动布线相关的设计元素信息，如网络数量、连接数、导线数、过孔数、未布线数量以及设计中已布线连接的百分比。

SailWind Router 将此报告 *DesignReport.txt* 存储在 *\SailWind Projects* 中。要查看报告，请点击输出窗口**状态**选项卡中的报告文件链接 *\SailWind Projects\DesignReport.txt*。

设计报告的格式如下。更多信息请参考"[生成设计报告](#Generating-a-Design-Report)"

**设计报告格式**

设计报告允许您详细检查设计的统计数据。

设计报告格式如下：

```
HEADER
SailWind Router Version         <version>
Report Name         (Design Statistics)
Design:         Filename of the open design
__________________________________________________________
Count
Nets:     Number of nets in the design
Connections:     Number of pin pair connections in the design
Traces:     Number of traces in the design
Vias:     Number of vias in the design
Unroutes:     Number of unroute instances in the design
Completion:     Percent of completed, routed connections in the design
__________________________________________________________
Trace Length     (design units)
Design Total:     Total length of all traces in the design
Layer:     Total length of traces on each layer of the des
```

设计报告包含帮助您分析设计的信息。

```
SailWind Router Version v2004 SPac1, Design Statistics
Design: \SailWind Projects\Samples\pwrdemoe.pcb
__________________________________________________________
Count
Nets:              40
Connections:       119
Traces:            132
Vias:              29
Unroutes:          17
Completion:        85.7
__________________________________________________________
Trace length (Mils)
Design
Total:         49599
Layer
TOP            22872
BOTTOM         26727
Net
$$$1906        1816
$$$1928        1795
$$$1951        1880
X              1880
```

## 生成设计报告 \{#Generating-a-Design-Report}

设计报告提供与自动布线相关的设计元素信息，如网络数量、管脚对连接数、导线数、过孔数、未布线实例数量以及设计中已布线连接的百分比。

🏃‍♂️‍**步骤**

选择**主页 > 设计报告**菜单项。

👀‍**结果**

SailWind Router 在 *\SailWind Projects* 文件夹中创建 *DesignReport.txt* 文件，并在输出窗口的**状态**选项卡中显示报告链接。点击链接查看报告。

## 生成布线前分析报告

布线前分析报告提供可能阻碍自动布线的设计属性信息，如网格设置、布线状态被禁用的网络或具有防推挤状态的管脚对。

🏃‍♂️‍**步骤**

点击**自动布线 > 预布线分析**菜单项。

👀‍**结果**

任何错误或警告都会写入输出窗口的**状态**选项卡。

## 可测试性报告 ಠ_ಠ

可测试性报告允许您评估设计的整体可测试性，并帮助定位可能没有可访问测试点的网络。

报告以两种方式提供测试点结果：

- 通过在不可访问网络末尾的数字，指示未添加测试点的原因（在每次布线通过后显示在输出窗口的**状态**选项卡中）。要使用此数字报告，请在选项对话框的**测试点**选项卡上选择生成测试点。

- 通过可测试性报告。此报告 *TestabilityReport.txt* 显示关于不可访问网络的信息。原因也会显示，以便您可以纠正问题。这增加了设计 100%可访问的概率。此报告存储在 *\SailWind Projects* 中。要查看报告，请点击输出窗口**状态**选项卡中的报告文件链接 *\SailWind Projects\TestabilityReport.txt*。

更多信息请参考"[创建可测试性报告](#Creating-a-Testability-Report)"。

**可测试性报告格式**

可测试性报告使用预定义格式，允许您查看和分析与设计相关的测试点数据。

```
HEADER
System Name         (DFT Audit)
Report Name         (Board Report)
Board Name:         Name of the open design
Generation Date:         Date and time of the report generation
 
ELEMENTS:         Total number of elements used in the PCB.Elements can be components and/or vias.
Components:         Number of components used in the PCB
Vias:         Number of vias used in the PCB
 
SIDE:         PCB side selected for auditing: the bottom or both the bottom and top
 
PINS:         Total number of component pins
 
CONNECTED PINS:         Number of component pins connected to nets
Accessible Pins:         Number of accessible component pins
Inaccessible Pins:         Number of inaccessible component pins
Probed Pins:         Number of component pins connected to test probes(tester pins)
Nonprobed Pins:         Number of component pins not connected to test probes(tester pins)
 
UNUSED PINS:         Number of component pins not connected to nets
Accessible Unused Pins:         Number of accessible unused component pins
Inaccessible Unused Pins:         Number of inaccessible unused component pins
Probed Unused Pins:         Number of unused component pins connected to test probes (tester pins)
 
VIAS:          Total number of vias
Accessible Vias:          Number of accessible vias
Inaccessible Vias:          Number of inaccessible vias
Probed Vias:          Number of vias connected to test probes (tester pins)
Nonprobed Vias:          Number of vias not connected to test probes (tester pins)
 
NETS:         Total number of nets on the PCB, including nonconnected nets
Nets with Test Points:          Total number of nets in the PCB that are connected to test probes. This number is independent of the selected PCB sides.

Nets Without Test Points:          Total number of nets in the PCB not connected to test probes. This number is independent of the selected PCB sides. Before test probe (tester pin) placement, this number is equal to the number of nets on the PCB.

Accessible Nets:          Number of nets that are accessible to test probes (nail pins) from the indicated side of the board
Partially Tested Nets:          Number of nets that are not totally routed  and the minimum test points specified for the net was not met

Inaccessible Nets:          Number of nets that are not accessible to test probes (nail pins) from the indicated side of the board         
```

表格 86列出了不可访问的可能原因。


| 原因                           | 解释                                                                                                                                                         |
|----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 编号：                             | 表格条目编号                                                                                                                                                  |
| 网络名称：                        | 不可访问的网络名称                                                                                                                                                |
| 管脚：                            | 该网络上的组件管脚和过孔。组件管脚名称指定为：组件名称.组件管脚编号。过孔指定为过孔名称和位置。 |
| 原因：                          | 不可访问网络上每个组件管脚不可访问的原因。不可访问的原因如下。                                                |
| 从对面侧可访问 | 组件管脚可从板的另一侧访问。在选项对话框的测试点选项卡中从板的另一侧探测。 |
| SMD 管脚                          | 组件管脚是 SMD 管脚；因此，在测试点通过中无法测试。                                                                          |
| 被覆盖的管脚                      | 组件管脚被另一个组件覆盖(隐藏)；因此，测试探针无法到达它。                                                             |
| 焊盘太小                             | 组件管脚或过孔的焊盘尺寸小于指定的最小焊盘或过孔尺寸；因此，可用测试探针无法测试此组件管脚。             |
|                                           | 在选项对话框的测试点选项卡中更改最小焊盘探测尺寸。                                                                                                |
| 不允许探测                       | 过孔不能被探测。                                                                                                                                                                  |
|                                           | 在选项对话框的测试点选项卡中选择探测过孔。                                                                                                                     |
| 埋入式过孔                                | 从底部(或探测时的顶部)不可访问的埋入式过孔不可访问。                                                                                 |
| 超出板边框                     | 板边框外的过孔和组件管脚不可访问。                                                                                                                   |
| 探针到探针最小距离        | 即使满足其他可访问性要求，在指定的探针到探针间隙最小距离要求下的组件管脚或过孔也无法被探测。     |
| 探针到组件最小距离    | 即使满足其他可访问性要求，在指定的探针到组件间隙最小距离要求下的组件管脚或过孔也无法被探测。 |
| 探针到板最小距离        | 即使满足其他可访问性要求，在指定的探针到板间隙最小距离要求下的组件管脚或过孔也无法被探测。     |
| 组件测试点禁止区违规 | 与组件关联的禁止区中的组件管脚或过孔无法被探测。                                                                                               |
| 板级测试点禁止区违规     | 在板级定义的禁止区中的组件管脚或过孔无法被探测。                                                                                                  |
| 钻孔尺寸大于焊盘尺寸     | 组件管脚或过孔的钻孔尺寸大于焊盘尺寸。焊盘无法被探测。                                                                                                |
| 网络指定零钉针数计数  | SailWind Layout 中的 DFT 审计网络首选项指定网络有零个测试点。您也可以在网络属性对话框的测试点选项卡上设置此首选项。    |
| 工具孔                              | 组件管脚是 SailWind Layout 中DFT 审计首选项指定的工具孔。                                                                                           |

**示例可测试性报告**

```
TEST POINTS:          Total number of test probes used to test both
         sides of the PCB. This number is independent of
         the selected PCB sides and provides the number
         of probes on the top side and the number on the
         bottom side.
 
NAIL SIZES TABLE:      Number of nail pins used in testing the
          selected sides of the PCB. In addition, the
          table shows the total number of nail pins
          used of each size and the total number of
          nail pins used in testing the selected sides
          of the PCB.           
```

使用可测试性报告中的信息来审查设计的可测试性，并识别可能需要关注的区域。

```
-----------------------------------------
SailWind Router Version v2004 SPac1 DFT Audit
Board Report
Board Name: \SailWind Projects\Samples\pwrdemoe.pcb
Generation date : Tue Jun 01 13:44:32 2004-----------------------------------------

ELEMENTS: 79-------
Components: 23
Vias: 56

SIDE: BOTTOM
============

PINS: 212---

CONNECTED PINS: 159-------------
Accessible Pins: 154
Inaccessible Pins: 5
Probed Pins: 40
Non-probed Pins: 119

UNUSED PINS: 53----------
Accessible Unused Pins: N/A
Inaccessible Unused Pins: N/A
Probed Unused Pins: 0
Non-probed Pins: 53

VIAS: 56---
Accessible Vias: 56
Inaccessible Vias: 0
Probed Vias: 0
Non-probed Vias: 56


NETS: 40---
Nets With Test Points: 40
Nets Without Test Points: 0
Accessible Nets: 40
Partially Tested Nets: 0
===========================
TEST POINTS: 40----------
Top Side: 0
Bottom Side: 40
NAIL SIZES:
|------|------|------|------|
| Name | 100  | 75   | 50   |
|------|------|------|------|
| Top  | 0    | 0    | 0    |
|------|------|------|------|
|Bottom| 40   | 0    | 0    |
|------|------|------|------|
| Total| 40   | 0    | 0    |
|------|------|------|------| 
```



## 创建可测试性报告 \{#Creating-a-Testability-Report}

可测试性报告提供有关电路板可测试性的信息，包括哪些网络可访问和哪些不可访问。

运行可测试性报告会在 *\SailWind projects* 文件夹中创建 *TestabilityReport.txt* 文件。报告链接会出现在输出窗口的 **状态** 选项卡中。

🏃‍♂️‍**步骤**

点击 **主页 > 可测试性** 菜单项。

👀‍**结果**

*TestabilityReport.txt* 文件会在 \SailWind projects 文件夹中创建，报告链接会出现在输出窗口的 **状态** 选项卡中。点击链接可查看报告。

## 测试点报告 ಠ_ಠ

测试点报告显示设计中所有测试点的信息，如总数、位置、探针直径、对象以及每个测试点分配的网络名称。SailWind Router 将报告 *TestPointReport.txt* 存储在 *\SailWind Projects* 中。要查看报告，请点击输出窗口 **状态** 选项卡中的报告文件链接 *\SailWind Projects\TestPointReport.txt*。

测试点报告的格式如下所述。更多信息，请参考"[创建测试点报告](#Creating-a-Test-Points-Report)"。

**测试点报告格式**

测试点报告提供描述设计中测试点数量和位置的信息。

**测试点报告示例**

```
HEADER
Product     (SailWind Router)
Report Name     (Test Point List)
Design Name:     Name of the open design
_____________________________________________________________
Test Points:     Total number of test points in the design
_____________________________________________________________
X:     The X location of each test point
Y:     The Y location of each test point
Side:     The side of the PCB to which the test point is assigned
Probe:     The probe nail diameter
Object:     The component pin or via type to which the test point
is assigned
Net Name:     The netname to which the test point is attached 
```

使用测试点报告查看和分析描述设计中测试点数量和位置的信息。

```
SailWind Router Version v2004 SPac1 Test Point List
Design: \SailWind Projects\Samples\pwrdemoe.pcb
_____________________________________________________________
Test Points: 40
_____________________________________________________________
X           Y         Side       Probe      Object     Net Name
_____________________________________________________________
950        900        BOTTOM     100        R3.8       $$$261
650        1100       BOTTOM     100        U5.32      $$$464
1150       1700       BOTTOM     100        U5.66      $$$1002
1150       1000       BOTTOM     100        U5.59      $$$1019
1050       1300       BOTTOM     100        U5.52      $$$1497
250        1800       BOTTOM     100        U5.9       $$$1562
0          0          BOTTOM     100        U2.1       $$$1879
200        725        BOTTOM     100        U1.12      SIG002
1225       725        BOTTOM     100        U4.10      SIG004
250        1600       BOTTOM     100        U5.7       SIGA
1025       425        BOTTOM     100        U4.3       X
1125       0          BOTTOM     100        U3.4       XX
```

## 创建测试点报告 \{#Creating-a-Test-Points-Report}

测试点报告提供设计中所有测试点的信息，如设计中的总数、位置、探针直径以及测试点分配的对象和网络名称。

🏃‍♂️‍**步骤**

点击 **主页 > 测试点** 菜单项。

👀‍**结果**

SailWind Router 在 *\SailWind Projects* 文件夹中创建 *TestPointReport.txt* 文件，报告链接会出现在输出窗口的 **状态** 选项卡中。点击链接可查看报告。


## 布线报告 ಠ_ಠ

布线报告显示自动布线进度的信息。SailWind Router 将报告 *RoutingReport.txt* 存储在 *\SailWind Projects* 中。要查看报告，请点击输出窗口 **状态** 选项卡中的报告文件链接 *\SailWind Projects\RoutingReport.txt*。

布线报告的格式如下。更多信息，请参考"[创建布线报告](#Creating-a-Routing-Report)"在。

**布线报告格式**

布线报告使用预定义格式组织与设计布线相关的数据。

```
HEADER
SailWind Router Version <version>, Routing Report
Design: D:\design\demob1.pcb
 
SUMMARY
Number of passes:        Number of passes the autorouter performed
Routed:        Number of connections that were completely routed
Vias Total:        Total number of vias in the design, followed by
(added)        the number of vias added (+) or removed (-) in
parentheses
Trace Length Total:         Total trace Length in the design, followed by
(increased)        the amount increased (+) or decreased (-) in
parentheses
Test Points Total     :   Total number of test points, followed by how
(added)        many were added in parentheses
Total Time:        Amount of time the router spent routing

PASS DETAILS
Pass:        Pass number followed by the name of the pass,
in parentheses, as it appears on the Strategy
tab
Pins Processed:        For the fanout pass only. The number of pins
the program attempted to fan out in the pass.
The number includes successful and failed
fanouts.
Fanouts Created:        The number of fanouts created in the pass.
Links Selected:        Number of unroutes to route in the pass. The
        number is determined by the routing order or
        by the selection.
Links Processed:        Number of unroutes the program tried to route
        in the pass. Includes complete and incomplete
        routes.
        More unroutes are processed than selected
        because pins not connected by an unroute are
        considered when routing. For example, a net
        consists of three pins (A,B, and C) and two
        unroutes (A to B and A to C). The router
        considers an unroute between B and C. Therefore,
        the routing report lists two unroutes selected
        and three unroutes processed.
Routed:        Number of unroutes routed in the pass.
Vias:        Number of vias in the design, followed by the
        number of vias added (+) or subtracted (-)
        in the pass in parenthses
Trace Length:        Total trace length, in mils. in the design,
        followed by the total length added (+) or
        subtracted (-) in the pass in parentheses
Test Points:        Total number of test points in the design,
        followed by, in parentheses, by the number of
        test points added (+) or subtracted (-) in the
        pass
Accessible Nets:        Total number of accessible nets in the design,
        followed, in parentheses, by the number of nets
        made accessible (+) or made inaccessible (-) in
        the pass
Time:        Amount of time the router spent on this pass,
        followed by the total time spent routing in
        parentheses 
```


> [!tip] 并非所有项目都会出现在每一遍中。

**布线报告示例**

使用布线报告中的信息分析和评估设计的可布线性。

```
SailWind Router Version v2004 SPac1, Routing report
Design: \SailWind Projects\Samples\pwrdemoe.pcb
=============================================================
Tue Nov 09 12:22:19 2002

Autorouting \SailWind Projects\Samples\pwrdemoe.pcb
=============================================================
Number of Passes:          0 of 2
Routed:                    102
Vias:                      29(+29)
Trace Length:              49599(+49599) Mils
Test Points:               40(+0)
Accessible Nets:           40(+0)
Time                       00:00:18
=============================================================
Pass:                      4 (Route)
Links Selected:            119
Processed:           130
Routed:                    102
Vias:                      29(+29)
Trace Length:              49599(+49599) Mils
Time                       00:00:18(+00:00:18)
=============================================================
Tue Nov 09 12:27:32 2002

Autorouting \SailWind Projects\Samples\pwrdemoe.pcb
=============================================================
Number of Passes:          2 of 2
Routed:                    11
Vias:                      55(+26)
Trace Length:              78524(+28925) Mils
Test Points:               40(+0)
Accessible Nets:           40(+0)
Time                       00:00:19
=============================================================
Pass:                      4 (Route)
Links Selected:            17
Processed:           27
Routed:                    11
Vias:                      55(+26)
Trace length:              78525(+28926) Mils
Time                       00:00:15(+00:00:15)
=============================================================
Pass:                      5 (Optimize)
Vias:                      55(+0)
Trace Length:              78524(-0) Mils
Rerouted:                  0
Time                       00:00:04(+00:00:04)
============================================================= 
```

## 创建布线报告 \{#Creating-a-Routing-Report}

该报告提供自动布线过程中自动布线进度的信息，如遍数、完全布线的连接数、过孔和设计中的测试点。

运行报告会在 *\SailWind projects* 文件夹中创建 *RoutingReport.txt* 文件。报告链接会出现在输出窗口的 **状态** 选项卡中。

🏃‍♂️‍**步骤**

点击 **布线工具栏** 按钮，然后点击 **开始自动布线** 按钮。

👀‍**结果**

SailWind Router 在 *\SailWind Projects* 文件夹中创建 *RoutingReport.txt* 文件，报告链接会出现在输出窗口的 **状态** 选项卡中。点击链接可查看报告。


## 测试数据库完整性 ಠ_ಠ

文件加载时，SailWind Router 会对数据库执行完整性测试。

SailWind Router 的完整性测试基于 SailWind Layout 中执行的完整性测试。

任何完整性测试错误消息都会出现在输出窗口的 **状态** 选项卡中。

每个错误都直接链接到设计中错误的位置。

点击错误链接可放大查看设计中的错误。

**状态** 选项卡最多显示 20 个错误。

所有错误都会保存到名为 *TestIntegrity.txt* 的报告中，该报告位于 *\SailWind Projects* 中。

要查看报告，请点击输出窗口 **状态** 选项卡中的报告文件链接。

**检查数据库完整性**

您可以随时运行相同的数据库完整性检查。完整性检查验证数据库中的值是否在可接受范围内。如果完整性检查遇到任何问题，输出窗口的 **状态** 选项卡会显示错误。

更多信息，请参考"[创建完整性测试报告](#Creating-an-Integrity-Test-Report)"

**完整性测试报告格式**

完整性测试报告使用预定义格式组织与设计数据库完整性相关的信息。

```
HEADING
Product     (SailWind Router)
Report Name     (Database Integrity Test Results)
Design Name:     Name of the open design
Errors:     Description of errors
```

**完整性测试报告示例**

使用完整性测试报告中的信息分析和评估设计数据库的完整性。

```
SailWind Router. Database Integrity Test Results for <\SailWind 
Projects\Samples\bench98ulrouted.pcb>
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net AVDD placed on non routable layer
Trace of net TLCLK placed on non routable layer
Trace of net TSPCLK placed on non routable layer
Total problems found: 13 
```

## 创建完整性测试报告 \{#Creating-an-Integrity-Test-Report}

完整性测试报告验证设计数据库中的值是否在可接受范围内。

🏃‍♂️‍**步骤**

点击 **工具 > 完整性测试** 菜单项。

👀‍**结果**

SailWind Router 在 *\SailWind Projects* 文件夹中创建 *TestIntegrity.txt* 文件，报告链接会出现在输出窗口的 **状态** 选项卡中。点击链接可查看报告。