verilog xil_defaultlib --include "../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1" \
"../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
