INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/jump_condition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_condition
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
