Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 22:19:36 2018
| Host         : DESKTOP-HGO3NEF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   116 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            4 |
|      6 |            1 |
|      8 |           15 |
|     10 |            2 |
|     12 |            1 |
|    16+ |           90 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           46 |
| No           | No                    | Yes                    |              48 |            9 |
| No           | Yes                   | No                     |            2924 |          654 |
| Yes          | No                    | No                     |            2432 |          597 |
| Yes          | No                    | Yes                    |             180 |           37 |
| Yes          | Yes                   | No                     |            1322 |          281 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------+----------------------------------------------+------------------+----------------+
|                Clock Signal                |                   Enable Signal                   |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_50M_IBUF                              | ext_uart_r/tickgen/OversamplingTick               |                                              |                1 |              2 |
|  clock_gen/inst/clk_out2                   | openmips0/dsram/writeEnable_o_i_1_n_11            | reset_btn_IBUF                               |                1 |              2 |
|  openmips0/mem_wb0/cause_o_reg[5]_0[0]     |                                                   | reset_btn_IBUF                               |                1 |              2 |
|                                            |                                                   | reset_btn_IBUF                               |                1 |              4 |
|  clock_gen/inst/clk_out2                   | openmips0/dsram/sramEnable_o_i_1_n_11             | reset_btn_IBUF                               |                1 |              4 |
|  clock_gen/inst/clk_out2                   | openmips0/isram/sramEnable_o_i_1__0_n_11          | reset_btn_IBUF                               |                1 |              4 |
|  clock_gen/inst/clk_out1                   |                                                   |                                              |                2 |              4 |
|  clock_gen/inst/clk_out2                   | openmips0/isram/__1/i__n_11                       | reset_btn_IBUF                               |                1 |              6 |
|  openmips0/ex_mem0/E[0]                    |                                                   | reset_btn_IBUF                               |                2 |              8 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/cause_o_reg[22]                 | reset_btn_IBUF                               |                2 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_3[0]  |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_4[0]  |                                                   | reset_btn_IBUF                               |                2 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_5[0]  |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_10[0] |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10][0]    |                                                   | reset_btn_IBUF                               |                2 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_7[0]  |                                                   | reset_btn_IBUF                               |                2 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_9[0]  |                                                   | reset_btn_IBUF                               |                2 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_1[0]  |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_8[0]  |                                                   | reset_btn_IBUF                               |                2 |              8 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/cause_o_reg[2]_0                | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_6[0]  |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_2[0]  |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_0[0]  |                                                   | reset_btn_IBUF                               |                1 |              8 |
|  clock_gen/inst/clk_out2                   | openmips0/dsram/__1/i__n_11                       | reset_btn_IBUF                               |                1 |             10 |
|  openmips0/id_ex0/mem_wdata_reg[30][0]     |                                                   |                                              |                2 |             10 |
|  clock_gen/inst/clk_out1                   | openmips0/div0/cnt[5]_i_2_n_11                    | openmips0/div0/cnt[5]_i_1_n_11               |                2 |             12 |
|  clk_50M_IBUF                              | ext_uart_r/E[0]                                   |                                              |                1 |             16 |
|  clk_50M_IBUF                              | ext_uart_r/tickgen/RxD_data_reg[0][0]             |                                              |                2 |             16 |
|  clk_50M_IBUF                              | ext_uart_t/tickgen/TxD_shift_reg[0][0]            |                                              |                3 |             16 |
|  clk_50M_IBUF                              | ext_uart_t/ext_uart_tx_reg[7][0]                  |                                              |                1 |             16 |
|  clk_50M_IBUF                              | ext_uart_t/tickgen/E[0]                           |                                              |                3 |             22 |
|  clk_50M_IBUF                              |                                                   | vga800x600at75/vdata                         |                3 |             22 |
|  clk_50M_IBUF                              | ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[0][0] |                                              |                2 |             22 |
|  clk_50M_IBUF                              | vga800x600at75/vdata                              | vga800x600at75/vdata[11]_i_1_n_11            |                3 |             22 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/pagemask_o_reg[13]              |                                              |                5 |             32 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/ebase_o_reg[11]                 | reset_btn_IBUF                               |               10 |             38 |
|  clock_gen/inst/clk_out2                   | openmips0/isram/FSM_onehot_STATE[1]_i_1_n_11      | reset_btn_IBUF                               |                6 |             42 |
|  clk_50M_IBUF                              |                                                   | ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0] |                7 |             44 |
|  clock_gen/inst/clk_out2                   | openmips0/dsram/ramAddr_o[19]_i_1_n_11            | reset_btn_IBUF                               |               14 |             48 |
|  clock_btn_IBUF_BUFG                       |                                                   | reset_btn_IBUF                               |                9 |             48 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/entryhi_o_reg[31]               |                                              |               11 |             58 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/entrylo1_o_reg[0][0]            |                                              |               12 |             60 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/status_o_reg[2]                 | reset_btn_IBUF                               |               17 |             60 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/entrylo0_o_reg[0][0]            |                                              |               13 |             60 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/dividend_reg[31]                | openmips0/div0/dividend[31]_i_1_n_11         |               16 |             62 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[3][0][0]               |                                              |               11 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[27][0][0]              |                                              |               14 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[13][0][0]              |                                              |               20 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[21][0][0]              |                                              |               16 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[16][0][0]              |                                              |               15 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[2][0][0]               |                                              |               23 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[18][0][0]              |                                              |               15 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[14][0][0]              |                                              |               19 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/random_o_reg[31]_0[0]           | reset_btn_IBUF                               |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[17][0][0]              |                                              |               18 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[28][0][0]              |                                              |               14 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[11][0][0]              |                                              |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[12][0][0]              |                                              |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[10][0][0]              |                                              |               18 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[30][0][0]              |                                              |               24 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[6][0][0]               |                                              |               22 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[4][0][0]               |                                              |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[7][0][0]               |                                              |               14 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[9][0][0]               |                                              |               19 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[5][0][0]               |                                              |               15 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[8][0][0]               |                                              |               23 |             64 |
|  openmips0/ex0/E[0]                        |                                                   | reset_btn_IBUF                               |               11 |             64 |
|  openmips0/ex_mem0/pc_reg[0]_0[0]          |                                                   | reset_btn_IBUF                               |               10 |             64 |
|  clock_gen/inst/clk_out2                   | openmips0/dsram/ramData_reg                       | reset_btn_IBUF                               |               12 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/div0/divisor[31]_i_1_n_11               |                                              |               11 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/badvaddr_o_reg[31]_1            |                                              |               21 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/epc_o_reg[0][0]                 | reset_btn_IBUF                               |               12 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/pc_reg[0][0]                    | openmips0/pc_reg0/SS[0]                      |               16 |             64 |
|  openmips0/ex_mem0/ramData_reg_reg[24][0]  |                                                   | reset_btn_IBUF                               |               14 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/counter_reg_reg[0]              |                                              |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/div0/dividend[64]_i_2_n_11              | openmips0/div0/dividend[64]_i_1_n_11         |               10 |             64 |
|  openmips0/id_ex0/ex_reg2_reg[0]_0[0]      |                                                   | reset_btn_IBUF                               |               12 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/compare_o_reg[0][0]             | reset_btn_IBUF                               |                5 |             64 |
|  openmips0/if_id0/E[0]                     |                                                   | reset_btn_IBUF                               |               17 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/index_o_reg[31][0]              | reset_btn_IBUF                               |               14 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[20][0][0]              |                                              |               21 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[26][0][0]              |                                              |               16 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[29][0][0]              |                                              |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[22][0][0]              |                                              |               24 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[1][0][0]               |                                              |               15 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[25][0][0]              |                                              |                8 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[23][0][0]              |                                              |               13 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[31][0][0]              |                                              |               18 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[15][0][0]              |                                              |               16 |             64 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/regs_reg[24][0][0]              |                                              |               15 |             64 |
|  clk_50M_IBUF                              |                                                   |                                              |               13 |             68 |
|  openmips0/ex_mem0/ramAddr_o_reg[10][1]    |                                                   | reset_btn_IBUF                               |               14 |             78 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_4[1]  |                                                   | reset_btn_IBUF                               |               17 |             78 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_1[1]  |                                                   | reset_btn_IBUF                               |               16 |             78 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_8[1]  |                                                   | reset_btn_IBUF                               |               18 |             78 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_2[1]  |                                                   | reset_btn_IBUF                               |               23 |             78 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_0[1]  |                                                   | reset_btn_IBUF                               |               16 |             78 |
|  openmips0/ex_mem0/ramAddr_o_reg[10]_9[1]  |                                                   | reset_btn_IBUF                               |               14 |             78 |
|  n_6_5382_BUFG                             |                                                   | reset_btn_IBUF                               |               22 |             78 |
|  n_8_5370_BUFG                             |                                                   | reset_btn_IBUF                               |               16 |             78 |
|  n_10_5390_BUFG                            |                                                   | reset_btn_IBUF                               |               20 |             78 |
|  n_9_2536_BUFG                             |                                                   | reset_btn_IBUF                               |               19 |             78 |
|  n_7_2596_BUFG                             |                                                   | reset_btn_IBUF                               |               17 |             78 |
|  n_5_5388_BUFG                             |                                                   | reset_btn_IBUF                               |               20 |             78 |
|  n_2_2497_BUFG                             |                                                   | reset_btn_IBUF                               |               22 |             86 |
|  n_4_2482_BUFG                             |                                                   | reset_btn_IBUF                               |               19 |             86 |
|  n_3_2493_BUFG                             |                                                   | reset_btn_IBUF                               |               20 |             86 |
|  clock_gen/inst/clk_out1                   |                                                   | reset_btn_IBUF                               |               18 |             94 |
|  clock_gen/inst/clk_out1                   | openmips0/mem_wb0/E[0]                            | reset_btn_IBUF                               |               40 |            128 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/id_pc_reg[0]_0                  | openmips0/ex_mem0/cnt_o_reg[0]_0             |               25 |            128 |
|  n_1_1832_BUFG                             |                                                   |                                              |               29 |            128 |
|  clock_gen/inst/clk_out1                   | openmips0/div0/result_o[63]_i_1_n_11              | reset_btn_IBUF                               |               26 |            130 |
|  n_0_1831_BUFG                             |                                                   | reset_btn_IBUF                               |               26 |            132 |
|  clock_gen/inst/clk_out1                   | openmips0/ex_mem0/id_pc_reg[0]_0                  | openmips0/ex_mem0/ex_is_in_delayslot_reg     |               69 |            342 |
|  clock_gen/inst/clk_out1                   |                                                   | openmips0/ex_mem0/cnt_o_reg[0]_0             |               92 |            422 |
|  clock_gen/inst/clk_out1                   |                                                   | openmips0/ex_mem0/mem_wd[4]_i_1_n_11         |              130 |            508 |
+--------------------------------------------+---------------------------------------------------+----------------------------------------------+------------------+----------------+


