/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 272 320)
	(text "control_unit" (rect 5 0 49 12)(font "Arial" ))
	(text "inst" (rect 8 288 20 300)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rs2_value[31..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "rs2_value[31..0]" (rect 21 43 84 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "rs1_value[31..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "rs1_value[31..0]" (rect 21 59 83 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "imm[31..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "imm[31..0]" (rect 21 75 62 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rs1_valid" (rect 0 0 35 12)(font "Arial" ))
		(text "rs1_valid" (rect 21 91 56 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "rs2_valid" (rect 0 0 36 12)(font "Arial" ))
		(text "rs2_valid" (rect 21 107 57 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "instr_bus[36..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "instr_bus[36..0]" (rect 21 123 82 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "pc[31..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "pc[31..0]" (rect 21 139 54 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "ALUoutput[31..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "ALUoutput[31..0]" (rect 21 155 89 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "ALUready" (rect 0 0 44 12)(font "Arial" ))
		(text "ALUready" (rect 21 171 65 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "rd_valid" (rect 0 0 31 12)(font "Arial" ))
		(text "rd_valid" (rect 21 187 52 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 1))
	)
	(port
		(pt 0 208)
		(input)
		(text "opcode[6..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "opcode[6..0]" (rect 21 203 69 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 0 224)
		(input)
		(text "func3[2..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "func3[2..0]" (rect 21 219 63 231)(font "Arial" ))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 0 240)
		(input)
		(text "func7[6..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "func7[6..0]" (rect 21 235 63 247)(font "Arial" ))
		(line (pt 0 240)(pt 16 240)(line_width 3))
	)
	(port
		(pt 0 256)
		(input)
		(text "imm_valid" (rect 0 0 41 12)(font "Arial" ))
		(text "imm_valid" (rect 21 251 62 263)(font "Arial" ))
		(line (pt 0 256)(pt 16 256)(line_width 1))
	)
	(port
		(pt 256 32)
		(output)
		(text "rs1_read" (rect 0 0 35 12)(font "Arial" ))
		(text "rs1_read" (rect 200 27 235 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 1))
	)
	(port
		(pt 256 48)
		(output)
		(text "rs2_read" (rect 0 0 36 12)(font "Arial" ))
		(text "rs2_read" (rect 199 43 235 55)(font "Arial" ))
		(line (pt 256 48)(pt 240 48)(line_width 1))
	)
	(port
		(pt 256 64)
		(output)
		(text "next_pc[31..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "next_pc[31..0]" (rect 180 59 235 71)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(port
		(pt 256 80)
		(output)
		(text "pc_j_valid" (rect 0 0 40 12)(font "Arial" ))
		(text "pc_j_valid" (rect 195 75 235 87)(font "Arial" ))
		(line (pt 256 80)(pt 240 80)(line_width 1))
	)
	(port
		(pt 256 96)
		(output)
		(text "rd_data[31..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "rd_data[31..0]" (rect 181 91 235 103)(font "Arial" ))
		(line (pt 256 96)(pt 240 96)(line_width 3))
	)
	(port
		(pt 256 112)
		(output)
		(text "rd_write" (rect 0 0 31 12)(font "Arial" ))
		(text "rd_write" (rect 204 107 235 119)(font "Arial" ))
		(line (pt 256 112)(pt 240 112)(line_width 1))
	)
	(port
		(pt 256 128)
		(output)
		(text "ALUenable" (rect 0 0 46 12)(font "Arial" ))
		(text "ALUenable" (rect 189 123 235 135)(font "Arial" ))
		(line (pt 256 128)(pt 240 128)(line_width 1))
	)
	(port
		(pt 256 144)
		(output)
		(text "ALU_instr_bus[36..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "ALU_instr_bus[36..0]" (rect 147 139 235 151)(font "Arial" ))
		(line (pt 256 144)(pt 240 144)(line_width 3))
	)
	(port
		(pt 256 160)
		(output)
		(text "display_out[31..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "display_out[31..0]" (rect 167 155 235 167)(font "Arial" ))
		(line (pt 256 160)(pt 240 160)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 288)(line_width 1))
	)
)
