[12/13 15:13:36      0s] 
[12/13 15:13:36      0s] Cadence Innovus(TM) Implementation System.
[12/13 15:13:36      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/13 15:13:36      0s] 
[12/13 15:13:36      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[12/13 15:13:36      0s] Options:	
[12/13 15:13:36      0s] Date:		Sat Dec 13 15:13:36 2025
[12/13 15:13:36      0s] Host:		N7 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[12/13 15:13:36      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[12/13 15:13:36      0s] 
[12/13 15:13:36      0s] License:
[12/13 15:13:36      0s] 		[15:13:36.074649] Configured Lic search path (21.01-s002): 5280@192.168.0.18

[12/13 15:13:36      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/13 15:13:36      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/13 15:13:43      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[12/13 15:13:44      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[12/13 15:13:44      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[12/13 15:13:44      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/13 15:13:44      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/13 15:13:44      8s] @(#)CDS: CPE v21.15-s076
[12/13 15:13:44      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/13 15:13:44      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/13 15:13:44      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/13 15:13:44      8s] @(#)CDS: RCDB 11.15.0
[12/13 15:13:44      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/13 15:13:44      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/13 15:13:44      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_43717_N7_user_YAqGTC.

[12/13 15:13:44      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[12/13 15:13:45      9s] 
[12/13 15:13:45      9s] **INFO:  MMMC transition support version v31-84 
[12/13 15:13:45      9s] 
[12/13 15:13:45      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/13 15:13:45      9s] <CMD> suppressMessage ENCEXT-2799
[12/13 15:13:45      9s] <CMD> getVersion
[12/13 15:13:46      9s] [INFO] Loading PVS 22.20 fill procedures
[12/13 15:13:46      9s] <CMD> win
[12/13 15:14:47     15s] <CMD> set init_gnd_net VSS
[12/13 15:14:47     15s] <CMD> set init_lef_file {../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[12/13 15:14:47     15s] <CMD> set init_verilog fifo_nl.v
[12/13 15:14:47     15s] <CMD> set init_mmmc_file Default.view
[12/13 15:14:47     15s] <CMD> set init_pwr_net VDD
[12/13 15:14:47     15s] <CMD> init_design
[12/13 15:14:47     15s] #% Begin Load MMMC data ... (date=12/13 15:14:47, mem=1022.6M)
[12/13 15:14:47     15s] #% End Load MMMC data ... (date=12/13 15:14:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.6M, current mem=1023.6M)
[12/13 15:14:47     15s] 
[12/13 15:14:47     15s] Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[12/13 15:14:47     15s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[12/13 15:14:47     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[12/13 15:14:47     15s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[12/13 15:14:47     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[12/13 15:14:47     15s] Set DBUPerIGU to M2 pitch 580.
[12/13 15:14:48     15s] 
[12/13 15:14:48     15s] Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-119' for more detail.
[12/13 15:14:48     15s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[12/13 15:14:48     15s] To increase the message display limit, refer to the product command reference manual.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[12/13 15:14:48     15s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[12/13 15:14:48     15s] To increase the message display limit, refer to the product command reference manual.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[12/13 15:14:48     15s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[12/13 15:14:48     15s] To increase the message display limit, refer to the product command reference manual.
[12/13 15:14:48     15s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[12/13 15:14:48     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[12/13 15:14:48     15s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[12/13 15:14:48     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-58' for more detail.
[12/13 15:14:48     15s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/13 15:14:48     15s] To increase the message display limit, refer to the product command reference manual.
[12/13 15:14:48     15s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/13 15:14:48     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/13 15:14:48     15s] Type 'man IMPLF-61' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 15:14:48     15s] Type 'man IMPLF-200' for more detail.
[12/13 15:14:48     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/13 15:14:48     15s] Loading view definition file from Default.view
[12/13 15:14:48     15s] Reading slow_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[12/13 15:14:48     15s] Read 479 cells in library 'slow' 
[12/13 15:14:48     15s] Reading fast_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[12/13 15:14:48     15s] Read 479 cells in library 'fast' 
[12/13 15:14:48     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1101.8M, current mem=1045.1M)
[12/13 15:14:48     15s] *** End library_loading (cpu=0.01min, real=0.00min, mem=31.0M, fe_cpu=0.26min, fe_real=1.20min, fe_mem=1060.9M) ***
[12/13 15:14:48     15s] #% Begin Load netlist data ... (date=12/13 15:14:48, mem=1045.1M)
[12/13 15:14:48     15s] *** Begin netlist parsing (mem=1060.9M) ***
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[12/13 15:14:48     15s] Type 'man IMPVL-159' for more detail.
[12/13 15:14:48     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/13 15:14:48     15s] To increase the message display limit, refer to the product command reference manual.
[12/13 15:14:48     15s] Created 479 new cells from 2 timing libraries.
[12/13 15:14:48     15s] Reading netlist ...
[12/13 15:14:48     15s] Backslashed names will retain backslash and a trailing blank character.
[12/13 15:14:48     15s] Reading verilog netlist 'fifo_nl.v'
[12/13 15:14:48     15s] 
[12/13 15:14:48     15s] *** Memory Usage v#1 (Current mem = 1060.891M, initial mem = 483.863M) ***
[12/13 15:14:48     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1060.9M) ***
[12/13 15:14:48     15s] #% End Load netlist data ... (date=12/13 15:14:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.8M, current mem=1059.8M)
[12/13 15:14:48     15s] Top level cell is fifo.
[12/13 15:14:48     15s] Hooked 958 DB cells to tlib cells.
[12/13 15:14:48     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.3M, current mem=1070.3M)
[12/13 15:14:48     15s] Starting recursive module instantiation check.
[12/13 15:14:48     15s] No recursion found.
[12/13 15:14:48     15s] Building hierarchical netlist for Cell fifo ...
[12/13 15:14:48     15s] *** Netlist is unique.
[12/13 15:14:48     15s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[12/13 15:14:48     15s] ** info: there are 967 modules.
[12/13 15:14:48     15s] ** info: there are 328 stdCell insts.
[12/13 15:14:48     15s] 
[12/13 15:14:48     15s] *** Memory Usage v#1 (Current mem = 1117.305M, initial mem = 483.863M) ***
[12/13 15:14:48     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 15:14:48     15s] Type 'man IMPFP-3961' for more detail.
[12/13 15:14:48     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 15:14:48     15s] Type 'man IMPFP-3961' for more detail.
[12/13 15:14:48     15s] Horizontal Layer M1 offset = 290 (derived)
[12/13 15:14:48     15s] Vertical Layer M2 offset = 290 (derived)
[12/13 15:14:48     15s] Start create_tracks
[12/13 15:14:48     15s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[12/13 15:14:48     15s] Extraction setup Started 
[12/13 15:14:48     15s] 
[12/13 15:14:48     15s] Trim Metal Layers:
[12/13 15:14:48     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/13 15:14:48     15s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/13 15:14:48     15s] Type 'man IMPEXT-6202' for more detail.
[12/13 15:14:48     15s] Reading Capacitance Table File ../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[12/13 15:14:48     15s] Cap table was created using Encounter 05.20-s112_1.
[12/13 15:14:48     15s] Process name: gpdk090_9l.
[12/13 15:14:48     15s] Importing multi-corner RC tables ... 
[12/13 15:14:48     15s] Summary of Active RC-Corners : 
[12/13 15:14:48     15s]  
[12/13 15:14:48     15s]  Analysis View: setup
[12/13 15:14:48     15s]     RC-Corner Name        : rc_corner
[12/13 15:14:48     15s]     RC-Corner Index       : 0
[12/13 15:14:48     15s]     RC-Corner Temperature : 25 Celsius
[12/13 15:14:48     15s]     RC-Corner Cap Table   : '../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[12/13 15:14:48     15s]     RC-Corner PreRoute Res Factor         : 1
[12/13 15:14:48     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/13 15:14:48     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/13 15:14:48     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/13 15:14:48     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/13 15:14:48     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/13 15:14:48     15s]     RC-Corner Technology file: '../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[12/13 15:14:48     15s]  
[12/13 15:14:48     15s]  Analysis View: hold
[12/13 15:14:48     15s]     RC-Corner Name        : rc_corner
[12/13 15:14:48     15s]     RC-Corner Index       : 0
[12/13 15:14:48     15s]     RC-Corner Temperature : 25 Celsius
[12/13 15:14:48     15s]     RC-Corner Cap Table   : '../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[12/13 15:14:48     15s]     RC-Corner PreRoute Res Factor         : 1
[12/13 15:14:48     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/13 15:14:48     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/13 15:14:48     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/13 15:14:48     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/13 15:14:48     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/13 15:14:48     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/13 15:14:48     15s]     RC-Corner Technology file: '../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[12/13 15:14:48     15s] 
[12/13 15:14:48     15s] Trim Metal Layers:
[12/13 15:14:48     15s] LayerId::1 widthSet size::4
[12/13 15:14:48     15s] LayerId::2 widthSet size::4
[12/13 15:14:48     15s] LayerId::3 widthSet size::4
[12/13 15:14:48     15s] LayerId::4 widthSet size::4
[12/13 15:14:48     15s] LayerId::5 widthSet size::4
[12/13 15:14:48     15s] LayerId::6 widthSet size::4
[12/13 15:14:48     15s] LayerId::7 widthSet size::4
[12/13 15:14:48     15s] LayerId::8 widthSet size::4
[12/13 15:14:48     15s] LayerId::9 widthSet size::3
[12/13 15:14:48     15s] Updating RC grid for preRoute extraction ...
[12/13 15:14:48     15s] eee: pegSigSF::1.070000
[12/13 15:14:48     15s] Initializing multi-corner capacitance tables ... 
[12/13 15:14:48     15s] Initializing multi-corner resistance tables ...
[12/13 15:14:48     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 15:14:48     15s] {RT rc_corner 0 9 9 {8 0} 1}
[12/13 15:14:48     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[12/13 15:14:48     15s] *Info: initialize multi-corner CTS.
[12/13 15:14:48     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1337.8M, current mem=1102.8M)
[12/13 15:14:48     16s] Reading timing constraints file 'fifo.sdc' ...
[12/13 15:14:48     16s] Current (total cpu=0:00:16.0, real=0:01:12, peak res=1359.2M, current mem=1359.2M)
[12/13 15:14:48     16s] INFO (CTE): Constraints read successfully.
[12/13 15:14:48     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.5M, current mem=1400.5M)
[12/13 15:14:48     16s] Current (total cpu=0:00:16.1, real=0:01:12, peak res=1400.5M, current mem=1400.5M)
[12/13 15:14:48     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/13 15:14:48     16s] Summary for sequential cells identification: 
[12/13 15:14:48     16s]   Identified SBFF number: 112
[12/13 15:14:48     16s]   Identified MBFF number: 0
[12/13 15:14:48     16s]   Identified SB Latch number: 0
[12/13 15:14:48     16s]   Identified MB Latch number: 0
[12/13 15:14:48     16s]   Not identified SBFF number: 8
[12/13 15:14:48     16s]   Not identified MBFF number: 0
[12/13 15:14:48     16s]   Not identified SB Latch number: 0
[12/13 15:14:48     16s]   Not identified MB Latch number: 0
[12/13 15:14:48     16s]   Number of sequential cells which are not FFs: 32
[12/13 15:14:48     16s] Total number of combinational cells: 317
[12/13 15:14:48     16s] Total number of sequential cells: 152
[12/13 15:14:48     16s] Total number of tristate cells: 10
[12/13 15:14:48     16s] Total number of level shifter cells: 0
[12/13 15:14:48     16s] Total number of power gating cells: 0
[12/13 15:14:48     16s] Total number of isolation cells: 0
[12/13 15:14:48     16s] Total number of power switch cells: 0
[12/13 15:14:48     16s] Total number of pulse generator cells: 0
[12/13 15:14:48     16s] Total number of always on buffers: 0
[12/13 15:14:48     16s] Total number of retention cells: 0
[12/13 15:14:48     16s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[12/13 15:14:48     16s] Total number of usable buffers: 16
[12/13 15:14:48     16s] List of unusable buffers:
[12/13 15:14:48     16s] Total number of unusable buffers: 0
[12/13 15:14:48     16s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[12/13 15:14:48     16s] Total number of usable inverters: 19
[12/13 15:14:48     16s] List of unusable inverters:
[12/13 15:14:48     16s] Total number of unusable inverters: 0
[12/13 15:14:48     16s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[12/13 15:14:48     16s] Total number of identified usable delay cells: 8
[12/13 15:14:48     16s] List of identified unusable delay cells:
[12/13 15:14:48     16s] Total number of identified unusable delay cells: 0
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Deleting Cell Server Begin ...
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Deleting Cell Server End ...
[12/13 15:14:48     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 15:14:48     16s] Summary for sequential cells identification: 
[12/13 15:14:48     16s]   Identified SBFF number: 112
[12/13 15:14:48     16s]   Identified MBFF number: 0
[12/13 15:14:48     16s]   Identified SB Latch number: 0
[12/13 15:14:48     16s]   Identified MB Latch number: 0
[12/13 15:14:48     16s]   Not identified SBFF number: 8
[12/13 15:14:48     16s]   Not identified MBFF number: 0
[12/13 15:14:48     16s]   Not identified SB Latch number: 0
[12/13 15:14:48     16s]   Not identified MB Latch number: 0
[12/13 15:14:48     16s]   Number of sequential cells which are not FFs: 32
[12/13 15:14:48     16s]  Visiting view : setup
[12/13 15:14:48     16s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[12/13 15:14:48     16s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[12/13 15:14:48     16s]  Visiting view : hold
[12/13 15:14:48     16s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[12/13 15:14:48     16s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[12/13 15:14:48     16s] TLC MultiMap info (StdDelay):
[12/13 15:14:48     16s]   : fast + fast_timing + 1 + no RcCorner := 11ps
[12/13 15:14:48     16s]   : fast + fast_timing + 1 + rc_corner := 12.1ps
[12/13 15:14:48     16s]   : slow + slow_timing + 1 + no RcCorner := 33ps
[12/13 15:14:48     16s]   : slow + slow_timing + 1 + rc_corner := 36ps
[12/13 15:14:48     16s]  Setting StdDelay to: 36ps
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Deleting Cell Server Begin ...
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] TimeStamp Deleting Cell Server End ...
[12/13 15:14:48     16s] 
[12/13 15:14:48     16s] *** Summary of all messages that are not suppressed in this session:
[12/13 15:14:48     16s] Severity  ID               Count  Summary                                  
[12/13 15:14:48     16s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[12/13 15:14:48     16s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[12/13 15:14:48     16s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/13 15:14:48     16s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/13 15:14:48     16s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[12/13 15:14:48     16s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[12/13 15:14:48     16s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[12/13 15:14:48     16s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/13 15:14:48     16s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/13 15:14:48     16s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[12/13 15:14:48     16s] *** Message Summary: 1522 warning(s), 103 error(s)
[12/13 15:14:48     16s] 
[12/13 15:14:57     16s] <CMD> getIoFlowFlag
[12/13 15:15:08     17s] <CMD> setIoFlowFlag 0
[12/13 15:15:08     17s] <CMD> floorPlan -site gsclib090site -r 1 0.700004 9 9 9 9
[12/13 15:15:08     17s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 15:15:08     17s] Type 'man IMPFP-3961' for more detail.
[12/13 15:15:08     17s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 15:15:08     17s] Type 'man IMPFP-3961' for more detail.
[12/13 15:15:08     17s] Horizontal Layer M1 offset = 290 (derived)
[12/13 15:15:08     17s] Vertical Layer M2 offset = 290 (derived)
[12/13 15:15:08     17s] Start create_tracks
[12/13 15:15:08     17s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[12/13 15:15:08     17s] <CMD> uiSetTool select
[12/13 15:15:08     17s] <CMD> getIoFlowFlag
[12/13 15:15:08     17s] <CMD> fit
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingLayers {}
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingLayers {}
[12/13 15:15:13     18s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeRingLayers {}
[12/13 15:15:13     18s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 15:15:13     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 15:15:30     19s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/13 15:15:30     19s] The ring targets are set to core/block ring wires.
[12/13 15:15:30     19s] addRing command will consider rows while creating rings.
[12/13 15:15:30     19s] addRing command will disallow rings to go over rows.
[12/13 15:15:30     19s] addRing command will ignore shorts while creating rings.
[12/13 15:15:30     19s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/13 15:15:30     19s] 
[12/13 15:15:30     19s] 
[12/13 15:15:30     19s] viaInitial starts at Sat Dec 13 15:15:30 2025
viaInitial ends at Sat Dec 13 15:15:30 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1712.0M)
[12/13 15:15:30     19s] Ring generation is complete.
[12/13 15:15:30     19s] vias are now being generated.
[12/13 15:15:30     19s] addRing created 8 wires.
[12/13 15:15:30     19s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/13 15:15:30     19s] +--------+----------------+----------------+
[12/13 15:15:30     19s] |  Layer |     Created    |     Deleted    |
[12/13 15:15:30     19s] +--------+----------------+----------------+
[12/13 15:15:30     19s] | Metal8 |        4       |       NA       |
[12/13 15:15:30     19s] |  Via8  |        8       |        0       |
[12/13 15:15:30     19s] | Metal9 |        4       |       NA       |
[12/13 15:15:30     19s] +--------+----------------+----------------+
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingLayers {}
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingLayers {}
[12/13 15:15:33     19s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeRingLayers {}
[12/13 15:15:33     19s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 15:15:33     19s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 15:16:04     22s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/13 15:16:04     22s] addStripe will allow jog to connect padcore ring and block ring.
[12/13 15:16:04     22s] 
[12/13 15:16:04     22s] Stripes will stop at the boundary of the specified area.
[12/13 15:16:04     22s] When breaking rings, the power planner will consider the existence of blocks.
[12/13 15:16:04     22s] Stripes will not extend to closest target.
[12/13 15:16:04     22s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/13 15:16:04     22s] Stripes will not be created over regions without power planning wires.
[12/13 15:16:04     22s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/13 15:16:04     22s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/13 15:16:04     22s] Offset for stripe breaking is set to 0.
[12/13 15:16:04     22s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/13 15:16:04     22s] 
[12/13 15:16:04     22s] Initialize fgc environment(mem: 1717.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:04     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:04     22s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:04     22s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:04     22s] Starting stripe generation ...
[12/13 15:16:04     22s] Non-Default Mode Option Settings :
[12/13 15:16:04     22s]   NONE
[12/13 15:16:04     22s] Stripe generation is complete.
[12/13 15:16:04     22s] vias are now being generated.
[12/13 15:16:04     22s] addStripe created 6 wires.
[12/13 15:16:04     22s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[12/13 15:16:04     22s] +--------+----------------+----------------+
[12/13 15:16:04     22s] |  Layer |     Created    |     Deleted    |
[12/13 15:16:04     22s] +--------+----------------+----------------+
[12/13 15:16:04     22s] |  Via8  |       12       |        0       |
[12/13 15:16:04     22s] | Metal9 |        6       |       NA       |
[12/13 15:16:04     22s] +--------+----------------+----------------+
[12/13 15:16:13     23s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/13 15:16:13     23s] addStripe will allow jog to connect padcore ring and block ring.
[12/13 15:16:13     23s] 
[12/13 15:16:13     23s] Stripes will stop at the boundary of the specified area.
[12/13 15:16:13     23s] When breaking rings, the power planner will consider the existence of blocks.
[12/13 15:16:13     23s] Stripes will not extend to closest target.
[12/13 15:16:13     23s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/13 15:16:13     23s] Stripes will not be created over regions without power planning wires.
[12/13 15:16:13     23s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/13 15:16:13     23s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/13 15:16:13     23s] Offset for stripe breaking is set to 0.
[12/13 15:16:13     23s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/13 15:16:13     23s] 
[12/13 15:16:13     23s] Initialize fgc environment(mem: 1717.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:13     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:13     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:13     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1717.4M)
[12/13 15:16:13     23s] Starting stripe generation ...
[12/13 15:16:13     23s] Non-Default Mode Option Settings :
[12/13 15:16:13     23s]   NONE
[12/13 15:16:13     23s] Stripe generation is complete.
[12/13 15:16:13     23s] vias are now being generated.
[12/13 15:16:13     23s] addStripe created 21 wires.
[12/13 15:16:13     23s] ViaGen created 18 vias, deleted 0 via to avoid violation.
[12/13 15:16:13     23s] +--------+----------------+----------------+
[12/13 15:16:13     23s] |  Layer |     Created    |     Deleted    |
[12/13 15:16:13     23s] +--------+----------------+----------------+
[12/13 15:16:13     23s] | Metal8 |        6       |       NA       |
[12/13 15:16:13     23s] |  Via8  |       18       |        0       |
[12/13 15:16:13     23s] | Metal9 |       15       |       NA       |
[12/13 15:16:13     23s] +--------+----------------+----------------+
[12/13 15:17:44     29s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/13 15:17:44     29s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[12/13 15:17:44     29s] *** Begin SPECIAL ROUTE on Sat Dec 13 15:17:44 2025 ***
[12/13 15:17:44     29s] SPECIAL ROUTE ran on directory: /home/user/shivansh's_fifo
[12/13 15:17:44     29s] SPECIAL ROUTE ran on machine: N7 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s] Begin option processing ...
[12/13 15:17:44     29s] srouteConnectPowerBump set to false
[12/13 15:17:44     29s] routeSelectNet set to "VDD VSS"
[12/13 15:17:44     29s] routeSpecial set to true
[12/13 15:17:44     29s] srouteBlockPin set to "useLef"
[12/13 15:17:44     29s] srouteBottomLayerLimit set to 1
[12/13 15:17:44     29s] srouteBottomTargetLayerLimit set to 1
[12/13 15:17:44     29s] srouteConnectConverterPin set to false
[12/13 15:17:44     29s] srouteCrossoverViaBottomLayer set to 1
[12/13 15:17:44     29s] srouteCrossoverViaTopLayer set to 9
[12/13 15:17:44     29s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/13 15:17:44     29s] srouteFollowCorePinEnd set to 3
[12/13 15:17:44     29s] srouteJogControl set to "preferWithChanges differentLayer"
[12/13 15:17:44     29s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/13 15:17:44     29s] sroutePadPinAllPorts set to true
[12/13 15:17:44     29s] sroutePreserveExistingRoutes set to true
[12/13 15:17:44     29s] srouteRoutePowerBarPortOnBothDir set to true
[12/13 15:17:44     29s] srouteStopBlockPin set to "nearestTarget"
[12/13 15:17:44     29s] srouteTopLayerLimit set to 9
[12/13 15:17:44     29s] srouteTopTargetLayerLimit set to 9
[12/13 15:17:44     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3214.00 megs.
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s] Reading DB technology information...
[12/13 15:17:44     29s] Finished reading DB technology information.
[12/13 15:17:44     29s] Reading floorplan and netlist information...
[12/13 15:17:44     29s] Finished reading floorplan and netlist information.
[12/13 15:17:44     29s] Read in 19 layers, 9 routing layers, 1 overlap layer
[12/13 15:17:44     29s] Read in 2 nondefault rules, 0 used
[12/13 15:17:44     29s] Read in 487 macros, 31 used
[12/13 15:17:44     29s] Read in 30 components
[12/13 15:17:44     29s]   30 core components: 30 unplaced, 0 placed, 0 fixed
[12/13 15:17:44     29s] Read in 22 logical pins
[12/13 15:17:44     29s] Read in 22 nets
[12/13 15:17:44     29s] Read in 2 special nets, 2 routed
[12/13 15:17:44     29s] 2 nets selected.
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s] Begin power routing ...
[12/13 15:17:44     29s] #create default rule from bind_ndr_rule rule=0x7fef6c463710 0x7fef3ff8cff0
[12/13 15:17:44     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/13 15:17:44     29s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[12/13 15:17:44     29s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/13 15:17:44     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/13 15:17:44     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/13 15:17:44     29s] Type 'man IMPSR-1256' for more detail.
[12/13 15:17:44     29s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/13 15:17:44     29s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[12/13 15:17:44     29s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/13 15:17:44     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/13 15:17:44     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/13 15:17:44     29s] Type 'man IMPSR-1256' for more detail.
[12/13 15:17:44     29s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] CPU time for VDD FollowPin 0 seconds
[12/13 15:17:44     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 15:17:44     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 15:17:44     29s] CPU time for VSS FollowPin 0 seconds
[12/13 15:17:44     29s]   Number of IO ports routed: 0
[12/13 15:17:44     29s]   Number of Block ports routed: 0
[12/13 15:17:44     29s]   Number of Stripe ports routed: 18
[12/13 15:17:44     29s]   Number of Core ports routed: 58
[12/13 15:17:44     29s]   Number of Pad ports routed: 0
[12/13 15:17:44     29s]   Number of Power Bump ports routed: 0
[12/13 15:17:44     29s]   Number of Followpin connections: 29
[12/13 15:17:44     29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3247.00 megs.
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s]  Begin updating DB with routing results ...
[12/13 15:17:44     29s]  Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
[12/13 15:17:44     29s] Pin and blockage extraction finished
[12/13 15:17:44     29s] 
[12/13 15:17:44     29s] 
sroute post-processing starts at Sat Dec 13 15:17:44 2025
The viaGen is rebuilding shadow vias for net VDD.
[12/13 15:17:44     29s] sroute post-processing ends at Sat Dec 13 15:17:44 2025
sroute created 105 wires.
[12/13 15:17:44     29s] ViaGen created 430 vias, deleted 0 via to avoid violation.
[12/13 15:17:44     29s] +--------+----------------+----------------+
[12/13 15:17:44     29s] |  Layer |     Created    |     Deleted    |
[12/13 15:17:44     29s] +--------+----------------+----------------+
[12/13 15:17:44     29s] | Metal1 |       87       |       NA       |
[12/13 15:17:44     29s] |  Via1  |       58       |        0       |
[12/13 15:17:44     29s] |  Via2  |       58       |        0       |
[12/13 15:17:44     29s] |  Via3  |       58       |        0       |
[12/13 15:17:44     29s] |  Via4  |       58       |        0       |
[12/13 15:17:44     29s] |  Via5  |       58       |        0       |
[12/13 15:17:44     29s] |  Via6  |       58       |        0       |
[12/13 15:17:44     29s] |  Via7  |       58       |        0       |
[12/13 15:17:44     29s] | Metal8 |       16       |       NA       |
[12/13 15:17:44     29s] |  Via8  |       24       |        0       |
[12/13 15:17:44     29s] | Metal9 |        2       |       NA       |
[12/13 15:17:44     29s] +--------+----------------+----------------+
[12/13 15:18:43     34s] <CMD> addEndCap -preCap FILL2 -postCap FILL1 -prefix ENDCAP
[12/13 15:18:43     34s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[12/13 15:18:43     34s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/13 15:18:43     34s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/13 15:18:43     34s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[12/13 15:18:43     34s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/13 15:18:43     34s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/13 15:18:43     34s] # Resetting pin-track-align track data.
[12/13 15:18:43     34s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1743.5M, EPOCH TIME: 1765619323.422864
[12/13 15:18:43     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1743.5M, EPOCH TIME: 1765619323.422915
[12/13 15:18:43     34s] Processing tracks to init pin-track alignment.
[12/13 15:18:43     34s] z: 2, totalTracks: 1
[12/13 15:18:43     34s] z: 4, totalTracks: 1
[12/13 15:18:43     34s] z: 6, totalTracks: 1
[12/13 15:18:43     34s] z: 8, totalTracks: 1
[12/13 15:18:43     34s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 15:18:43     34s] All LLGs are deleted
[12/13 15:18:43     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1743.5M, EPOCH TIME: 1765619323.459881
[12/13 15:18:43     34s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.460054
[12/13 15:18:43     34s] # Building fifo llgBox search-tree.
[12/13 15:18:43     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1743.5M, EPOCH TIME: 1765619323.460093
[12/13 15:18:43     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1743.5M, EPOCH TIME: 1765619323.460243
[12/13 15:18:43     34s] Max number of tech site patterns supported in site array is 256.
[12/13 15:18:43     34s] Core basic site is gsclib090site
[12/13 15:18:43     34s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1743.5M, EPOCH TIME: 1765619323.465423
[12/13 15:18:43     34s] After signature check, allow fast init is false, keep pre-filter is false.
[12/13 15:18:43     34s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/13 15:18:43     34s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.465509
[12/13 15:18:43     34s] Use non-trimmed site array because memory saving is not enough.
[12/13 15:18:43     34s] SiteArray: non-trimmed site array dimensions = 28 x 260
[12/13 15:18:43     34s] SiteArray: use 73,728 bytes
[12/13 15:18:43     34s] SiteArray: current memory after site array memory allocation 1743.5M
[12/13 15:18:43     34s] SiteArray: FP blocked sites are writable
[12/13 15:18:43     34s] Estimated cell power/ground rail width = 0.408 um
[12/13 15:18:43     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 15:18:43     34s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1743.5M, EPOCH TIME: 1765619323.465933
[12/13 15:18:43     34s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.466005
[12/13 15:18:43     34s] SiteArray: number of non floorplan blocked sites for llg default is 7280
[12/13 15:18:43     34s] Atter site array init, number of instance map data is 0.
[12/13 15:18:43     34s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1743.5M, EPOCH TIME: 1765619323.466530
[12/13 15:18:43     34s] 
[12/13 15:18:43     34s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:18:43     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:1743.5M, EPOCH TIME: 1765619323.466631
[12/13 15:18:43     34s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1743.5M, EPOCH TIME: 1765619323.466644
[12/13 15:18:43     34s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.466657
[12/13 15:18:43     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1743.5MB).
[12/13 15:18:43     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.044, REAL:0.044, MEM:1743.5M, EPOCH TIME: 1765619323.466699
[12/13 15:18:43     34s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.044, REAL:0.044, MEM:1743.5M, EPOCH TIME: 1765619323.466711
[12/13 15:18:43     34s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1743.5M, EPOCH TIME: 1765619323.466738
[12/13 15:18:43     34s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.466761
[12/13 15:18:43     34s] Minimum row-size in sites for endcap insertion = 4.
[12/13 15:18:43     34s] Minimum number of sites for row blockage       = 1.
[12/13 15:18:43     34s] Inserted 28 pre-endcap <FILL2> cells (prefix ENDCAP).
[12/13 15:18:43     34s] Inserted 28 post-endcap <FILL1> cells (prefix ENDCAP).
[12/13 15:18:43     34s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1743.5M, EPOCH TIME: 1765619323.467255
[12/13 15:18:43     34s] For 56 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.467303
[12/13 15:18:43     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1743.5M, EPOCH TIME: 1765619323.467316
[12/13 15:18:43     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[12/13 15:18:43     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] All LLGs are deleted
[12/13 15:18:43     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:18:43     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1743.5M, EPOCH TIME: 1765619323.467711
[12/13 15:18:43     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1743.5M, EPOCH TIME: 1765619323.467847
[12/13 15:18:43     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1731.5M, EPOCH TIME: 1765619323.468678
[12/13 15:19:07     36s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[12/13 15:19:07     36s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1742.5M, EPOCH TIME: 1765619347.199612
[12/13 15:19:07     36s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1742.5M, EPOCH TIME: 1765619347.199659
[12/13 15:19:07     36s] Processing tracks to init pin-track alignment.
[12/13 15:19:07     36s] z: 2, totalTracks: 1
[12/13 15:19:07     36s] z: 4, totalTracks: 1
[12/13 15:19:07     36s] z: 6, totalTracks: 1
[12/13 15:19:07     36s] z: 8, totalTracks: 1
[12/13 15:19:07     36s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 15:19:07     36s] All LLGs are deleted
[12/13 15:19:07     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1742.5M, EPOCH TIME: 1765619347.201328
[12/13 15:19:07     36s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1742.5M, EPOCH TIME: 1765619347.201484
[12/13 15:19:07     36s] # Building fifo llgBox search-tree.
[12/13 15:19:07     36s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1742.5M, EPOCH TIME: 1765619347.201514
[12/13 15:19:07     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1742.5M, EPOCH TIME: 1765619347.201612
[12/13 15:19:07     36s] Max number of tech site patterns supported in site array is 256.
[12/13 15:19:07     36s] Core basic site is gsclib090site
[12/13 15:19:07     36s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1742.5M, EPOCH TIME: 1765619347.206659
[12/13 15:19:07     36s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:19:07     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/13 15:19:07     36s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1742.5M, EPOCH TIME: 1765619347.206738
[12/13 15:19:07     36s] SiteArray: non-trimmed site array dimensions = 28 x 260
[12/13 15:19:07     36s] SiteArray: use 73,728 bytes
[12/13 15:19:07     36s] SiteArray: current memory after site array memory allocation 1742.6M
[12/13 15:19:07     36s] SiteArray: FP blocked sites are writable
[12/13 15:19:07     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 15:19:07     36s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1742.6M, EPOCH TIME: 1765619347.207016
[12/13 15:19:07     36s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1742.6M, EPOCH TIME: 1765619347.207087
[12/13 15:19:07     36s] SiteArray: number of non floorplan blocked sites for llg default is 7280
[12/13 15:19:07     36s] Atter site array init, number of instance map data is 0.
[12/13 15:19:07     36s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1742.6M, EPOCH TIME: 1765619347.207560
[12/13 15:19:07     36s] 
[12/13 15:19:07     36s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:19:07     36s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1742.6M, EPOCH TIME: 1765619347.207744
[12/13 15:19:07     36s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1742.6M, EPOCH TIME: 1765619347.207758
[12/13 15:19:07     36s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1742.6M, EPOCH TIME: 1765619347.207774
[12/13 15:19:07     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1742.6MB).
[12/13 15:19:07     36s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1742.6M, EPOCH TIME: 1765619347.207808
[12/13 15:19:07     36s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.008, REAL:0.008, MEM:1742.6M, EPOCH TIME: 1765619347.207818
[12/13 15:19:07     36s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[12/13 15:19:07     36s] Type 'man IMPSP-5134' for more detail.
[12/13 15:19:07     36s] For 84 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1742.6M, EPOCH TIME: 1765619347.208384
[12/13 15:19:07     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:19:07     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] All LLGs are deleted
[12/13 15:19:07     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:07     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1742.6M, EPOCH TIME: 1765619347.208772
[12/13 15:19:07     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1742.5M, EPOCH TIME: 1765619347.208901
[12/13 15:19:07     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1732.5M, EPOCH TIME: 1765619347.209525
[12/13 15:19:07     36s] Inserted 84 well-taps <FILL2> cells (prefix WELLTAP).
[12/13 15:19:13     36s] <CMD> setPlaceMode -fp false
[12/13 15:19:13     36s] <CMD> place_design
[12/13 15:19:13     36s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:36.7/0:05:36.4 (0.1), mem = 1743.2M
[12/13 15:19:13     36s] [check_scan_connected]: number of scan connected with missing definition = 93, number of scan = 137, number of sequential = 146, percentage of missing scan cell = 63.70% (93 / 146)
[12/13 15:19:13     36s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 63.70% flops. Placement and timing QoR can be severely impacted in this case!
[12/13 15:19:13     36s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[12/13 15:19:13     36s] *** placeDesign #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:36.7/0:05:36.4 (0.1), mem = 1743.2M
[12/13 15:19:13     36s] 
[12/13 15:19:13     36s] =============================================================================================
[12/13 15:19:13     36s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[12/13 15:19:13     36s] =============================================================================================
[12/13 15:19:13     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 15:19:13     36s] ---------------------------------------------------------------------------------------------
[12/13 15:19:13     36s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:19:13     36s] ---------------------------------------------------------------------------------------------
[12/13 15:19:13     36s]  placeDesign #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:19:13     36s] ---------------------------------------------------------------------------------------------
[12/13 15:19:13     36s] 
[12/13 15:19:23     37s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/13 15:19:23     37s] <CMD> setEndCapMode -reset
[12/13 15:19:23     37s] <CMD> setEndCapMode -boundary_tap false
[12/13 15:19:23     37s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/13 15:19:23     37s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[12/13 15:19:23     37s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/13 15:19:23     37s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[12/13 15:19:23     37s] <CMD> setPlaceMode -reset
[12/13 15:19:23     37s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/13 15:19:27     37s] <CMD> setPlaceMode -fp false
[12/13 15:19:27     37s] <CMD> place_design
[12/13 15:19:27     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 15:19:27     37s] *** placeDesign #2 [begin] : totSession cpu/real = 0:00:37.8/0:05:50.1 (0.1), mem = 1743.2M
[12/13 15:19:27     37s] [check_scan_connected]: number of scan connected with missing definition = 93, number of scan = 137, number of sequential = 146, percentage of missing scan cell = 63.70% (93 / 146)
[12/13 15:19:27     37s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 63.70% flops. Placement and timing QoR can be severely impacted in this case!
[12/13 15:19:27     37s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[12/13 15:19:27     37s] *** placeDesign #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:37.8/0:05:50.1 (0.1), mem = 1743.2M
[12/13 15:19:27     37s] 
[12/13 15:19:27     37s] =============================================================================================
[12/13 15:19:27     37s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[12/13 15:19:27     37s] =============================================================================================
[12/13 15:19:27     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 15:19:27     37s] ---------------------------------------------------------------------------------------------
[12/13 15:19:27     37s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:19:27     37s] ---------------------------------------------------------------------------------------------
[12/13 15:19:27     37s]  placeDesign #2 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:19:27     37s] ---------------------------------------------------------------------------------------------
[12/13 15:19:27     37s] 
[12/13 15:19:43     38s] <CMD> setPlaceMode -fp true
[12/13 15:19:43     38s] <CMD> place_design
[12/13 15:19:43     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 15:19:43     38s] *** placeDesign #3 [begin] : totSession cpu/real = 0:00:39.0/0:06:06.6 (0.1), mem = 1743.2M
[12/13 15:19:43     38s] [check_scan_connected]: number of scan connected with missing definition = 93, number of scan = 137, number of sequential = 146, percentage of missing scan cell = 63.70% (93 / 146)
[12/13 15:19:43     38s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 63.70% flops. Placement and timing QoR can be severely impacted in this case!
[12/13 15:19:43     38s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[12/13 15:19:43     39s] #Start colorize_geometry on Sat Dec 13 15:19:43 2025
[12/13 15:19:43     39s] #
[12/13 15:19:43     39s] ### Time Record (colorize_geometry) is installed.
[12/13 15:19:43     39s] ### Time Record (Pre Callback) is installed.
[12/13 15:19:43     39s] ### Time Record (Pre Callback) is uninstalled.
[12/13 15:19:43     39s] ### Time Record (DB Import) is installed.
[12/13 15:19:43     39s] ### info: trigger incremental cell import ( 487 new cells ).
[12/13 15:19:43     39s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[12/13 15:19:43     39s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=261036397 placement=689610872 pin_access=1 inst_pattern=1
[12/13 15:19:43     39s] ### Time Record (DB Import) is uninstalled.
[12/13 15:19:43     39s] ### Time Record (DB Export) is installed.
[12/13 15:19:43     39s] Extracting standard cell pins and blockage ...... 
[12/13 15:19:43     39s] Pin and blockage extraction finished
[12/13 15:19:43     39s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=261036397 placement=689610872 pin_access=1 inst_pattern=1
[12/13 15:19:43     39s] ### Time Record (DB Export) is uninstalled.
[12/13 15:19:43     39s] ### Time Record (Post Callback) is installed.
[12/13 15:19:43     39s] ### Time Record (Post Callback) is uninstalled.
[12/13 15:19:43     39s] #
[12/13 15:19:43     39s] #colorize_geometry statistics:
[12/13 15:19:43     39s] #Cpu time = 00:00:00
[12/13 15:19:43     39s] #Elapsed time = 00:00:00
[12/13 15:19:43     39s] #Increased memory = 14.00 (MB)
[12/13 15:19:43     39s] #Total memory = 1634.85 (MB)
[12/13 15:19:43     39s] #Peak memory = 1635.65 (MB)
[12/13 15:19:43     39s] #Number of warnings = 0
[12/13 15:19:43     39s] #Total number of warnings = 0
[12/13 15:19:43     39s] #Number of fails = 0
[12/13 15:19:43     39s] #Total number of fails = 0
[12/13 15:19:43     39s] #Complete colorize_geometry on Sat Dec 13 15:19:43 2025
[12/13 15:19:43     39s] #
[12/13 15:19:43     39s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/13 15:19:43     39s] ### Time Record (colorize_geometry) is uninstalled.
[12/13 15:19:43     39s] ### 
[12/13 15:19:43     39s] ###   Scalability Statistics
[12/13 15:19:43     39s] ### 
[12/13 15:19:43     39s] ### ------------------------+----------------+----------------+----------------+
[12/13 15:19:43     39s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/13 15:19:43     39s] ### ------------------------+----------------+----------------+----------------+
[12/13 15:19:43     39s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/13 15:19:43     39s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/13 15:19:43     39s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/13 15:19:43     39s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/13 15:19:43     39s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/13 15:19:43     39s] ### ------------------------+----------------+----------------+----------------+
[12/13 15:19:43     39s] ### 
[12/13 15:19:43     39s] *** Starting placeDesign default flow ***
[12/13 15:19:43     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.2 mem=1762.2M
[12/13 15:19:43     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.2 mem=1762.2M
[12/13 15:19:43     39s] *** Start deleteBufferTree ***
[12/13 15:19:43     39s] Info: Detect buffers to remove automatically.
[12/13 15:19:43     39s] Analyzing netlist ...
[12/13 15:19:43     39s] Updating netlist
[12/13 15:19:43     39s] 
[12/13 15:19:43     39s] *summary: 1 instances (buffers/inverters) removed
[12/13 15:19:43     39s] *** Finish deleteBufferTree (0:00:00.1) ***
[12/13 15:19:43     39s] Enhanced MH flow has been turned off for floorplan mode.
[12/13 15:19:43     39s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1831.1M, EPOCH TIME: 1765619383.827291
[12/13 15:19:43     39s] Deleted 0 physical inst  (cell - / prefix -).
[12/13 15:19:43     39s] Did not delete 140 physical insts as they were marked preplaced.
[12/13 15:19:43     39s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1831.1M, EPOCH TIME: 1765619383.827373
[12/13 15:19:43     39s] INFO: #ExclusiveGroups=0
[12/13 15:19:43     39s] INFO: There are no Exclusive Groups.
[12/13 15:19:43     39s] *** Starting "NanoPlace(TM) placement v#6 (mem=1831.1M)" ...
[12/13 15:19:43     39s] No user-set net weight.
[12/13 15:19:43     39s] Net fanout histogram:
[12/13 15:19:43     39s] 2		: 115 (33.8%) nets
[12/13 15:19:43     39s] 3		: 145 (42.6%) nets
[12/13 15:19:43     39s] 4     -	14	: 71 (20.9%) nets
[12/13 15:19:43     39s] 15    -	39	: 8 (2.4%) nets
[12/13 15:19:43     39s] 40    -	79	: 0 (0.0%) nets
[12/13 15:19:43     39s] 80    -	159	: 1 (0.3%) nets
[12/13 15:19:43     39s] 160   -	319	: 0 (0.0%) nets
[12/13 15:19:43     39s] 320   -	639	: 0 (0.0%) nets
[12/13 15:19:43     39s] 640   -	1279	: 0 (0.0%) nets
[12/13 15:19:43     39s] 1280  -	2559	: 0 (0.0%) nets
[12/13 15:19:43     39s] 2560  -	5119	: 0 (0.0%) nets
[12/13 15:19:43     39s] 5120+		: 0 (0.0%) nets
[12/13 15:19:43     39s] no activity file in design. spp won't run.
[12/13 15:19:43     39s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[12/13 15:19:43     39s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/13 15:19:43     39s] Define the scan chains before using this option.
[12/13 15:19:43     39s] Type 'man IMPSP-9042' for more detail.
[12/13 15:19:43     39s] Processing tracks to init pin-track alignment.
[12/13 15:19:43     39s] z: 2, totalTracks: 1
[12/13 15:19:43     39s] z: 4, totalTracks: 1
[12/13 15:19:43     39s] z: 6, totalTracks: 1
[12/13 15:19:43     39s] z: 8, totalTracks: 1
[12/13 15:19:43     39s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 15:19:43     39s] All LLGs are deleted
[12/13 15:19:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:43     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1831.1M, EPOCH TIME: 1765619383.830592
[12/13 15:19:43     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1831.1M, EPOCH TIME: 1765619383.830745
[12/13 15:19:43     39s] #std cell=467 (140 fixed + 327 movable) #buf cell=0 #inv cell=19 #block=0 (0 floating + 0 preplaced)
[12/13 15:19:43     39s] #ioInst=0 #net=340 #term=1339 #term/net=3.94, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=21
[12/13 15:19:43     39s] stdCell: 467 single + 0 double + 0 multi
[12/13 15:19:43     39s] Total standard cell length = 1.5486 (mm), area = 0.0040 (mm^2)
[12/13 15:19:43     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1831.1M, EPOCH TIME: 1765619383.830964
[12/13 15:19:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:43     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1831.1M, EPOCH TIME: 1765619383.831083
[12/13 15:19:43     39s] Max number of tech site patterns supported in site array is 256.
[12/13 15:19:43     39s] Core basic site is gsclib090site
[12/13 15:19:43     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1831.1M, EPOCH TIME: 1765619383.831132
[12/13 15:19:43     39s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 15:19:43     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/13 15:19:43     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1831.1M, EPOCH TIME: 1765619383.831206
[12/13 15:19:43     39s] SiteArray: non-trimmed site array dimensions = 28 x 260
[12/13 15:19:43     39s] SiteArray: use 73,728 bytes
[12/13 15:19:43     39s] SiteArray: current memory after site array memory allocation 1831.2M
[12/13 15:19:43     39s] SiteArray: FP blocked sites are writable
[12/13 15:19:43     39s] SiteArray: number of non floorplan blocked sites for llg default is 7280
[12/13 15:19:43     39s] Atter site array init, number of instance map data is 0.
[12/13 15:19:43     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1831.2M, EPOCH TIME: 1765619383.831869
[12/13 15:19:43     39s] 
[12/13 15:19:43     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:19:43     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:1831.2M, EPOCH TIME: 1765619383.832093
[12/13 15:19:43     39s] Average module density = 0.724.
[12/13 15:19:43     39s] Density for the design = 0.724.
[12/13 15:19:43     39s]        = stdcell_area 5088 sites (3851 um^2) / alloc_area 7028 sites (5319 um^2).
[12/13 15:19:43     39s] Pin Density = 0.1839.
[12/13 15:19:43     39s]             = total # of pins 1339 / total area 7280.
[12/13 15:19:43     39s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1831.2M, EPOCH TIME: 1765619383.832257
[12/13 15:19:43     39s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832312
[12/13 15:19:43     39s] OPERPROF: Starting pre-place ADS at level 1, MEM:1831.2M, EPOCH TIME: 1765619383.832334
[12/13 15:19:43     39s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1831.2M, EPOCH TIME: 1765619383.832431
[12/13 15:19:43     39s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1831.2M, EPOCH TIME: 1765619383.832440
[12/13 15:19:43     39s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832454
[12/13 15:19:43     39s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1831.2M, EPOCH TIME: 1765619383.832464
[12/13 15:19:43     39s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1831.2M, EPOCH TIME: 1765619383.832472
[12/13 15:19:43     39s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832514
[12/13 15:19:43     39s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1831.2M, EPOCH TIME: 1765619383.832523
[12/13 15:19:43     39s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832538
[12/13 15:19:43     39s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832549
[12/13 15:19:43     39s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832560
[12/13 15:19:43     39s] ADSU 0.724 -> 0.815. site 7028.000 -> 6243.200. GS 20.880
[12/13 15:19:43     39s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1831.2M, EPOCH TIME: 1765619383.832690
[12/13 15:19:43     39s] OPERPROF: Starting spMPad at level 1, MEM:1818.2M, EPOCH TIME: 1765619383.833013
[12/13 15:19:43     39s] OPERPROF:   Starting spContextMPad at level 2, MEM:1818.2M, EPOCH TIME: 1765619383.833036
[12/13 15:19:43     39s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1818.2M, EPOCH TIME: 1765619383.833046
[12/13 15:19:43     39s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1818.2M, EPOCH TIME: 1765619383.833055
[12/13 15:19:43     39s] Initial padding reaches pin density 0.389 for top
[12/13 15:19:43     39s] InitPadU 0.815 -> 0.950 for top
[12/13 15:19:43     39s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1818.2M, EPOCH TIME: 1765619383.833501
[12/13 15:19:43     39s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1818.2M, EPOCH TIME: 1765619383.833538
[12/13 15:19:43     39s] === lastAutoLevel = 6 
[12/13 15:19:43     39s] OPERPROF: Starting spInitNetWt at level 1, MEM:1818.2M, EPOCH TIME: 1765619383.833641
[12/13 15:19:43     39s] no activity file in design. spp won't run.
[12/13 15:19:43     39s] [spp] 0
[12/13 15:19:43     39s] [adp] 0:1:1:3
[12/13 15:19:43     39s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1818.2M, EPOCH TIME: 1765619383.833699
[12/13 15:19:43     39s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/13 15:19:43     39s] OPERPROF: Starting npMain at level 1, MEM:1818.2M, EPOCH TIME: 1765619383.833763
[12/13 15:19:44     39s] OPERPROF:   Starting npPlace at level 2, MEM:1818.2M, EPOCH TIME: 1765619384.834863
[12/13 15:19:44     39s] Iteration  1: Total net bbox = 2.297e-11 (7.30e-12 1.57e-11)
[12/13 15:19:44     39s]               Est.  stn bbox = 2.450e-11 (7.94e-12 1.66e-11)
[12/13 15:19:44     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1818.2M
[12/13 15:19:44     39s] Iteration  2: Total net bbox = 2.297e-11 (7.30e-12 1.57e-11)
[12/13 15:19:44     39s]               Est.  stn bbox = 2.450e-11 (7.94e-12 1.66e-11)
[12/13 15:19:44     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1818.2M
[12/13 15:19:44     39s] exp_mt_sequential is set from setPlaceMode option to 1
[12/13 15:19:44     39s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/13 15:19:44     39s] place_exp_mt_interval set to default 32
[12/13 15:19:44     39s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/13 15:19:44     39s] Iteration  3: Total net bbox = 4.186e+01 (1.78e+01 2.40e+01)
[12/13 15:19:44     39s]               Est.  stn bbox = 5.215e+01 (2.21e+01 3.01e+01)
[12/13 15:19:44     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1820.6M
[12/13 15:19:44     39s] Iteration  4: Total net bbox = 3.704e+03 (1.55e+03 2.16e+03)
[12/13 15:19:44     39s]               Est.  stn bbox = 4.516e+03 (1.96e+03 2.56e+03)
[12/13 15:19:44     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1820.6M
[12/13 15:19:44     39s] Iteration  5: Total net bbox = 4.493e+03 (2.06e+03 2.43e+03)
[12/13 15:19:44     39s]               Est.  stn bbox = 5.646e+03 (2.62e+03 3.03e+03)
[12/13 15:19:44     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1820.6M
[12/13 15:19:44     39s] OPERPROF:   Finished npPlace at level 2, CPU:0.055, REAL:0.053, MEM:1820.6M, EPOCH TIME: 1765619384.888117
[12/13 15:19:44     39s] OPERPROF: Finished npMain at level 1, CPU:0.056, REAL:1.055, MEM:1820.6M, EPOCH TIME: 1765619384.888448
[12/13 15:19:44     39s] [adp] clock
[12/13 15:19:44     39s] [adp] weight, nr nets, wire length
[12/13 15:19:44     39s] [adp]      0        1  146.384500
[12/13 15:19:44     39s] [adp] data
[12/13 15:19:44     39s] [adp] weight, nr nets, wire length
[12/13 15:19:44     39s] [adp]      0      339  6242.876500
[12/13 15:19:44     39s] [adp] 0.000000|0.000000|0.000000
[12/13 15:19:44     39s] Iteration  6: Total net bbox = 5.210e+03 (2.42e+03 2.79e+03)
[12/13 15:19:44     39s]               Est.  stn bbox = 6.533e+03 (3.03e+03 3.51e+03)
[12/13 15:19:44     39s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1820.6M
[12/13 15:19:44     39s] *** cost = 5.210e+03 (2.42e+03 2.79e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
[12/13 15:19:44     39s] Saved padding area to DB
[12/13 15:19:44     39s] All LLGs are deleted
[12/13 15:19:44     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:19:44     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:19:44     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1820.6M, EPOCH TIME: 1765619384.889010
[12/13 15:19:44     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1820.6M, EPOCH TIME: 1765619384.889198
[12/13 15:19:44     39s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/13 15:19:44     39s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[12/13 15:19:44     39s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1820.6M) ***
[12/13 15:19:44     39s] Starting IO pin assignment...
[12/13 15:19:44     39s] The design is not routed. Using placement based method for pin assignment.
[12/13 15:19:44     39s] Completed IO pin assignment.
[12/13 15:19:44     39s] *** Finishing placeDesign default flow ***
[12/13 15:19:44     39s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 63.70% flops. Placement and timing QoR can be severely impacted in this case!
[12/13 15:19:44     39s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[12/13 15:19:44     39s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1828.6M **
[12/13 15:19:44     39s] Tdgp not successfully inited but do clear! skip clearing
[12/13 15:19:44     39s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/13 15:19:44     39s] 
[12/13 15:19:44     39s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 15:19:44     39s] *** placeDesign #3 [finish] : cpu/real = 0:00:00.4/0:00:01.4 (0.3), totSession cpu/real = 0:00:39.3/0:06:07.9 (0.1), mem = 1828.6M
[12/13 15:19:44     39s] 
[12/13 15:19:44     39s] =============================================================================================
[12/13 15:19:44     39s]  Final TAT Report : placeDesign #3                                              21.15-s110_1
[12/13 15:19:44     39s] =============================================================================================
[12/13 15:19:44     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 15:19:44     39s] ---------------------------------------------------------------------------------------------
[12/13 15:19:44     39s] [ MISC                   ]          0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.4    0.3
[12/13 15:19:44     39s] ---------------------------------------------------------------------------------------------
[12/13 15:19:44     39s]  placeDesign #3 TOTAL               0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.4    0.3
[12/13 15:19:44     39s] ---------------------------------------------------------------------------------------------
[12/13 15:19:44     39s] 
[12/13 15:19:47     39s] <CMD> zoomBox -4.95500 9.12900 83.27950 53.85650
[12/13 15:19:47     39s] <CMD> zoomBox 0.01900 10.77650 75.01850 48.79500
[12/13 15:19:48     39s] <CMD> zoomBox 2.79200 13.33350 66.54250 45.64950
[12/13 15:19:49     39s] <CMD> zoomBox 5.19000 15.49000 59.37800 42.95850
[12/13 15:19:49     39s] <CMD> zoomBox 7.22800 17.32250 53.28800 40.67100
[12/13 15:19:49     39s] <CMD> zoomBox 8.96050 18.88050 48.11150 38.72650
[12/13 15:19:50     39s] <CMD> zoomBox 2.79150 13.57350 66.54300 45.89000
[12/13 15:19:50     39s] <CMD> zoomBox -3.34900 8.31700 84.88850 53.04600
[12/13 15:19:50     39s] <CMD> zoomBox -17.25100 -3.58500 126.42900 69.24850
[12/13 15:19:51     39s] <CMD> zoomBox -31.08900 -15.41400 167.77650 85.39400
[12/13 15:19:52     40s] <CMD> zoomBox -67.69550 -33.41850 207.55150 106.10850
[12/13 15:19:53     40s] <CMD> zoomBox -47.90850 -23.68650 186.05150 94.91150
[12/13 15:19:53     40s] <CMD> zoomBox -31.08950 -15.41400 167.77650 85.39400
[12/13 15:19:55     40s] <CMD> zoomBox -16.79350 -8.38300 152.24250 77.30400
[12/13 15:20:42     43s] <CMD> zoomBox 1.45600 2.67350 123.58500 64.58250
[12/13 15:20:54     44s] <CMD> zoomBox -5.18000 -0.95550 138.50200 71.87900
[12/13 15:21:09     45s] <CMD> zoomBox -13.18450 -5.22450 155.85300 80.46300
[12/13 15:21:09     45s] <CMD> zoomBox -22.60150 -10.24700 176.26600 90.56200
[12/13 15:21:10     45s] <CMD> zoomBox -13.18450 -5.22450 155.85300 80.46300
[12/13 15:21:10     45s] <CMD> zoomBox -5.18000 -0.95550 138.50200 71.87900
[12/13 15:21:38     48s] <CMD> zoomBox -39.43600 -9.79700 159.43150 91.01200
[12/13 15:21:39     48s] <CMD> zoomBox -24.49400 -4.14650 144.54350 81.54100
[12/13 15:21:39     48s] <CMD> zoomBox -11.90000 0.70200 131.78200 73.53650
[12/13 15:21:39     48s] <CMD> zoomBox -1.19550 4.82300 120.93450 66.73250
[12/13 15:21:40     48s] <CMD> zoomBox 31.53750 16.16000 95.29100 48.47750
[12/13 15:21:40     48s] <CMD> zoomBox 36.97150 17.98850 91.16200 45.45850
[12/13 15:21:43     48s] <CMD> zoomBox 16.01400 17.45000 104.25400 62.18000
[12/13 15:21:43     48s] <CMD> zoomBox 1.85050 12.31450 123.98150 74.22450
[12/13 15:21:44     48s] <CMD> zoomBox -17.55450 5.24100 151.48550 90.93000
[12/13 15:22:38     52s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/13 15:22:38     52s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix fifo_preCTS -outDir timingReports
[12/13 15:22:38     52s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:52.9/0:09:02.0 (0.1), mem = 1839.6M
[12/13 15:22:38     52s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/13 15:22:38     52s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/13 15:22:38     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1829.6M, EPOCH TIME: 1765619558.980735
[12/13 15:22:38     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:38     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:38     52s] All LLGs are deleted
[12/13 15:22:38     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:38     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:38     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1829.6M, EPOCH TIME: 1765619558.980781
[12/13 15:22:38     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1829.6M, EPOCH TIME: 1765619558.980806
[12/13 15:22:38     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1829.6M, EPOCH TIME: 1765619558.980840
[12/13 15:22:38     52s] Start to check current routing status for nets...
[12/13 15:22:38     52s] Early Global Route is going to be called for routing.
[12/13 15:22:38     52s] End to check current routing status for nets (mem=1829.6M)
[12/13 15:22:38     52s] ### Creating LA Mngr. totSessionCpu=0:00:53.0 mem=1829.6M
[12/13 15:22:38     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.0 mem=1829.6M
[12/13 15:22:39     52s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1829.64 MB )
[12/13 15:22:39     52s] (I)      ==================== Layers =====================
[12/13 15:22:39     52s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 15:22:39     52s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/13 15:22:39     52s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 15:22:39     52s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/13 15:22:39     52s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/13 15:22:39     52s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 15:22:39     52s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[12/13 15:22:39     52s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/13 15:22:39     52s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[12/13 15:22:39     52s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[12/13 15:22:39     52s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[12/13 15:22:39     52s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[12/13 15:22:39     52s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[12/13 15:22:39     52s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[12/13 15:22:39     52s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[12/13 15:22:39     52s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 15:22:39     52s] (I)      Started Import and model ( Curr Mem: 1829.64 MB )
[12/13 15:22:39     52s] (I)      Default pattern map key = fifo_default.
[12/13 15:22:39     52s] (I)      == Non-default Options ==
[12/13 15:22:39     52s] (I)      Route open nets only                               : true
[12/13 15:22:39     52s] (I)      Maximum routing layer                              : 9
[12/13 15:22:39     52s] (I)      Number of threads                                  : 1
[12/13 15:22:39     52s] (I)      Method to set GCell size                           : row
[12/13 15:22:39     52s] (I)      Counted 608 PG shapes. We will not process PG shapes layer by layer.
[12/13 15:22:39     52s] (I)      Use row-based GCell size
[12/13 15:22:39     52s] (I)      Use row-based GCell align
[12/13 15:22:39     52s] (I)      layer 0 area = 280000
[12/13 15:22:39     52s] (I)      layer 1 area = 320000
[12/13 15:22:39     52s] (I)      layer 2 area = 320000
[12/13 15:22:39     52s] (I)      layer 3 area = 320000
[12/13 15:22:39     52s] (I)      layer 4 area = 320000
[12/13 15:22:39     52s] (I)      layer 5 area = 320000
[12/13 15:22:39     52s] (I)      layer 6 area = 320000
[12/13 15:22:39     52s] (I)      layer 7 area = 800000
[12/13 15:22:39     52s] (I)      layer 8 area = 800000
[12/13 15:22:39     52s] (I)      GCell unit size   : 5220
[12/13 15:22:39     52s] (I)      GCell multiplier  : 1
[12/13 15:22:39     52s] (I)      GCell row height  : 5220
[12/13 15:22:39     52s] (I)      Actual row height : 5220
[12/13 15:22:39     52s] (I)      GCell align ref   : 18560 18560
[12/13 15:22:39     52s] [NR-eGR] Track table information for default rule: 
[12/13 15:22:39     52s] [NR-eGR] Metal1 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal2 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal3 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal4 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal5 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal6 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal7 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal8 has single uniform track structure
[12/13 15:22:39     52s] [NR-eGR] Metal9 has single uniform track structure
[12/13 15:22:39     52s] (I)      =============== Default via ================
[12/13 15:22:39     52s] (I)      +---+------------------+-------------------+
[12/13 15:22:39     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/13 15:22:39     52s] (I)      +---+------------------+-------------------+
[12/13 15:22:39     52s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[12/13 15:22:39     52s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[12/13 15:22:39     52s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[12/13 15:22:39     52s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[12/13 15:22:39     52s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[12/13 15:22:39     52s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[12/13 15:22:39     52s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[12/13 15:22:39     52s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[12/13 15:22:39     52s] (I)      +---+------------------+-------------------+
[12/13 15:22:39     52s] [NR-eGR] Read 931 PG shapes
[12/13 15:22:39     52s] [NR-eGR] Read 0 clock shapes
[12/13 15:22:39     52s] [NR-eGR] Read 0 other shapes
[12/13 15:22:39     52s] [NR-eGR] #Routing Blockages  : 0
[12/13 15:22:39     52s] [NR-eGR] #Instance Blockages : 0
[12/13 15:22:39     52s] [NR-eGR] #PG Blockages       : 931
[12/13 15:22:39     52s] [NR-eGR] #Halo Blockages     : 0
[12/13 15:22:39     52s] [NR-eGR] #Boundary Blockages : 0
[12/13 15:22:39     52s] [NR-eGR] #Clock Blockages    : 0
[12/13 15:22:39     52s] [NR-eGR] #Other Blockages    : 0
[12/13 15:22:39     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 15:22:39     52s] (I)      Number of open nets threshold = 3
[12/13 15:22:39     52s] (I)      Number of open nets exceeds the threshold. All nets will be routed
[12/13 15:22:39     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 15:22:39     52s] [NR-eGR] Read 340 nets ( ignored 0 )
[12/13 15:22:39     52s] (I)      early_global_route_priority property id does not exist.
[12/13 15:22:39     52s] (I)      Read Num Blocks=931  Num Prerouted Wires=0  Num CS=0
[12/13 15:22:39     52s] (I)      Layer 1 (V) : #blockages 116 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 2 (H) : #blockages 116 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 3 (V) : #blockages 116 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 4 (H) : #blockages 116 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 5 (V) : #blockages 116 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 6 (H) : #blockages 116 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 7 (V) : #blockages 146 : #preroutes 0
[12/13 15:22:39     52s] (I)      Layer 8 (H) : #blockages 89 : #preroutes 0
[12/13 15:22:39     52s] (I)      Number of ignored nets                =      0
[12/13 15:22:39     52s] (I)      Number of connected nets              =      0
[12/13 15:22:39     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 15:22:39     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/13 15:22:39     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 15:22:39     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 15:22:39     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 15:22:39     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 15:22:39     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 15:22:39     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/13 15:22:39     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/13 15:22:39     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/13 15:22:39     52s] (I)      Ndr track 0 does not exist
[12/13 15:22:39     52s] (I)      ---------------------Grid Graph Info--------------------
[12/13 15:22:39     52s] (I)      Routing area        : (0, 0) - (187920, 183280)
[12/13 15:22:39     52s] (I)      Core area           : (18560, 18560) - (169360, 164720)
[12/13 15:22:39     52s] (I)      Site width          :   580  (dbu)
[12/13 15:22:39     52s] (I)      Row height          :  5220  (dbu)
[12/13 15:22:39     52s] (I)      GCell row height    :  5220  (dbu)
[12/13 15:22:39     52s] (I)      GCell width         :  5220  (dbu)
[12/13 15:22:39     52s] (I)      GCell height        :  5220  (dbu)
[12/13 15:22:39     52s] (I)      Grid                :    36    35     9
[12/13 15:22:39     52s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[12/13 15:22:39     52s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[12/13 15:22:39     52s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[12/13 15:22:39     52s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[12/13 15:22:39     52s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[12/13 15:22:39     52s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[12/13 15:22:39     52s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[12/13 15:22:39     52s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[12/13 15:22:39     52s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[12/13 15:22:39     52s] (I)      Total num of tracks :   316   324   316   324   316   324   316   107   104
[12/13 15:22:39     52s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[12/13 15:22:39     52s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/13 15:22:39     52s] (I)      --------------------------------------------------------
[12/13 15:22:39     52s] 
[12/13 15:22:39     52s] [NR-eGR] ============ Routing rule table ============
[12/13 15:22:39     52s] [NR-eGR] Rule id: 0  Nets: 340
[12/13 15:22:39     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/13 15:22:39     52s] (I)                    Layer    2    3    4    5    6    7     8     9 
[12/13 15:22:39     52s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[12/13 15:22:39     52s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[12/13 15:22:39     52s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[12/13 15:22:39     52s] [NR-eGR] ========================================
[12/13 15:22:39     52s] [NR-eGR] 
[12/13 15:22:39     52s] (I)      =============== Blocked Tracks ===============
[12/13 15:22:39     52s] (I)      +-------+---------+----------+---------------+
[12/13 15:22:39     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 15:22:39     52s] (I)      +-------+---------+----------+---------------+
[12/13 15:22:39     52s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 15:22:39     52s] (I)      |     2 |   11340 |      928 |         8.18% |
[12/13 15:22:39     52s] (I)      |     3 |   11376 |      408 |         3.59% |
[12/13 15:22:39     52s] (I)      |     4 |   11340 |      928 |         8.18% |
[12/13 15:22:39     52s] (I)      |     5 |   11376 |      408 |         3.59% |
[12/13 15:22:39     52s] (I)      |     6 |   11340 |      928 |         8.18% |
[12/13 15:22:39     52s] (I)      |     7 |   11376 |      408 |         3.59% |
[12/13 15:22:39     52s] (I)      |     8 |    3745 |     1127 |        30.09% |
[12/13 15:22:39     52s] (I)      |     9 |    3744 |     1800 |        48.08% |
[12/13 15:22:39     52s] (I)      +-------+---------+----------+---------------+
[12/13 15:22:39     52s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1829.64 MB )
[12/13 15:22:39     52s] (I)      Reset routing kernel
[12/13 15:22:39     52s] (I)      Started Global Routing ( Curr Mem: 1829.64 MB )
[12/13 15:22:39     52s] (I)      totalPins=1476  totalGlobalPin=1152 (78.05%)
[12/13 15:22:39     52s] (I)      total 2D Cap : 70871 = (35161 H, 35710 V)
[12/13 15:22:39     52s] [NR-eGR] Layer group 1: route 340 net(s) in layer range [2, 9]
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] (I)      ============  Phase 1a Route ============
[12/13 15:22:39     52s] (I)      Usage: 2602 = (1247 H, 1355 V) = (3.55% H, 3.79% V) = (3.255e+03um H, 3.537e+03um V)
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] (I)      ============  Phase 1b Route ============
[12/13 15:22:39     52s] (I)      Usage: 2602 = (1247 H, 1355 V) = (3.55% H, 3.79% V) = (3.255e+03um H, 3.537e+03um V)
[12/13 15:22:39     52s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 6.791220e+03um
[12/13 15:22:39     52s] (I)      Congestion metric : 0.00%H 0.11%V, 0.11%HV
[12/13 15:22:39     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] (I)      ============  Phase 1c Route ============
[12/13 15:22:39     52s] (I)      Usage: 2602 = (1247 H, 1355 V) = (3.55% H, 3.79% V) = (3.255e+03um H, 3.537e+03um V)
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] (I)      ============  Phase 1d Route ============
[12/13 15:22:39     52s] (I)      Usage: 2602 = (1247 H, 1355 V) = (3.55% H, 3.79% V) = (3.255e+03um H, 3.537e+03um V)
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] (I)      ============  Phase 1e Route ============
[12/13 15:22:39     52s] (I)      Usage: 2602 = (1247 H, 1355 V) = (3.55% H, 3.79% V) = (3.255e+03um H, 3.537e+03um V)
[12/13 15:22:39     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 6.791220e+03um
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] (I)      ============  Phase 1l Route ============
[12/13 15:22:39     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 15:22:39     52s] (I)      Layer  2:      10710      1546       120           0       11016    ( 0.00%) 
[12/13 15:22:39     52s] (I)      Layer  3:      10738      1147        11           0       11025    ( 0.00%) 
[12/13 15:22:39     52s] (I)      Layer  4:      10710       707         0           0       11016    ( 0.00%) 
[12/13 15:22:39     52s] (I)      Layer  5:      10738       276         0           0       11025    ( 0.00%) 
[12/13 15:22:39     52s] (I)      Layer  6:      10710        83         0           0       11016    ( 0.00%) 
[12/13 15:22:39     52s] (I)      Layer  7:      10738        29         0           0       11025    ( 0.00%) 
[12/13 15:22:39     52s] (I)      Layer  8:       2511         0         0         756        2916    (20.59%) 
[12/13 15:22:39     52s] (I)      Layer  9:       1999         0         0        1314        2361    (35.76%) 
[12/13 15:22:39     52s] (I)      Total:         68854      3788       131        2070       71400    ( 2.82%) 
[12/13 15:22:39     52s] (I)      
[12/13 15:22:39     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 15:22:39     52s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/13 15:22:39     52s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/13 15:22:39     52s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/13 15:22:39     52s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 15:22:39     52s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal2 ( 2)        22( 1.80%)         6( 0.49%)         3( 0.24%)   ( 2.53%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal3 ( 3)         5( 0.41%)         0( 0.00%)         0( 0.00%)   ( 0.41%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/13 15:22:39     52s] [NR-eGR] --------------------------------------------------------------------------------
[12/13 15:22:39     52s] [NR-eGR]        Total        27( 0.30%)         6( 0.07%)         3( 0.03%)   ( 0.40%) 
[12/13 15:22:39     52s] [NR-eGR] 
[12/13 15:22:39     52s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1837.64 MB )
[12/13 15:22:39     52s] (I)      total 2D Cap : 70982 = (35272 H, 35710 V)
[12/13 15:22:39     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/13 15:22:39     52s] (I)      ============= Track Assignment ============
[12/13 15:22:39     52s] (I)      Started Track Assignment (1T) ( Curr Mem: 1837.64 MB )
[12/13 15:22:39     52s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/13 15:22:39     52s] (I)      Run Multi-thread track assignment
[12/13 15:22:39     52s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1837.64 MB )
[12/13 15:22:39     52s] (I)      Started Export ( Curr Mem: 1837.64 MB )
[12/13 15:22:39     52s] [NR-eGR]                 Length (um)  Vias 
[12/13 15:22:39     52s] [NR-eGR] ----------------------------------
[12/13 15:22:39     52s] [NR-eGR]  Metal1  (1H)             0  1433 
[12/13 15:22:39     52s] [NR-eGR]  Metal2  (2V)          2157  1711 
[12/13 15:22:39     52s] [NR-eGR]  Metal3  (3H)          2545   396 
[12/13 15:22:39     52s] [NR-eGR]  Metal4  (4V)          1682   172 
[12/13 15:22:39     52s] [NR-eGR]  Metal5  (5H)           685    16 
[12/13 15:22:39     52s] [NR-eGR]  Metal6  (6V)           217     8 
[12/13 15:22:39     52s] [NR-eGR]  Metal7  (7H)            79     0 
[12/13 15:22:39     52s] [NR-eGR]  Metal8  (8V)             0     0 
[12/13 15:22:39     52s] [NR-eGR]  Metal9  (9H)             0     0 
[12/13 15:22:39     52s] [NR-eGR] ----------------------------------
[12/13 15:22:39     52s] [NR-eGR]          Total         7365  3736 
[12/13 15:22:39     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 15:22:39     52s] [NR-eGR] Total half perimeter of net bounding box: 5748um
[12/13 15:22:39     52s] [NR-eGR] Total length: 7365um, number of vias: 3736
[12/13 15:22:39     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 15:22:39     52s] [NR-eGR] Total eGR-routed clock nets wire length: 363um, number of vias: 264
[12/13 15:22:39     52s] [NR-eGR] --------------------------------------------------------------------------
[12/13 15:22:39     52s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1837.64 MB )
[12/13 15:22:39     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1837.64 MB )
[12/13 15:22:39     52s] (I)      =================================== Runtime Summary ===================================
[12/13 15:22:39     52s] (I)       Step                                        %     Start    Finish      Real       CPU 
[12/13 15:22:39     52s] (I)      ---------------------------------------------------------------------------------------
[12/13 15:22:39     52s] (I)       Early Global Route kernel             100.00%  0.00 sec  0.02 sec  0.02 sec  0.02 sec 
[12/13 15:22:39     52s] (I)       +-Import and model                     17.02%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Create place DB                     2.67%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Import place data                 2.54%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read instances and placement    0.99%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read nets                       1.31%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Create route DB                     9.24%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Import route data (1T)            8.56%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read blockages ( Layer 2-9 )    1.72%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read routing blockages        0.00%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read instance blockages       0.21%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read PG blockages             0.32%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read clock blockages          0.04%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read other blockages          0.04%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read halo blockages           0.01%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Read boundary cut boxes       0.00%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read blackboxes                 0.02%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read prerouted                  0.16%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read unlegalized nets           0.07%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Read nets                       0.32%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Set up via pillars              0.01%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Initialize 3D grid graph        0.09%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Model blockage capacity         1.85%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | | +-Initialize 3D capacity        1.60%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Read aux data                       0.00%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Others data preparation             0.12%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Create route kernel                 4.30%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       +-Global Routing                       44.02%  0.00 sec  0.01 sec  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)       | +-Initialization                      0.25%  0.00 sec  0.00 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Net group 1                        40.74%  0.00 sec  0.01 sec  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)       | | +-Generate topology                 1.15%  0.00 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Phase 1a                          3.41%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Pattern routing (1T)            2.84%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Add via demand to 2D            0.26%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Phase 1b                          0.12%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Phase 1c                          0.03%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Phase 1d                          0.03%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Phase 1e                          0.22%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | | +-Route legalization              0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Phase 1l                         34.40%  0.01 sec  0.01 sec  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)       | | | +-Layer assignment (1T)          33.98%  0.01 sec  0.01 sec  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)       | +-Clean cong LA                       0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       +-Export 3D cong map                    0.79%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Export 2D cong map                  0.15%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       +-Extract Global 3D Wires               0.20%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       +-Track Assignment (1T)                14.49%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Initialization                      0.09%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Track Assignment Kernel            13.87%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Free Memory                         0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       +-Export                               11.61%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Export DB wires                     4.78%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Export all nets                   3.62%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | | +-Set wire vias                     0.74%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Report wirelength                   4.56%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Update net boxes                    1.75%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       | +-Update timing                       0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)       +-Postprocess design                    1.39%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)      ==================== Summary by functions =====================
[12/13 15:22:39     52s] (I)       Lv  Step                                %      Real       CPU 
[12/13 15:22:39     52s] (I)      ---------------------------------------------------------------
[12/13 15:22:39     52s] (I)        0  Early Global Route kernel     100.00%  0.02 sec  0.02 sec 
[12/13 15:22:39     52s] (I)        1  Global Routing                 44.02%  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)        1  Import and model               17.02%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        1  Track Assignment (1T)          14.49%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        1  Export                         11.61%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        1  Postprocess design              1.39%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        1  Export 3D cong map              0.79%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        1  Extract Global 3D Wires         0.20%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Net group 1                    40.74%  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)        2  Track Assignment Kernel        13.87%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Create route DB                 9.24%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Export DB wires                 4.78%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Report wirelength               4.56%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Create route kernel             4.30%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Create place DB                 2.67%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Update net boxes                1.75%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Initialization                  0.34%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Export 2D cong map              0.15%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Others data preparation         0.12%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Phase 1l                       34.40%  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)        3  Import route data (1T)          8.56%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Export all nets                 3.62%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Phase 1a                        3.41%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Import place data               2.54%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Generate topology               1.15%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Set wire vias                   0.74%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Phase 1e                        0.22%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Phase 1b                        0.12%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Layer assignment (1T)          33.98%  0.01 sec  0.01 sec 
[12/13 15:22:39     52s] (I)        4  Pattern routing (1T)            2.84%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Model blockage capacity         1.85%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Read blockages ( Layer 2-9 )    1.72%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Read nets                       1.63%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Read instances and placement    0.99%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Add via demand to 2D            0.26%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Read prerouted                  0.16%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Initialize 3D grid graph        0.09%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Read unlegalized nets           0.07%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Initialize 3D capacity          1.60%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read PG blockages               0.32%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read instance blockages         0.21%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/13 15:22:39     52s] Extraction called for design 'fifo' of instances=467 and nets=343 using extraction engine 'preRoute' .
[12/13 15:22:39     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/13 15:22:39     52s] Type 'man IMPEXT-3530' for more detail.
[12/13 15:22:39     52s] PreRoute RC Extraction called for design fifo.
[12/13 15:22:39     52s] RC Extraction called in multi-corner(1) mode.
[12/13 15:22:39     52s] RCMode: PreRoute
[12/13 15:22:39     52s]       RC Corner Indexes            0   
[12/13 15:22:39     52s] Capacitance Scaling Factor   : 1.00000 
[12/13 15:22:39     52s] Resistance Scaling Factor    : 1.00000 
[12/13 15:22:39     52s] Clock Cap. Scaling Factor    : 1.00000 
[12/13 15:22:39     52s] Clock Res. Scaling Factor    : 1.00000 
[12/13 15:22:39     52s] Shrink Factor                : 1.00000
[12/13 15:22:39     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/13 15:22:39     52s] Using capacitance table file ...
[12/13 15:22:39     52s] 
[12/13 15:22:39     52s] Trim Metal Layers:
[12/13 15:22:39     52s] LayerId::1 widthSet size::4
[12/13 15:22:39     52s] LayerId::2 widthSet size::4
[12/13 15:22:39     52s] LayerId::3 widthSet size::4
[12/13 15:22:39     52s] LayerId::4 widthSet size::4
[12/13 15:22:39     52s] LayerId::5 widthSet size::4
[12/13 15:22:39     52s] LayerId::6 widthSet size::4
[12/13 15:22:39     52s] LayerId::7 widthSet size::4
[12/13 15:22:39     52s] LayerId::8 widthSet size::4
[12/13 15:22:39     52s] LayerId::9 widthSet size::3
[12/13 15:22:39     52s] Updating RC grid for preRoute extraction ...
[12/13 15:22:39     52s] eee: pegSigSF::1.070000
[12/13 15:22:39     52s] Initializing multi-corner capacitance tables ... 
[12/13 15:22:39     52s] Initializing multi-corner resistance tables ...
[12/13 15:22:39     52s] eee: l::1 avDens::0.073253 usedTrk::105.483831 availTrk::1440.000000 sigTrk::105.483831
[12/13 15:22:39     52s] eee: l::2 avDens::0.078572 usedTrk::84.857798 availTrk::1080.000000 sigTrk::84.857798
[12/13 15:22:39     52s] eee: l::3 avDens::0.091082 usedTrk::98.368045 availTrk::1080.000000 sigTrk::98.368045
[12/13 15:22:39     52s] eee: l::4 avDens::0.062404 usedTrk::67.396418 availTrk::1080.000000 sigTrk::67.396418
[12/13 15:22:39     52s] eee: l::5 avDens::0.029611 usedTrk::26.650000 availTrk::900.000000 sigTrk::26.650000
[12/13 15:22:39     52s] eee: l::6 avDens::0.012895 usedTrk::9.284291 availTrk::720.000000 sigTrk::9.284291
[12/13 15:22:39     52s] eee: l::7 avDens::0.011193 usedTrk::3.022222 availTrk::270.000000 sigTrk::3.022222
[12/13 15:22:39     52s] eee: l::8 avDens::0.124621 usedTrk::44.863410 availTrk::360.000000 sigTrk::44.863410
[12/13 15:22:39     52s] eee: l::9 avDens::0.098873 usedTrk::47.459080 availTrk::480.000000 sigTrk::47.459080
[12/13 15:22:39     52s] {RT rc_corner 0 9 9 {8 0} 1}
[12/13 15:22:39     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257606 uaWl=1.000000 uaWlH=0.361556 aWlH=0.000000 lMod=0 pMax=0.846900 pMod=81 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[12/13 15:22:39     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1837.641M)
[12/13 15:22:39     53s] Effort level <high> specified for reg2reg path_group
[12/13 15:22:39     53s] All LLGs are deleted
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1855.2M, EPOCH TIME: 1765619559.132521
[12/13 15:22:39     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1855.2M, EPOCH TIME: 1765619559.132682
[12/13 15:22:39     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.2M, EPOCH TIME: 1765619559.132750
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1855.2M, EPOCH TIME: 1765619559.132916
[12/13 15:22:39     53s] Max number of tech site patterns supported in site array is 256.
[12/13 15:22:39     53s] Core basic site is gsclib090site
[12/13 15:22:39     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1855.2M, EPOCH TIME: 1765619559.132945
[12/13 15:22:39     53s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:22:39     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:22:39     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1855.2M, EPOCH TIME: 1765619559.133019
[12/13 15:22:39     53s] Fast DP-INIT is on for default
[12/13 15:22:39     53s] Atter site array init, number of instance map data is 0.
[12/13 15:22:39     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1855.2M, EPOCH TIME: 1765619559.133634
[12/13 15:22:39     53s] 
[12/13 15:22:39     53s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:22:39     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:1855.2M, EPOCH TIME: 1765619559.133874
[12/13 15:22:39     53s] All LLGs are deleted
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1855.2M, EPOCH TIME: 1765619559.133972
[12/13 15:22:39     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1855.2M, EPOCH TIME: 1765619559.134098
[12/13 15:22:39     53s] Starting delay calculation for Hold views
[12/13 15:22:39     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 15:22:39     53s] AAE DB initialization (MEM=1879.12 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/13 15:22:39     53s] #################################################################################
[12/13 15:22:39     53s] # Design Stage: PreRoute
[12/13 15:22:39     53s] # Design Name: fifo
[12/13 15:22:39     53s] # Design Mode: 90nm
[12/13 15:22:39     53s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:22:39     53s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:22:39     53s] # Signoff Settings: SI Off 
[12/13 15:22:39     53s] #################################################################################
[12/13 15:22:39     53s] Calculate delays in BcWc mode...
[12/13 15:22:39     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1881.1M, InitMEM = 1880.1M)
[12/13 15:22:39     53s] Start delay calculation (fullDC) (1 T). (MEM=1881.12)
[12/13 15:22:39     53s] *** Calculating scaling factor for fast_timing libraries using the default operating condition of each library.
[12/13 15:22:39     53s] Start AAE Lib Loading. (MEM=1892.64)
[12/13 15:22:39     53s] End AAE Lib Loading. (MEM=1930.8 CPU=0:00:00.0 Real=0:00:00.0)
[12/13 15:22:39     53s] End AAE Lib Interpolated Model. (MEM=1930.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:22:39     53s] Total number of fetched objects 340
[12/13 15:22:39     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:22:39     53s] End delay calculation. (MEM=2043.26 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:22:39     53s] End delay calculation (fullDC). (MEM=2043.26 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 15:22:39     53s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2043.3M) ***
[12/13 15:22:39     53s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:53.5 mem=2035.3M)
[12/13 15:22:39     53s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.211  | -0.211  |  1.685  |
|           TNS (ns):| -19.279 | -19.279 |  0.000  |
|    Violating Paths:|   249   |   249   |    0    |
|          All Paths:|   429   |   287   |   285   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/13 15:22:39     53s] All LLGs are deleted
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2003.3M, EPOCH TIME: 1765619559.679185
[12/13 15:22:39     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1765619559.679345
[12/13 15:22:39     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2003.3M, EPOCH TIME: 1765619559.679408
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2003.3M, EPOCH TIME: 1765619559.679501
[12/13 15:22:39     53s] Max number of tech site patterns supported in site array is 256.
[12/13 15:22:39     53s] Core basic site is gsclib090site
[12/13 15:22:39     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2003.3M, EPOCH TIME: 1765619559.679529
[12/13 15:22:39     53s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:22:39     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:22:39     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1765619559.679605
[12/13 15:22:39     53s] Fast DP-INIT is on for default
[12/13 15:22:39     53s] Atter site array init, number of instance map data is 0.
[12/13 15:22:39     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2003.3M, EPOCH TIME: 1765619559.680217
[12/13 15:22:39     53s] 
[12/13 15:22:39     53s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:22:39     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2003.3M, EPOCH TIME: 1765619559.680461
[12/13 15:22:39     53s] All LLGs are deleted
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2003.3M, EPOCH TIME: 1765619559.680564
[12/13 15:22:39     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1765619559.680687
[12/13 15:22:39     53s] Density: 72.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2003.3M, EPOCH TIME: 1765619559.682466
[12/13 15:22:39     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1765619559.682587
[12/13 15:22:39     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2003.3M, EPOCH TIME: 1765619559.682642
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2003.3M, EPOCH TIME: 1765619559.682712
[12/13 15:22:39     53s] Max number of tech site patterns supported in site array is 256.
[12/13 15:22:39     53s] Core basic site is gsclib090site
[12/13 15:22:39     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2003.3M, EPOCH TIME: 1765619559.682735
[12/13 15:22:39     53s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:22:39     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:22:39     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1765619559.682804
[12/13 15:22:39     53s] Fast DP-INIT is on for default
[12/13 15:22:39     53s] Atter site array init, number of instance map data is 0.
[12/13 15:22:39     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2003.3M, EPOCH TIME: 1765619559.683394
[12/13 15:22:39     53s] 
[12/13 15:22:39     53s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:22:39     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2003.3M, EPOCH TIME: 1765619559.683563
[12/13 15:22:39     53s] All LLGs are deleted
[12/13 15:22:39     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:22:39     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:22:39     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2003.3M, EPOCH TIME: 1765619559.683655
[12/13 15:22:39     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1765619559.683777
[12/13 15:22:39     53s] Reported timing to dir timingReports
[12/13 15:22:39     53s] Total CPU time: 0.65 sec
[12/13 15:22:39     53s] Total Real time: 1.0 sec
[12/13 15:22:39     53s] Total Memory Usage: 1976.742188 Mbytes
[12/13 15:22:39     53s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.8), totSession cpu/real = 0:00:53.6/0:09:02.8 (0.1), mem = 1976.7M
[12/13 15:22:39     53s] 
[12/13 15:22:39     53s] =============================================================================================
[12/13 15:22:39     53s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[12/13 15:22:39     53s] =============================================================================================
[12/13 15:22:39     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 15:22:39     53s] ---------------------------------------------------------------------------------------------
[12/13 15:22:39     53s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:22:39     53s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.6 /  0:00:00.5    0.9
[12/13 15:22:39     53s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.4
[12/13 15:22:39     53s] [ ExtractRC              ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 15:22:39     53s] [ TimingUpdate           ]      1   0:00:00.4  (  48.9 % )     0:00:00.5 /  0:00:00.4    0.9
[12/13 15:22:39     53s] [ FullDelayCalc          ]      1   0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    0.6
[12/13 15:22:39     53s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:22:39     53s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 15:22:39     53s] [ MISC                   ]          0:00:00.2  (  23.5 % )     0:00:00.2 /  0:00:00.1    0.5
[12/13 15:22:39     53s] ---------------------------------------------------------------------------------------------
[12/13 15:22:39     53s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.8
[12/13 15:22:39     53s] ---------------------------------------------------------------------------------------------
[12/13 15:22:39     53s] 
[12/13 15:25:31     66s] <CMD> zoomBox -43.20550 0.39950 190.76150 119.00100
[12/13 15:26:37     71s] <CMD> pan -17.16400 30.52100
[12/13 15:27:06     73s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/13 15:27:06     73s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix fifo_preCTS -outDir timingReports
[12/13 15:27:06     73s] #optDebug: fT-S <1 1 0 0 0>
[12/13 15:27:06     73s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:13.7/0:13:29.1 (0.1), mem = 1988.1M
[12/13 15:27:06     73s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1975.1M, EPOCH TIME: 1765619826.039646
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1975.1M, EPOCH TIME: 1765619826.039680
[12/13 15:27:06     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1975.1M, EPOCH TIME: 1765619826.039694
[12/13 15:27:06     73s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1975.1M, EPOCH TIME: 1765619826.039715
[12/13 15:27:06     73s] Start to check current routing status for nets...
[12/13 15:27:06     73s] All nets are already routed correctly.
[12/13 15:27:06     73s] End to check current routing status for nets (mem=1975.1M)
[12/13 15:27:06     73s] Effort level <high> specified for reg2reg path_group
[12/13 15:27:06     73s] All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1993.7M, EPOCH TIME: 1765619826.063208
[12/13 15:27:06     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1993.7M, EPOCH TIME: 1765619826.063362
[12/13 15:27:06     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1993.7M, EPOCH TIME: 1765619826.063425
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1993.7M, EPOCH TIME: 1765619826.063539
[12/13 15:27:06     73s] Max number of tech site patterns supported in site array is 256.
[12/13 15:27:06     73s] Core basic site is gsclib090site
[12/13 15:27:06     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1993.7M, EPOCH TIME: 1765619826.063575
[12/13 15:27:06     73s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:27:06     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:27:06     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1993.7M, EPOCH TIME: 1765619826.063656
[12/13 15:27:06     73s] Fast DP-INIT is on for default
[12/13 15:27:06     73s] Atter site array init, number of instance map data is 0.
[12/13 15:27:06     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1993.7M, EPOCH TIME: 1765619826.064297
[12/13 15:27:06     73s] 
[12/13 15:27:06     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:27:06     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:1993.7M, EPOCH TIME: 1765619826.064559
[12/13 15:27:06     73s] All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1993.7M, EPOCH TIME: 1765619826.064661
[12/13 15:27:06     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1993.7M, EPOCH TIME: 1765619826.064780
[12/13 15:27:06     73s] Starting delay calculation for Setup views
[12/13 15:27:06     73s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 15:27:06     73s] #################################################################################
[12/13 15:27:06     73s] # Design Stage: PreRoute
[12/13 15:27:06     73s] # Design Name: fifo
[12/13 15:27:06     73s] # Design Mode: 90nm
[12/13 15:27:06     73s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:27:06     73s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:27:06     73s] # Signoff Settings: SI Off 
[12/13 15:27:06     73s] #################################################################################
[12/13 15:27:06     73s] Calculate delays in BcWc mode...
[12/13 15:27:06     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1991.7M, InitMEM = 1991.7M)
[12/13 15:27:06     73s] Start delay calculation (fullDC) (1 T). (MEM=1991.73)
[12/13 15:27:06     73s] *** Calculating scaling factor for slow_timing libraries using the default operating condition of each library.
[12/13 15:27:06     73s] End AAE Lib Interpolated Model. (MEM=2003.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:27:06     73s] Total number of fetched objects 340
[12/13 15:27:06     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:27:06     73s] End delay calculation. (MEM=2055.47 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:27:06     73s] End delay calculation (fullDC). (MEM=2055.47 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:27:06     73s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2055.5M) ***
[12/13 15:27:06     73s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:14 mem=2055.5M)
[12/13 15:27:06     73s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.285  |  5.970  |  5.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   429   |   287   |   285   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/13 15:27:06     73s] All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2025.9M, EPOCH TIME: 1765619826.804149
[12/13 15:27:06     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1765619826.804320
[12/13 15:27:06     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2025.9M, EPOCH TIME: 1765619826.804390
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2025.9M, EPOCH TIME: 1765619826.804489
[12/13 15:27:06     73s] Max number of tech site patterns supported in site array is 256.
[12/13 15:27:06     73s] Core basic site is gsclib090site
[12/13 15:27:06     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2025.9M, EPOCH TIME: 1765619826.804521
[12/13 15:27:06     73s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:27:06     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:27:06     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1765619826.804599
[12/13 15:27:06     73s] Fast DP-INIT is on for default
[12/13 15:27:06     73s] Atter site array init, number of instance map data is 0.
[12/13 15:27:06     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2025.9M, EPOCH TIME: 1765619826.805256
[12/13 15:27:06     73s] 
[12/13 15:27:06     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:27:06     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2025.9M, EPOCH TIME: 1765619826.805467
[12/13 15:27:06     73s] All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2025.9M, EPOCH TIME: 1765619826.805576
[12/13 15:27:06     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1765619826.805705
[12/13 15:27:06     73s] Density: 72.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2025.9M, EPOCH TIME: 1765619826.807596
[12/13 15:27:06     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1765619826.807733
[12/13 15:27:06     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2025.9M, EPOCH TIME: 1765619826.807791
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2025.9M, EPOCH TIME: 1765619826.807869
[12/13 15:27:06     73s] Max number of tech site patterns supported in site array is 256.
[12/13 15:27:06     73s] Core basic site is gsclib090site
[12/13 15:27:06     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2025.9M, EPOCH TIME: 1765619826.807894
[12/13 15:27:06     73s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:27:06     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:27:06     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1765619826.807965
[12/13 15:27:06     73s] Fast DP-INIT is on for default
[12/13 15:27:06     73s] Atter site array init, number of instance map data is 0.
[12/13 15:27:06     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2025.9M, EPOCH TIME: 1765619826.808619
[12/13 15:27:06     73s] 
[12/13 15:27:06     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:27:06     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2025.9M, EPOCH TIME: 1765619826.808795
[12/13 15:27:06     73s] All LLGs are deleted
[12/13 15:27:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:27:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:27:06     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2025.9M, EPOCH TIME: 1765619826.808891
[12/13 15:27:06     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1765619826.809019
[12/13 15:27:06     73s] Reported timing to dir timingReports
[12/13 15:27:06     73s] Total CPU time: 0.17 sec
[12/13 15:27:06     73s] Total Real time: 0.0 sec
[12/13 15:27:06     73s] Total Memory Usage: 2025.886719 Mbytes
[12/13 15:27:06     73s] Info: pop threads available for lower-level modules during optimization.
[12/13 15:27:06     73s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:01:13.9/0:13:29.9 (0.1), mem = 2025.9M
[12/13 15:27:06     73s] 
[12/13 15:27:06     73s] =============================================================================================
[12/13 15:27:06     73s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[12/13 15:27:06     73s] =============================================================================================
[12/13 15:27:06     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 15:27:06     73s] ---------------------------------------------------------------------------------------------
[12/13 15:27:06     73s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:27:06     73s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.7 /  0:00:00.1    0.2
[12/13 15:27:06     73s] [ DrvReport              ]      1   0:00:00.6  (  79.0 % )     0:00:00.6 /  0:00:00.0    0.0
[12/13 15:27:06     73s] [ TimingUpdate           ]      1   0:00:00.0  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 15:27:06     73s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/13 15:27:06     73s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:27:06     73s] [ GenerateReports        ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/13 15:27:06     73s] [ MISC                   ]          0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 15:27:06     73s] ---------------------------------------------------------------------------------------------
[12/13 15:27:06     73s]  timeDesign #2 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[12/13 15:27:06     73s] ---------------------------------------------------------------------------------------------
[12/13 15:27:06     73s] 
[12/13 15:28:02     78s] <CMD> getCTSMode -engine -quiet
[12/13 15:28:03     78s] <CMD> getCTSMode -engine -quiet
[12/13 15:28:03     78s] <CMD> getCTSMode -engine -quiet
[12/13 15:28:18     79s] <CMD> create_ccopt_clock_tree_spec
[12/13 15:28:18     79s] Creating clock tree spec for modes (timing configs): constraint_sdc
[12/13 15:28:18     79s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/13 15:28:18     79s] 
[12/13 15:28:18     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 15:28:18     79s] Summary for sequential cells identification: 
[12/13 15:28:18     79s]   Identified SBFF number: 112
[12/13 15:28:18     79s]   Identified MBFF number: 0
[12/13 15:28:18     79s]   Identified SB Latch number: 0
[12/13 15:28:18     79s]   Identified MB Latch number: 0
[12/13 15:28:18     79s]   Not identified SBFF number: 8
[12/13 15:28:18     79s]   Not identified MBFF number: 0
[12/13 15:28:18     79s]   Not identified SB Latch number: 0
[12/13 15:28:18     79s]   Not identified MB Latch number: 0
[12/13 15:28:18     79s]   Number of sequential cells which are not FFs: 32
[12/13 15:28:18     79s]  Visiting view : setup
[12/13 15:28:18     79s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[12/13 15:28:18     79s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[12/13 15:28:18     79s]  Visiting view : hold
[12/13 15:28:18     79s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[12/13 15:28:18     79s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[12/13 15:28:18     79s] TLC MultiMap info (StdDelay):
[12/13 15:28:18     79s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[12/13 15:28:18     79s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[12/13 15:28:18     79s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[12/13 15:28:18     79s]   : slow + slow_timing + 0 + rc_corner := 36ps
[12/13 15:28:18     79s]  Setting StdDelay to: 36ps
[12/13 15:28:18     79s] 
[12/13 15:28:18     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 15:28:18     79s] Reset timing graph...
[12/13 15:28:18     79s] Ignoring AAE DB Resetting ...
[12/13 15:28:18     79s] Reset timing graph done.
[12/13 15:28:18     79s] Ignoring AAE DB Resetting ...
[12/13 15:28:18     79s] Analyzing clock structure...
[12/13 15:28:18     79s] Analyzing clock structure done.
[12/13 15:28:18     79s] Reset timing graph...
[12/13 15:28:18     79s] Ignoring AAE DB Resetting ...
[12/13 15:28:18     79s] Reset timing graph done.
[12/13 15:28:18     79s] Extracting original clock gating for clk...
[12/13 15:28:18     79s]   clock_tree clk contains 146 sinks and 0 clock gates.
[12/13 15:28:18     79s] Extracting original clock gating for clk done.
[12/13 15:28:18     79s] The skew group clk/constraint_sdc was created. It contains 146 sinks and 1 sources.
[12/13 15:28:18     79s] Checking clock tree convergence...
[12/13 15:28:18     79s] Checking clock tree convergence done.
[12/13 15:28:18     79s] <CMD> ctd_win -side none -id ctd_window
[12/13 15:28:18     79s] Clock tree timing engine global stage delay update for slow:setup.late...
[12/13 15:28:18     79s] Turning off fast DC mode.
[12/13 15:28:18     79s] End AAE Lib Interpolated Model. (MEM=2027.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:28:18     79s] Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/13 15:28:34     82s] <CMD> selectObject IO_Pin clk
[12/13 15:28:34     82s] <CMD> zoomSelected
[12/13 15:28:39     83s] <CMD> deselectObject IO_Pin clk
[12/13 15:28:39     83s] <CMD> selectObject Net clk
[12/13 15:28:39     83s] <CMD> zoomSelected
[12/13 15:28:39     83s] <CMD> deselectObject Net clk
[12/13 15:28:41     83s] <CMD> selectInst {mem_reg[9][5]}
[12/13 15:28:41     83s] <CMD> zoomSelected
[12/13 15:28:43     84s] <CMD> zoomBox 31.95300 68.68350 42.37550 79.20050
[12/13 15:28:43     84s] <CMD> zoomBox 32.67850 69.46800 41.53800 78.40750
[12/13 15:28:44     84s] <CMD> zoomBox 33.33700 70.60650 39.73800 77.06550
[12/13 15:28:44     84s] <CMD> zoomBox 33.58150 71.04850 39.02250 76.53900
[12/13 15:28:44     84s] <CMD> zoomBox 32.32100 68.79850 42.74550 79.31750
[12/13 15:28:45     84s] <CMD> zoomBox 29.13700 62.88500 52.63200 86.59300
[12/13 15:28:47     84s] <CMD> deselectInst {mem_reg[9][5]}
[12/13 15:28:48     84s] <CMD> zoomBox 18.63350 55.95400 63.64300 101.37100
[12/13 15:28:48     84s] <CMD> zoomBox -9.18100 37.84800 92.26050 140.20800
[12/13 15:28:49     84s] <CMD> zoomBox -28.38500 25.34800 112.01850 167.02300
[12/13 15:28:50     85s] <CMD> pan 9.98950 -5.11650
[12/13 15:28:52     85s] <CMD> pan -2.54300 0.87800
[12/13 15:29:02     86s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/13 15:29:02     86s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix fifo_postCTS -outDir timingReports
[12/13 15:29:02     86s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:26.7/0:15:25.2 (0.1), mem = 2070.8M
[12/13 15:29:02     86s] 
[12/13 15:29:02     86s] TimeStamp Deleting Cell Server Begin ...
[12/13 15:29:02     86s] 
[12/13 15:29:02     86s] TimeStamp Deleting Cell Server End ...
[12/13 15:29:02     86s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2011.2M, EPOCH TIME: 1765619942.183867
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2011.2M, EPOCH TIME: 1765619942.183902
[12/13 15:29:02     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2011.2M, EPOCH TIME: 1765619942.183917
[12/13 15:29:02     86s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2011.2M, EPOCH TIME: 1765619942.183949
[12/13 15:29:02     86s] Start to check current routing status for nets...
[12/13 15:29:02     86s] All nets are already routed correctly.
[12/13 15:29:02     86s] End to check current routing status for nets (mem=2011.2M)
[12/13 15:29:02     86s] Effort level <high> specified for reg2reg path_group
[12/13 15:29:02     86s] All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2027.8M, EPOCH TIME: 1765619942.217778
[12/13 15:29:02     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2027.8M, EPOCH TIME: 1765619942.217958
[12/13 15:29:02     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.8M, EPOCH TIME: 1765619942.218027
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2027.8M, EPOCH TIME: 1765619942.218130
[12/13 15:29:02     86s] Max number of tech site patterns supported in site array is 256.
[12/13 15:29:02     86s] Core basic site is gsclib090site
[12/13 15:29:02     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2027.8M, EPOCH TIME: 1765619942.218161
[12/13 15:29:02     86s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:29:02     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:29:02     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2027.8M, EPOCH TIME: 1765619942.218242
[12/13 15:29:02     86s] Fast DP-INIT is on for default
[12/13 15:29:02     86s] Atter site array init, number of instance map data is 0.
[12/13 15:29:02     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2027.8M, EPOCH TIME: 1765619942.218890
[12/13 15:29:02     86s] 
[12/13 15:29:02     86s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:29:02     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2027.8M, EPOCH TIME: 1765619942.219161
[12/13 15:29:02     86s] All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2027.8M, EPOCH TIME: 1765619942.219272
[12/13 15:29:02     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2027.8M, EPOCH TIME: 1765619942.219396
[12/13 15:29:02     86s] Starting delay calculation for Hold views
[12/13 15:29:02     86s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 15:29:02     86s] #################################################################################
[12/13 15:29:02     86s] # Design Stage: PreRoute
[12/13 15:29:02     86s] # Design Name: fifo
[12/13 15:29:02     86s] # Design Mode: 90nm
[12/13 15:29:02     86s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:29:02     86s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:29:02     86s] # Signoff Settings: SI Off 
[12/13 15:29:02     86s] #################################################################################
[12/13 15:29:02     86s] Calculate delays in BcWc mode...
[12/13 15:29:02     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 2025.8M, InitMEM = 2025.8M)
[12/13 15:29:02     86s] Start delay calculation (fullDC) (1 T). (MEM=2025.81)
[12/13 15:29:02     86s] *** Calculating scaling factor for fast_timing libraries using the default operating condition of each library.
[12/13 15:29:02     86s] End AAE Lib Interpolated Model. (MEM=2037.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:29:02     86s] Total number of fetched objects 340
[12/13 15:29:02     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:29:02     86s] End delay calculation. (MEM=2070.76 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:29:02     86s] End delay calculation (fullDC). (MEM=2070.76 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:29:02     86s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2070.8M) ***
[12/13 15:29:02     86s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:27 mem=2070.8M)
[12/13 15:29:02     86s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.211  | -0.211  |  1.685  |
|           TNS (ns):| -19.279 | -19.279 |  0.000  |
|    Violating Paths:|   249   |   249   |    0    |
|          All Paths:|   429   |   287   |   285   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/13 15:29:02     86s] All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2029.8M, EPOCH TIME: 1765619942.328141
[12/13 15:29:02     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1765619942.328309
[12/13 15:29:02     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2029.8M, EPOCH TIME: 1765619942.328377
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2029.8M, EPOCH TIME: 1765619942.328468
[12/13 15:29:02     86s] Max number of tech site patterns supported in site array is 256.
[12/13 15:29:02     86s] Core basic site is gsclib090site
[12/13 15:29:02     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2029.8M, EPOCH TIME: 1765619942.328496
[12/13 15:29:02     86s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:29:02     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:29:02     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1765619942.328574
[12/13 15:29:02     86s] Fast DP-INIT is on for default
[12/13 15:29:02     86s] Atter site array init, number of instance map data is 0.
[12/13 15:29:02     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2029.8M, EPOCH TIME: 1765619942.329216
[12/13 15:29:02     86s] 
[12/13 15:29:02     86s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:29:02     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2029.8M, EPOCH TIME: 1765619942.329473
[12/13 15:29:02     86s] All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2029.8M, EPOCH TIME: 1765619942.329575
[12/13 15:29:02     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1765619942.329702
[12/13 15:29:02     86s] Density: 72.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2029.8M, EPOCH TIME: 1765619942.331532
[12/13 15:29:02     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1765619942.331659
[12/13 15:29:02     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2029.8M, EPOCH TIME: 1765619942.331717
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2029.8M, EPOCH TIME: 1765619942.331789
[12/13 15:29:02     86s] Max number of tech site patterns supported in site array is 256.
[12/13 15:29:02     86s] Core basic site is gsclib090site
[12/13 15:29:02     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2029.8M, EPOCH TIME: 1765619942.331812
[12/13 15:29:02     86s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:29:02     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:29:02     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1765619942.331885
[12/13 15:29:02     86s] Fast DP-INIT is on for default
[12/13 15:29:02     86s] Atter site array init, number of instance map data is 0.
[12/13 15:29:02     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2029.8M, EPOCH TIME: 1765619942.332495
[12/13 15:29:02     86s] 
[12/13 15:29:02     86s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:29:02     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:2029.8M, EPOCH TIME: 1765619942.332661
[12/13 15:29:02     86s] All LLGs are deleted
[12/13 15:29:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:140).
[12/13 15:29:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:29:02     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2029.8M, EPOCH TIME: 1765619942.332753
[12/13 15:29:02     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1765619942.332876
[12/13 15:29:02     86s] Reported timing to dir timingReports
[12/13 15:29:02     86s] Total CPU time: 0.19 sec
[12/13 15:29:02     86s] Total Real time: 0.0 sec
[12/13 15:29:02     86s] Total Memory Usage: 2003.242188 Mbytes
[12/13 15:29:02     86s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:26.9/0:15:25.4 (0.1), mem = 2003.2M
[12/13 15:29:02     86s] 
[12/13 15:29:02     86s] =============================================================================================
[12/13 15:29:02     86s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[12/13 15:29:02     86s] =============================================================================================
[12/13 15:29:02     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 15:29:02     86s] ---------------------------------------------------------------------------------------------
[12/13 15:29:02     86s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:29:02     86s] [ OptSummaryReport       ]      1   0:00:00.0  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 15:29:02     86s] [ TimingUpdate           ]      1   0:00:00.0  (  17.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 15:29:02     86s] [ FullDelayCalc          ]      1   0:00:00.0  (  18.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/13 15:29:02     86s] [ TimingReport           ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/13 15:29:02     86s] [ GenerateReports        ]      1   0:00:00.0  (  14.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/13 15:29:02     86s] [ MISC                   ]          0:00:00.1  (  41.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/13 15:29:02     86s] ---------------------------------------------------------------------------------------------
[12/13 15:29:02     86s]  timeDesign #3 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/13 15:29:02     86s] ---------------------------------------------------------------------------------------------
[12/13 15:29:02     86s] 
[12/13 15:29:07     87s] <CMD> getAnalysisMode -checkType -quiet
[12/13 15:29:10     87s] <CMD> get_time_unit
[12/13 15:29:10     87s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[12/13 15:29:10     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 15:29:10     87s] #################################################################################
[12/13 15:29:10     87s] # Design Stage: PreRoute
[12/13 15:29:10     87s] # Design Name: fifo
[12/13 15:29:10     87s] # Design Mode: 90nm
[12/13 15:29:10     87s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:29:10     87s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:29:10     87s] # Signoff Settings: SI Off 
[12/13 15:29:10     87s] #################################################################################
[12/13 15:29:10     87s] Calculate delays in BcWc mode...
[12/13 15:29:10     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 2014.1M, InitMEM = 2014.1M)
[12/13 15:29:10     87s] Start delay calculation (fullDC) (1 T). (MEM=2014.14)
[12/13 15:29:10     87s] *** Calculating scaling factor for slow_timing libraries using the default operating condition of each library.
[12/13 15:29:10     87s] End AAE Lib Interpolated Model. (MEM=2025.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:29:10     87s] Total number of fetched objects 340
[12/13 15:29:10     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:29:10     87s] End delay calculation. (MEM=2076.88 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:29:10     87s] End delay calculation (fullDC). (MEM=2076.88 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:29:10     87s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2076.9M) ***
[12/13 15:29:10     87s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/13 15:29:10     87s] Parsing file top.mtarpt...
[12/13 15:29:10     87s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[12/13 15:29:10     87s] This could be because the report is not of the correct format,
[12/13 15:29:10     87s] or because it does not contain any paths (because there are no
[12/13 15:29:10     87s] failing paths in the design, for instance).
[12/13 15:29:10     87s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
[12/13 15:29:18     88s] <CMD> get_time_unit
[12/13 15:29:18     88s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[12/13 15:29:18     88s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 15:29:18     88s] #################################################################################
[12/13 15:29:18     88s] # Design Stage: PreRoute
[12/13 15:29:18     88s] # Design Name: fifo
[12/13 15:29:18     88s] # Design Mode: 90nm
[12/13 15:29:18     88s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:29:18     88s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:29:18     88s] # Signoff Settings: SI Off 
[12/13 15:29:18     88s] #################################################################################
[12/13 15:29:18     88s] Calculate delays in BcWc mode...
[12/13 15:29:18     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 2065.4M, InitMEM = 2065.4M)
[12/13 15:29:18     88s] Start delay calculation (fullDC) (1 T). (MEM=2065.37)
[12/13 15:29:18     88s] End AAE Lib Interpolated Model. (MEM=2076.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:29:18     88s] Total number of fetched objects 340
[12/13 15:29:18     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:29:18     88s] End delay calculation. (MEM=2081.41 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:29:18     88s] End delay calculation (fullDC). (MEM=2081.41 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:29:18     88s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2081.4M) ***
[12/13 15:29:18     88s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/13 15:29:18     88s] Parsing file top.mtarpt...
[12/13 15:30:00     92s] <CMD> selectInst {mem_reg[15][0]}
[12/13 15:30:00     92s] <CMD> zoomSelected
[12/13 15:30:00     92s] <CMD> editSelect -net {mem[15][0]}
[12/13 15:30:00     92s] <CMD> zoomSelected
[12/13 15:30:01     92s] <CMD> editSelect -net {mem[15][0]}
[12/13 15:30:01     92s] <CMD> zoomSelected
[12/13 15:30:01     92s] <CMD> selectInst g5780__8428
[12/13 15:30:01     92s] <CMD> zoomSelected
[12/13 15:30:01     92s] <CMD> editSelect -net n_172
[12/13 15:30:01     92s] <CMD> zoomSelected
[12/13 15:30:02     92s] <CMD> zoomBox 35.02750 57.49850 66.92700 89.68700
[12/13 15:30:02     92s] <CMD> zoomBox 32.25250 55.88900 69.78150 93.75800
[12/13 15:30:03     92s] <CMD> zoomBox 20.62950 49.14750 81.73950 110.81100
[12/13 15:30:03     92s] <CMD> zoomBox 15.32800 46.05000 87.22250 118.59550
[12/13 15:30:18     93s] <CMD> all_analysis_views
[12/13 15:30:18     93s] <CMD> all_setup_analysis_views
[12/13 15:30:18     93s] <CMD> all_hold_analysis_views
[12/13 15:30:18     93s] <CMD> get_analysis_view $view -delay_corner
[12/13 15:30:18     93s] <CMD> get_delay_corner $dc -rc_corner
[12/13 15:30:21     93s] <CMD> selectInst {mem_reg[15][0]}
[12/13 15:30:21     93s] <CMD> zoomSelected
[12/13 15:30:21     93s] <CMD> editSelect -net {mem[15][0]}
[12/13 15:30:21     93s] <CMD> zoomSelected
[12/13 15:30:21     93s] <CMD> selectInst g5780__8428
[12/13 15:30:21     93s] <CMD> zoomSelected
[12/13 15:30:22     93s] <CMD> all_analysis_views
[12/13 15:30:22     93s] <CMD> all_setup_analysis_views
[12/13 15:30:22     93s] <CMD> all_hold_analysis_views
[12/13 15:30:22     93s] <CMD> get_analysis_view $view -delay_corner
[12/13 15:30:22     93s] <CMD> get_delay_corner $dc -rc_corner
[12/13 15:31:11     97s] <CMD> ecoAddRepeater -cell {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -net {mem[15][0]}
[12/13 15:31:11     97s] #################################################################################
[12/13 15:31:11     97s] # Design Stage: PreRoute
[12/13 15:31:11     97s] # Design Name: fifo
[12/13 15:31:11     97s] # Design Mode: 90nm
[12/13 15:31:11     97s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:31:11     97s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:31:11     97s] # Signoff Settings: SI Off 
[12/13 15:31:11     97s] #################################################################################
[12/13 15:31:11     97s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 15:31:11     97s] #################################################################################
[12/13 15:31:11     97s] # Design Stage: PreRoute
[12/13 15:31:11     97s] # Design Name: fifo
[12/13 15:31:11     97s] # Design Mode: 90nm
[12/13 15:31:11     97s] # Analysis Mode: MMMC Non-OCV 
[12/13 15:31:11     97s] # Parasitics Mode: No SPEF/RCDB 
[12/13 15:31:11     97s] # Signoff Settings: SI Off 
[12/13 15:31:11     97s] #################################################################################
[12/13 15:31:11     97s] Calculate delays in BcWc mode...
[12/13 15:31:11     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 2069.9M, InitMEM = 2069.9M)
[12/13 15:31:11     97s] Start delay calculation (fullDC) (1 T). (MEM=2069.89)
[12/13 15:31:11     97s] End AAE Lib Interpolated Model. (MEM=2081.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:31:11     97s] Total number of fetched objects 340
[12/13 15:31:11     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 15:31:11     97s] End delay calculation. (MEM=2087.93 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:31:11     97s] End delay calculation (fullDC). (MEM=2087.93 CPU=0:00:00.0 REAL=0:00:00.0)
[12/13 15:31:11     97s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2087.9M) ***
[12/13 15:31:11     97s]    _____________________________________________________________
[12/13 15:31:11     97s]   /  Design State
[12/13 15:31:11     97s]  +--------------------------------------------------------------
[12/13 15:31:11     97s]  | signal nets: 
[12/13 15:31:11     97s]  |    routed nets:        0 (0.0% routed)
[12/13 15:31:11     97s]  |     total nets:      339
[12/13 15:31:11     97s]  | clock nets: 
[12/13 15:31:11     97s]  |    routed nets:        0 (0.0% routed)
[12/13 15:31:11     97s]  |     total nets:        1
[12/13 15:31:11     97s]  +--------------------------------------------------------------
[12/13 15:31:11     97s] **INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
[12/13 15:31:11     97s] ### Creating TopoMgr, started
[12/13 15:31:11     97s] ### Creating TopoMgr, finished
[12/13 15:31:11     97s] #optDebug: Start CG creation (mem=2087.9M)
[12/13 15:31:11     97s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 18.270000 
[12/13 15:31:11     97s] (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgPrt (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgEgp (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgPbk (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgNrb(cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgObs (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgCon (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s]  ...processing cgPdm (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2209.8M)
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'mem[15][0]' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC0_mem_15_0 (BUFX12) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON0_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC1_mem_15_0 (BUFX16) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON1_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC2_mem_15_0 (BUFX2) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON2_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC3_mem_15_0 (BUFX20) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON3_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC4_mem_15_0 (BUFX3) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON4_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC5_mem_15_0 (BUFX4) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON5_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC6_mem_15_0 (BUFX6) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON6_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC7_mem_15_0 (BUFX8) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON7_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC8_mem_15_0 (CLKBUFX12) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON8_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC9_mem_15_0 (CLKBUFX16) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON9_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC10_mem_15_0 (CLKBUFX2) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON10_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC11_mem_15_0 (CLKBUFX20) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON11_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC12_mem_15_0 (CLKBUFX3) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON12_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC13_mem_15_0 (CLKBUFX4) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON13_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC14_mem_15_0 (CLKBUFX6) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON14_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC15_mem_15_0 (CLKBUFX8) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX1].
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON15_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC16_mem_15_0 (CLKINVX1) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON16_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC17_mem_15_0 (CLKINVX1) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX12].
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON17_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC18_mem_15_0 (CLKINVX12) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] **WARN: (IMPOPT-3706):	RC data of net 'FE_ECON18_mem_15_0' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[12/13 15:31:11     97s] Add inst FE_ECOC19_mem_15_0 (CLKINVX12) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX16].
[12/13 15:31:11     97s] **WARN: (EMS-27):	Message (IMPOPT-3706) has exceeded the current message display limit of 20.
[12/13 15:31:11     97s] To increase the message display limit, refer to the product command reference manual.
[12/13 15:31:11     97s] Add inst FE_ECOC20_mem_15_0 (CLKINVX16) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC21_mem_15_0 (CLKINVX16) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX2].
[12/13 15:31:11     97s] Add inst FE_ECOC22_mem_15_0 (CLKINVX2) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC23_mem_15_0 (CLKINVX2) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX20].
[12/13 15:31:11     97s] Add inst FE_ECOC24_mem_15_0 (CLKINVX20) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC25_mem_15_0 (CLKINVX20) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX3].
[12/13 15:31:11     97s] Add inst FE_ECOC26_mem_15_0 (CLKINVX3) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC27_mem_15_0 (CLKINVX3) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX4].
[12/13 15:31:11     97s] Add inst FE_ECOC28_mem_15_0 (CLKINVX4) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC29_mem_15_0 (CLKINVX4) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX6].
[12/13 15:31:11     97s] Add inst FE_ECOC30_mem_15_0 (CLKINVX6) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC31_mem_15_0 (CLKINVX6) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [CLKINVX8].
[12/13 15:31:11     97s] Add inst FE_ECOC32_mem_15_0 (CLKINVX8) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC33_mem_15_0 (CLKINVX8) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX1].
[12/13 15:31:11     97s] Add inst FE_ECOC34_mem_15_0 (INVX1) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC35_mem_15_0 (INVX1) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX12].
[12/13 15:31:11     97s] Add inst FE_ECOC36_mem_15_0 (INVX12) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC37_mem_15_0 (INVX12) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX16].
[12/13 15:31:11     97s] Add inst FE_ECOC38_mem_15_0 (INVX16) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC39_mem_15_0 (INVX16) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX2].
[12/13 15:31:11     97s] Add inst FE_ECOC40_mem_15_0 (INVX2) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC41_mem_15_0 (INVX2) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX20].
[12/13 15:31:11     97s] Add inst FE_ECOC42_mem_15_0 (INVX20) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC43_mem_15_0 (INVX20) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX3].
[12/13 15:31:11     97s] Add inst FE_ECOC44_mem_15_0 (INVX3) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC45_mem_15_0 (INVX3) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX4].
[12/13 15:31:11     97s] Add inst FE_ECOC46_mem_15_0 (INVX4) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC47_mem_15_0 (INVX4) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX6].
[12/13 15:31:11     97s] Add inst FE_ECOC48_mem_15_0 (INVX6) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC49_mem_15_0 (INVX6) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVX8].
[12/13 15:31:11     97s] Add inst FE_ECOC50_mem_15_0 (INVX8) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC51_mem_15_0 (INVX8) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Adding a pair of inverters [INVXL].
[12/13 15:31:11     97s] Add inst FE_ECOC52_mem_15_0 (INVXL) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] Add inst FE_ECOC53_mem_15_0 (INVXL) to drive load g5780__8428/A0 mem_reg[15][0]/D 
[12/13 15:31:11     97s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2233.1M, EPOCH TIME: 1765620071.932295
[12/13 15:31:11     97s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2233.1M, EPOCH TIME: 1765620071.932372
[12/13 15:31:11     97s] Processing tracks to init pin-track alignment.
[12/13 15:31:11     97s] z: 2, totalTracks: 1
[12/13 15:31:11     97s] z: 4, totalTracks: 1
[12/13 15:31:11     97s] z: 6, totalTracks: 1
[12/13 15:31:11     97s] z: 8, totalTracks: 1
[12/13 15:31:11     97s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 15:31:11     97s] All LLGs are deleted
[12/13 15:31:11     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2233.1M, EPOCH TIME: 1765620071.934711
[12/13 15:31:11     97s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.934875
[12/13 15:31:11     97s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2233.1M, EPOCH TIME: 1765620071.934959
[12/13 15:31:11     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2233.1M, EPOCH TIME: 1765620071.935139
[12/13 15:31:11     97s] Max number of tech site patterns supported in site array is 256.
[12/13 15:31:11     97s] Core basic site is gsclib090site
[12/13 15:31:11     97s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2233.1M, EPOCH TIME: 1765620071.935173
[12/13 15:31:11     97s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 15:31:11     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 15:31:11     97s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.935294
[12/13 15:31:11     97s] Fast DP-INIT is on for default
[12/13 15:31:11     97s] Atter site array init, number of instance map data is 0.
[12/13 15:31:11     97s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.001, REAL:0.001, MEM:2233.1M, EPOCH TIME: 1765620071.935988
[12/13 15:31:11     97s] 
[12/13 15:31:11     97s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:31:11     97s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2233.1M, EPOCH TIME: 1765620071.936246
[12/13 15:31:11     97s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2233.1M, EPOCH TIME: 1765620071.936268
[12/13 15:31:11     97s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.936288
[12/13 15:31:11     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2233.1MB).
[12/13 15:31:11     97s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.004, REAL:0.004, MEM:2233.1M, EPOCH TIME: 1765620071.936341
[12/13 15:31:11     97s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.004, REAL:0.004, MEM:2233.1M, EPOCH TIME: 1765620071.936359
[12/13 15:31:11     97s] TDRefine: refinePlace mode is spiral
[12/13 15:31:11     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.43717.1
[12/13 15:31:11     97s] OPERPROF: Starting RefinePlace at level 1, MEM:2233.1M, EPOCH TIME: 1765620071.936384
[12/13 15:31:11     97s] *** Starting refinePlace (0:01:38 mem=2233.1M) ***
[12/13 15:31:11     97s] Total net bbox length = 5.839e+03 (2.989e+03 2.849e+03) (ext = 5.085e+02)
[12/13 15:31:11     97s] 
[12/13 15:31:11     97s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[12/13 15:31:11     97s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/13 15:31:11     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 15:31:11     97s] Enhanced MH flow has been turned off for floorplan mode.
[12/13 15:31:11     97s] (I)      Default pattern map key = fifo_default.
[12/13 15:31:11     97s] (I)      Default pattern map key = fifo_default.
[12/13 15:31:11     97s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2233.1M, EPOCH TIME: 1765620071.937994
[12/13 15:31:11     97s] Starting refinePlace ...
[12/13 15:31:11     97s] (I)      Default pattern map key = fifo_default.
[12/13 15:31:11     97s] One DDP V2 for no tweak run.
[12/13 15:31:11     97s] (I)      Default pattern map key = fifo_default.
[12/13 15:31:11     97s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2233.1M, EPOCH TIME: 1765620071.939625
[12/13 15:31:11     97s] DDP initSite1 nrRow 28 nrJob 28
[12/13 15:31:11     97s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2233.1M, EPOCH TIME: 1765620071.939653
[12/13 15:31:11     97s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.939668
[12/13 15:31:11     97s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2233.1M, EPOCH TIME: 1765620071.939679
[12/13 15:31:11     97s] DDP markSite nrRow 28 nrJob 28
[12/13 15:31:11     97s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.939700
[12/13 15:31:11     97s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.939710
[12/13 15:31:11     97s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2233.1M, EPOCH TIME: 1765620071.939795
[12/13 15:31:11     97s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2233.1M, EPOCH TIME: 1765620071.939805
[12/13 15:31:11     97s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.939865
[12/13 15:31:11     97s] ** Cut row section cpu time 0:00:00.0.
[12/13 15:31:11     97s]  ** Cut row section real time 0:00:00.0.
[12/13 15:31:11     97s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2233.1M, EPOCH TIME: 1765620071.939883
[12/13 15:31:11     97s]   Spread Effort: high, standalone mode, useDDP on.
[12/13 15:31:11     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2233.1MB) @(0:01:38 - 0:01:38).
[12/13 15:31:11     97s] Move report: preRPlace moves 381 insts, mean move: 7.92 um, max move: 31.03 um 
[12/13 15:31:11     97s] 	Max move on inst (FE_ECOC35_mem_15_0): (51.62, 71.92) --> (25.81, 66.70)
[12/13 15:31:11     97s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVX1
[12/13 15:31:11     97s] wireLenOptFixPriorityInst 0 inst fixed
[12/13 15:31:11     97s] 
[12/13 15:31:11     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/13 15:31:11     97s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 15:31:11     97s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 15:31:11     97s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 15:31:11     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2249.1MB) @(0:01:38 - 0:01:38).
[12/13 15:31:11     97s] Move report: Detail placement moves 381 insts, mean move: 7.92 um, max move: 31.03 um 
[12/13 15:31:11     97s] 	Max move on inst (FE_ECOC35_mem_15_0): (51.62, 71.92) --> (25.81, 66.70)
[12/13 15:31:11     97s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2249.1MB
[12/13 15:31:11     97s] Statistics of distance of Instance movement in refine placement:
[12/13 15:31:11     97s]   maximum (X+Y) =        31.03 um
[12/13 15:31:11     97s]   inst (FE_ECOC35_mem_15_0) with max move: (51.62, 71.92) -> (25.81, 66.7)
[12/13 15:31:11     97s]   mean    (X+Y) =         7.92 um
[12/13 15:31:11     97s] Summary Report:
[12/13 15:31:11     97s] Instances move: 381 (out of 381 movable)
[12/13 15:31:11     97s] Instances flipped: 0
[12/13 15:31:11     97s] Mean displacement: 7.92 um
[12/13 15:31:11     97s] Max displacement: 31.03 um (Instance: FE_ECOC35_mem_15_0) (51.62, 71.92) -> (25.81, 66.7)
[12/13 15:31:11     97s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVX1
[12/13 15:31:11     97s] Total instances moved : 381
[12/13 15:31:11     97s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.007, REAL:0.008, MEM:2249.1M, EPOCH TIME: 1765620071.945980
[12/13 15:31:11     97s] Total net bbox length = 8.672e+03 (4.701e+03 3.971e+03) (ext = 4.766e+02)
[12/13 15:31:11     97s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2249.1MB
[12/13 15:31:11     97s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2249.1MB) @(0:01:38 - 0:01:38).
[12/13 15:31:11     97s] *** Finished refinePlace (0:01:38 mem=2249.1M) ***
[12/13 15:31:11     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.43717.1
[12/13 15:31:11     97s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.010, MEM:2249.1M, EPOCH TIME: 1765620071.946122
[12/13 15:31:11     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2249.1M, EPOCH TIME: 1765620071.946134
[12/13 15:31:11     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:521).
[12/13 15:31:11     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 15:31:11     97s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:2249.1M, EPOCH TIME: 1765620071.946220
[12/13 15:31:11     97s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.000, REAL:0.000, MEM:2249.1M, EPOCH TIME: 1765620071.946384
[12/13 15:31:11     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2176.1M, EPOCH TIME: 1765620071.947020
[12/13 15:31:15     98s] <CMD> zoomBox 25.16500 50.39650 70.16500 95.80400
[12/13 15:31:16     98s] <CMD> zoomBox -2.71500 32.64500 83.49150 119.63200
[12/13 15:31:16     98s] <CMD> zoomBox -39.36300 9.31050 101.01000 150.95450
[12/13 15:31:17     98s] <CMD> zoomBox 6.68750 34.05700 79.96400 107.99700
[12/13 15:31:17     98s] <CMD> zoomBox 14.46550 37.81100 76.75050 100.66000
[12/13 15:31:24     98s] <CMD> zoomBox -4.44400 32.08550 81.76400 119.07400
[12/13 15:31:24     98s] <CMD> zoomBox -16.46900 28.44400 84.95250 130.78400
[12/13 15:31:26     99s] <CMD> pan 11.41500 17.49150
[12/13 15:31:27     99s] <CMD> zoomBox 2.97550 5.74600 89.18400 92.73500
[12/13 15:31:27     99s] <CMD> zoomBox 9.95100 9.34250 83.22850 83.28350
[12/13 15:31:27     99s] <CMD> zoomBox 15.88050 12.34250 78.16650 75.19250
[12/13 15:31:27     99s] <CMD> zoomBox 25.20400 17.06000 70.20600 62.46950
[12/13 15:31:28     99s] <CMD> zoomBox 28.62700 19.09450 66.87900 57.69300
[12/13 15:31:28     99s] <CMD> zoomBox 32.03350 20.76450 64.54800 53.57350
[12/13 15:31:29     99s] <CMD> zoomBox 34.95450 22.19000 62.59200 50.07800
[12/13 15:31:29     99s] <CMD> zoomBox 37.44250 23.40200 60.93500 47.10700
[12/13 15:31:29     99s] <CMD> zoomBox 39.56250 24.42750 59.53100 44.57700
[12/13 15:31:29     99s] <CMD> zoomBox 41.38350 25.29150 58.35700 42.41850
[12/13 15:31:30    100s] <CMD> zoomBox 48.68700 28.51900 55.08850 34.97850
[12/13 15:31:32    100s] <CMD> deselectAll
[12/13 15:31:32    100s] <CMD> selectWire 9.2800 29.9800 84.6800 30.3400 1 VDD
[12/13 15:31:33    100s] <CMD> deselectAll
[12/13 15:31:33    100s] <CMD> selectWire 50.5350 30.5250 52.4150 30.6650 3 {rd_ptr[1]}
[12/13 15:31:35    100s] <CMD> zoomBox 46.20900 27.16500 58.47350 39.54050
[12/13 15:31:35    100s] <CMD> zoomBox 41.47200 24.57750 64.96800 48.28650
[12/13 15:31:35    100s] <CMD> zoomBox 29.04750 17.79300 82.00300 71.22800
[12/13 15:31:36    100s] <CMD> zoomBox 15.01450 10.13050 101.24400 97.14100
[12/13 15:32:04    102s] <CMD> zoomBox -2.76200 6.23250 215.48650 116.86600
[12/13 15:32:04    103s] <CMD> zoomBox -23.67500 1.64700 233.08800 131.80400
[12/13 15:32:05    103s] <CMD> zoomBox -48.27850 -3.74800 253.79550 149.37800
[12/13 15:32:07    103s] <CMD> pan -39.96150 30.54400
[12/13 15:32:08    103s] <CMD> zoomBox -58.18700 -9.50600 198.57600 120.65100
[12/13 15:32:09    103s] <CMD> zoomBox -32.64200 -2.51200 185.60650 108.12150
[12/13 15:32:10    103s] <CMD> pan -9.05500 20.94350
[12/13 15:32:40    106s] <CMD> saveDesign fifo_final
[12/13 15:32:40    106s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 15:32:40    106s] #% Begin save design ... (date=12/13 15:32:40, mem=1959.6M)
[12/13 15:32:40    106s] % Begin Save ccopt configuration ... (date=12/13 15:32:40, mem=1959.6M)
[12/13 15:32:40    106s] % End Save ccopt configuration ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1960.5M, current mem=1960.5M)
[12/13 15:32:40    106s] % Begin Save netlist data ... (date=12/13 15:32:40, mem=1960.5M)
[12/13 15:32:40    106s] Writing Binary DB to fifo_final.dat/fifo.v.bin in single-threaded mode...
[12/13 15:32:40    106s] % End Save netlist data ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.1M, current mem=1961.1M)
[12/13 15:32:40    106s] Saving symbol-table file ...
[12/13 15:32:40    106s] Saving congestion map file fifo_final.dat/fifo.route.congmap.gz ...
[12/13 15:32:40    106s] % Begin Save AAE data ... (date=12/13 15:32:40, mem=1961.8M)
[12/13 15:32:40    106s] Saving AAE Data ...
[12/13 15:32:40    106s] % End Save AAE data ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.8M, current mem=1961.8M)
[12/13 15:32:40    106s] Saving preference file fifo_final.dat/gui.pref.tcl ...
[12/13 15:32:40    106s] Saving mode setting ...
[12/13 15:32:40    106s] Saving global file ...
[12/13 15:32:40    106s] % Begin Save floorplan data ... (date=12/13 15:32:40, mem=1963.8M)
[12/13 15:32:40    106s] Saving floorplan file ...
[12/13 15:32:40    106s] % End Save floorplan data ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1963.8M, current mem=1963.8M)
[12/13 15:32:40    106s] Saving Drc markers ...
[12/13 15:32:40    106s] ... No Drc file written since there is no markers found.
[12/13 15:32:40    106s] % Begin Save placement data ... (date=12/13 15:32:40, mem=1963.8M)
[12/13 15:32:40    106s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/13 15:32:40    106s] Save Adaptive View Pruning View Names to Binary file
[12/13 15:32:40    106s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2206.5M) ***
[12/13 15:32:40    106s] % End Save placement data ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1964.1M, current mem=1964.1M)
[12/13 15:32:40    106s] % Begin Save routing data ... (date=12/13 15:32:40, mem=1964.1M)
[12/13 15:32:40    106s] Saving route file ...
[12/13 15:32:40    106s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2203.5M) ***
[12/13 15:32:40    106s] % End Save routing data ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1964.4M, current mem=1964.4M)
[12/13 15:32:40    106s] Saving property file fifo_final.dat/fifo.prop
[12/13 15:32:40    106s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2206.5M) ***
[12/13 15:32:40    106s] % Begin Save power constraints data ... (date=12/13 15:32:40, mem=1965.5M)
[12/13 15:32:40    106s] % End Save power constraints data ... (date=12/13 15:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1965.5M, current mem=1965.5M)
[12/13 15:32:41    106s] Generated self-contained design fifo_final.dat
[12/13 15:32:41    106s] #% End save design ... (date=12/13 15:32:41, total cpu=0:00:00.2, real=0:00:01.0, peak res=1967.3M, current mem=1967.3M)
[12/13 15:32:41    106s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/13 15:32:47    107s] <CMD> zoomBox -116.40150 -47.12550 76.10000 109.35250 designview.win
[12/13 15:32:50    108s] <CMD> ::Win::pan designview.win -135464 -14260
[12/13 15:33:22    110s] <CMD> zoomBox -9.77750 -17.65950 249.95250 103.93650 designview.win
[12/13 15:33:22    110s] <CMD> zoomBox -51.32600 -40.04800 308.16200 128.25100 designview.win
[12/13 15:33:23    110s] <CMD> ::Win::pan designview.win 84806 15385
[12/13 15:33:24    110s] <CMD> zoomBox -64.26250 -34.31600 241.30200 108.73800 designview.win
[12/13 15:33:24    110s] <CMD> zoomBox -39.21600 -22.90500 220.51350 98.69050 designview.win
[12/13 15:33:25    111s] <CMD> ::Win::pan designview.win 67779 -15182
[12/13 15:33:26    111s] <CMD> zoomBox -107.63750 -48.81750 251.84950 119.48100 designview.win
[12/13 15:33:26    111s] <CMD> zoomBox -196.05900 -79.66050 301.50100 153.27850 designview.win
[12/13 15:33:26    111s] <CMD> zoomBox -120.68150 -47.66450 238.80600 120.63400 designview.win
[12/13 15:33:26    111s] <CMD> zoomBox -91.24350 -35.16900 214.32100 107.88500 designview.win
[12/13 15:33:27    111s] <CMD> zoomBox -66.22100 -24.54750 193.50900 97.04850 designview.win
[12/13 15:33:27    111s] <CMD> zoomBox -44.95250 -15.51950 175.81900 87.83750 designview.win
[12/13 15:33:27    111s] <CMD> zoomBox -26.87400 -7.84550 160.78200 80.00800 designview.win
[12/13 15:33:28    111s] <CMD> zoomBox -43.55350 -14.77650 177.21900 88.58100 designview.win
[12/13 15:34:10    114s] <CMD> ctd_win -side left -id ctdMain
[12/13 15:34:10    114s] 
[12/13 15:34:10    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 15:34:10    114s] Summary for sequential cells identification: 
[12/13 15:34:10    114s]   Identified SBFF number: 112
[12/13 15:34:10    114s]   Identified MBFF number: 0
[12/13 15:34:10    114s]   Identified SB Latch number: 0
[12/13 15:34:10    114s]   Identified MB Latch number: 0
[12/13 15:34:10    114s]   Not identified SBFF number: 8
[12/13 15:34:10    114s]   Not identified MBFF number: 0
[12/13 15:34:10    114s]   Not identified SB Latch number: 0
[12/13 15:34:10    114s]   Not identified MB Latch number: 0
[12/13 15:34:10    114s]   Number of sequential cells which are not FFs: 32
[12/13 15:34:10    114s]  Visiting view : setup
[12/13 15:34:10    114s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[12/13 15:34:10    114s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[12/13 15:34:10    114s]  Visiting view : hold
[12/13 15:34:10    114s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[12/13 15:34:10    114s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[12/13 15:34:10    114s] TLC MultiMap info (StdDelay):
[12/13 15:34:10    114s]   : fast + fast_timing + 0 + no RcCorner := 11ps
[12/13 15:34:10    114s]   : fast + fast_timing + 0 + rc_corner := 12.1ps
[12/13 15:34:10    114s]   : slow + slow_timing + 0 + no RcCorner := 33ps
[12/13 15:34:10    114s]   : slow + slow_timing + 0 + rc_corner := 36ps
[12/13 15:34:10    114s]  Setting StdDelay to: 36ps
[12/13 15:34:10    114s] 
[12/13 15:34:10    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
