PIN			FPGA			DB				COMMIT

CLK			U18				X1				50MHz
RSTN		J15				PL_RESET

TXD1		W13				J3-12
RXD1		U12				J3-14
MDC			K14				pl_eth_mdc
MDIO		D20				pl_eth_mdio
ETH_RST		G15				pl_eth_rst

TXD			K18				pl_uart_txd
RXD			J14				pl_uart_rxd
TDI			T14				J3-9
TCK			V12				J3-11
TMS			T12				J3-13
TDO			V15				J3-15
TRST		W15				J3-16





