Amrutur, B. S. and Horowitz, M. A. 2000. Speed and power scaling of SRAM’s. IEEE J. Solid-State Circuits 35, 2, 175--185.
Omid Azizi , Aqeel Mahesri , Benjamin C. Lee , Sanjay J. Patel , Mark Horowitz, Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815967]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Chen, Y.-C., et al. 2003. An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device. In Proceedings of the International Electron Devices Meeting. 750--753.
De Sandre, G., et al. 2010. A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput. In Proceedings of the International Solid-State Circuits Conference. 268--269.
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Christophe Dubach , Timothy Jones , Michael O'Boyle, Microarchitectural Design Space Exploration Using an Architecture-Centric Approach, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.262-271, December 01-05, 2007[doi>10.1109/MICRO.2007.26]
K. Eshraghian , Kyoung-Rok Cho , O. Kavehei , Soon-Ku Kang , D. Abbott , Sung-Mo Steve Kang, Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.8, p.1407-1417, August 2011[doi>10.1109/TVLSI.2010.2049867]
International Technology Roadmap for Semiconductors. 2011. The Model for Assessment of cmoS Technologies And Roadmaps (MASTAR). http://www.itrs.net/models.html.
International Technology Roadmap for Semiconductors. 2012. Process Integration, Devices, and Structures 2012 Update. http://www.itrs.net/.
Engin Ipek , Sally A. McKee , Karan Singh , Rich Caruana , Bronis R. de Supinski , Martin Schulz, Efficient architectural design space exploration via predictive modeling, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-34, January 2008[doi>10.1145/1328195.1328196]
Joseph, P. J., et al. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the International Symposium on High-Performance Computer Architecture. 99--108.
P. J. Joseph , Kapil Vaswani , Matthew J. Thazhuthaveetil, A Predictive Performance Model for Superscalar Processors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.161-170, December 09-13, 2006[doi>10.1109/MICRO.2006.6]
Ron Kalla , Balaram Sinharoy , William J. Starke , Michael Floyd, Power7: IBM's Next-Generation Server Processor, IEEE Micro, v.30 n.2, p.7-15, March 2010[doi>10.1109/MM.2010.38]
Kau, D. C., et al. 2009. A stackable cross point phase change memory. In Proceedings of the IEEE International Electron Devices Meeting. 27.1.1--27.1.4.
Kawahara, T., et al. 2007. 2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional xurrent qrite and parallelizing-direction current read. In Proceedings of the International Solid-State Circuits Conference. 480--617.
Kim, K.-H., et al. 2010. Nanoscale resistive memory with intrinsic diode characteristics and long endurance. Appl. Physics Lett. 96, 5, 053106.1--053106.3.
Kim, Y.-B., et al. 2011. Bi-layered RRAM with unlimited endurance and extremely uniform switching. In Proceedings of the Symposium on VLSI Technology. 52--53.
Kirkpatrick, S., et al. 1983. Optimization by simulated annealing. Science 220, 4598, 671--680.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Benjamin C. Lee , David M. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168881]
Lee, K.-J., et al. 2008. A 90nm 1.8V 512Mb diode-switch PRAM with 266MB/s read throughput. IEEE J. Solid-State Circuits 43, 1, 150--162.
Lee, M.-J., et al. 2007. 2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications. In Proceedings of the IEEE International Electron Devices Meeting. 771--774.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Marquardt, D. W. 1963. An algorithm for least-squares estimation of nonlinear parameters. J. Soc. Indust. Appl. Math.11, 2, 431--441.
Yan Meng , Timothy Sherwood , Ryan Kastner, On the Limits of Leakage Power Reduction in Caches, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.154-165, February 12-16, 2005[doi>10.1109/HPCA.2005.23]
Naveen Muralimanohar , Rajeev Balasubramonian , Norman P. Jouppi, Architecting Efficient Interconnects for Large Caches with CACTI 6.0, IEEE Micro, v.28 n.1, p.69-79, January 2008[doi>10.1109/MM.2008.2]
NASA Advanced Supercomputing (NAS) Division. 2012. The NAS Parallel Benchmarks (NPB) 3.3. http://www.nas.nasa.gov/Resources/Software/npb.html.
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Sarle, W. S. 1995. Stopped training and other remedies for overfitting. In Proceedings of the Symposium on the Interface of Computing Science and Statistics. 55--69.
Sasago, Y., et al. 2009. Cross-point phase change memory with 4F<sup>2</sup> cell size driven by low-contact-resistivity poly-Si diode. In Proceedings of the Symposium on VLSI Technology. 24--25.
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Sheu, S.-S., et al. 2011. A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability. In Proceedings of the IEEE International Solid-State Circuits Conference. 200--201.
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Sun, G., et al. 2009. A novel 3D stacked MRAM cache architecture for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.
Ivan Sutherland , Bob Sproull , David Harris, Logical effort: designing fast CMOS circuits, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
Thoziyoor, S., et al. 2008b. CACTI 5.1 technical report. Tech HPL-2008-20. HP Labs.
Tsuchida, K., et al. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the International Solid-State Circuits Conference. 268--269.
Aniruddha N. Udipi , Naveen Muralimanohar , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Rethinking DRAM design and organization for energy-constrained multi-cores, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815983]
Jue Wang , Xiangyu Dong , Yuan Xie , Norman P. Jouppi, i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.234-245, February 23-27, 2013[doi>10.1109/HPCA.2013.6522322]
Wilton, S. J. E. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31, 677--688.
Xu, C., et al. 2011. Design implications of memristor-based RRAM cross-point structures. In Proceedings of the Design, Automation & Test in Europe. 1--6.
Yang, J. J., et al. 2008. Memristive switching mechanism for metal/oxide/metal nanodevices. Nature Nanotechnology 3, 7, 429--433.
Zhang, Y., et al. 2007. An integrated phase change memory cell with GE nanowire diode for cross-point memory. In Proceedings of the IEEE Symposium on VLSI Technology. 98--99.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
