// SPDX-License-Identifier: GPL-2.0

#include "linux/stddef.h"
#include <linux/err.h>
#include <linux/init.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>
#include "../core.h"
#include <linux/platform_device.h>

#include "pinctrl-sky1.h"

enum sky1_pads_s5 {
	SKY1_IOMUXC_GPIO1 =	0,
	SKY1_IOMUXC_GPIO2 =	1,
	SKY1_IOMUXC_GPIO3 =	2,
	SKY1_IOMUXC_GPIO4 =	3,
	SKY1_IOMUXC_GPIO5 =	4,
	SKY1_IOMUXC_GPIO6 =	5,
	SKY1_IOMUXC_GPIO7 =	6,
	SKY1_IOMUXC_GPIO8 =	7,
	SKY1_IOMUXC_GPIO9 =	8,
	SKY1_IOMUXC_GPIO10 =	9,
	SKY1_IOMUXC_GPIO11 =	10,
	SKY1_IOMUXC_GPIO12 =	11,
	SKY1_IOMUXC_GPIO13 =	12,
	SKY1_IOMUXC_GPIO14 =	13,
	SKY1_IOMUXC_RSMRST_L =	14,
	SKY1_IOMUXC_SRST_L =	15,
	SKY1_IOMUXC_SLP_S3_L =	16,
	SKY1_IOMUXC_SLP_S5_L =	17,
	SKY1_IOMUXC_PWRGD =	18,
	SKY1_IOMUXC_PWROK =	19,
	SKY1_IOMUXC_PWRBTN_L =	20,
	SKY1_IOMUXC_VDD_DDRIO_GATE =	21,
	SKY1_IOMUXC_JTAG_GPIO_L =	22,
	SKY1_IOMUXC_JTAG_TCK =		23,
	SKY1_IOMUXC_JTAG_TDI =		24,
	SKY1_IOMUXC_JTAG_TDO =		25,
	SKY1_IOMUXC_TMS =		26,
	SKY1_IOMUXC_TRST_L  =		27,
	SKY1_IOMUXC_SFI_I2C0_SCL = 28,
	SKY1_IOMUXC_SFI_I2C0_SDA = 29,
	SKY1_IOMUXC_SFI_I2C1_SCL = 30,
	SKY1_IOMUXC_SFI_I2C1_SDA = 31,
	SKY1_IOMUXC_SFI_GPIO0	 = 32,
	SKY1_IOMUXC_SFI_GPIO1	 = 33,
	SKY1_IOMUXC_SFI_GPIO2	 = 34,
	SKY1_IOMUXC_SFI_GPIO3	 = 35,
	SKY1_IOMUXC_SFI_GPIO4	 = 36,
	SKY1_IOMUXC_SFI_GPIO5	 = 37,
	SKY1_IOMUXC_SFI_GPIO6	 = 38,
	SKY1_IOMUXC_SFI_GPIO7	 = 39,
	SKY1_IOMUXC_SFI_GPIO8	 = 40,
	SKY1_IOMUXC_SFI_GPIO9	 = 41,
	SKY1_IOMUXC_SPI1_MISO	 = 42,
	SKY1_IOMUXC_SPI1_CS0	 = 43,
	SKY1_IOMUXC_SPI1_CS1	 = 44,
	SKY1_IOMUXC_SPI1_MOSI	 = 45,
	SKY1_IOMUXC_SPI1_CLK	 = 46,
	SKY1_IOMUXC_USB_OC0_L	 = 47,
	SKY1_IOMUXC_USB_OC1_L	 = 48,
	SKY1_IOMUXC_USB_OC2_L	 = 49,
	SKY1_IOMUXC_USB_OC3_L	 = 50,
	SKY1_IOMUXC_USB_OC4_L	 = 51,
	SKY1_IOMUXC_USB_OC5_L	 = 52,
	SKY1_IOMUXC_USB_OC6_L	 = 53,
	SKY1_IOMUXC_USB_OC7_L	 = 54,
	SKY1_IOMUXC_USB_OC8_L	 = 55,
	SKY1_IOMUXC_USB_OC9_L	 = 56,
	SKY1_IOMUXC_DRIVE_VBUS0	 = 57,
	SKY1_IOMUXC_DRIVE_VBUS4	 = 58,
	SKY1_IOMUXC_DRIVE_VBUS5  = 59,
	SKY1_IOMUXC_SE_QSPI_CLK =  60,
	SKY1_IOMUXC_SE_QSPI_CS_L = 61,
	SKY1_IOMUXC_SE_QSPI_DATA0 = 62,
	SKY1_IOMUXC_SE_QSPI_DATA1 = 63,
	SKY1_IOMUXC_SE_QSPI_DATA2 = 64,
	SKY1_IOMUXC_SE_QSPI_DATA3 = 65,
};

enum sky1_pads {
	SKY1_IOMUXC_GPIO43	  = 0,
	SKY1_IOMUXC_GPIO44	  = 1,
	SKY1_IOMUXC_GPIO45	  = 2,
	SKY1_IOMUXC_GPIO46	  = 3,
	SKY1_IOMUXC_RESET_IN_L	  = 4,
	SKY1_IOMUXC_PLT_RESET_L	  = 5,
	SKY1_IOMUXC_THERMRIP_L	  = 6,
	SKY1_IOMUXC_PROCHOT_L	  = 7,
	SKY1_IOMUXC_PM_I2C0_CLK	  = 8,
	SKY1_IOMUXC_PM_I2C0_DATA  = 9,
	SKY1_IOMUXC_PM_I2C1_CLK	  = 10,
	SKY1_IOMUXC_PM_I2C1_DATA  = 11,
	SKY1_IOMUXC_PM_I2C2_CLK	  = 12,
	SKY1_IOMUXC_PM_I2C2_DATA  = 13,
	SKY1_IOMUXC_PM_I2C3_CLK	  = 14,
	SKY1_IOMUXC_PM_I2C3_DATA  = 15,
	SKY1_IOMUXC_STRAP0	  = 16,
	SKY1_IOMUXC_STRAP1	  = 17,
	SKY1_IOMUXC_DP2_DIGON	  = 18,
	SKY1_IOMUXC_DP2_BLON	  = 19,
	SKY1_IOMUXC_DP2_VARY_BL	  = 20,
	SKY1_IOMUXC_I2C7_SCL	  = 21,
	SKY1_IOMUXC_I2C7_SDA	  = 22,
	SKY1_IOMUXC_UART6_CSU_SE_TXD = 23,
	SKY1_IOMUXC_CLK_REQ1_L	  = 24,
	SKY1_IOMUXC_CLK_REQ3_L	  = 25,
	SKY1_IOMUXC_I2C5_SCL	  = 26,
	SKY1_IOMUXC_I2C5_SDA	  = 27,
	SKY1_IOMUXC_I2C6_SCL	  = 28,
	SKY1_IOMUXC_I2C6_SDA	  = 29,
	SKY1_IOMUXC_I2C0_CLK	  = 30,
	SKY1_IOMUXC_I2C0_SDA	  = 31,
	SKY1_IOMUXC_I2C1_CLK	  = 32,
	SKY1_IOMUXC_I2C1_SDA	  = 33,
	SKY1_IOMUXC_I2C2_SCL	  = 34,
	SKY1_IOMUXC_I2C2_SDA	  = 35,
	SKY1_IOMUXC_I3C0_PUR_EN_L = 36,
	SKY1_IOMUXC_I2C3_CLK	  = 37,
	SKY1_IOMUXC_I2C3_SDA	  = 38,
	SKY1_IOMUXC_I3C1_PUR_EN_L = 39,
	SKY1_IOMUXC_I2C4_CLK	  = 40,
	SKY1_IOMUXC_I2C4_SDA	  = 41,
	SKY1_IOMUXC_HDA_BITCLK	  = 42,
	SKY1_IOMUXC_HDA_RST_L	  = 43,
	SKY1_IOMUXC_HDA_SDIN0	  = 44,
	SKY1_IOMUXC_HDA_SDOUT0	  = 45,
	SKY1_IOMUXC_HDA_SYNC	  = 46,
	SKY1_IOMUXC_HDA_SDIN1	  = 47,
	SKY1_IOMUXC_HDA_SDOUT1	  = 48,
	SKY1_IOMUXC_I2S1_MCLK	  = 49,
	SKY1_IOMUXC_I2S1_SCK	  = 50,
	SKY1_IOMUXC_I2S1_WS	  = 51,
	SKY1_IOMUXC_I2S1_DATA_IN  = 52,
	SKY1_IOMUXC_I2S1_DATA_OUT = 53,
	SKY1_IOMUXC_I2S2_MCLK	  = 54,
	SKY1_IOMUXC_I2S2_RSCK	  = 55,
	SKY1_IOMUXC_I2S2_RWS	  = 56,
	SKY1_IOMUXC_I2S2_TSCK	  = 57,
	SKY1_IOMUXC_I2S2_TWS	  = 58,
	SKY1_IOMUXC_I2S2_DATA_IN0  = 59,
	SKY1_IOMUXC_I2S2_DATA_IN1  = 60,
	SKY1_IOMUXC_I2S2_DATA_OUT0 = 61,
	SKY1_IOMUXC_I2S2_DATA_OUT1 = 62,
	SKY1_IOMUXC_I2S2_DATA_OUT2 = 63,
	SKY1_IOMUXC_I2S2_DATA_OUT3 = 64,
	SKY1_IOMUXC_I2S3_MCLK	  = 65,
	SKY1_IOMUXC_I2S3_RSCK	  = 66,
	SKY1_IOMUXC_I2S3_RWS	  = 67,
	SKY1_IOMUXC_I2S3_TSCK	  = 68,
	SKY1_IOMUXC_I2S3_TWS	  = 69,
	SKY1_IOMUXC_I2S3_DATA_IN0  = 70,
	SKY1_IOMUXC_I2S3_DATA_IN1  = 71,
	SKY1_IOMUXC_I2S3_DATA_OUT0 = 72,
	SKY1_IOMUXC_I2S3_DATA_OUT1 = 73,
	SKY1_IOMUXC_I2S4_MCLK_LB  = 74,
	SKY1_IOMUXC_I2S4_SCK_LB	  = 75,
	SKY1_IOMUXC_I2S4_WS_LB	  = 76,
	SKY1_IOMUXC_I2S4_DATA_IN_LB  = 77,
	SKY1_IOMUXC_I2S4_DATA_OUT_LB = 78,
	SKY1_IOMUXC_UART0_TXD	  = 79,
	SKY1_IOMUXC_UART0_RXD	  = 80,
	SKY1_IOMUXC_UART0_CTS	  = 81,
	SKY1_IOMUXC_UART0_RTS	  = 82,
	SKY1_IOMUXC_UART1_TXD	  = 83,
	SKY1_IOMUXC_UART1_RXD	  = 84,
	SKY1_IOMUXC_UART1_CTS	  = 85,
	SKY1_IOMUXC_UART1_RTS	  = 86,
	SKY1_IOMUXC_UART2_TXD	  = 87,
	SKY1_IOMUXC_UART2_RXD	  = 88,
	SKY1_IOMUXC_UART3_TXD	  = 89,
	SKY1_IOMUXC_UART3_RXD	  = 90,
	SKY1_IOMUXC_UART3_CTS	  = 91,
	SKY1_IOMUXC_UART3_RTS	  = 92,
	SKY1_IOMUXC_UART4_CSU_PM_TXD = 93,
	SKY1_IOMUXC_UART4_CSU_PM_RXD = 94,
	SKY1_IOMUXC_UART5_CSU_SE_TXD = 95,
	SKY1_IOMUXC_UART5_CSU_SE_RXD = 96,
	SKY1_IOMUXC_UART6_CSU_SE_RXD = 97,
	SKY1_IOMUXC_CLK_REQ0_L	     = 98,
	SKY1_IOMUXC_CLK_REQ2_L	     = 99,
	SKY1_IOMUXC_CLK_REQ4_L	     = 100,
	SKY1_IOMUXC_CSI0_MCLK0	     = 101,
	SKY1_IOMUXC_CSI0_MCLK1	     = 102,
	SKY1_IOMUXC_CSI1_MCLK0	     = 103,
	SKY1_IOMUXC_CSI1_MCLK1	     = 104,
	SKY1_IOMUXC_GMAC0_REFCLK_25M = 105,
	SKY1_IOMUXC_GMAC0_TX_CTL     = 106,
	SKY1_IOMUXC_GMAC0_TXD0	     = 107,
	SKY1_IOMUXC_GMAC0_TXD1	     = 108,
	SKY1_IOMUXC_GMAC0_TXD2	     = 109,
	SKY1_IOMUXC_GMAC0_TXD3	     = 110,
	SKY1_IOMUXC_GMAC0_TX_CLK     = 111,
	SKY1_IOMUXC_GMAC0_RX_CTL     = 112,
	SKY1_IOMUXC_GMAC0_RXD0	     = 113,
	SKY1_IOMUXC_GMAC0_RXD1	     = 114,
	SKY1_IOMUXC_GMAC0_RXD2	     = 115,
	SKY1_IOMUXC_GMAC0_RXD3	     = 116,
	SKY1_IOMUXC_GMAC0_RX_CLK     = 117,
	SKY1_IOMUXC_GMAC0_MDC	     = 118,
	SKY1_IOMUXC_GMAC0_MDIO	     = 119,
	SKY1_IOMUXC_GMAC1_REFCLK_25M = 120,
	SKY1_IOMUXC_GMAC1_TX_CTL     = 121,
	SKY1_IOMUXC_GMAC1_TXD0	     = 122,
	SKY1_IOMUXC_GMAC1_TXD1	     = 123,
	SKY1_IOMUXC_GMAC1_TXD2	     = 124,
	SKY1_IOMUXC_GMAC1_TXD3	     = 125,
	SKY1_IOMUXC_GMAC1_TX_CLK     = 126,
	SKY1_IOMUXC_GMAC1_RX_CTL     = 127,
	SKY1_IOMUXC_GMAC1_RXD0	     = 128,
	SKY1_IOMUXC_GMAC1_RXD1	     = 129,
	SKY1_IOMUXC_GMAC1_RXD2	     = 130,
	SKY1_IOMUXC_GMAC1_RXD3	     = 131,
	SKY1_IOMUXC_GMAC1_RX_CLK     = 132,
	SKY1_IOMUXC_GMAC1_MDC	     = 133,
	SKY1_IOMUXC_GMAC1_MDIO	     = 134,
	SKY1_IOMUXC_PM_GPIO0	     = 135,
	SKY1_IOMUXC_PM_GPIO1	     = 136,
	SKY1_IOMUXC_PM_GPIO2	     = 137,
};

/* Pad names for the s5 domain pinmux subsystem */
static const struct pinctrl_pin_desc sky1_pinctrl_s5_pads[] = {
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO4),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO5),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO6),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO7),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO8),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO9),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO10),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO11),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO12),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO13),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO14),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_RSMRST_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SRST_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SLP_S3_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SLP_S5_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PWRGD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PWROK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PWRBTN_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_VDD_DDRIO_GATE),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_JTAG_GPIO_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_JTAG_TCK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_JTAG_TDI),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_JTAG_TDO),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_TMS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_TRST_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_I2C0_SCL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_I2C0_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_I2C1_SCL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_I2C1_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO4),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO5),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO6),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO7),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO8),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SFI_GPIO9),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SPI1_MISO),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SPI1_CS0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SPI1_CS1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SPI1_MOSI),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SPI1_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC0_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC1_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC2_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC3_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC4_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC5_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC6_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC7_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC8_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_USB_OC9_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_DRIVE_VBUS0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_DRIVE_VBUS4),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_DRIVE_VBUS5),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SE_QSPI_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SE_QSPI_CS_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SE_QSPI_DATA0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SE_QSPI_DATA1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SE_QSPI_DATA2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_SE_QSPI_DATA3),
};

/* Pad names for the s0 domain pinmux subsystem */
static const struct pinctrl_pin_desc sky1_pinctrl_pads[] = {
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO43),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO44),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO45),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GPIO46),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_RESET_IN_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PLT_RESET_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_THERMRIP_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PROCHOT_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C0_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C0_DATA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C1_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C1_DATA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C2_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C2_DATA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C3_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_I2C3_DATA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_STRAP0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_STRAP1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_DP2_DIGON),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_DP2_BLON),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_DP2_VARY_BL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C7_SCL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C7_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART6_CSU_SE_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CLK_REQ1_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CLK_REQ3_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C5_SCL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C5_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C6_SCL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C6_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C0_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C0_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C1_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C1_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C2_SCL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C2_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I3C0_PUR_EN_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C3_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C3_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I3C1_PUR_EN_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C4_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2C4_SDA),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_BITCLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_RST_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_SDIN0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_SDOUT0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_SYNC),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_SDIN1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_HDA_SDOUT1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S1_MCLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S1_SCK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S1_WS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S1_DATA_IN),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S1_DATA_OUT),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_MCLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_RSCK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_RWS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_TSCK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_TWS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_DATA_IN0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_DATA_IN1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_DATA_OUT0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_DATA_OUT1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_DATA_OUT2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S2_DATA_OUT3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_MCLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_RSCK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_RWS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_TSCK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_TWS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_DATA_IN0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_DATA_IN1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_DATA_OUT0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S3_DATA_OUT1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S4_MCLK_LB),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S4_SCK_LB),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S4_WS_LB),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S4_DATA_IN_LB),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_I2S4_DATA_OUT_LB),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART0_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART0_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART0_CTS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART0_RTS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART1_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART1_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART1_CTS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART1_RTS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART2_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART2_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART3_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART3_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART3_CTS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART3_RTS),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART4_CSU_PM_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART4_CSU_PM_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART5_CSU_SE_TXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART5_CSU_SE_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_UART6_CSU_SE_RXD),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CLK_REQ0_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CLK_REQ2_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CLK_REQ4_L),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CSI0_MCLK0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CSI0_MCLK1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CSI1_MCLK0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_CSI1_MCLK1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_REFCLK_25M),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_TX_CTL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_TXD0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_TXD1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_TXD2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_TXD3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_TX_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_RX_CTL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_RXD0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_RXD1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_RXD2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_RXD3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_RX_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_MDC),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC0_MDIO),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_REFCLK_25M),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_TX_CTL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_TXD0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_TXD1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_TXD2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_TXD3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_TX_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_RX_CTL),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_RXD0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_RXD1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_RXD2),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_RXD3),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_RX_CLK),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_MDC),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_GMAC1_MDIO),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_GPIO0),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_GPIO1),
	SKY1_PINCTRL_PIN(SKY1_IOMUXC_PM_GPIO2),
};

static const struct sky1_pinctrl_soc_info sky1_pinctrl_s5_info = {
	.pins = sky1_pinctrl_s5_pads,
	.npins = ARRAY_SIZE(sky1_pinctrl_s5_pads),
};

static const struct sky1_pinctrl_soc_info sky1_pinctrl_info = {
	.pins = sky1_pinctrl_pads,
	.npins = ARRAY_SIZE(sky1_pinctrl_pads),
};

static const struct of_device_id sky1_pinctrl_of_match[] = {
	{ .compatible = "cix,sky1-iomuxc-s5", .data = &sky1_pinctrl_s5_info, },
	{ .compatible = "cix,sky1-iomuxc", .data = &sky1_pinctrl_info, },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, sky1_pinctrl_of_match);

static int __maybe_unused sky1_pinctrl_suspend(struct device *dev)
{
	struct sky1_pinctrl *spctl = dev_get_drvdata(dev);

	return pinctrl_force_sleep(spctl->pctl);
}

static int __maybe_unused sky1_pinctrl_resume(struct device *dev)
{
	struct sky1_pinctrl *spctl = dev_get_drvdata(dev);

	return pinctrl_force_default(spctl->pctl);
}

const struct dev_pm_ops sky1_pinctrl_pm_ops = {
	SET_LATE_SYSTEM_SLEEP_PM_OPS(sky1_pinctrl_suspend,
					sky1_pinctrl_resume)
};
EXPORT_SYMBOL_GPL(sky1_pinctrl_pm_ops);

static int sky1_pinctrl_probe(struct platform_device *pdev)
{
	const struct sky1_pinctrl_soc_info *pinctrl_info;

	pinctrl_info = device_get_match_data(&pdev->dev);
	if (!pinctrl_info)
		return -ENODEV;

	return sky1_base_pinctrl_probe(pdev, pinctrl_info);
}

static const struct acpi_device_id pinctrl_acpi_ids[] = {
	{"CIXHA016", (kernel_ulong_t)&sky1_pinctrl_info },
	{"CIXHA017", (kernel_ulong_t)&sky1_pinctrl_s5_info },
	{ },
};
MODULE_DEVICE_TABLE(acpi, pinctrl_acpi_ids);

static struct platform_driver sky1_pinctrl_driver = {
	.driver = {
		.name = "sky1-pinctrl",
		.of_match_table = of_match_ptr(sky1_pinctrl_of_match),
		.acpi_match_table = pinctrl_acpi_ids,
		.pm = &sky1_pinctrl_pm_ops,
	},
	.probe = sky1_pinctrl_probe,
};

static int __init sky1_pinctrl_init(void)
{
	return platform_driver_register(&sky1_pinctrl_driver);
}
arch_initcall(sky1_pinctrl_init);

MODULE_AUTHOR("Jerry Zhu <Jerry.Zhu@cixtech.com>");
MODULE_DESCRIPTION("Cix Sky1 pinctrl driver");
MODULE_LICENSE("GPL v2");
