Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date             : Fri Sep 22 16:21:14 2017
| Host             : daq-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file kc705_power_routed.rpt -pb kc705_power_summary_routed.pb
| Design           : kc705
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.910 |
| Dynamic (W)              | 2.717 |
| Device Static (W)        | 0.193 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 79.8  |
| Junction Temperature (C) | 30.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.100 |       16 |       --- |             --- |
| Slice Logic              |     0.022 |    16594 |       --- |             --- |
|   LUT as Logic           |     0.018 |     6813 |    203800 |            3.34 |
|   CARRY4                 |     0.002 |      401 |     50950 |            0.78 |
|   Register               |     0.001 |     7397 |    407600 |            1.81 |
|   LUT as Distributed RAM |    <0.001 |      364 |     64000 |            0.56 |
|   F7/F8 Muxes            |    <0.001 |      140 |    203800 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       61 |     64000 |            0.09 |
|   Others                 |     0.000 |      738 |       --- |             --- |
| Signals                  |     0.033 |    12868 |       --- |             --- |
| Block RAM                |     0.066 |       39 |       445 |            8.76 |
| MMCM                     |     0.215 |        2 |        10 |           20.00 |
| PCIE                     |     0.045 |        1 |         1 |          100.00 |
| I/O                      |     0.004 |        7 |       500 |            1.40 |
| GTX                      |     2.188 |        8 |        16 |           50.00 |
| Static Power             |     0.193 |          |           |                 |
| Total                    |     2.910 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.543 |       0.458 |      0.085 |
| Vccaux    |       1.800 |     0.149 |       0.120 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.005 |      0.003 |
| MGTAVcc   |       1.000 |     0.937 |       0.932 |      0.005 |
| MGTAVtt   |       1.200 |     0.928 |       0.922 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                             | Domain                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+
| clk_250mhz                                                                                                                        | xillybus_ins/pipe_clock/pipe_clock/clk_250mhz                                                                  |             4.0 |
| SYSCLK_P                                                                                                                          | SYSCLK_P                                                                                                       |             5.0 |
| clk_2M-1                                                                                                                          | ADC_test_ins1/clk_2M                                                                                           |           500.0 |
| sys_clk                                                                                                                           | xillybus_ins/pcie_ref_clk                                                                                      |            10.0 |
| clkfbout_coregen_sysclk                                                                                                           | sysclk_ins/inst/clkfbout_coregen_sysclk                                                                        |             5.0 |
| mmcm_fb                                                                                                                           | xillybus_ins/pipe_clock/pipe_clock/mmcm_fb                                                                     |            10.0 |
| clk_50M-1                                                                                                                         | ADC_test_ins1/clk_50M                                                                                          |            20.0 |
| clk_out1_coregen_sysclk                                                                                                           | sysclk_ins/inst/clk_out1_coregen_sysclk                                                                        |            10.0 |
| clk_125mhz                                                                                                                        | xillybus_ins/pipe_clock/pipe_clock/clk_125mhz                                                                  |             8.0 |
| clk_50M-2                                                                                                                         | ADC_test_ins2/clk_50M                                                                                          |            20.0 |
| xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| clk_2M-2                                                                                                                          | ADC_test_ins2/clk_2M                                                                                           |           500.0 |
| clk2M                                                                                                                             | gen_user_clock_ins/CLK_OUT                                                                                     |           500.0 |
| userclk1                                                                                                                          | xillybus_ins/pipe_clock/pipe_clock/userclk1                                                                    |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| kc705                                                                              |     2.672 |
|   ADC_test_ins1                                                                    |    <0.001 |
|     ADC_OUT                                                                        |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_fifo_gen                                                              |    <0.001 |
|           gconvfifo.rf                                                             |    <0.001 |
|             grf.rf                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 grss.gpe.rdpe                                                      |    <0.001 |
|                 grss.rsts                                                          |    <0.001 |
|                   c1                                                               |     0.000 |
|                   c2                                                               |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwss.gpf.wrpf                                                      |    <0.001 |
|                 gwss.wsts                                                          |    <0.001 |
|                   c0                                                               |     0.000 |
|                   c1                                                               |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                  |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               rstblk                                                               |    <0.001 |
|   ADC_test_ins2                                                                    |    <0.001 |
|     ADC_OUT                                                                        |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_fifo_gen                                                              |    <0.001 |
|           gconvfifo.rf                                                             |    <0.001 |
|             grf.rf                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 grss.gpe.rdpe                                                      |    <0.001 |
|                 grss.rsts                                                          |    <0.001 |
|                   c1                                                               |     0.000 |
|                   c2                                                               |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwss.gpf.wrpf                                                      |    <0.001 |
|                 gwss.wsts                                                          |    <0.001 |
|                   c0                                                               |     0.000 |
|                   c1                                                               |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                  |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               rstblk                                                               |    <0.001 |
|   clk_crossing_fifo32_ins                                                          |     0.024 |
|     U0                                                                             |     0.024 |
|       inst_fifo_gen                                                                |     0.024 |
|         gconvfifo.rf                                                               |     0.024 |
|           grf.rf                                                                   |     0.024 |
|             gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|               gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|               gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|               gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|               gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|               gras.rsts                                                            |    <0.001 |
|                 c0                                                                 |    <0.001 |
|                 c1                                                                 |    <0.001 |
|               rpntr                                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|               gwas.wsts                                                            |    <0.001 |
|                 c1                                                                 |    <0.001 |
|                 c2                                                                 |    <0.001 |
|               wpntr                                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                                  |     0.023 |
|               gbm.gbmg.gbmga.ngecc.bmg                                             |     0.023 |
|                 inst_blk_mem_gen                                                   |     0.023 |
|                   gnativebmg.native_blk_mem_gen                                    |     0.023 |
|                     valid.cstr                                                     |     0.023 |
|                       has_mux_b.B                                                  |    <0.001 |
|                       ramloop[0].ram.r                                             |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[10].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[11].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[12].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[13].ram.r                                            |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[14].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[15].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[16].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[17].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[18].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[19].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[1].ram.r                                             |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[20].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[21].ram.r                                            |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[22].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[23].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[24].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[25].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[26].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[27].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[28].ram.r                                            |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[2].ram.r                                             |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[3].ram.r                                             |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[4].ram.r                                             |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[5].ram.r                                             |     0.003 |
|                         prim_noinit.ram                                            |     0.003 |
|                       ramloop[6].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[7].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[8].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[9].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|             rstblk                                                                 |    <0.001 |
|   fifo_8                                                                           |     0.003 |
|     U0                                                                             |     0.003 |
|       inst_fifo_gen                                                                |     0.003 |
|         gconvfifo.rf                                                               |     0.003 |
|           grf.rf                                                                   |     0.003 |
|             gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|               grss.rsts                                                            |    <0.001 |
|                 c1                                                                 |     0.000 |
|                 c2                                                                 |     0.000 |
|               rpntr                                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|               gwss.wsts                                                            |    <0.001 |
|                 c0                                                                 |     0.000 |
|                 c1                                                                 |     0.000 |
|               wpntr                                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                                  |     0.002 |
|               gbm.gbmg.gbmga.ngecc.bmg                                             |     0.002 |
|                 inst_blk_mem_gen                                                   |     0.002 |
|                   gnativebmg.native_blk_mem_gen                                    |     0.002 |
|                     valid.cstr                                                     |     0.002 |
|                       ramloop[0].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|   gen_adc_packet_ins                                                               |    <0.001 |
|   gen_user_clock_ins                                                               |    <0.001 |
|   gen_user_reset_ins                                                               |     0.001 |
|   sysclk_ins                                                                       |     0.113 |
|     inst                                                                           |     0.113 |
|   user_mem8_inst                                                                   |     0.001 |
|     U0                                                                             |     0.001 |
|       inst_blk_mem_gen                                                             |     0.001 |
|         gnativebmg.native_blk_mem_gen                                              |     0.001 |
|           valid.cstr                                                               |     0.001 |
|             ramloop[0].ram.r                                                       |     0.001 |
|               prim_noinit.ram                                                      |     0.001 |
|   xillybus_ins                                                                     |     2.529 |
|     pcie                                                                           |     2.363 |
|       pcie_k7_vivado                                                               |     2.363 |
|         inst                                                                       |     2.363 |
|           inst                                                                     |     2.363 |
|             gt_top_i                                                               |     2.260 |
|               gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               pipe_wrapper_i                                                       |     2.254 |
|                 pipe_lane[0].gt_wrapper_i                                          |     0.275 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                   qpll_drp_i                                                       |     0.001 |
|                   qpll_wrapper_i                                                   |    <0.001 |
|                 pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[0].pipe_user_i                                           |     0.001 |
|                 pipe_lane[1].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[1].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[1].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[1].pipe_user_i                                           |     0.001 |
|                 pipe_lane[2].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[2].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[2].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[2].pipe_user_i                                           |     0.001 |
|                 pipe_lane[3].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[3].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[3].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[3].pipe_user_i                                           |     0.001 |
|                 pipe_lane[4].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[4].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[4].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                   qpll_drp_i                                                       |     0.001 |
|                   qpll_wrapper_i                                                   |    <0.001 |
|                 pipe_lane[4].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[4].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[4].pipe_user_i                                           |     0.001 |
|                 pipe_lane[5].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[5].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[5].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[5].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[5].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[5].pipe_user_i                                           |     0.001 |
|                 pipe_lane[6].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[6].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[6].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[6].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[6].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[6].pipe_user_i                                           |     0.001 |
|                 pipe_lane[7].gt_wrapper_i                                          |     0.274 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[7].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[7].pipe_eq.pipe_eq_i                                     |     0.001 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[7].pipe_rate.pipe_rate_i                                 |     0.001 |
|                 pipe_lane[7].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[7].pipe_user_i                                           |     0.001 |
|                 pipe_reset.pipe_reset_i                                            |     0.006 |
|                 qpll_reset.qpll_reset_i                                            |     0.002 |
|             pcie_top_i                                                             |     0.103 |
|               axi_basic_top                                                        |     0.003 |
|                 rx_inst                                                            |     0.002 |
|                   rx_null_gen_inst                                                 |    <0.001 |
|                   rx_pipeline_inst                                                 |     0.002 |
|                 tx_inst                                                            |     0.001 |
|                   thrtl_ctl_enabled.tx_thrl_ctl_inst                               |    <0.001 |
|                   tx_pipeline_inst                                                 |    <0.001 |
|               pcie_7x_i                                                            |     0.092 |
|                 pcie_bram_top                                                      |     0.042 |
|                   pcie_brams_rx                                                    |     0.021 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                   pcie_brams_tx                                                    |     0.021 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|               pcie_pipe_pipeline_i                                                 |     0.007 |
|                 pipe_2_lane.pipe_lane_1_i                                          |    <0.001 |
|                 pipe_4_lane.pipe_lane_2_i                                          |    <0.001 |
|                 pipe_4_lane.pipe_lane_3_i                                          |    <0.001 |
|                 pipe_8_lane.pipe_lane_4_i                                          |    <0.001 |
|                 pipe_8_lane.pipe_lane_5_i                                          |    <0.001 |
|                 pipe_8_lane.pipe_lane_6_i                                          |    <0.001 |
|                 pipe_8_lane.pipe_lane_7_i                                          |    <0.001 |
|                 pipe_lane_0_i                                                      |    <0.001 |
|                 pipe_misc_i                                                        |    <0.001 |
|     pipe_clock                                                                     |     0.110 |
|       pipe_clock                                                                   |     0.110 |
|     xillybus_core_ins                                                              |     0.055 |
|       msg_buf_ins                                                                  |    <0.001 |
|         Mram_mem1                                                                  |    <0.001 |
|         Mram_mem2                                                                  |    <0.001 |
|         Mram_mem3                                                                  |    <0.001 |
|         Mram_mem4                                                                  |    <0.001 |
|         Mram_mem5                                                                  |    <0.001 |
|         Mram_mem61                                                                 |    <0.001 |
|         Mram_mem62                                                                 |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address1                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address10                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address11                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address12                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address13                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address14                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address15                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address16                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address17                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address18                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address19                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address2                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address20                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address21                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address22                                      |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address3                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address4                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address5                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address6                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address7                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address8                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_rd_dma_address9                                       |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_channel                                         |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset11                                    |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset12                                    |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset131                                   |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset132                                   |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset133                                   |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset2                                     |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset3                                     |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset41                                    |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset42                                    |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_end_offset43                                    |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_format1                                         |    <0.001 |
|       pcie_recv_dma_ins/Mram_track_format2                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address1                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address10                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address11                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address12                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address13                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address14                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address15                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address16                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address17                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address18                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address19                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address2                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address20                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address21                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address22                                         |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address3                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address4                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address5                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address6                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address7                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address8                                          |    <0.001 |
|       pcie_send_dma_ins/Mram_dma_address9                                          |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4                       |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61                      |    <0.001 |
|       pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62                      |    <0.001 |
|       unitr_2_ins/Mram_bufdone_bufno_segment                                       |    <0.001 |
|       unitr_2_ins/Mram_elements_segment1                                           |    <0.001 |
|       unitr_2_ins/Mram_elements_segment2                                           |    <0.001 |
|       unitr_2_ins/Mram_elements_segment31                                          |    <0.001 |
|       unitr_2_ins/Mram_elements_segment32                                          |    <0.001 |
|       unitr_2_ins/Mram_elements_segment33                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets31                                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets32                                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets33                                           |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                                            |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                                            |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                                            |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                                            |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


