# Reading pref.tcl
# do Datapath_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:59 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Datapath
# -- Compiling architecture bdf_type of Datapath
# End time: 11:49:59 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:59 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture rtl of full_adder
# End time: 11:49:59 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:59 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 11:49:59 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:59 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_subtractor
# -- Compiling architecture gate_level of adder_subtractor
# End time: 11:49:59 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/dreg_e.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:59 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/dreg_e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dreg_e
# -- Compiling architecture rtl of dreg_e
# End time: 11:49:59 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/tri_state_model.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:59 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/tri_state_model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tri_state_model
# -- Compiling architecture rtl of tri_state_model
# End time: 11:49:59 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:50:03 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA5_Datapath/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 11:50:03 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 11:50:03 on Nov 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(gate_level)
# Loading work.datapath(bdf_type)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# Loading work.tri_state_model(rtl)
# Loading work.dreg_e(rtl)
# ** Note: Output correct for reading from MBR register, data_bus output should be 00000001
#    Time: 650 ns  Iteration: 1  Instance: /testbench
# ** Note: Output correct for reading from IR register, data_bus output should be 11100010
#    Time: 750 ns  Iteration: 1  Instance: /testbench
# ** Note: Output correct for reading from PC register, data_bus output should be 00000011
#    Time: 850 ns  Iteration: 1  Instance: /testbench
# ** Note: Output correct for reading from D0 register, data_bus output should be 00000100
#    Time: 950 ns  Iteration: 1  Instance: /testbench
# ** Note: Output correct for reading from fPQ register, data_bus output should be 00000101
#    Time: 1050 ns  Iteration: 1  Instance: /testbench
# End time: 11:50:13 on Nov 11,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
