|PID_controller
PWM_o <= PWM_generator:inst8.PWM_OUT
CLOCK_50MHz => freqDiv_1MHz:inst7.Clock_IN
CLOCK_50MHz => altfp_convert0:inst6.clock
CLOCK_50MHz => freqDiv_1KHz:inst10.ClockIN
CLOCK_50MHz => controller_block:PID_block.clock_controler_in
CLOCK_50MHz => velocityCalculator:inst1.CLOCK_50MHz
CLOCK_50MHz => altfp_convert2:inst2.clock
ligar => inst.IN0
ligar => velocityCalculator:inst1.enable_counter
tach_in => velocityCalculator:inst1.tach
10hzpulse <= freqDiv_1KHz:inst10.ClockOUT
current_vel[0] <= altfp_convert2:inst2.result[0]
current_vel[1] <= altfp_convert2:inst2.result[1]
current_vel[2] <= altfp_convert2:inst2.result[2]
current_vel[3] <= altfp_convert2:inst2.result[3]
current_vel[4] <= altfp_convert2:inst2.result[4]
current_vel[5] <= altfp_convert2:inst2.result[5]
current_vel[6] <= altfp_convert2:inst2.result[6]
current_vel[7] <= altfp_convert2:inst2.result[7]
current_vel[8] <= altfp_convert2:inst2.result[8]
current_vel[9] <= altfp_convert2:inst2.result[9]
current_vel[10] <= altfp_convert2:inst2.result[10]
current_vel[11] <= altfp_convert2:inst2.result[11]
current_vel[12] <= altfp_convert2:inst2.result[12]
current_vel[13] <= altfp_convert2:inst2.result[13]
current_vel[14] <= altfp_convert2:inst2.result[14]
current_vel[15] <= altfp_convert2:inst2.result[15]
current_vel[16] <= altfp_convert2:inst2.result[16]
current_vel[17] <= altfp_convert2:inst2.result[17]
current_vel[18] <= altfp_convert2:inst2.result[18]
current_vel[19] <= altfp_convert2:inst2.result[19]
current_vel[20] <= altfp_convert2:inst2.result[20]
current_vel[21] <= altfp_convert2:inst2.result[21]
current_vel[22] <= altfp_convert2:inst2.result[22]
current_vel[23] <= altfp_convert2:inst2.result[23]
current_vel[24] <= altfp_convert2:inst2.result[24]
current_vel[25] <= altfp_convert2:inst2.result[25]
current_vel[26] <= altfp_convert2:inst2.result[26]
current_vel[27] <= altfp_convert2:inst2.result[27]
current_vel[28] <= altfp_convert2:inst2.result[28]
current_vel[29] <= altfp_convert2:inst2.result[29]
current_vel[30] <= altfp_convert2:inst2.result[30]
current_vel[31] <= altfp_convert2:inst2.result[31]
pwm_number[0] <= altfp_convert0:inst6.result[0]
pwm_number[1] <= altfp_convert0:inst6.result[1]
pwm_number[2] <= altfp_convert0:inst6.result[2]
pwm_number[3] <= altfp_convert0:inst6.result[3]
pwm_number[4] <= altfp_convert0:inst6.result[4]
pwm_number[5] <= altfp_convert0:inst6.result[5]
pwm_number[6] <= altfp_convert0:inst6.result[6]
pwm_number[7] <= altfp_convert0:inst6.result[7]


|PID_controller|PWM_generator:inst8
PWM_OUT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
PWM_Clock => inst1.CLK
PWM_Clock => lpm_counter2:inst.clock
PWM_DutyCycle[0] => lpm_compare2:inst3.datab[0]
PWM_DutyCycle[1] => lpm_compare2:inst3.datab[1]
PWM_DutyCycle[2] => lpm_compare2:inst3.datab[2]
PWM_DutyCycle[3] => lpm_compare2:inst3.datab[3]
PWM_DutyCycle[4] => lpm_compare2:inst3.datab[4]
PWM_DutyCycle[5] => lpm_compare2:inst3.datab[5]
PWM_DutyCycle[6] => lpm_compare2:inst3.datab[6]
PWM_DutyCycle[7] => lpm_compare2:inst3.datab[7]


|PID_controller|PWM_generator:inst8|lpm_compare2:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
alb <= lpm_compare:LPM_COMPARE_component.alb


|PID_controller|PWM_generator:inst8|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_khg:auto_generated.dataa[0]
dataa[1] => cmpr_khg:auto_generated.dataa[1]
dataa[2] => cmpr_khg:auto_generated.dataa[2]
dataa[3] => cmpr_khg:auto_generated.dataa[3]
dataa[4] => cmpr_khg:auto_generated.dataa[4]
dataa[5] => cmpr_khg:auto_generated.dataa[5]
dataa[6] => cmpr_khg:auto_generated.dataa[6]
dataa[7] => cmpr_khg:auto_generated.dataa[7]
datab[0] => cmpr_khg:auto_generated.datab[0]
datab[1] => cmpr_khg:auto_generated.datab[1]
datab[2] => cmpr_khg:auto_generated.datab[2]
datab[3] => cmpr_khg:auto_generated.datab[3]
datab[4] => cmpr_khg:auto_generated.datab[4]
datab[5] => cmpr_khg:auto_generated.datab[5]
datab[6] => cmpr_khg:auto_generated.datab[6]
datab[7] => cmpr_khg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_khg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|PWM_generator:inst8|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_khg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|PID_controller|PWM_generator:inst8|lpm_counter2:inst
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|PID_controller|PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_skh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_skh:auto_generated.q[0]
q[1] <= cntr_skh:auto_generated.q[1]
q[2] <= cntr_skh:auto_generated.q[2]
q[3] <= cntr_skh:auto_generated.q[3]
q[4] <= cntr_skh:auto_generated.q[4]
q[5] <= cntr_skh:auto_generated.q[5]
q[6] <= cntr_skh:auto_generated.q[6]
q[7] <= cntr_skh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|PID_controller|PWM_generator:inst8|lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_skh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|PID_controller|freqDiv_1MHz:inst7
Clock_OUT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Clock_IN => inst1.CLK
Clock_IN => lpm_counter1:inst3.clock


|PID_controller|freqDiv_1MHz:inst7|lpm_compare1:inst
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
alb <= lpm_compare:LPM_COMPARE_component.alb


|PID_controller|freqDiv_1MHz:inst7|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_49j:auto_generated.dataa[0]
dataa[1] => cmpr_49j:auto_generated.dataa[1]
dataa[2] => cmpr_49j:auto_generated.dataa[2]
dataa[3] => cmpr_49j:auto_generated.dataa[3]
dataa[4] => cmpr_49j:auto_generated.dataa[4]
dataa[5] => cmpr_49j:auto_generated.dataa[5]
dataa[6] => cmpr_49j:auto_generated.dataa[6]
dataa[7] => cmpr_49j:auto_generated.dataa[7]
dataa[8] => cmpr_49j:auto_generated.dataa[8]
dataa[9] => cmpr_49j:auto_generated.dataa[9]
datab[0] => cmpr_49j:auto_generated.datab[0]
datab[1] => cmpr_49j:auto_generated.datab[1]
datab[2] => cmpr_49j:auto_generated.datab[2]
datab[3] => cmpr_49j:auto_generated.datab[3]
datab[4] => cmpr_49j:auto_generated.datab[4]
datab[5] => cmpr_49j:auto_generated.datab[5]
datab[6] => cmpr_49j:auto_generated.datab[6]
datab[7] => cmpr_49j:auto_generated.datab[7]
datab[8] => cmpr_49j:auto_generated.datab[8]
datab[9] => cmpr_49j:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_49j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|freqDiv_1MHz:inst7|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_49j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2


|PID_controller|freqDiv_1MHz:inst7|lpm_counter1:inst3
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]


|PID_controller|freqDiv_1MHz:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component
clock => cntr_o1j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o1j:auto_generated.q[0]
q[1] <= cntr_o1j:auto_generated.q[1]
q[2] <= cntr_o1j:auto_generated.q[2]
q[3] <= cntr_o1j:auto_generated.q[3]
q[4] <= cntr_o1j:auto_generated.q[4]
q[5] <= cntr_o1j:auto_generated.q[5]
q[6] <= cntr_o1j:auto_generated.q[6]
q[7] <= cntr_o1j:auto_generated.q[7]
q[8] <= cntr_o1j:auto_generated.q[8]
q[9] <= cntr_o1j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|PID_controller|freqDiv_1MHz:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_o1j:auto_generated
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|PID_controller|freqDiv_1MHz:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_o1j:auto_generated|cmpr_ldc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|PID_controller|altfp_convert0:inst6
clock => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.clock
dataa[0] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[0]
dataa[1] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[1]
dataa[2] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[2]
dataa[3] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[3]
dataa[4] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[4]
dataa[5] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[5]
dataa[6] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[6]
dataa[7] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[7]
dataa[8] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[8]
dataa[9] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[9]
dataa[10] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[10]
dataa[11] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[11]
dataa[12] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[12]
dataa[13] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[13]
dataa[14] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[14]
dataa[15] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[15]
dataa[16] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[16]
dataa[17] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[17]
dataa[18] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[18]
dataa[19] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[19]
dataa[20] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[20]
dataa[21] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[21]
dataa[22] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[22]
dataa[23] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[23]
dataa[24] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[24]
dataa[25] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[25]
dataa[26] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[26]
dataa[27] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[27]
dataa[28] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[28]
dataa[29] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[29]
dataa[30] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[30]
dataa[31] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[31]
result[0] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[0]
result[1] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[1]
result[2] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[2]
result[3] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[3]
result[4] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[4]
result[5] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[5]
result[6] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[6]
result[7] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[7]


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component
clock => altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6.clock
clock => sign_input_reg4.CLK
clock => sign_input_reg3.CLK
clock => sign_input_reg2.CLK
clock => sign_input_reg1.CLK
clock => power2_value_reg[0].CLK
clock => power2_value_reg[1].CLK
clock => power2_value_reg[2].CLK
clock => power2_value_reg[3].CLK
clock => power2_value_reg[4].CLK
clock => max_shift_reg.CLK
clock => max_shift_exceeder_reg.CLK
clock => mantissa_input_reg[0].CLK
clock => mantissa_input_reg[1].CLK
clock => mantissa_input_reg[2].CLK
clock => mantissa_input_reg[3].CLK
clock => mantissa_input_reg[4].CLK
clock => mantissa_input_reg[5].CLK
clock => mantissa_input_reg[6].CLK
clock => mantissa_input_reg[7].CLK
clock => mantissa_input_reg[8].CLK
clock => mantissa_input_reg[9].CLK
clock => mantissa_input_reg[10].CLK
clock => mantissa_input_reg[11].CLK
clock => mantissa_input_reg[12].CLK
clock => mantissa_input_reg[13].CLK
clock => mantissa_input_reg[14].CLK
clock => mantissa_input_reg[15].CLK
clock => mantissa_input_reg[16].CLK
clock => mantissa_input_reg[17].CLK
clock => mantissa_input_reg[18].CLK
clock => mantissa_input_reg[19].CLK
clock => mantissa_input_reg[20].CLK
clock => mantissa_input_reg[21].CLK
clock => mantissa_input_reg[22].CLK
clock => man_or_reg4.CLK
clock => man_or_reg3.CLK
clock => man_or_reg2.CLK
clock => man_or2_reg1.CLK
clock => man_or1_reg1.CLK
clock => lowest_int_sel_reg.CLK
clock => integer_rounded_reg[0].CLK
clock => integer_rounded_reg[1].CLK
clock => integer_rounded_reg[2].CLK
clock => integer_rounded_reg[3].CLK
clock => integer_rounded_reg[4].CLK
clock => integer_rounded_reg[5].CLK
clock => integer_rounded_reg[6].CLK
clock => integer_result_reg[0].CLK
clock => integer_result_reg[1].CLK
clock => integer_result_reg[2].CLK
clock => integer_result_reg[3].CLK
clock => integer_result_reg[4].CLK
clock => integer_result_reg[5].CLK
clock => integer_result_reg[6].CLK
clock => integer_result_reg[7].CLK
clock => int_or_reg3.CLK
clock => int_or_reg2.CLK
clock => int_or1_reg1.CLK
clock => exp_or_reg4.CLK
clock => exp_or_reg3.CLK
clock => exp_or_reg2.CLK
clock => exp_or_reg1.CLK
clock => exp_and_reg4.CLK
clock => exp_and_reg3.CLK
clock => exp_and_reg2.CLK
clock => exp_and_reg1.CLK
clock => exceed_upper_limit_reg4.CLK
clock => exceed_upper_limit_reg3.CLK
clock => exceed_upper_limit_reg2.CLK
clock => exceed_upper_limit_reg1.CLK
clock => equal_upper_limit_reg3.CLK
clock => equal_upper_limit_reg2.CLK
clock => equal_upper_limit_reg1.CLK
clock => dataa_reg[0].CLK
clock => dataa_reg[1].CLK
clock => dataa_reg[2].CLK
clock => dataa_reg[3].CLK
clock => dataa_reg[4].CLK
clock => dataa_reg[5].CLK
clock => dataa_reg[6].CLK
clock => dataa_reg[7].CLK
clock => dataa_reg[8].CLK
clock => dataa_reg[9].CLK
clock => dataa_reg[10].CLK
clock => dataa_reg[11].CLK
clock => dataa_reg[12].CLK
clock => dataa_reg[13].CLK
clock => dataa_reg[14].CLK
clock => dataa_reg[15].CLK
clock => dataa_reg[16].CLK
clock => dataa_reg[17].CLK
clock => dataa_reg[18].CLK
clock => dataa_reg[19].CLK
clock => dataa_reg[20].CLK
clock => dataa_reg[21].CLK
clock => dataa_reg[22].CLK
clock => dataa_reg[23].CLK
clock => dataa_reg[24].CLK
clock => dataa_reg[25].CLK
clock => dataa_reg[26].CLK
clock => dataa_reg[27].CLK
clock => dataa_reg[28].CLK
clock => dataa_reg[29].CLK
clock => dataa_reg[30].CLK
clock => dataa_reg[31].CLK
clock => below_lower_limit2_reg4.CLK
clock => below_lower_limit2_reg3.CLK
clock => below_lower_limit2_reg2.CLK
clock => below_lower_limit2_reg1.CLK
clock => below_lower_limit1_reg3.CLK
clock => below_lower_limit1_reg2.CLK
clock => below_lower_limit1_reg1.CLK
clock => added_power2_reg[0].CLK
clock => added_power2_reg[1].CLK
clock => added_power2_reg[2].CLK
clock => added_power2_reg[3].CLK
clock => added_power2_reg[4].CLK
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg[23].DATAIN
dataa[24] => dataa_reg[24].DATAIN
dataa[25] => dataa_reg[25].DATAIN
dataa[26] => dataa_reg[26].DATAIN
dataa[27] => dataa_reg[27].DATAIN
dataa[28] => dataa_reg[28].DATAIN
dataa[29] => dataa_reg[29].DATAIN
dataa[30] => dataa_reg[30].DATAIN
dataa[31] => dataa_reg[31].DATAIN
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_9rf:altbarrel_shift6
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec4r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[0].IN0
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[1].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[2].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[1].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[3].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[2].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[4].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[3].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[5].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[4].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[6].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[5].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[7].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[6].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[8].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[7].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[9].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[8].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[10].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[9].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[11].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[10].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[12].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[11].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[13].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[12].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[14].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[13].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[15].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[14].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[16].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[15].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[17].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[16].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[18].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[17].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[19].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[18].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[20].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[19].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[21].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[20].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[22].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[21].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[23].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[22].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[24].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[23].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[25].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[24].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[26].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[25].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[27].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[26].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[28].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[27].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[29].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[28].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[29].IN0
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[0].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w291w292w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w299w300w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[0].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[1].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w320w321w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[0].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[1].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[2].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[3].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[29].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_9ui:auto_generated.dataa[0]
dataa[1] => add_sub_9ui:auto_generated.dataa[1]
dataa[2] => add_sub_9ui:auto_generated.dataa[2]
dataa[3] => add_sub_9ui:auto_generated.dataa[3]
dataa[4] => add_sub_9ui:auto_generated.dataa[4]
dataa[5] => add_sub_9ui:auto_generated.dataa[5]
dataa[6] => add_sub_9ui:auto_generated.dataa[6]
dataa[7] => add_sub_9ui:auto_generated.dataa[7]
datab[0] => add_sub_9ui:auto_generated.datab[0]
datab[1] => add_sub_9ui:auto_generated.datab[1]
datab[2] => add_sub_9ui:auto_generated.datab[2]
datab[3] => add_sub_9ui:auto_generated.datab[3]
datab[4] => add_sub_9ui:auto_generated.datab[4]
datab[5] => add_sub_9ui:auto_generated.datab[5]
datab[6] => add_sub_9ui:auto_generated.datab[6]
datab[7] => add_sub_9ui:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ui:auto_generated.result[0]
result[1] <= add_sub_9ui:auto_generated.result[1]
result[2] <= add_sub_9ui:auto_generated.result[2]
result[3] <= add_sub_9ui:auto_generated.result[3]
result[4] <= add_sub_9ui:auto_generated.result[4]
result[5] <= add_sub_9ui:auto_generated.result[5]
result[6] <= add_sub_9ui:auto_generated.result[6]
result[7] <= add_sub_9ui:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub4|add_sub_9ui:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_5ti:auto_generated.dataa[0]
dataa[1] => add_sub_5ti:auto_generated.dataa[1]
dataa[2] => add_sub_5ti:auto_generated.dataa[2]
dataa[3] => add_sub_5ti:auto_generated.dataa[3]
dataa[4] => add_sub_5ti:auto_generated.dataa[4]
datab[0] => add_sub_5ti:auto_generated.datab[0]
datab[1] => add_sub_5ti:auto_generated.datab[1]
datab[2] => add_sub_5ti:auto_generated.datab[2]
datab[3] => add_sub_5ti:auto_generated.datab[3]
datab[4] => add_sub_5ti:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5ti:auto_generated.result[0]
result[1] <= add_sub_5ti:auto_generated.result[1]
result[2] <= add_sub_5ti:auto_generated.result[2]
result[3] <= add_sub_5ti:auto_generated.result[3]
result[4] <= add_sub_5ti:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub5|add_sub_5ti:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_2cj:auto_generated.dataa[0]
dataa[1] => add_sub_2cj:auto_generated.dataa[1]
dataa[2] => add_sub_2cj:auto_generated.dataa[2]
dataa[3] => add_sub_2cj:auto_generated.dataa[3]
dataa[4] => add_sub_2cj:auto_generated.dataa[4]
dataa[5] => add_sub_2cj:auto_generated.dataa[5]
dataa[6] => add_sub_2cj:auto_generated.dataa[6]
datab[0] => add_sub_2cj:auto_generated.datab[0]
datab[1] => add_sub_2cj:auto_generated.datab[1]
datab[2] => add_sub_2cj:auto_generated.datab[2]
datab[3] => add_sub_2cj:auto_generated.datab[3]
datab[4] => add_sub_2cj:auto_generated.datab[4]
datab[5] => add_sub_2cj:auto_generated.datab[5]
datab[6] => add_sub_2cj:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2cj:auto_generated.result[0]
result[1] <= add_sub_2cj:auto_generated.result[1]
result[2] <= add_sub_2cj:auto_generated.result[2]
result[3] <= add_sub_2cj:auto_generated.result[3]
result[4] <= add_sub_2cj:auto_generated.result[4]
result[5] <= add_sub_2cj:auto_generated.result[5]
result[6] <= add_sub_2cj:auto_generated.result[6]
cout <= add_sub_2cj:auto_generated.cout
overflow <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub7|add_sub_2cj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_ubj:auto_generated.dataa[0]
dataa[1] => add_sub_ubj:auto_generated.dataa[1]
dataa[2] => add_sub_ubj:auto_generated.dataa[2]
datab[0] => add_sub_ubj:auto_generated.datab[0]
datab[1] => add_sub_ubj:auto_generated.datab[1]
datab[2] => add_sub_ubj:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ubj:auto_generated.result[0]
result[1] <= add_sub_ubj:auto_generated.result[1]
result[2] <= add_sub_ubj:auto_generated.result[2]
cout <= add_sub_ubj:auto_generated.cout
overflow <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub8|add_sub_ubj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_4ti:auto_generated.dataa[0]
dataa[1] => add_sub_4ti:auto_generated.dataa[1]
dataa[2] => add_sub_4ti:auto_generated.dataa[2]
dataa[3] => add_sub_4ti:auto_generated.dataa[3]
datab[0] => add_sub_4ti:auto_generated.datab[0]
datab[1] => add_sub_4ti:auto_generated.datab[1]
datab[2] => add_sub_4ti:auto_generated.datab[2]
datab[3] => add_sub_4ti:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ti:auto_generated.result[0]
result[1] <= add_sub_4ti:auto_generated.result[1]
result[2] <= add_sub_4ti:auto_generated.result[2]
result[3] <= add_sub_4ti:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub9|add_sub_4ti:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr2
dataa[0] => cmpr_oth:auto_generated.dataa[0]
dataa[1] => cmpr_oth:auto_generated.dataa[1]
dataa[2] => cmpr_oth:auto_generated.dataa[2]
dataa[3] => cmpr_oth:auto_generated.dataa[3]
dataa[4] => cmpr_oth:auto_generated.dataa[4]
dataa[5] => cmpr_oth:auto_generated.dataa[5]
dataa[6] => cmpr_oth:auto_generated.dataa[6]
dataa[7] => cmpr_oth:auto_generated.dataa[7]
datab[0] => cmpr_oth:auto_generated.datab[0]
datab[1] => cmpr_oth:auto_generated.datab[1]
datab[2] => cmpr_oth:auto_generated.datab[2]
datab[3] => cmpr_oth:auto_generated.datab[3]
datab[4] => cmpr_oth:auto_generated.datab[4]
datab[5] => cmpr_oth:auto_generated.datab[5]
datab[6] => cmpr_oth:auto_generated.datab[6]
datab[7] => cmpr_oth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_oth:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr2|cmpr_oth:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr3
dataa[0] => cmpr_vth:auto_generated.dataa[0]
dataa[1] => cmpr_vth:auto_generated.dataa[1]
dataa[2] => cmpr_vth:auto_generated.dataa[2]
dataa[3] => cmpr_vth:auto_generated.dataa[3]
dataa[4] => cmpr_vth:auto_generated.dataa[4]
dataa[5] => cmpr_vth:auto_generated.dataa[5]
dataa[6] => cmpr_vth:auto_generated.dataa[6]
dataa[7] => cmpr_vth:auto_generated.dataa[7]
datab[0] => cmpr_vth:auto_generated.datab[0]
datab[1] => cmpr_vth:auto_generated.datab[1]
datab[2] => cmpr_vth:auto_generated.datab[2]
datab[3] => cmpr_vth:auto_generated.datab[3]
datab[4] => cmpr_vth:auto_generated.datab[4]
datab[5] => cmpr_vth:auto_generated.datab[5]
datab[6] => cmpr_vth:auto_generated.datab[6]
datab[7] => cmpr_vth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vth:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr3|cmpr_vth:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_nth:auto_generated.dataa[0]
dataa[1] => cmpr_nth:auto_generated.dataa[1]
dataa[2] => cmpr_nth:auto_generated.dataa[2]
dataa[3] => cmpr_nth:auto_generated.dataa[3]
dataa[4] => cmpr_nth:auto_generated.dataa[4]
datab[0] => cmpr_nth:auto_generated.datab[0]
datab[1] => cmpr_nth:auto_generated.datab[1]
datab[2] => cmpr_nth:auto_generated.datab[2]
datab[3] => cmpr_nth:auto_generated.datab[3]
datab[4] => cmpr_nth:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_nth:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert0:inst6|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:max_shift_compare|cmpr_nth:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1


|PID_controller|controller_block:PID_block
pwm_float[0] <= lpm_mux0:inst5.result[0]
pwm_float[1] <= lpm_mux0:inst5.result[1]
pwm_float[2] <= lpm_mux0:inst5.result[2]
pwm_float[3] <= lpm_mux0:inst5.result[3]
pwm_float[4] <= lpm_mux0:inst5.result[4]
pwm_float[5] <= lpm_mux0:inst5.result[5]
pwm_float[6] <= lpm_mux0:inst5.result[6]
pwm_float[7] <= lpm_mux0:inst5.result[7]
pwm_float[8] <= lpm_mux0:inst5.result[8]
pwm_float[9] <= lpm_mux0:inst5.result[9]
pwm_float[10] <= lpm_mux0:inst5.result[10]
pwm_float[11] <= lpm_mux0:inst5.result[11]
pwm_float[12] <= lpm_mux0:inst5.result[12]
pwm_float[13] <= lpm_mux0:inst5.result[13]
pwm_float[14] <= lpm_mux0:inst5.result[14]
pwm_float[15] <= lpm_mux0:inst5.result[15]
pwm_float[16] <= lpm_mux0:inst5.result[16]
pwm_float[17] <= lpm_mux0:inst5.result[17]
pwm_float[18] <= lpm_mux0:inst5.result[18]
pwm_float[19] <= lpm_mux0:inst5.result[19]
pwm_float[20] <= lpm_mux0:inst5.result[20]
pwm_float[21] <= lpm_mux0:inst5.result[21]
pwm_float[22] <= lpm_mux0:inst5.result[22]
pwm_float[23] <= lpm_mux0:inst5.result[23]
pwm_float[24] <= lpm_mux0:inst5.result[24]
pwm_float[25] <= lpm_mux0:inst5.result[25]
pwm_float[26] <= lpm_mux0:inst5.result[26]
pwm_float[27] <= lpm_mux0:inst5.result[27]
pwm_float[28] <= lpm_mux0:inst5.result[28]
pwm_float[29] <= lpm_mux0:inst5.result[29]
pwm_float[30] <= lpm_mux0:inst5.result[30]
pwm_float[31] <= lpm_mux0:inst5.result[31]
clock_controler_in => altfp_add_sub1:add2.clock
clock_controler_in => altfp_add_sub1:add1.clock
clock_controler_in => altfp_mult0:multKP.clock
clock_controler_in => altfp_add_sub0:subError.clock
clock_controler_in => altfp_mult0:multKD.clock
clock_controler_in => altfp_add_sub0:subError6.clock
clock_controler_in => altfp_mult0:multKI.clock
clock_controler_in => altfp_add_sub2:add_error_sum.clock
clock_controler_in => altfp_compare0:inst6.clock
clock_controler_in => altfp_compare0:inst7.clock
clock_controler_in => altfp_compare0:inst_greaterThen255.clock
clock_controler_in => altfp_compare0:lessThan0.clock
set_speed_in[0] => altfp_add_sub0:subError.dataa[0]
set_speed_in[1] => altfp_add_sub0:subError.dataa[1]
set_speed_in[2] => altfp_add_sub0:subError.dataa[2]
set_speed_in[3] => altfp_add_sub0:subError.dataa[3]
set_speed_in[4] => altfp_add_sub0:subError.dataa[4]
set_speed_in[5] => altfp_add_sub0:subError.dataa[5]
set_speed_in[6] => altfp_add_sub0:subError.dataa[6]
set_speed_in[7] => altfp_add_sub0:subError.dataa[7]
set_speed_in[8] => altfp_add_sub0:subError.dataa[8]
set_speed_in[9] => altfp_add_sub0:subError.dataa[9]
set_speed_in[10] => altfp_add_sub0:subError.dataa[10]
set_speed_in[11] => altfp_add_sub0:subError.dataa[11]
set_speed_in[12] => altfp_add_sub0:subError.dataa[12]
set_speed_in[13] => altfp_add_sub0:subError.dataa[13]
set_speed_in[14] => altfp_add_sub0:subError.dataa[14]
set_speed_in[15] => altfp_add_sub0:subError.dataa[15]
set_speed_in[16] => altfp_add_sub0:subError.dataa[16]
set_speed_in[17] => altfp_add_sub0:subError.dataa[17]
set_speed_in[18] => altfp_add_sub0:subError.dataa[18]
set_speed_in[19] => altfp_add_sub0:subError.dataa[19]
set_speed_in[20] => altfp_add_sub0:subError.dataa[20]
set_speed_in[21] => altfp_add_sub0:subError.dataa[21]
set_speed_in[22] => altfp_add_sub0:subError.dataa[22]
set_speed_in[23] => altfp_add_sub0:subError.dataa[23]
set_speed_in[24] => altfp_add_sub0:subError.dataa[24]
set_speed_in[25] => altfp_add_sub0:subError.dataa[25]
set_speed_in[26] => altfp_add_sub0:subError.dataa[26]
set_speed_in[27] => altfp_add_sub0:subError.dataa[27]
set_speed_in[28] => altfp_add_sub0:subError.dataa[28]
set_speed_in[29] => altfp_add_sub0:subError.dataa[29]
set_speed_in[30] => altfp_add_sub0:subError.dataa[30]
set_speed_in[31] => altfp_add_sub0:subError.dataa[31]
enable_in => dflipflop:inst.clk
enable_in => dflipflop:error_pre.clk
enable_in => dflipflop:error_pre9.clk
clear_data => dflipflop:inst.clear
clear_data => dflipflop:error_pre.clear
clear_data => dflipflop:error_pre9.clear
pv_speed_in[0] => dflipflop:inst.d[0]
pv_speed_in[1] => dflipflop:inst.d[1]
pv_speed_in[2] => dflipflop:inst.d[2]
pv_speed_in[3] => dflipflop:inst.d[3]
pv_speed_in[4] => dflipflop:inst.d[4]
pv_speed_in[5] => dflipflop:inst.d[5]
pv_speed_in[6] => dflipflop:inst.d[6]
pv_speed_in[7] => dflipflop:inst.d[7]
pv_speed_in[8] => dflipflop:inst.d[8]
pv_speed_in[9] => dflipflop:inst.d[9]
pv_speed_in[10] => dflipflop:inst.d[10]
pv_speed_in[11] => dflipflop:inst.d[11]
pv_speed_in[12] => dflipflop:inst.d[12]
pv_speed_in[13] => dflipflop:inst.d[13]
pv_speed_in[14] => dflipflop:inst.d[14]
pv_speed_in[15] => dflipflop:inst.d[15]
pv_speed_in[16] => dflipflop:inst.d[16]
pv_speed_in[17] => dflipflop:inst.d[17]
pv_speed_in[18] => dflipflop:inst.d[18]
pv_speed_in[19] => dflipflop:inst.d[19]
pv_speed_in[20] => dflipflop:inst.d[20]
pv_speed_in[21] => dflipflop:inst.d[21]
pv_speed_in[22] => dflipflop:inst.d[22]
pv_speed_in[23] => dflipflop:inst.d[23]
pv_speed_in[24] => dflipflop:inst.d[24]
pv_speed_in[25] => dflipflop:inst.d[25]
pv_speed_in[26] => dflipflop:inst.d[26]
pv_speed_in[27] => dflipflop:inst.d[27]
pv_speed_in[28] => dflipflop:inst.d[28]
pv_speed_in[29] => dflipflop:inst.d[29]
pv_speed_in[30] => dflipflop:inst.d[30]
pv_speed_in[31] => dflipflop:inst.d[31]
kp_in[0] => altfp_mult0:multKP.datab[0]
kp_in[1] => altfp_mult0:multKP.datab[1]
kp_in[2] => altfp_mult0:multKP.datab[2]
kp_in[3] => altfp_mult0:multKP.datab[3]
kp_in[4] => altfp_mult0:multKP.datab[4]
kp_in[5] => altfp_mult0:multKP.datab[5]
kp_in[6] => altfp_mult0:multKP.datab[6]
kp_in[7] => altfp_mult0:multKP.datab[7]
kp_in[8] => altfp_mult0:multKP.datab[8]
kp_in[9] => altfp_mult0:multKP.datab[9]
kp_in[10] => altfp_mult0:multKP.datab[10]
kp_in[11] => altfp_mult0:multKP.datab[11]
kp_in[12] => altfp_mult0:multKP.datab[12]
kp_in[13] => altfp_mult0:multKP.datab[13]
kp_in[14] => altfp_mult0:multKP.datab[14]
kp_in[15] => altfp_mult0:multKP.datab[15]
kp_in[16] => altfp_mult0:multKP.datab[16]
kp_in[17] => altfp_mult0:multKP.datab[17]
kp_in[18] => altfp_mult0:multKP.datab[18]
kp_in[19] => altfp_mult0:multKP.datab[19]
kp_in[20] => altfp_mult0:multKP.datab[20]
kp_in[21] => altfp_mult0:multKP.datab[21]
kp_in[22] => altfp_mult0:multKP.datab[22]
kp_in[23] => altfp_mult0:multKP.datab[23]
kp_in[24] => altfp_mult0:multKP.datab[24]
kp_in[25] => altfp_mult0:multKP.datab[25]
kp_in[26] => altfp_mult0:multKP.datab[26]
kp_in[27] => altfp_mult0:multKP.datab[27]
kp_in[28] => altfp_mult0:multKP.datab[28]
kp_in[29] => altfp_mult0:multKP.datab[29]
kp_in[30] => altfp_mult0:multKP.datab[30]
kp_in[31] => altfp_mult0:multKP.datab[31]
kd_in[0] => altfp_mult0:multKD.datab[0]
kd_in[1] => altfp_mult0:multKD.datab[1]
kd_in[2] => altfp_mult0:multKD.datab[2]
kd_in[3] => altfp_mult0:multKD.datab[3]
kd_in[4] => altfp_mult0:multKD.datab[4]
kd_in[5] => altfp_mult0:multKD.datab[5]
kd_in[6] => altfp_mult0:multKD.datab[6]
kd_in[7] => altfp_mult0:multKD.datab[7]
kd_in[8] => altfp_mult0:multKD.datab[8]
kd_in[9] => altfp_mult0:multKD.datab[9]
kd_in[10] => altfp_mult0:multKD.datab[10]
kd_in[11] => altfp_mult0:multKD.datab[11]
kd_in[12] => altfp_mult0:multKD.datab[12]
kd_in[13] => altfp_mult0:multKD.datab[13]
kd_in[14] => altfp_mult0:multKD.datab[14]
kd_in[15] => altfp_mult0:multKD.datab[15]
kd_in[16] => altfp_mult0:multKD.datab[16]
kd_in[17] => altfp_mult0:multKD.datab[17]
kd_in[18] => altfp_mult0:multKD.datab[18]
kd_in[19] => altfp_mult0:multKD.datab[19]
kd_in[20] => altfp_mult0:multKD.datab[20]
kd_in[21] => altfp_mult0:multKD.datab[21]
kd_in[22] => altfp_mult0:multKD.datab[22]
kd_in[23] => altfp_mult0:multKD.datab[23]
kd_in[24] => altfp_mult0:multKD.datab[24]
kd_in[25] => altfp_mult0:multKD.datab[25]
kd_in[26] => altfp_mult0:multKD.datab[26]
kd_in[27] => altfp_mult0:multKD.datab[27]
kd_in[28] => altfp_mult0:multKD.datab[28]
kd_in[29] => altfp_mult0:multKD.datab[29]
kd_in[30] => altfp_mult0:multKD.datab[30]
kd_in[31] => altfp_mult0:multKD.datab[31]
ki_in[0] => altfp_mult0:multKI.datab[0]
ki_in[1] => altfp_mult0:multKI.datab[1]
ki_in[2] => altfp_mult0:multKI.datab[2]
ki_in[3] => altfp_mult0:multKI.datab[3]
ki_in[4] => altfp_mult0:multKI.datab[4]
ki_in[5] => altfp_mult0:multKI.datab[5]
ki_in[6] => altfp_mult0:multKI.datab[6]
ki_in[7] => altfp_mult0:multKI.datab[7]
ki_in[8] => altfp_mult0:multKI.datab[8]
ki_in[9] => altfp_mult0:multKI.datab[9]
ki_in[10] => altfp_mult0:multKI.datab[10]
ki_in[11] => altfp_mult0:multKI.datab[11]
ki_in[12] => altfp_mult0:multKI.datab[12]
ki_in[13] => altfp_mult0:multKI.datab[13]
ki_in[14] => altfp_mult0:multKI.datab[14]
ki_in[15] => altfp_mult0:multKI.datab[15]
ki_in[16] => altfp_mult0:multKI.datab[16]
ki_in[17] => altfp_mult0:multKI.datab[17]
ki_in[18] => altfp_mult0:multKI.datab[18]
ki_in[19] => altfp_mult0:multKI.datab[19]
ki_in[20] => altfp_mult0:multKI.datab[20]
ki_in[21] => altfp_mult0:multKI.datab[21]
ki_in[22] => altfp_mult0:multKI.datab[22]
ki_in[23] => altfp_mult0:multKI.datab[23]
ki_in[24] => altfp_mult0:multKI.datab[24]
ki_in[25] => altfp_mult0:multKI.datab[25]
ki_in[26] => altfp_mult0:multKI.datab[26]
ki_in[27] => altfp_mult0:multKI.datab[27]
ki_in[28] => altfp_mult0:multKI.datab[28]
ki_in[29] => altfp_mult0:multKI.datab[29]
ki_in[30] => altfp_mult0:multKI.datab[30]
ki_in[31] => altfp_mult0:multKI.datab[31]


|PID_controller|controller_block:PID_block|lpm_mux0:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|PID_controller|controller_block:PID_block|lpm_mux0:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[0][16] => mux_m4e:auto_generated.data[16]
data[0][17] => mux_m4e:auto_generated.data[17]
data[0][18] => mux_m4e:auto_generated.data[18]
data[0][19] => mux_m4e:auto_generated.data[19]
data[0][20] => mux_m4e:auto_generated.data[20]
data[0][21] => mux_m4e:auto_generated.data[21]
data[0][22] => mux_m4e:auto_generated.data[22]
data[0][23] => mux_m4e:auto_generated.data[23]
data[0][24] => mux_m4e:auto_generated.data[24]
data[0][25] => mux_m4e:auto_generated.data[25]
data[0][26] => mux_m4e:auto_generated.data[26]
data[0][27] => mux_m4e:auto_generated.data[27]
data[0][28] => mux_m4e:auto_generated.data[28]
data[0][29] => mux_m4e:auto_generated.data[29]
data[0][30] => mux_m4e:auto_generated.data[30]
data[0][31] => mux_m4e:auto_generated.data[31]
data[1][0] => mux_m4e:auto_generated.data[32]
data[1][1] => mux_m4e:auto_generated.data[33]
data[1][2] => mux_m4e:auto_generated.data[34]
data[1][3] => mux_m4e:auto_generated.data[35]
data[1][4] => mux_m4e:auto_generated.data[36]
data[1][5] => mux_m4e:auto_generated.data[37]
data[1][6] => mux_m4e:auto_generated.data[38]
data[1][7] => mux_m4e:auto_generated.data[39]
data[1][8] => mux_m4e:auto_generated.data[40]
data[1][9] => mux_m4e:auto_generated.data[41]
data[1][10] => mux_m4e:auto_generated.data[42]
data[1][11] => mux_m4e:auto_generated.data[43]
data[1][12] => mux_m4e:auto_generated.data[44]
data[1][13] => mux_m4e:auto_generated.data[45]
data[1][14] => mux_m4e:auto_generated.data[46]
data[1][15] => mux_m4e:auto_generated.data[47]
data[1][16] => mux_m4e:auto_generated.data[48]
data[1][17] => mux_m4e:auto_generated.data[49]
data[1][18] => mux_m4e:auto_generated.data[50]
data[1][19] => mux_m4e:auto_generated.data[51]
data[1][20] => mux_m4e:auto_generated.data[52]
data[1][21] => mux_m4e:auto_generated.data[53]
data[1][22] => mux_m4e:auto_generated.data[54]
data[1][23] => mux_m4e:auto_generated.data[55]
data[1][24] => mux_m4e:auto_generated.data[56]
data[1][25] => mux_m4e:auto_generated.data[57]
data[1][26] => mux_m4e:auto_generated.data[58]
data[1][27] => mux_m4e:auto_generated.data[59]
data[1][28] => mux_m4e:auto_generated.data[60]
data[1][29] => mux_m4e:auto_generated.data[61]
data[1][30] => mux_m4e:auto_generated.data[62]
data[1][31] => mux_m4e:auto_generated.data[63]
data[2][0] => mux_m4e:auto_generated.data[64]
data[2][1] => mux_m4e:auto_generated.data[65]
data[2][2] => mux_m4e:auto_generated.data[66]
data[2][3] => mux_m4e:auto_generated.data[67]
data[2][4] => mux_m4e:auto_generated.data[68]
data[2][5] => mux_m4e:auto_generated.data[69]
data[2][6] => mux_m4e:auto_generated.data[70]
data[2][7] => mux_m4e:auto_generated.data[71]
data[2][8] => mux_m4e:auto_generated.data[72]
data[2][9] => mux_m4e:auto_generated.data[73]
data[2][10] => mux_m4e:auto_generated.data[74]
data[2][11] => mux_m4e:auto_generated.data[75]
data[2][12] => mux_m4e:auto_generated.data[76]
data[2][13] => mux_m4e:auto_generated.data[77]
data[2][14] => mux_m4e:auto_generated.data[78]
data[2][15] => mux_m4e:auto_generated.data[79]
data[2][16] => mux_m4e:auto_generated.data[80]
data[2][17] => mux_m4e:auto_generated.data[81]
data[2][18] => mux_m4e:auto_generated.data[82]
data[2][19] => mux_m4e:auto_generated.data[83]
data[2][20] => mux_m4e:auto_generated.data[84]
data[2][21] => mux_m4e:auto_generated.data[85]
data[2][22] => mux_m4e:auto_generated.data[86]
data[2][23] => mux_m4e:auto_generated.data[87]
data[2][24] => mux_m4e:auto_generated.data[88]
data[2][25] => mux_m4e:auto_generated.data[89]
data[2][26] => mux_m4e:auto_generated.data[90]
data[2][27] => mux_m4e:auto_generated.data[91]
data[2][28] => mux_m4e:auto_generated.data[92]
data[2][29] => mux_m4e:auto_generated.data[93]
data[2][30] => mux_m4e:auto_generated.data[94]
data[2][31] => mux_m4e:auto_generated.data[95]
sel[0] => mux_m4e:auto_generated.sel[0]
sel[1] => mux_m4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]
result[16] <= mux_m4e:auto_generated.result[16]
result[17] <= mux_m4e:auto_generated.result[17]
result[18] <= mux_m4e:auto_generated.result[18]
result[19] <= mux_m4e:auto_generated.result[19]
result[20] <= mux_m4e:auto_generated.result[20]
result[21] <= mux_m4e:auto_generated.result[21]
result[22] <= mux_m4e:auto_generated.result[22]
result[23] <= mux_m4e:auto_generated.result[23]
result[24] <= mux_m4e:auto_generated.result[24]
result[25] <= mux_m4e:auto_generated.result[25]
result[26] <= mux_m4e:auto_generated.result[26]
result[27] <= mux_m4e:auto_generated.result[27]
result[28] <= mux_m4e:auto_generated.result[28]
result[29] <= mux_m4e:auto_generated.result[29]
result[30] <= mux_m4e:auto_generated.result[30]
result[31] <= mux_m4e:auto_generated.result[31]


|PID_controller|controller_block:PID_block|lpm_mux0:inst5|LPM_MUX:LPM_MUX_component|mux_m4e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2
clock => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.clock
dataa[0] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[0]
dataa[1] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[1]
dataa[2] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[2]
dataa[3] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[3]
dataa[4] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[4]
dataa[5] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[5]
dataa[6] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[6]
dataa[7] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[7]
dataa[8] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[8]
dataa[9] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[9]
dataa[10] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[10]
dataa[11] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[11]
dataa[12] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[12]
dataa[13] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[13]
dataa[14] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[14]
dataa[15] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[15]
dataa[16] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[16]
dataa[17] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[17]
dataa[18] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[18]
dataa[19] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[19]
dataa[20] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[20]
dataa[21] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[21]
dataa[22] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[22]
dataa[23] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[23]
dataa[24] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[24]
dataa[25] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[25]
dataa[26] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[26]
dataa[27] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[27]
dataa[28] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[28]
dataa[29] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[29]
dataa[30] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[30]
dataa[31] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[31]
datab[0] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[0]
datab[1] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[1]
datab[2] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[2]
datab[3] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[3]
datab[4] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[4]
datab[5] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[5]
datab[6] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[6]
datab[7] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[7]
datab[8] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[8]
datab[9] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[9]
datab[10] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[10]
datab[11] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[11]
datab[12] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[12]
datab[13] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[13]
datab[14] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[14]
datab[15] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[15]
datab[16] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[16]
datab[17] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[17]
datab[18] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[18]
datab[19] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[19]
datab[20] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[20]
datab[21] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[21]
datab[22] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[22]
datab[23] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[23]
datab[24] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[24]
datab[25] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[25]
datab[26] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[26]
datab[27] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[27]
datab[28] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[28]
datab[29] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[29]
datab[30] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[30]
datab[31] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[31]
result[0] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[0]
result[1] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[1]
result[2] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[2]
result[3] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[3]
result[4] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[4]
result[5] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[5]
result[6] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[6]
result[7] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[7]
result[8] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[8]
result[9] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[9]
result[10] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[10]
result[11] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[11]
result[12] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[12]
result[13] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[13]
result[14] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[14]
result[15] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[15]
result[16] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[16]
result[17] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[17]
result[18] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[18]
result[19] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[19]
result[20] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[20]
result[21] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[21]
result[22] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[22]
result[23] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[23]
result[24] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[24]
result[25] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[25]
result[26] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[26]
result[27] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[27]
result[28] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[28]
result[29] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[29]
result[30] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[30]
result[31] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[31]


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component
clock => altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altbarrel_shift_6hb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].IN1
result[0] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7
data[0] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub1_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub1_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8
data[0] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21
data[0] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22
data[0] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub1_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub1|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub2|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add2|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1
clock => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.clock
dataa[0] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[0]
dataa[1] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[1]
dataa[2] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[2]
dataa[3] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[3]
dataa[4] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[4]
dataa[5] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[5]
dataa[6] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[6]
dataa[7] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[7]
dataa[8] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[8]
dataa[9] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[9]
dataa[10] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[10]
dataa[11] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[11]
dataa[12] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[12]
dataa[13] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[13]
dataa[14] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[14]
dataa[15] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[15]
dataa[16] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[16]
dataa[17] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[17]
dataa[18] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[18]
dataa[19] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[19]
dataa[20] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[20]
dataa[21] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[21]
dataa[22] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[22]
dataa[23] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[23]
dataa[24] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[24]
dataa[25] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[25]
dataa[26] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[26]
dataa[27] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[27]
dataa[28] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[28]
dataa[29] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[29]
dataa[30] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[30]
dataa[31] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.dataa[31]
datab[0] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[0]
datab[1] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[1]
datab[2] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[2]
datab[3] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[3]
datab[4] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[4]
datab[5] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[5]
datab[6] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[6]
datab[7] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[7]
datab[8] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[8]
datab[9] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[9]
datab[10] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[10]
datab[11] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[11]
datab[12] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[12]
datab[13] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[13]
datab[14] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[14]
datab[15] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[15]
datab[16] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[16]
datab[17] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[17]
datab[18] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[18]
datab[19] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[19]
datab[20] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[20]
datab[21] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[21]
datab[22] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[22]
datab[23] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[23]
datab[24] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[24]
datab[25] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[25]
datab[26] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[26]
datab[27] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[27]
datab[28] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[28]
datab[29] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[29]
datab[30] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[30]
datab[31] => altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.datab[31]
result[0] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[0]
result[1] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[1]
result[2] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[2]
result[3] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[3]
result[4] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[4]
result[5] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[5]
result[6] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[6]
result[7] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[7]
result[8] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[8]
result[9] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[9]
result[10] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[10]
result[11] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[11]
result[12] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[12]
result[13] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[13]
result[14] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[14]
result[15] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[15]
result[16] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[16]
result[17] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[17]
result[18] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[18]
result[19] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[19]
result[20] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[20]
result[21] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[21]
result[22] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[22]
result[23] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[23]
result[24] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[24]
result[25] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[25]
result[26] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[26]
result[27] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[27]
result[28] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[28]
result[29] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[29]
result[30] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[30]
result[31] <= altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component.result[31]


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component
clock => altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altbarrel_shift_6hb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].IN1
result[0] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7
data[0] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub1_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub1_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8
data[0] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub1_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21
data[0] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22
data[0] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub1_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub1_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33.zero


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub1_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub1_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub1_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub1|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub2|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub1:add1|altfp_add_sub1_altfp_add_sub_j0j:altfp_add_sub1_altfp_add_sub_j0j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|PID_controller|controller_block:PID_block|altfp_mult0:multKP
clock => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.clock
dataa[0] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[0]
dataa[1] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[1]
dataa[2] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[2]
dataa[3] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[3]
dataa[4] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[4]
dataa[5] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[5]
dataa[6] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[6]
dataa[7] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[7]
dataa[8] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[8]
dataa[9] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[9]
dataa[10] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[10]
dataa[11] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[11]
dataa[12] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[12]
dataa[13] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[13]
dataa[14] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[14]
dataa[15] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[15]
dataa[16] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[16]
dataa[17] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[17]
dataa[18] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[18]
dataa[19] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[19]
dataa[20] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[20]
dataa[21] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[21]
dataa[22] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[22]
dataa[23] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[23]
dataa[24] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[24]
dataa[25] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[25]
dataa[26] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[26]
dataa[27] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[27]
dataa[28] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[28]
dataa[29] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[29]
dataa[30] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[30]
dataa[31] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[31]
datab[0] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[0]
datab[1] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[1]
datab[2] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[2]
datab[3] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[3]
datab[4] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[4]
datab[5] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[5]
datab[6] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[6]
datab[7] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[7]
datab[8] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[8]
datab[9] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[9]
datab[10] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[10]
datab[11] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[11]
datab[12] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[12]
datab[13] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[13]
datab[14] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[14]
datab[15] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[15]
datab[16] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[16]
datab[17] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[17]
datab[18] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[18]
datab[19] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[19]
datab[20] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[20]
datab[21] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[21]
datab[22] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[22]
datab[23] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[23]
datab[24] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[24]
datab[25] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[25]
datab[26] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[26]
datab[27] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[27]
datab[28] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[28]
datab[29] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[29]
datab[30] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[30]
datab[31] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[31]
result[0] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[0]
result[1] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[1]
result[2] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[2]
result[3] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[3]
result[4] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[4]
result[5] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[5]
result[6] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[6]
result[7] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[7]
result[8] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[8]
result[9] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[9]
result[10] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[10]
result[11] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[11]
result[12] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[12]
result[13] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[13]
result[14] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[14]
result[15] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[15]
result[16] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[16]
result[17] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[17]
result[18] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[18]
result[19] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[19]
result[20] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[20]
result[21] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[21]
result[22] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[22]
result[23] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[23]
result[24] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[24]
result[25] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[25]
result[26] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[26]
result[27] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[27]
result[28] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[28]
result[29] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[29]
result[30] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[30]
result[31] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[31]


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w223w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w223w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w229w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w235w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w241w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w247w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w253w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w259w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w265w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w271w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w277w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w283w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w88w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w83w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w88w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w83w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w98w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w93w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w108w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w103w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w118w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w128w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w123w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w138w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w133w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w148w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w226w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w226w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w232w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w238w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w244w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w250w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w256w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w262w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w268w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w274w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w280w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w286w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w90w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w86w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w90w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w86w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w100w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w96w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w110w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w106w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w120w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w130w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w126w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w140w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w136w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w150w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_b9j:auto_generated.dataa[0]
dataa[1] => add_sub_b9j:auto_generated.dataa[1]
dataa[2] => add_sub_b9j:auto_generated.dataa[2]
dataa[3] => add_sub_b9j:auto_generated.dataa[3]
dataa[4] => add_sub_b9j:auto_generated.dataa[4]
dataa[5] => add_sub_b9j:auto_generated.dataa[5]
dataa[6] => add_sub_b9j:auto_generated.dataa[6]
dataa[7] => add_sub_b9j:auto_generated.dataa[7]
dataa[8] => add_sub_b9j:auto_generated.dataa[8]
datab[0] => add_sub_b9j:auto_generated.datab[0]
datab[1] => add_sub_b9j:auto_generated.datab[1]
datab[2] => add_sub_b9j:auto_generated.datab[2]
datab[3] => add_sub_b9j:auto_generated.datab[3]
datab[4] => add_sub_b9j:auto_generated.datab[4]
datab[5] => add_sub_b9j:auto_generated.datab[5]
datab[6] => add_sub_b9j:auto_generated.datab[6]
datab[7] => add_sub_b9j:auto_generated.datab[7]
datab[8] => add_sub_b9j:auto_generated.datab[8]
cin => add_sub_b9j:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_b9j:auto_generated.clock
aclr => add_sub_b9j:auto_generated.aclr
clken => add_sub_b9j:auto_generated.clken
result[0] <= add_sub_b9j:auto_generated.result[0]
result[1] <= add_sub_b9j:auto_generated.result[1]
result[2] <= add_sub_b9j:auto_generated.result[2]
result[3] <= add_sub_b9j:auto_generated.result[3]
result[4] <= add_sub_b9j:auto_generated.result[4]
result[5] <= add_sub_b9j:auto_generated.result[5]
result[6] <= add_sub_b9j:auto_generated.result[6]
result[7] <= add_sub_b9j:auto_generated.result[7]
result[8] <= add_sub_b9j:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_01h:auto_generated.dataa[0]
dataa[1] => add_sub_01h:auto_generated.dataa[1]
dataa[2] => add_sub_01h:auto_generated.dataa[2]
dataa[3] => add_sub_01h:auto_generated.dataa[3]
dataa[4] => add_sub_01h:auto_generated.dataa[4]
dataa[5] => add_sub_01h:auto_generated.dataa[5]
dataa[6] => add_sub_01h:auto_generated.dataa[6]
dataa[7] => add_sub_01h:auto_generated.dataa[7]
dataa[8] => add_sub_01h:auto_generated.dataa[8]
dataa[9] => add_sub_01h:auto_generated.dataa[9]
datab[0] => add_sub_01h:auto_generated.datab[0]
datab[1] => add_sub_01h:auto_generated.datab[1]
datab[2] => add_sub_01h:auto_generated.datab[2]
datab[3] => add_sub_01h:auto_generated.datab[3]
datab[4] => add_sub_01h:auto_generated.datab[4]
datab[5] => add_sub_01h:auto_generated.datab[5]
datab[6] => add_sub_01h:auto_generated.datab[6]
datab[7] => add_sub_01h:auto_generated.datab[7]
datab[8] => add_sub_01h:auto_generated.datab[8]
datab[9] => add_sub_01h:auto_generated.datab[9]
cin => add_sub_01h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_01h:auto_generated.result[0]
result[1] <= add_sub_01h:auto_generated.result[1]
result[2] <= add_sub_01h:auto_generated.result[2]
result[3] <= add_sub_01h:auto_generated.result[3]
result[4] <= add_sub_01h:auto_generated.result[4]
result[5] <= add_sub_01h:auto_generated.result[5]
result[6] <= add_sub_01h:auto_generated.result[6]
result[7] <= add_sub_01h:auto_generated.result[7]
result[8] <= add_sub_01h:auto_generated.result[8]
result[9] <= add_sub_01h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder|add_sub_01h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_cmg:auto_generated.dataa[0]
dataa[1] => add_sub_cmg:auto_generated.dataa[1]
dataa[2] => add_sub_cmg:auto_generated.dataa[2]
dataa[3] => add_sub_cmg:auto_generated.dataa[3]
dataa[4] => add_sub_cmg:auto_generated.dataa[4]
dataa[5] => add_sub_cmg:auto_generated.dataa[5]
dataa[6] => add_sub_cmg:auto_generated.dataa[6]
dataa[7] => add_sub_cmg:auto_generated.dataa[7]
dataa[8] => add_sub_cmg:auto_generated.dataa[8]
dataa[9] => add_sub_cmg:auto_generated.dataa[9]
dataa[10] => add_sub_cmg:auto_generated.dataa[10]
dataa[11] => add_sub_cmg:auto_generated.dataa[11]
dataa[12] => add_sub_cmg:auto_generated.dataa[12]
dataa[13] => add_sub_cmg:auto_generated.dataa[13]
dataa[14] => add_sub_cmg:auto_generated.dataa[14]
dataa[15] => add_sub_cmg:auto_generated.dataa[15]
dataa[16] => add_sub_cmg:auto_generated.dataa[16]
dataa[17] => add_sub_cmg:auto_generated.dataa[17]
dataa[18] => add_sub_cmg:auto_generated.dataa[18]
dataa[19] => add_sub_cmg:auto_generated.dataa[19]
dataa[20] => add_sub_cmg:auto_generated.dataa[20]
dataa[21] => add_sub_cmg:auto_generated.dataa[21]
dataa[22] => add_sub_cmg:auto_generated.dataa[22]
dataa[23] => add_sub_cmg:auto_generated.dataa[23]
dataa[24] => add_sub_cmg:auto_generated.dataa[24]
datab[0] => add_sub_cmg:auto_generated.datab[0]
datab[1] => add_sub_cmg:auto_generated.datab[1]
datab[2] => add_sub_cmg:auto_generated.datab[2]
datab[3] => add_sub_cmg:auto_generated.datab[3]
datab[4] => add_sub_cmg:auto_generated.datab[4]
datab[5] => add_sub_cmg:auto_generated.datab[5]
datab[6] => add_sub_cmg:auto_generated.datab[6]
datab[7] => add_sub_cmg:auto_generated.datab[7]
datab[8] => add_sub_cmg:auto_generated.datab[8]
datab[9] => add_sub_cmg:auto_generated.datab[9]
datab[10] => add_sub_cmg:auto_generated.datab[10]
datab[11] => add_sub_cmg:auto_generated.datab[11]
datab[12] => add_sub_cmg:auto_generated.datab[12]
datab[13] => add_sub_cmg:auto_generated.datab[13]
datab[14] => add_sub_cmg:auto_generated.datab[14]
datab[15] => add_sub_cmg:auto_generated.datab[15]
datab[16] => add_sub_cmg:auto_generated.datab[16]
datab[17] => add_sub_cmg:auto_generated.datab[17]
datab[18] => add_sub_cmg:auto_generated.datab[18]
datab[19] => add_sub_cmg:auto_generated.datab[19]
datab[20] => add_sub_cmg:auto_generated.datab[20]
datab[21] => add_sub_cmg:auto_generated.datab[21]
datab[22] => add_sub_cmg:auto_generated.datab[22]
datab[23] => add_sub_cmg:auto_generated.datab[23]
datab[24] => add_sub_cmg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cmg:auto_generated.result[0]
result[1] <= add_sub_cmg:auto_generated.result[1]
result[2] <= add_sub_cmg:auto_generated.result[2]
result[3] <= add_sub_cmg:auto_generated.result[3]
result[4] <= add_sub_cmg:auto_generated.result[4]
result[5] <= add_sub_cmg:auto_generated.result[5]
result[6] <= add_sub_cmg:auto_generated.result[6]
result[7] <= add_sub_cmg:auto_generated.result[7]
result[8] <= add_sub_cmg:auto_generated.result[8]
result[9] <= add_sub_cmg:auto_generated.result[9]
result[10] <= add_sub_cmg:auto_generated.result[10]
result[11] <= add_sub_cmg:auto_generated.result[11]
result[12] <= add_sub_cmg:auto_generated.result[12]
result[13] <= add_sub_cmg:auto_generated.result[13]
result[14] <= add_sub_cmg:auto_generated.result[14]
result[15] <= add_sub_cmg:auto_generated.result[15]
result[16] <= add_sub_cmg:auto_generated.result[16]
result[17] <= add_sub_cmg:auto_generated.result[17]
result[18] <= add_sub_cmg:auto_generated.result[18]
result[19] <= add_sub_cmg:auto_generated.result[19]
result[20] <= add_sub_cmg:auto_generated.result[20]
result[21] <= add_sub_cmg:auto_generated.result[21]
result[22] <= add_sub_cmg:auto_generated.result[22]
result[23] <= add_sub_cmg:auto_generated.result[23]
result[24] <= add_sub_cmg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:man_round_adder|add_sub_cmg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult
dataa[0] => mult_jfs:auto_generated.dataa[0]
dataa[1] => mult_jfs:auto_generated.dataa[1]
dataa[2] => mult_jfs:auto_generated.dataa[2]
dataa[3] => mult_jfs:auto_generated.dataa[3]
dataa[4] => mult_jfs:auto_generated.dataa[4]
dataa[5] => mult_jfs:auto_generated.dataa[5]
dataa[6] => mult_jfs:auto_generated.dataa[6]
dataa[7] => mult_jfs:auto_generated.dataa[7]
dataa[8] => mult_jfs:auto_generated.dataa[8]
dataa[9] => mult_jfs:auto_generated.dataa[9]
dataa[10] => mult_jfs:auto_generated.dataa[10]
dataa[11] => mult_jfs:auto_generated.dataa[11]
dataa[12] => mult_jfs:auto_generated.dataa[12]
dataa[13] => mult_jfs:auto_generated.dataa[13]
dataa[14] => mult_jfs:auto_generated.dataa[14]
dataa[15] => mult_jfs:auto_generated.dataa[15]
dataa[16] => mult_jfs:auto_generated.dataa[16]
dataa[17] => mult_jfs:auto_generated.dataa[17]
dataa[18] => mult_jfs:auto_generated.dataa[18]
dataa[19] => mult_jfs:auto_generated.dataa[19]
dataa[20] => mult_jfs:auto_generated.dataa[20]
dataa[21] => mult_jfs:auto_generated.dataa[21]
dataa[22] => mult_jfs:auto_generated.dataa[22]
dataa[23] => mult_jfs:auto_generated.dataa[23]
datab[0] => mult_jfs:auto_generated.datab[0]
datab[1] => mult_jfs:auto_generated.datab[1]
datab[2] => mult_jfs:auto_generated.datab[2]
datab[3] => mult_jfs:auto_generated.datab[3]
datab[4] => mult_jfs:auto_generated.datab[4]
datab[5] => mult_jfs:auto_generated.datab[5]
datab[6] => mult_jfs:auto_generated.datab[6]
datab[7] => mult_jfs:auto_generated.datab[7]
datab[8] => mult_jfs:auto_generated.datab[8]
datab[9] => mult_jfs:auto_generated.datab[9]
datab[10] => mult_jfs:auto_generated.datab[10]
datab[11] => mult_jfs:auto_generated.datab[11]
datab[12] => mult_jfs:auto_generated.datab[12]
datab[13] => mult_jfs:auto_generated.datab[13]
datab[14] => mult_jfs:auto_generated.datab[14]
datab[15] => mult_jfs:auto_generated.datab[15]
datab[16] => mult_jfs:auto_generated.datab[16]
datab[17] => mult_jfs:auto_generated.datab[17]
datab[18] => mult_jfs:auto_generated.datab[18]
datab[19] => mult_jfs:auto_generated.datab[19]
datab[20] => mult_jfs:auto_generated.datab[20]
datab[21] => mult_jfs:auto_generated.datab[21]
datab[22] => mult_jfs:auto_generated.datab[22]
datab[23] => mult_jfs:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_jfs:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_jfs:auto_generated.result[0]
result[1] <= mult_jfs:auto_generated.result[1]
result[2] <= mult_jfs:auto_generated.result[2]
result[3] <= mult_jfs:auto_generated.result[3]
result[4] <= mult_jfs:auto_generated.result[4]
result[5] <= mult_jfs:auto_generated.result[5]
result[6] <= mult_jfs:auto_generated.result[6]
result[7] <= mult_jfs:auto_generated.result[7]
result[8] <= mult_jfs:auto_generated.result[8]
result[9] <= mult_jfs:auto_generated.result[9]
result[10] <= mult_jfs:auto_generated.result[10]
result[11] <= mult_jfs:auto_generated.result[11]
result[12] <= mult_jfs:auto_generated.result[12]
result[13] <= mult_jfs:auto_generated.result[13]
result[14] <= mult_jfs:auto_generated.result[14]
result[15] <= mult_jfs:auto_generated.result[15]
result[16] <= mult_jfs:auto_generated.result[16]
result[17] <= mult_jfs:auto_generated.result[17]
result[18] <= mult_jfs:auto_generated.result[18]
result[19] <= mult_jfs:auto_generated.result[19]
result[20] <= mult_jfs:auto_generated.result[20]
result[21] <= mult_jfs:auto_generated.result[21]
result[22] <= mult_jfs:auto_generated.result[22]
result[23] <= mult_jfs:auto_generated.result[23]
result[24] <= mult_jfs:auto_generated.result[24]
result[25] <= mult_jfs:auto_generated.result[25]
result[26] <= mult_jfs:auto_generated.result[26]
result[27] <= mult_jfs:auto_generated.result[27]
result[28] <= mult_jfs:auto_generated.result[28]
result[29] <= mult_jfs:auto_generated.result[29]
result[30] <= mult_jfs:auto_generated.result[30]
result[31] <= mult_jfs:auto_generated.result[31]
result[32] <= mult_jfs:auto_generated.result[32]
result[33] <= mult_jfs:auto_generated.result[33]
result[34] <= mult_jfs:auto_generated.result[34]
result[35] <= mult_jfs:auto_generated.result[35]
result[36] <= mult_jfs:auto_generated.result[36]
result[37] <= mult_jfs:auto_generated.result[37]
result[38] <= mult_jfs:auto_generated.result[38]
result[39] <= mult_jfs:auto_generated.result[39]
result[40] <= mult_jfs:auto_generated.result[40]
result[41] <= mult_jfs:auto_generated.result[41]
result[42] <= mult_jfs:auto_generated.result[42]
result[43] <= mult_jfs:auto_generated.result[43]
result[44] <= mult_jfs:auto_generated.result[44]
result[45] <= mult_jfs:auto_generated.result[45]
result[46] <= mult_jfs:auto_generated.result[46]
result[47] <= mult_jfs:auto_generated.result[47]


|PID_controller|controller_block:PID_block|altfp_mult0:multKP|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError
clock => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.clock
dataa[0] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[0]
dataa[1] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[1]
dataa[2] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[2]
dataa[3] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[3]
dataa[4] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[4]
dataa[5] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[5]
dataa[6] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[6]
dataa[7] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[7]
dataa[8] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[8]
dataa[9] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[9]
dataa[10] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[10]
dataa[11] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[11]
dataa[12] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[12]
dataa[13] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[13]
dataa[14] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[14]
dataa[15] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[15]
dataa[16] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[16]
dataa[17] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[17]
dataa[18] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[18]
dataa[19] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[19]
dataa[20] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[20]
dataa[21] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[21]
dataa[22] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[22]
dataa[23] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[23]
dataa[24] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[24]
dataa[25] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[25]
dataa[26] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[26]
dataa[27] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[27]
dataa[28] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[28]
dataa[29] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[29]
dataa[30] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[30]
dataa[31] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[31]
datab[0] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[0]
datab[1] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[1]
datab[2] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[2]
datab[3] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[3]
datab[4] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[4]
datab[5] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[5]
datab[6] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[6]
datab[7] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[7]
datab[8] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[8]
datab[9] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[9]
datab[10] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[10]
datab[11] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[11]
datab[12] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[12]
datab[13] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[13]
datab[14] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[14]
datab[15] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[15]
datab[16] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[16]
datab[17] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[17]
datab[18] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[18]
datab[19] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[19]
datab[20] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[20]
datab[21] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[21]
datab[22] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[22]
datab[23] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[23]
datab[24] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[24]
datab[25] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[25]
datab[26] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[26]
datab[27] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[27]
datab[28] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[28]
datab[29] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[29]
datab[30] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[30]
datab[31] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[31]
result[0] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[0]
result[1] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[1]
result[2] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[2]
result[3] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[3]
result[4] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[4]
result[5] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[5]
result[6] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[6]
result[7] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[7]
result[8] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[8]
result[9] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[9]
result[10] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[10]
result[11] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[11]
result[12] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[12]
result[13] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[13]
result[14] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[14]
result[15] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[15]
result[16] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[16]
result[17] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[17]
result[18] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[18]
result[19] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[19]
result[20] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[20]
result[21] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[21]
result[22] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[22]
result[23] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[23]
result[24] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[24]
result[25] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[25]
result[26] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[26]
result[27] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[27]
result[28] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[28]
result[29] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[29]
result[30] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[30]
result[31] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[31]


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component
clock => altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo338w339w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => datab_sign_dffe1.DATAIN
datab[31] => wire_w_lg_input_datab_infinite_dffe15_wo337w[0].IN1
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altbarrel_shift_6hb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].IN1
result[0] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7
data[0] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8
data[0] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub1|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub2|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|PID_controller|controller_block:PID_block|dflipflop:inst
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
enable => q[0]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[31]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKD
clock => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.clock
dataa[0] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[0]
dataa[1] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[1]
dataa[2] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[2]
dataa[3] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[3]
dataa[4] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[4]
dataa[5] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[5]
dataa[6] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[6]
dataa[7] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[7]
dataa[8] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[8]
dataa[9] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[9]
dataa[10] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[10]
dataa[11] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[11]
dataa[12] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[12]
dataa[13] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[13]
dataa[14] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[14]
dataa[15] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[15]
dataa[16] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[16]
dataa[17] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[17]
dataa[18] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[18]
dataa[19] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[19]
dataa[20] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[20]
dataa[21] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[21]
dataa[22] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[22]
dataa[23] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[23]
dataa[24] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[24]
dataa[25] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[25]
dataa[26] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[26]
dataa[27] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[27]
dataa[28] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[28]
dataa[29] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[29]
dataa[30] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[30]
dataa[31] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[31]
datab[0] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[0]
datab[1] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[1]
datab[2] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[2]
datab[3] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[3]
datab[4] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[4]
datab[5] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[5]
datab[6] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[6]
datab[7] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[7]
datab[8] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[8]
datab[9] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[9]
datab[10] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[10]
datab[11] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[11]
datab[12] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[12]
datab[13] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[13]
datab[14] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[14]
datab[15] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[15]
datab[16] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[16]
datab[17] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[17]
datab[18] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[18]
datab[19] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[19]
datab[20] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[20]
datab[21] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[21]
datab[22] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[22]
datab[23] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[23]
datab[24] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[24]
datab[25] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[25]
datab[26] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[26]
datab[27] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[27]
datab[28] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[28]
datab[29] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[29]
datab[30] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[30]
datab[31] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[31]
result[0] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[0]
result[1] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[1]
result[2] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[2]
result[3] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[3]
result[4] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[4]
result[5] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[5]
result[6] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[6]
result[7] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[7]
result[8] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[8]
result[9] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[9]
result[10] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[10]
result[11] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[11]
result[12] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[12]
result[13] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[13]
result[14] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[14]
result[15] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[15]
result[16] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[16]
result[17] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[17]
result[18] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[18]
result[19] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[19]
result[20] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[20]
result[21] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[21]
result[22] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[22]
result[23] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[23]
result[24] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[24]
result[25] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[25]
result[26] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[26]
result[27] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[27]
result[28] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[28]
result[29] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[29]
result[30] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[30]
result[31] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[31]


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w223w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w223w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w229w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w235w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w241w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w247w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w253w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w259w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w265w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w271w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w277w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w283w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w88w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w83w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w88w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w83w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w98w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w93w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w108w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w103w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w118w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w128w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w123w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w138w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w133w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w148w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w226w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w226w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w232w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w238w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w244w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w250w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w256w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w262w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w268w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w274w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w280w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w286w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w90w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w86w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w90w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w86w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w100w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w96w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w110w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w106w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w120w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w130w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w126w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w140w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w136w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w150w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_b9j:auto_generated.dataa[0]
dataa[1] => add_sub_b9j:auto_generated.dataa[1]
dataa[2] => add_sub_b9j:auto_generated.dataa[2]
dataa[3] => add_sub_b9j:auto_generated.dataa[3]
dataa[4] => add_sub_b9j:auto_generated.dataa[4]
dataa[5] => add_sub_b9j:auto_generated.dataa[5]
dataa[6] => add_sub_b9j:auto_generated.dataa[6]
dataa[7] => add_sub_b9j:auto_generated.dataa[7]
dataa[8] => add_sub_b9j:auto_generated.dataa[8]
datab[0] => add_sub_b9j:auto_generated.datab[0]
datab[1] => add_sub_b9j:auto_generated.datab[1]
datab[2] => add_sub_b9j:auto_generated.datab[2]
datab[3] => add_sub_b9j:auto_generated.datab[3]
datab[4] => add_sub_b9j:auto_generated.datab[4]
datab[5] => add_sub_b9j:auto_generated.datab[5]
datab[6] => add_sub_b9j:auto_generated.datab[6]
datab[7] => add_sub_b9j:auto_generated.datab[7]
datab[8] => add_sub_b9j:auto_generated.datab[8]
cin => add_sub_b9j:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_b9j:auto_generated.clock
aclr => add_sub_b9j:auto_generated.aclr
clken => add_sub_b9j:auto_generated.clken
result[0] <= add_sub_b9j:auto_generated.result[0]
result[1] <= add_sub_b9j:auto_generated.result[1]
result[2] <= add_sub_b9j:auto_generated.result[2]
result[3] <= add_sub_b9j:auto_generated.result[3]
result[4] <= add_sub_b9j:auto_generated.result[4]
result[5] <= add_sub_b9j:auto_generated.result[5]
result[6] <= add_sub_b9j:auto_generated.result[6]
result[7] <= add_sub_b9j:auto_generated.result[7]
result[8] <= add_sub_b9j:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_01h:auto_generated.dataa[0]
dataa[1] => add_sub_01h:auto_generated.dataa[1]
dataa[2] => add_sub_01h:auto_generated.dataa[2]
dataa[3] => add_sub_01h:auto_generated.dataa[3]
dataa[4] => add_sub_01h:auto_generated.dataa[4]
dataa[5] => add_sub_01h:auto_generated.dataa[5]
dataa[6] => add_sub_01h:auto_generated.dataa[6]
dataa[7] => add_sub_01h:auto_generated.dataa[7]
dataa[8] => add_sub_01h:auto_generated.dataa[8]
dataa[9] => add_sub_01h:auto_generated.dataa[9]
datab[0] => add_sub_01h:auto_generated.datab[0]
datab[1] => add_sub_01h:auto_generated.datab[1]
datab[2] => add_sub_01h:auto_generated.datab[2]
datab[3] => add_sub_01h:auto_generated.datab[3]
datab[4] => add_sub_01h:auto_generated.datab[4]
datab[5] => add_sub_01h:auto_generated.datab[5]
datab[6] => add_sub_01h:auto_generated.datab[6]
datab[7] => add_sub_01h:auto_generated.datab[7]
datab[8] => add_sub_01h:auto_generated.datab[8]
datab[9] => add_sub_01h:auto_generated.datab[9]
cin => add_sub_01h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_01h:auto_generated.result[0]
result[1] <= add_sub_01h:auto_generated.result[1]
result[2] <= add_sub_01h:auto_generated.result[2]
result[3] <= add_sub_01h:auto_generated.result[3]
result[4] <= add_sub_01h:auto_generated.result[4]
result[5] <= add_sub_01h:auto_generated.result[5]
result[6] <= add_sub_01h:auto_generated.result[6]
result[7] <= add_sub_01h:auto_generated.result[7]
result[8] <= add_sub_01h:auto_generated.result[8]
result[9] <= add_sub_01h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder|add_sub_01h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_cmg:auto_generated.dataa[0]
dataa[1] => add_sub_cmg:auto_generated.dataa[1]
dataa[2] => add_sub_cmg:auto_generated.dataa[2]
dataa[3] => add_sub_cmg:auto_generated.dataa[3]
dataa[4] => add_sub_cmg:auto_generated.dataa[4]
dataa[5] => add_sub_cmg:auto_generated.dataa[5]
dataa[6] => add_sub_cmg:auto_generated.dataa[6]
dataa[7] => add_sub_cmg:auto_generated.dataa[7]
dataa[8] => add_sub_cmg:auto_generated.dataa[8]
dataa[9] => add_sub_cmg:auto_generated.dataa[9]
dataa[10] => add_sub_cmg:auto_generated.dataa[10]
dataa[11] => add_sub_cmg:auto_generated.dataa[11]
dataa[12] => add_sub_cmg:auto_generated.dataa[12]
dataa[13] => add_sub_cmg:auto_generated.dataa[13]
dataa[14] => add_sub_cmg:auto_generated.dataa[14]
dataa[15] => add_sub_cmg:auto_generated.dataa[15]
dataa[16] => add_sub_cmg:auto_generated.dataa[16]
dataa[17] => add_sub_cmg:auto_generated.dataa[17]
dataa[18] => add_sub_cmg:auto_generated.dataa[18]
dataa[19] => add_sub_cmg:auto_generated.dataa[19]
dataa[20] => add_sub_cmg:auto_generated.dataa[20]
dataa[21] => add_sub_cmg:auto_generated.dataa[21]
dataa[22] => add_sub_cmg:auto_generated.dataa[22]
dataa[23] => add_sub_cmg:auto_generated.dataa[23]
dataa[24] => add_sub_cmg:auto_generated.dataa[24]
datab[0] => add_sub_cmg:auto_generated.datab[0]
datab[1] => add_sub_cmg:auto_generated.datab[1]
datab[2] => add_sub_cmg:auto_generated.datab[2]
datab[3] => add_sub_cmg:auto_generated.datab[3]
datab[4] => add_sub_cmg:auto_generated.datab[4]
datab[5] => add_sub_cmg:auto_generated.datab[5]
datab[6] => add_sub_cmg:auto_generated.datab[6]
datab[7] => add_sub_cmg:auto_generated.datab[7]
datab[8] => add_sub_cmg:auto_generated.datab[8]
datab[9] => add_sub_cmg:auto_generated.datab[9]
datab[10] => add_sub_cmg:auto_generated.datab[10]
datab[11] => add_sub_cmg:auto_generated.datab[11]
datab[12] => add_sub_cmg:auto_generated.datab[12]
datab[13] => add_sub_cmg:auto_generated.datab[13]
datab[14] => add_sub_cmg:auto_generated.datab[14]
datab[15] => add_sub_cmg:auto_generated.datab[15]
datab[16] => add_sub_cmg:auto_generated.datab[16]
datab[17] => add_sub_cmg:auto_generated.datab[17]
datab[18] => add_sub_cmg:auto_generated.datab[18]
datab[19] => add_sub_cmg:auto_generated.datab[19]
datab[20] => add_sub_cmg:auto_generated.datab[20]
datab[21] => add_sub_cmg:auto_generated.datab[21]
datab[22] => add_sub_cmg:auto_generated.datab[22]
datab[23] => add_sub_cmg:auto_generated.datab[23]
datab[24] => add_sub_cmg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cmg:auto_generated.result[0]
result[1] <= add_sub_cmg:auto_generated.result[1]
result[2] <= add_sub_cmg:auto_generated.result[2]
result[3] <= add_sub_cmg:auto_generated.result[3]
result[4] <= add_sub_cmg:auto_generated.result[4]
result[5] <= add_sub_cmg:auto_generated.result[5]
result[6] <= add_sub_cmg:auto_generated.result[6]
result[7] <= add_sub_cmg:auto_generated.result[7]
result[8] <= add_sub_cmg:auto_generated.result[8]
result[9] <= add_sub_cmg:auto_generated.result[9]
result[10] <= add_sub_cmg:auto_generated.result[10]
result[11] <= add_sub_cmg:auto_generated.result[11]
result[12] <= add_sub_cmg:auto_generated.result[12]
result[13] <= add_sub_cmg:auto_generated.result[13]
result[14] <= add_sub_cmg:auto_generated.result[14]
result[15] <= add_sub_cmg:auto_generated.result[15]
result[16] <= add_sub_cmg:auto_generated.result[16]
result[17] <= add_sub_cmg:auto_generated.result[17]
result[18] <= add_sub_cmg:auto_generated.result[18]
result[19] <= add_sub_cmg:auto_generated.result[19]
result[20] <= add_sub_cmg:auto_generated.result[20]
result[21] <= add_sub_cmg:auto_generated.result[21]
result[22] <= add_sub_cmg:auto_generated.result[22]
result[23] <= add_sub_cmg:auto_generated.result[23]
result[24] <= add_sub_cmg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:man_round_adder|add_sub_cmg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult
dataa[0] => mult_jfs:auto_generated.dataa[0]
dataa[1] => mult_jfs:auto_generated.dataa[1]
dataa[2] => mult_jfs:auto_generated.dataa[2]
dataa[3] => mult_jfs:auto_generated.dataa[3]
dataa[4] => mult_jfs:auto_generated.dataa[4]
dataa[5] => mult_jfs:auto_generated.dataa[5]
dataa[6] => mult_jfs:auto_generated.dataa[6]
dataa[7] => mult_jfs:auto_generated.dataa[7]
dataa[8] => mult_jfs:auto_generated.dataa[8]
dataa[9] => mult_jfs:auto_generated.dataa[9]
dataa[10] => mult_jfs:auto_generated.dataa[10]
dataa[11] => mult_jfs:auto_generated.dataa[11]
dataa[12] => mult_jfs:auto_generated.dataa[12]
dataa[13] => mult_jfs:auto_generated.dataa[13]
dataa[14] => mult_jfs:auto_generated.dataa[14]
dataa[15] => mult_jfs:auto_generated.dataa[15]
dataa[16] => mult_jfs:auto_generated.dataa[16]
dataa[17] => mult_jfs:auto_generated.dataa[17]
dataa[18] => mult_jfs:auto_generated.dataa[18]
dataa[19] => mult_jfs:auto_generated.dataa[19]
dataa[20] => mult_jfs:auto_generated.dataa[20]
dataa[21] => mult_jfs:auto_generated.dataa[21]
dataa[22] => mult_jfs:auto_generated.dataa[22]
dataa[23] => mult_jfs:auto_generated.dataa[23]
datab[0] => mult_jfs:auto_generated.datab[0]
datab[1] => mult_jfs:auto_generated.datab[1]
datab[2] => mult_jfs:auto_generated.datab[2]
datab[3] => mult_jfs:auto_generated.datab[3]
datab[4] => mult_jfs:auto_generated.datab[4]
datab[5] => mult_jfs:auto_generated.datab[5]
datab[6] => mult_jfs:auto_generated.datab[6]
datab[7] => mult_jfs:auto_generated.datab[7]
datab[8] => mult_jfs:auto_generated.datab[8]
datab[9] => mult_jfs:auto_generated.datab[9]
datab[10] => mult_jfs:auto_generated.datab[10]
datab[11] => mult_jfs:auto_generated.datab[11]
datab[12] => mult_jfs:auto_generated.datab[12]
datab[13] => mult_jfs:auto_generated.datab[13]
datab[14] => mult_jfs:auto_generated.datab[14]
datab[15] => mult_jfs:auto_generated.datab[15]
datab[16] => mult_jfs:auto_generated.datab[16]
datab[17] => mult_jfs:auto_generated.datab[17]
datab[18] => mult_jfs:auto_generated.datab[18]
datab[19] => mult_jfs:auto_generated.datab[19]
datab[20] => mult_jfs:auto_generated.datab[20]
datab[21] => mult_jfs:auto_generated.datab[21]
datab[22] => mult_jfs:auto_generated.datab[22]
datab[23] => mult_jfs:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_jfs:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_jfs:auto_generated.result[0]
result[1] <= mult_jfs:auto_generated.result[1]
result[2] <= mult_jfs:auto_generated.result[2]
result[3] <= mult_jfs:auto_generated.result[3]
result[4] <= mult_jfs:auto_generated.result[4]
result[5] <= mult_jfs:auto_generated.result[5]
result[6] <= mult_jfs:auto_generated.result[6]
result[7] <= mult_jfs:auto_generated.result[7]
result[8] <= mult_jfs:auto_generated.result[8]
result[9] <= mult_jfs:auto_generated.result[9]
result[10] <= mult_jfs:auto_generated.result[10]
result[11] <= mult_jfs:auto_generated.result[11]
result[12] <= mult_jfs:auto_generated.result[12]
result[13] <= mult_jfs:auto_generated.result[13]
result[14] <= mult_jfs:auto_generated.result[14]
result[15] <= mult_jfs:auto_generated.result[15]
result[16] <= mult_jfs:auto_generated.result[16]
result[17] <= mult_jfs:auto_generated.result[17]
result[18] <= mult_jfs:auto_generated.result[18]
result[19] <= mult_jfs:auto_generated.result[19]
result[20] <= mult_jfs:auto_generated.result[20]
result[21] <= mult_jfs:auto_generated.result[21]
result[22] <= mult_jfs:auto_generated.result[22]
result[23] <= mult_jfs:auto_generated.result[23]
result[24] <= mult_jfs:auto_generated.result[24]
result[25] <= mult_jfs:auto_generated.result[25]
result[26] <= mult_jfs:auto_generated.result[26]
result[27] <= mult_jfs:auto_generated.result[27]
result[28] <= mult_jfs:auto_generated.result[28]
result[29] <= mult_jfs:auto_generated.result[29]
result[30] <= mult_jfs:auto_generated.result[30]
result[31] <= mult_jfs:auto_generated.result[31]
result[32] <= mult_jfs:auto_generated.result[32]
result[33] <= mult_jfs:auto_generated.result[33]
result[34] <= mult_jfs:auto_generated.result[34]
result[35] <= mult_jfs:auto_generated.result[35]
result[36] <= mult_jfs:auto_generated.result[36]
result[37] <= mult_jfs:auto_generated.result[37]
result[38] <= mult_jfs:auto_generated.result[38]
result[39] <= mult_jfs:auto_generated.result[39]
result[40] <= mult_jfs:auto_generated.result[40]
result[41] <= mult_jfs:auto_generated.result[41]
result[42] <= mult_jfs:auto_generated.result[42]
result[43] <= mult_jfs:auto_generated.result[43]
result[44] <= mult_jfs:auto_generated.result[44]
result[45] <= mult_jfs:auto_generated.result[45]
result[46] <= mult_jfs:auto_generated.result[46]
result[47] <= mult_jfs:auto_generated.result[47]


|PID_controller|controller_block:PID_block|altfp_mult0:multKD|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6
clock => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.clock
dataa[0] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[0]
dataa[1] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[1]
dataa[2] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[2]
dataa[3] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[3]
dataa[4] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[4]
dataa[5] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[5]
dataa[6] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[6]
dataa[7] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[7]
dataa[8] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[8]
dataa[9] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[9]
dataa[10] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[10]
dataa[11] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[11]
dataa[12] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[12]
dataa[13] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[13]
dataa[14] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[14]
dataa[15] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[15]
dataa[16] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[16]
dataa[17] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[17]
dataa[18] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[18]
dataa[19] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[19]
dataa[20] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[20]
dataa[21] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[21]
dataa[22] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[22]
dataa[23] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[23]
dataa[24] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[24]
dataa[25] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[25]
dataa[26] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[26]
dataa[27] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[27]
dataa[28] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[28]
dataa[29] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[29]
dataa[30] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[30]
dataa[31] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.dataa[31]
datab[0] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[0]
datab[1] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[1]
datab[2] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[2]
datab[3] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[3]
datab[4] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[4]
datab[5] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[5]
datab[6] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[6]
datab[7] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[7]
datab[8] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[8]
datab[9] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[9]
datab[10] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[10]
datab[11] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[11]
datab[12] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[12]
datab[13] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[13]
datab[14] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[14]
datab[15] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[15]
datab[16] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[16]
datab[17] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[17]
datab[18] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[18]
datab[19] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[19]
datab[20] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[20]
datab[21] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[21]
datab[22] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[22]
datab[23] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[23]
datab[24] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[24]
datab[25] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[25]
datab[26] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[26]
datab[27] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[27]
datab[28] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[28]
datab[29] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[29]
datab[30] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[30]
datab[31] => altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.datab[31]
result[0] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[0]
result[1] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[1]
result[2] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[2]
result[3] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[3]
result[4] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[4]
result[5] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[5]
result[6] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[6]
result[7] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[7]
result[8] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[8]
result[9] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[9]
result[10] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[10]
result[11] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[11]
result[12] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[12]
result[13] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[13]
result[14] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[14]
result[15] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[15]
result[16] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[16]
result[17] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[17]
result[18] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[18]
result[19] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[19]
result[20] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[20]
result[21] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[21]
result[22] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[22]
result[23] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[23]
result[24] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[24]
result[25] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[25]
result[26] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[26]
result[27] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[27]
result[28] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[28]
result[29] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[29]
result[30] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[30]
result[31] <= altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component.result[31]


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component
clock => altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo338w339w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => datab_sign_dffe1.DATAIN
datab[31] => wire_w_lg_input_datab_infinite_dffe15_wo337w[0].IN1
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altbarrel_shift_6hb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].IN1
result[0] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7
data[0] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8
data[0] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.zero


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub1|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub2|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_add_sub_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub0:subError6|altfp_add_sub0_altfp_add_sub_k1j:altfp_add_sub0_altfp_add_sub_k1j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|PID_controller|controller_block:PID_block|dflipflop:error_pre
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
enable => q[0]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[31]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKI
clock => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.clock
dataa[0] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[0]
dataa[1] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[1]
dataa[2] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[2]
dataa[3] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[3]
dataa[4] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[4]
dataa[5] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[5]
dataa[6] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[6]
dataa[7] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[7]
dataa[8] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[8]
dataa[9] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[9]
dataa[10] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[10]
dataa[11] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[11]
dataa[12] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[12]
dataa[13] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[13]
dataa[14] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[14]
dataa[15] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[15]
dataa[16] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[16]
dataa[17] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[17]
dataa[18] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[18]
dataa[19] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[19]
dataa[20] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[20]
dataa[21] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[21]
dataa[22] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[22]
dataa[23] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[23]
dataa[24] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[24]
dataa[25] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[25]
dataa[26] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[26]
dataa[27] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[27]
dataa[28] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[28]
dataa[29] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[29]
dataa[30] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[30]
dataa[31] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.dataa[31]
datab[0] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[0]
datab[1] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[1]
datab[2] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[2]
datab[3] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[3]
datab[4] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[4]
datab[5] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[5]
datab[6] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[6]
datab[7] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[7]
datab[8] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[8]
datab[9] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[9]
datab[10] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[10]
datab[11] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[11]
datab[12] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[12]
datab[13] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[13]
datab[14] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[14]
datab[15] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[15]
datab[16] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[16]
datab[17] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[17]
datab[18] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[18]
datab[19] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[19]
datab[20] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[20]
datab[21] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[21]
datab[22] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[22]
datab[23] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[23]
datab[24] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[24]
datab[25] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[25]
datab[26] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[26]
datab[27] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[27]
datab[28] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[28]
datab[29] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[29]
datab[30] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[30]
datab[31] => altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.datab[31]
result[0] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[0]
result[1] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[1]
result[2] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[2]
result[3] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[3]
result[4] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[4]
result[5] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[5]
result[6] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[6]
result[7] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[7]
result[8] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[8]
result[9] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[9]
result[10] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[10]
result[11] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[11]
result[12] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[12]
result[13] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[13]
result[14] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[14]
result[15] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[15]
result[16] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[16]
result[17] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[17]
result[18] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[18]
result[19] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[19]
result[20] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[20]
result[21] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[21]
result[22] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[22]
result[23] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[23]
result[24] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[24]
result[25] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[25]
result[26] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[26]
result[27] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[27]
result[28] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[28]
result[29] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[29]
result[30] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[30]
result[31] <= altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component.result[31]


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w223w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w223w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w229w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w235w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w241w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w247w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w253w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w259w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w265w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w271w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w277w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w283w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w88w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w83w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w88w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w83w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w98w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w93w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w108w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w103w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w118w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w128w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w123w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w138w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w133w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w148w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w226w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w226w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w232w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w238w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w244w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w250w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w256w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w262w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w268w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w274w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w280w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w286w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w90w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w86w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w90w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w86w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w100w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w96w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w110w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w106w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w120w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w130w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w126w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w140w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w136w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w150w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_b9j:auto_generated.dataa[0]
dataa[1] => add_sub_b9j:auto_generated.dataa[1]
dataa[2] => add_sub_b9j:auto_generated.dataa[2]
dataa[3] => add_sub_b9j:auto_generated.dataa[3]
dataa[4] => add_sub_b9j:auto_generated.dataa[4]
dataa[5] => add_sub_b9j:auto_generated.dataa[5]
dataa[6] => add_sub_b9j:auto_generated.dataa[6]
dataa[7] => add_sub_b9j:auto_generated.dataa[7]
dataa[8] => add_sub_b9j:auto_generated.dataa[8]
datab[0] => add_sub_b9j:auto_generated.datab[0]
datab[1] => add_sub_b9j:auto_generated.datab[1]
datab[2] => add_sub_b9j:auto_generated.datab[2]
datab[3] => add_sub_b9j:auto_generated.datab[3]
datab[4] => add_sub_b9j:auto_generated.datab[4]
datab[5] => add_sub_b9j:auto_generated.datab[5]
datab[6] => add_sub_b9j:auto_generated.datab[6]
datab[7] => add_sub_b9j:auto_generated.datab[7]
datab[8] => add_sub_b9j:auto_generated.datab[8]
cin => add_sub_b9j:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_b9j:auto_generated.clock
aclr => add_sub_b9j:auto_generated.aclr
clken => add_sub_b9j:auto_generated.clken
result[0] <= add_sub_b9j:auto_generated.result[0]
result[1] <= add_sub_b9j:auto_generated.result[1]
result[2] <= add_sub_b9j:auto_generated.result[2]
result[3] <= add_sub_b9j:auto_generated.result[3]
result[4] <= add_sub_b9j:auto_generated.result[4]
result[5] <= add_sub_b9j:auto_generated.result[5]
result[6] <= add_sub_b9j:auto_generated.result[6]
result[7] <= add_sub_b9j:auto_generated.result[7]
result[8] <= add_sub_b9j:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_01h:auto_generated.dataa[0]
dataa[1] => add_sub_01h:auto_generated.dataa[1]
dataa[2] => add_sub_01h:auto_generated.dataa[2]
dataa[3] => add_sub_01h:auto_generated.dataa[3]
dataa[4] => add_sub_01h:auto_generated.dataa[4]
dataa[5] => add_sub_01h:auto_generated.dataa[5]
dataa[6] => add_sub_01h:auto_generated.dataa[6]
dataa[7] => add_sub_01h:auto_generated.dataa[7]
dataa[8] => add_sub_01h:auto_generated.dataa[8]
dataa[9] => add_sub_01h:auto_generated.dataa[9]
datab[0] => add_sub_01h:auto_generated.datab[0]
datab[1] => add_sub_01h:auto_generated.datab[1]
datab[2] => add_sub_01h:auto_generated.datab[2]
datab[3] => add_sub_01h:auto_generated.datab[3]
datab[4] => add_sub_01h:auto_generated.datab[4]
datab[5] => add_sub_01h:auto_generated.datab[5]
datab[6] => add_sub_01h:auto_generated.datab[6]
datab[7] => add_sub_01h:auto_generated.datab[7]
datab[8] => add_sub_01h:auto_generated.datab[8]
datab[9] => add_sub_01h:auto_generated.datab[9]
cin => add_sub_01h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_01h:auto_generated.result[0]
result[1] <= add_sub_01h:auto_generated.result[1]
result[2] <= add_sub_01h:auto_generated.result[2]
result[3] <= add_sub_01h:auto_generated.result[3]
result[4] <= add_sub_01h:auto_generated.result[4]
result[5] <= add_sub_01h:auto_generated.result[5]
result[6] <= add_sub_01h:auto_generated.result[6]
result[7] <= add_sub_01h:auto_generated.result[7]
result[8] <= add_sub_01h:auto_generated.result[8]
result[9] <= add_sub_01h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder|add_sub_01h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_cmg:auto_generated.dataa[0]
dataa[1] => add_sub_cmg:auto_generated.dataa[1]
dataa[2] => add_sub_cmg:auto_generated.dataa[2]
dataa[3] => add_sub_cmg:auto_generated.dataa[3]
dataa[4] => add_sub_cmg:auto_generated.dataa[4]
dataa[5] => add_sub_cmg:auto_generated.dataa[5]
dataa[6] => add_sub_cmg:auto_generated.dataa[6]
dataa[7] => add_sub_cmg:auto_generated.dataa[7]
dataa[8] => add_sub_cmg:auto_generated.dataa[8]
dataa[9] => add_sub_cmg:auto_generated.dataa[9]
dataa[10] => add_sub_cmg:auto_generated.dataa[10]
dataa[11] => add_sub_cmg:auto_generated.dataa[11]
dataa[12] => add_sub_cmg:auto_generated.dataa[12]
dataa[13] => add_sub_cmg:auto_generated.dataa[13]
dataa[14] => add_sub_cmg:auto_generated.dataa[14]
dataa[15] => add_sub_cmg:auto_generated.dataa[15]
dataa[16] => add_sub_cmg:auto_generated.dataa[16]
dataa[17] => add_sub_cmg:auto_generated.dataa[17]
dataa[18] => add_sub_cmg:auto_generated.dataa[18]
dataa[19] => add_sub_cmg:auto_generated.dataa[19]
dataa[20] => add_sub_cmg:auto_generated.dataa[20]
dataa[21] => add_sub_cmg:auto_generated.dataa[21]
dataa[22] => add_sub_cmg:auto_generated.dataa[22]
dataa[23] => add_sub_cmg:auto_generated.dataa[23]
dataa[24] => add_sub_cmg:auto_generated.dataa[24]
datab[0] => add_sub_cmg:auto_generated.datab[0]
datab[1] => add_sub_cmg:auto_generated.datab[1]
datab[2] => add_sub_cmg:auto_generated.datab[2]
datab[3] => add_sub_cmg:auto_generated.datab[3]
datab[4] => add_sub_cmg:auto_generated.datab[4]
datab[5] => add_sub_cmg:auto_generated.datab[5]
datab[6] => add_sub_cmg:auto_generated.datab[6]
datab[7] => add_sub_cmg:auto_generated.datab[7]
datab[8] => add_sub_cmg:auto_generated.datab[8]
datab[9] => add_sub_cmg:auto_generated.datab[9]
datab[10] => add_sub_cmg:auto_generated.datab[10]
datab[11] => add_sub_cmg:auto_generated.datab[11]
datab[12] => add_sub_cmg:auto_generated.datab[12]
datab[13] => add_sub_cmg:auto_generated.datab[13]
datab[14] => add_sub_cmg:auto_generated.datab[14]
datab[15] => add_sub_cmg:auto_generated.datab[15]
datab[16] => add_sub_cmg:auto_generated.datab[16]
datab[17] => add_sub_cmg:auto_generated.datab[17]
datab[18] => add_sub_cmg:auto_generated.datab[18]
datab[19] => add_sub_cmg:auto_generated.datab[19]
datab[20] => add_sub_cmg:auto_generated.datab[20]
datab[21] => add_sub_cmg:auto_generated.datab[21]
datab[22] => add_sub_cmg:auto_generated.datab[22]
datab[23] => add_sub_cmg:auto_generated.datab[23]
datab[24] => add_sub_cmg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cmg:auto_generated.result[0]
result[1] <= add_sub_cmg:auto_generated.result[1]
result[2] <= add_sub_cmg:auto_generated.result[2]
result[3] <= add_sub_cmg:auto_generated.result[3]
result[4] <= add_sub_cmg:auto_generated.result[4]
result[5] <= add_sub_cmg:auto_generated.result[5]
result[6] <= add_sub_cmg:auto_generated.result[6]
result[7] <= add_sub_cmg:auto_generated.result[7]
result[8] <= add_sub_cmg:auto_generated.result[8]
result[9] <= add_sub_cmg:auto_generated.result[9]
result[10] <= add_sub_cmg:auto_generated.result[10]
result[11] <= add_sub_cmg:auto_generated.result[11]
result[12] <= add_sub_cmg:auto_generated.result[12]
result[13] <= add_sub_cmg:auto_generated.result[13]
result[14] <= add_sub_cmg:auto_generated.result[14]
result[15] <= add_sub_cmg:auto_generated.result[15]
result[16] <= add_sub_cmg:auto_generated.result[16]
result[17] <= add_sub_cmg:auto_generated.result[17]
result[18] <= add_sub_cmg:auto_generated.result[18]
result[19] <= add_sub_cmg:auto_generated.result[19]
result[20] <= add_sub_cmg:auto_generated.result[20]
result[21] <= add_sub_cmg:auto_generated.result[21]
result[22] <= add_sub_cmg:auto_generated.result[22]
result[23] <= add_sub_cmg:auto_generated.result[23]
result[24] <= add_sub_cmg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_add_sub:man_round_adder|add_sub_cmg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult
dataa[0] => mult_jfs:auto_generated.dataa[0]
dataa[1] => mult_jfs:auto_generated.dataa[1]
dataa[2] => mult_jfs:auto_generated.dataa[2]
dataa[3] => mult_jfs:auto_generated.dataa[3]
dataa[4] => mult_jfs:auto_generated.dataa[4]
dataa[5] => mult_jfs:auto_generated.dataa[5]
dataa[6] => mult_jfs:auto_generated.dataa[6]
dataa[7] => mult_jfs:auto_generated.dataa[7]
dataa[8] => mult_jfs:auto_generated.dataa[8]
dataa[9] => mult_jfs:auto_generated.dataa[9]
dataa[10] => mult_jfs:auto_generated.dataa[10]
dataa[11] => mult_jfs:auto_generated.dataa[11]
dataa[12] => mult_jfs:auto_generated.dataa[12]
dataa[13] => mult_jfs:auto_generated.dataa[13]
dataa[14] => mult_jfs:auto_generated.dataa[14]
dataa[15] => mult_jfs:auto_generated.dataa[15]
dataa[16] => mult_jfs:auto_generated.dataa[16]
dataa[17] => mult_jfs:auto_generated.dataa[17]
dataa[18] => mult_jfs:auto_generated.dataa[18]
dataa[19] => mult_jfs:auto_generated.dataa[19]
dataa[20] => mult_jfs:auto_generated.dataa[20]
dataa[21] => mult_jfs:auto_generated.dataa[21]
dataa[22] => mult_jfs:auto_generated.dataa[22]
dataa[23] => mult_jfs:auto_generated.dataa[23]
datab[0] => mult_jfs:auto_generated.datab[0]
datab[1] => mult_jfs:auto_generated.datab[1]
datab[2] => mult_jfs:auto_generated.datab[2]
datab[3] => mult_jfs:auto_generated.datab[3]
datab[4] => mult_jfs:auto_generated.datab[4]
datab[5] => mult_jfs:auto_generated.datab[5]
datab[6] => mult_jfs:auto_generated.datab[6]
datab[7] => mult_jfs:auto_generated.datab[7]
datab[8] => mult_jfs:auto_generated.datab[8]
datab[9] => mult_jfs:auto_generated.datab[9]
datab[10] => mult_jfs:auto_generated.datab[10]
datab[11] => mult_jfs:auto_generated.datab[11]
datab[12] => mult_jfs:auto_generated.datab[12]
datab[13] => mult_jfs:auto_generated.datab[13]
datab[14] => mult_jfs:auto_generated.datab[14]
datab[15] => mult_jfs:auto_generated.datab[15]
datab[16] => mult_jfs:auto_generated.datab[16]
datab[17] => mult_jfs:auto_generated.datab[17]
datab[18] => mult_jfs:auto_generated.datab[18]
datab[19] => mult_jfs:auto_generated.datab[19]
datab[20] => mult_jfs:auto_generated.datab[20]
datab[21] => mult_jfs:auto_generated.datab[21]
datab[22] => mult_jfs:auto_generated.datab[22]
datab[23] => mult_jfs:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_jfs:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_jfs:auto_generated.result[0]
result[1] <= mult_jfs:auto_generated.result[1]
result[2] <= mult_jfs:auto_generated.result[2]
result[3] <= mult_jfs:auto_generated.result[3]
result[4] <= mult_jfs:auto_generated.result[4]
result[5] <= mult_jfs:auto_generated.result[5]
result[6] <= mult_jfs:auto_generated.result[6]
result[7] <= mult_jfs:auto_generated.result[7]
result[8] <= mult_jfs:auto_generated.result[8]
result[9] <= mult_jfs:auto_generated.result[9]
result[10] <= mult_jfs:auto_generated.result[10]
result[11] <= mult_jfs:auto_generated.result[11]
result[12] <= mult_jfs:auto_generated.result[12]
result[13] <= mult_jfs:auto_generated.result[13]
result[14] <= mult_jfs:auto_generated.result[14]
result[15] <= mult_jfs:auto_generated.result[15]
result[16] <= mult_jfs:auto_generated.result[16]
result[17] <= mult_jfs:auto_generated.result[17]
result[18] <= mult_jfs:auto_generated.result[18]
result[19] <= mult_jfs:auto_generated.result[19]
result[20] <= mult_jfs:auto_generated.result[20]
result[21] <= mult_jfs:auto_generated.result[21]
result[22] <= mult_jfs:auto_generated.result[22]
result[23] <= mult_jfs:auto_generated.result[23]
result[24] <= mult_jfs:auto_generated.result[24]
result[25] <= mult_jfs:auto_generated.result[25]
result[26] <= mult_jfs:auto_generated.result[26]
result[27] <= mult_jfs:auto_generated.result[27]
result[28] <= mult_jfs:auto_generated.result[28]
result[29] <= mult_jfs:auto_generated.result[29]
result[30] <= mult_jfs:auto_generated.result[30]
result[31] <= mult_jfs:auto_generated.result[31]
result[32] <= mult_jfs:auto_generated.result[32]
result[33] <= mult_jfs:auto_generated.result[33]
result[34] <= mult_jfs:auto_generated.result[34]
result[35] <= mult_jfs:auto_generated.result[35]
result[36] <= mult_jfs:auto_generated.result[36]
result[37] <= mult_jfs:auto_generated.result[37]
result[38] <= mult_jfs:auto_generated.result[38]
result[39] <= mult_jfs:auto_generated.result[39]
result[40] <= mult_jfs:auto_generated.result[40]
result[41] <= mult_jfs:auto_generated.result[41]
result[42] <= mult_jfs:auto_generated.result[42]
result[43] <= mult_jfs:auto_generated.result[43]
result[44] <= mult_jfs:auto_generated.result[44]
result[45] <= mult_jfs:auto_generated.result[45]
result[46] <= mult_jfs:auto_generated.result[46]
result[47] <= mult_jfs:auto_generated.result[47]


|PID_controller|controller_block:PID_block|altfp_mult0:multKI|altfp_mult0_altfp_mult_bnn:altfp_mult0_altfp_mult_bnn_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|lpm_mux0:inst8
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|PID_controller|controller_block:PID_block|lpm_mux0:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[0][16] => mux_m4e:auto_generated.data[16]
data[0][17] => mux_m4e:auto_generated.data[17]
data[0][18] => mux_m4e:auto_generated.data[18]
data[0][19] => mux_m4e:auto_generated.data[19]
data[0][20] => mux_m4e:auto_generated.data[20]
data[0][21] => mux_m4e:auto_generated.data[21]
data[0][22] => mux_m4e:auto_generated.data[22]
data[0][23] => mux_m4e:auto_generated.data[23]
data[0][24] => mux_m4e:auto_generated.data[24]
data[0][25] => mux_m4e:auto_generated.data[25]
data[0][26] => mux_m4e:auto_generated.data[26]
data[0][27] => mux_m4e:auto_generated.data[27]
data[0][28] => mux_m4e:auto_generated.data[28]
data[0][29] => mux_m4e:auto_generated.data[29]
data[0][30] => mux_m4e:auto_generated.data[30]
data[0][31] => mux_m4e:auto_generated.data[31]
data[1][0] => mux_m4e:auto_generated.data[32]
data[1][1] => mux_m4e:auto_generated.data[33]
data[1][2] => mux_m4e:auto_generated.data[34]
data[1][3] => mux_m4e:auto_generated.data[35]
data[1][4] => mux_m4e:auto_generated.data[36]
data[1][5] => mux_m4e:auto_generated.data[37]
data[1][6] => mux_m4e:auto_generated.data[38]
data[1][7] => mux_m4e:auto_generated.data[39]
data[1][8] => mux_m4e:auto_generated.data[40]
data[1][9] => mux_m4e:auto_generated.data[41]
data[1][10] => mux_m4e:auto_generated.data[42]
data[1][11] => mux_m4e:auto_generated.data[43]
data[1][12] => mux_m4e:auto_generated.data[44]
data[1][13] => mux_m4e:auto_generated.data[45]
data[1][14] => mux_m4e:auto_generated.data[46]
data[1][15] => mux_m4e:auto_generated.data[47]
data[1][16] => mux_m4e:auto_generated.data[48]
data[1][17] => mux_m4e:auto_generated.data[49]
data[1][18] => mux_m4e:auto_generated.data[50]
data[1][19] => mux_m4e:auto_generated.data[51]
data[1][20] => mux_m4e:auto_generated.data[52]
data[1][21] => mux_m4e:auto_generated.data[53]
data[1][22] => mux_m4e:auto_generated.data[54]
data[1][23] => mux_m4e:auto_generated.data[55]
data[1][24] => mux_m4e:auto_generated.data[56]
data[1][25] => mux_m4e:auto_generated.data[57]
data[1][26] => mux_m4e:auto_generated.data[58]
data[1][27] => mux_m4e:auto_generated.data[59]
data[1][28] => mux_m4e:auto_generated.data[60]
data[1][29] => mux_m4e:auto_generated.data[61]
data[1][30] => mux_m4e:auto_generated.data[62]
data[1][31] => mux_m4e:auto_generated.data[63]
data[2][0] => mux_m4e:auto_generated.data[64]
data[2][1] => mux_m4e:auto_generated.data[65]
data[2][2] => mux_m4e:auto_generated.data[66]
data[2][3] => mux_m4e:auto_generated.data[67]
data[2][4] => mux_m4e:auto_generated.data[68]
data[2][5] => mux_m4e:auto_generated.data[69]
data[2][6] => mux_m4e:auto_generated.data[70]
data[2][7] => mux_m4e:auto_generated.data[71]
data[2][8] => mux_m4e:auto_generated.data[72]
data[2][9] => mux_m4e:auto_generated.data[73]
data[2][10] => mux_m4e:auto_generated.data[74]
data[2][11] => mux_m4e:auto_generated.data[75]
data[2][12] => mux_m4e:auto_generated.data[76]
data[2][13] => mux_m4e:auto_generated.data[77]
data[2][14] => mux_m4e:auto_generated.data[78]
data[2][15] => mux_m4e:auto_generated.data[79]
data[2][16] => mux_m4e:auto_generated.data[80]
data[2][17] => mux_m4e:auto_generated.data[81]
data[2][18] => mux_m4e:auto_generated.data[82]
data[2][19] => mux_m4e:auto_generated.data[83]
data[2][20] => mux_m4e:auto_generated.data[84]
data[2][21] => mux_m4e:auto_generated.data[85]
data[2][22] => mux_m4e:auto_generated.data[86]
data[2][23] => mux_m4e:auto_generated.data[87]
data[2][24] => mux_m4e:auto_generated.data[88]
data[2][25] => mux_m4e:auto_generated.data[89]
data[2][26] => mux_m4e:auto_generated.data[90]
data[2][27] => mux_m4e:auto_generated.data[91]
data[2][28] => mux_m4e:auto_generated.data[92]
data[2][29] => mux_m4e:auto_generated.data[93]
data[2][30] => mux_m4e:auto_generated.data[94]
data[2][31] => mux_m4e:auto_generated.data[95]
sel[0] => mux_m4e:auto_generated.sel[0]
sel[1] => mux_m4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]
result[16] <= mux_m4e:auto_generated.result[16]
result[17] <= mux_m4e:auto_generated.result[17]
result[18] <= mux_m4e:auto_generated.result[18]
result[19] <= mux_m4e:auto_generated.result[19]
result[20] <= mux_m4e:auto_generated.result[20]
result[21] <= mux_m4e:auto_generated.result[21]
result[22] <= mux_m4e:auto_generated.result[22]
result[23] <= mux_m4e:auto_generated.result[23]
result[24] <= mux_m4e:auto_generated.result[24]
result[25] <= mux_m4e:auto_generated.result[25]
result[26] <= mux_m4e:auto_generated.result[26]
result[27] <= mux_m4e:auto_generated.result[27]
result[28] <= mux_m4e:auto_generated.result[28]
result[29] <= mux_m4e:auto_generated.result[29]
result[30] <= mux_m4e:auto_generated.result[30]
result[31] <= mux_m4e:auto_generated.result[31]


|PID_controller|controller_block:PID_block|lpm_mux0:inst8|LPM_MUX:LPM_MUX_component|mux_m4e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|PID_controller|controller_block:PID_block|dflipflop:error_pre9
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
enable => q[0]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[31]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum
clock => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.clock
dataa[0] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[0]
dataa[1] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[1]
dataa[2] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[2]
dataa[3] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[3]
dataa[4] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[4]
dataa[5] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[5]
dataa[6] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[6]
dataa[7] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[7]
dataa[8] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[8]
dataa[9] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[9]
dataa[10] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[10]
dataa[11] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[11]
dataa[12] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[12]
dataa[13] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[13]
dataa[14] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[14]
dataa[15] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[15]
dataa[16] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[16]
dataa[17] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[17]
dataa[18] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[18]
dataa[19] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[19]
dataa[20] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[20]
dataa[21] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[21]
dataa[22] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[22]
dataa[23] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[23]
dataa[24] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[24]
dataa[25] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[25]
dataa[26] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[26]
dataa[27] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[27]
dataa[28] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[28]
dataa[29] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[29]
dataa[30] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[30]
dataa[31] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.dataa[31]
datab[0] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[0]
datab[1] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[1]
datab[2] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[2]
datab[3] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[3]
datab[4] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[4]
datab[5] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[5]
datab[6] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[6]
datab[7] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[7]
datab[8] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[8]
datab[9] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[9]
datab[10] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[10]
datab[11] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[11]
datab[12] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[12]
datab[13] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[13]
datab[14] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[14]
datab[15] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[15]
datab[16] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[16]
datab[17] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[17]
datab[18] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[18]
datab[19] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[19]
datab[20] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[20]
datab[21] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[21]
datab[22] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[22]
datab[23] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[23]
datab[24] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[24]
datab[25] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[25]
datab[26] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[26]
datab[27] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[27]
datab[28] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[28]
datab[29] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[29]
datab[30] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[30]
datab[31] => altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.datab[31]
result[0] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[0]
result[1] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[1]
result[2] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[2]
result[3] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[3]
result[4] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[4]
result[5] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[5]
result[6] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[6]
result[7] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[7]
result[8] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[8]
result[9] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[9]
result[10] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[10]
result[11] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[11]
result[12] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[12]
result[13] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[13]
result[14] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[14]
result[15] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[15]
result[16] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[16]
result[17] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[17]
result[18] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[18]
result[19] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[19]
result[20] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[20]
result[21] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[21]
result[22] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[22]
result[23] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[23]
result[24] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[24]
result[25] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[25]
result[26] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[26]
result[27] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[27]
result[28] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[28]
result[29] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[29]
result[30] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[30]
result[31] <= altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component.result[31]


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component
clock => altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altbarrel_shift_6hb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w791w792w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w787w788w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w812w813w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w808w809w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w834w835w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w830w831w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w856w857w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w852w853w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w878w879w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].IN1
result[0] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w885w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w874w875w[25].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7
data[0] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub2_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder18.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub2_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub2_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub2_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8
data[0] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub2_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub2_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub2_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub2_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21
data[0] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22
data[0] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub2_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub2_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub2_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder33.zero


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub2_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|altfp_add_sub2_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub2_altpriority_encoder_f48:altpriority_encoder22|altfp_add_sub2_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub2_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub2_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub1|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_38g:auto_generated.dataa[0]
dataa[1] => add_sub_38g:auto_generated.dataa[1]
dataa[2] => add_sub_38g:auto_generated.dataa[2]
dataa[3] => add_sub_38g:auto_generated.dataa[3]
dataa[4] => add_sub_38g:auto_generated.dataa[4]
dataa[5] => add_sub_38g:auto_generated.dataa[5]
dataa[6] => add_sub_38g:auto_generated.dataa[6]
dataa[7] => add_sub_38g:auto_generated.dataa[7]
dataa[8] => add_sub_38g:auto_generated.dataa[8]
datab[0] => add_sub_38g:auto_generated.datab[0]
datab[1] => add_sub_38g:auto_generated.datab[1]
datab[2] => add_sub_38g:auto_generated.datab[2]
datab[3] => add_sub_38g:auto_generated.datab[3]
datab[4] => add_sub_38g:auto_generated.datab[4]
datab[5] => add_sub_38g:auto_generated.datab[5]
datab[6] => add_sub_38g:auto_generated.datab[6]
datab[7] => add_sub_38g:auto_generated.datab[7]
datab[8] => add_sub_38g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_38g:auto_generated.result[0]
result[1] <= add_sub_38g:auto_generated.result[1]
result[2] <= add_sub_38g:auto_generated.result[2]
result[3] <= add_sub_38g:auto_generated.result[3]
result[4] <= add_sub_38g:auto_generated.result[4]
result[5] <= add_sub_38g:auto_generated.result[5]
result[6] <= add_sub_38g:auto_generated.result[6]
result[7] <= add_sub_38g:auto_generated.result[7]
result[8] <= add_sub_38g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub2|add_sub_38g:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_hll:auto_generated.dataa[0]
dataa[1] => add_sub_hll:auto_generated.dataa[1]
dataa[2] => add_sub_hll:auto_generated.dataa[2]
dataa[3] => add_sub_hll:auto_generated.dataa[3]
dataa[4] => add_sub_hll:auto_generated.dataa[4]
dataa[5] => add_sub_hll:auto_generated.dataa[5]
dataa[6] => add_sub_hll:auto_generated.dataa[6]
dataa[7] => add_sub_hll:auto_generated.dataa[7]
dataa[8] => add_sub_hll:auto_generated.dataa[8]
dataa[9] => add_sub_hll:auto_generated.dataa[9]
dataa[10] => add_sub_hll:auto_generated.dataa[10]
dataa[11] => add_sub_hll:auto_generated.dataa[11]
dataa[12] => add_sub_hll:auto_generated.dataa[12]
dataa[13] => add_sub_hll:auto_generated.dataa[13]
datab[0] => add_sub_hll:auto_generated.datab[0]
datab[1] => add_sub_hll:auto_generated.datab[1]
datab[2] => add_sub_hll:auto_generated.datab[2]
datab[3] => add_sub_hll:auto_generated.datab[3]
datab[4] => add_sub_hll:auto_generated.datab[4]
datab[5] => add_sub_hll:auto_generated.datab[5]
datab[6] => add_sub_hll:auto_generated.datab[6]
datab[7] => add_sub_hll:auto_generated.datab[7]
datab[8] => add_sub_hll:auto_generated.datab[8]
datab[9] => add_sub_hll:auto_generated.datab[9]
datab[10] => add_sub_hll:auto_generated.datab[10]
datab[11] => add_sub_hll:auto_generated.datab[11]
datab[12] => add_sub_hll:auto_generated.datab[12]
datab[13] => add_sub_hll:auto_generated.datab[13]
cin => add_sub_hll:auto_generated.cin
add_sub => add_sub_hll:auto_generated.add_sub
clock => add_sub_hll:auto_generated.clock
aclr => add_sub_hll:auto_generated.aclr
clken => add_sub_hll:auto_generated.clken
result[0] <= add_sub_hll:auto_generated.result[0]
result[1] <= add_sub_hll:auto_generated.result[1]
result[2] <= add_sub_hll:auto_generated.result[2]
result[3] <= add_sub_hll:auto_generated.result[3]
result[4] <= add_sub_hll:auto_generated.result[4]
result[5] <= add_sub_hll:auto_generated.result[5]
result[6] <= add_sub_hll:auto_generated.result[6]
result[7] <= add_sub_hll:auto_generated.result[7]
result[8] <= add_sub_hll:auto_generated.result[8]
result[9] <= add_sub_hll:auto_generated.result[9]
result[10] <= add_sub_hll:auto_generated.result[10]
result[11] <= add_sub_hll:auto_generated.result[11]
result[12] <= add_sub_hll:auto_generated.result[12]
result[13] <= add_sub_hll:auto_generated.result[13]
cout <= add_sub_hll:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_lower|add_sub_hll:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper0|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_m6l:auto_generated.dataa[0]
dataa[1] => add_sub_m6l:auto_generated.dataa[1]
dataa[2] => add_sub_m6l:auto_generated.dataa[2]
dataa[3] => add_sub_m6l:auto_generated.dataa[3]
dataa[4] => add_sub_m6l:auto_generated.dataa[4]
dataa[5] => add_sub_m6l:auto_generated.dataa[5]
dataa[6] => add_sub_m6l:auto_generated.dataa[6]
dataa[7] => add_sub_m6l:auto_generated.dataa[7]
dataa[8] => add_sub_m6l:auto_generated.dataa[8]
dataa[9] => add_sub_m6l:auto_generated.dataa[9]
dataa[10] => add_sub_m6l:auto_generated.dataa[10]
dataa[11] => add_sub_m6l:auto_generated.dataa[11]
dataa[12] => add_sub_m6l:auto_generated.dataa[12]
dataa[13] => add_sub_m6l:auto_generated.dataa[13]
datab[0] => add_sub_m6l:auto_generated.datab[0]
datab[1] => add_sub_m6l:auto_generated.datab[1]
datab[2] => add_sub_m6l:auto_generated.datab[2]
datab[3] => add_sub_m6l:auto_generated.datab[3]
datab[4] => add_sub_m6l:auto_generated.datab[4]
datab[5] => add_sub_m6l:auto_generated.datab[5]
datab[6] => add_sub_m6l:auto_generated.datab[6]
datab[7] => add_sub_m6l:auto_generated.datab[7]
datab[8] => add_sub_m6l:auto_generated.datab[8]
datab[9] => add_sub_m6l:auto_generated.datab[9]
datab[10] => add_sub_m6l:auto_generated.datab[10]
datab[11] => add_sub_m6l:auto_generated.datab[11]
datab[12] => add_sub_m6l:auto_generated.datab[12]
datab[13] => add_sub_m6l:auto_generated.datab[13]
cin => add_sub_m6l:auto_generated.cin
add_sub => add_sub_m6l:auto_generated.add_sub
clock => add_sub_m6l:auto_generated.clock
aclr => add_sub_m6l:auto_generated.aclr
clken => add_sub_m6l:auto_generated.clken
result[0] <= add_sub_m6l:auto_generated.result[0]
result[1] <= add_sub_m6l:auto_generated.result[1]
result[2] <= add_sub_m6l:auto_generated.result[2]
result[3] <= add_sub_m6l:auto_generated.result[3]
result[4] <= add_sub_m6l:auto_generated.result[4]
result[5] <= add_sub_m6l:auto_generated.result[5]
result[6] <= add_sub_m6l:auto_generated.result[6]
result[7] <= add_sub_m6l:auto_generated.result[7]
result[8] <= add_sub_m6l:auto_generated.result[8]
result[9] <= add_sub_m6l:auto_generated.result[9]
result[10] <= add_sub_m6l:auto_generated.result[10]
result[11] <= add_sub_m6l:auto_generated.result[11]
result[12] <= add_sub_m6l:auto_generated.result[12]
result[13] <= add_sub_m6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_add_sub_upper1|add_sub_m6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_add_sub2:add_error_sum|altfp_add_sub2_altfp_add_sub_j0j:altfp_add_sub2_altfp_add_sub_j0j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|PID_controller|controller_block:PID_block|lpm_constant10:minus4000_inHex
result[0] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[0]
result[1] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[1]
result[2] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[2]
result[3] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[3]
result[4] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[4]
result[5] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[5]
result[6] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[6]
result[7] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[7]
result[8] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[8]
result[9] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[9]
result[10] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[10]
result[11] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[11]
result[12] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[12]
result[13] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[13]
result[14] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[14]
result[15] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[15]
result[16] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[16]
result[17] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[17]
result[18] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[18]
result[19] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[19]
result[20] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[20]
result[21] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[21]
result[22] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[22]
result[23] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[23]
result[24] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[24]
result[25] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[25]
result[26] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[26]
result[27] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[27]
result[28] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[28]
result[29] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[29]
result[30] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[30]
result[31] <= lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component.result[31]


|PID_controller|controller_block:PID_block|lpm_constant10:minus4000_inHex|lpm_constant10_lpm_constant_b49:lpm_constant10_lpm_constant_b49_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <VCC>


|PID_controller|controller_block:PID_block|lpm_constant9:plus4000_inHex
result[0] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[0]
result[1] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[1]
result[2] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[2]
result[3] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[3]
result[4] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[4]
result[5] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[5]
result[6] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[6]
result[7] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[7]
result[8] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[8]
result[9] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[9]
result[10] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[10]
result[11] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[11]
result[12] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[12]
result[13] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[13]
result[14] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[14]
result[15] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[15]
result[16] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[16]
result[17] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[17]
result[18] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[18]
result[19] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[19]
result[20] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[20]
result[21] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[21]
result[22] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[22]
result[23] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[23]
result[24] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[24]
result[25] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[25]
result[26] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[26]
result[27] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[27]
result[28] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[28]
result[29] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[29]
result[30] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[30]
result[31] <= lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component.result[31]


|PID_controller|controller_block:PID_block|lpm_constant9:plus4000_inHex|lpm_constant9_lpm_constant_s29:lpm_constant9_lpm_constant_s29_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst6
clock => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.clock
dataa[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[0]
dataa[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[1]
dataa[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[2]
dataa[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[3]
dataa[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[4]
dataa[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[5]
dataa[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[6]
dataa[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[7]
dataa[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[8]
dataa[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[9]
dataa[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[10]
dataa[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[11]
dataa[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[12]
dataa[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[13]
dataa[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[14]
dataa[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[15]
dataa[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[16]
dataa[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[17]
dataa[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[18]
dataa[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[19]
dataa[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[20]
dataa[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[21]
dataa[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[22]
dataa[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[23]
dataa[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[24]
dataa[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[25]
dataa[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[26]
dataa[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[27]
dataa[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[28]
dataa[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[29]
dataa[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[30]
dataa[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[31]
datab[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[0]
datab[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[1]
datab[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[2]
datab[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[3]
datab[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[4]
datab[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[5]
datab[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[6]
datab[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[7]
datab[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[8]
datab[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[9]
datab[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[10]
datab[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[11]
datab[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[12]
datab[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[13]
datab[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[14]
datab[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[15]
datab[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[16]
datab[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[17]
datab[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[18]
datab[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[19]
datab[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[20]
datab[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[21]
datab[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[22]
datab[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[23]
datab[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[24]
datab[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[25]
datab[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[26]
datab[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[27]
datab[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[28]
datab[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[29]
datab[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[30]
datab[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[31]
agb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.agb
alb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.alb


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component
agb <= out_agb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_alb_w_dffe3.CLK
clock => out_agb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w89w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w89w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w95w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w101w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w107w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w119w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w125w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w131w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w137w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w149w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w18w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w13w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w18w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w13w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w28w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w23w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w38w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w33w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w48w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w43w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w58w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w53w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w68w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w63w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w78w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w73w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w92w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w92w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w98w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w104w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w110w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w122w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w128w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w134w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w140w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w152w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w20w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w16w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w20w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w16w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w30w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w26w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w40w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w36w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w50w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w46w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w60w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w56w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w70w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w66w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w80w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w76w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4
dataa[0] => cmpr_18i:auto_generated.dataa[0]
dataa[1] => cmpr_18i:auto_generated.dataa[1]
dataa[2] => cmpr_18i:auto_generated.dataa[2]
dataa[3] => cmpr_18i:auto_generated.dataa[3]
dataa[4] => cmpr_18i:auto_generated.dataa[4]
dataa[5] => cmpr_18i:auto_generated.dataa[5]
dataa[6] => cmpr_18i:auto_generated.dataa[6]
datab[0] => cmpr_18i:auto_generated.datab[0]
datab[1] => cmpr_18i:auto_generated.datab[1]
datab[2] => cmpr_18i:auto_generated.datab[2]
datab[3] => cmpr_18i:auto_generated.datab[3]
datab[4] => cmpr_18i:auto_generated.datab[4]
datab[5] => cmpr_18i:auto_generated.datab[5]
datab[6] => cmpr_18i:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_18i:auto_generated.aeb
agb <= cmpr_18i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst6|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4|cmpr_18i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst7
clock => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.clock
dataa[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[0]
dataa[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[1]
dataa[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[2]
dataa[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[3]
dataa[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[4]
dataa[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[5]
dataa[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[6]
dataa[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[7]
dataa[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[8]
dataa[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[9]
dataa[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[10]
dataa[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[11]
dataa[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[12]
dataa[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[13]
dataa[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[14]
dataa[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[15]
dataa[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[16]
dataa[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[17]
dataa[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[18]
dataa[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[19]
dataa[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[20]
dataa[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[21]
dataa[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[22]
dataa[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[23]
dataa[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[24]
dataa[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[25]
dataa[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[26]
dataa[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[27]
dataa[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[28]
dataa[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[29]
dataa[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[30]
dataa[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[31]
datab[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[0]
datab[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[1]
datab[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[2]
datab[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[3]
datab[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[4]
datab[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[5]
datab[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[6]
datab[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[7]
datab[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[8]
datab[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[9]
datab[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[10]
datab[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[11]
datab[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[12]
datab[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[13]
datab[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[14]
datab[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[15]
datab[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[16]
datab[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[17]
datab[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[18]
datab[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[19]
datab[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[20]
datab[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[21]
datab[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[22]
datab[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[23]
datab[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[24]
datab[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[25]
datab[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[26]
datab[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[27]
datab[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[28]
datab[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[29]
datab[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[30]
datab[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[31]
agb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.agb
alb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.alb


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component
agb <= out_agb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_alb_w_dffe3.CLK
clock => out_agb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w89w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w89w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w95w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w101w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w107w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w119w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w125w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w131w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w137w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w149w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w18w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w13w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w18w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w13w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w28w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w23w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w38w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w33w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w48w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w43w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w58w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w53w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w68w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w63w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w78w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w73w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w92w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w92w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w98w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w104w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w110w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w122w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w128w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w134w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w140w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w152w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w20w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w16w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w20w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w16w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w30w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w26w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w40w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w36w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w50w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w46w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w60w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w56w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w70w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w66w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w80w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w76w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4
dataa[0] => cmpr_18i:auto_generated.dataa[0]
dataa[1] => cmpr_18i:auto_generated.dataa[1]
dataa[2] => cmpr_18i:auto_generated.dataa[2]
dataa[3] => cmpr_18i:auto_generated.dataa[3]
dataa[4] => cmpr_18i:auto_generated.dataa[4]
dataa[5] => cmpr_18i:auto_generated.dataa[5]
dataa[6] => cmpr_18i:auto_generated.dataa[6]
datab[0] => cmpr_18i:auto_generated.datab[0]
datab[1] => cmpr_18i:auto_generated.datab[1]
datab[2] => cmpr_18i:auto_generated.datab[2]
datab[3] => cmpr_18i:auto_generated.datab[3]
datab[4] => cmpr_18i:auto_generated.datab[4]
datab[5] => cmpr_18i:auto_generated.datab[5]
datab[6] => cmpr_18i:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_18i:auto_generated.aeb
agb <= cmpr_18i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst7|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4|cmpr_18i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|PID_controller|controller_block:PID_block|lpm_constant8:inst4
result[0] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[0]
result[1] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[1]
result[2] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[2]
result[3] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[3]
result[4] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[4]
result[5] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[5]
result[6] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[6]
result[7] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[7]
result[8] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[8]
result[9] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[9]
result[10] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[10]
result[11] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[11]
result[12] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[12]
result[13] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[13]
result[14] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[14]
result[15] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[15]
result[16] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[16]
result[17] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[17]
result[18] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[18]
result[19] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[19]
result[20] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[20]
result[21] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[21]
result[22] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[22]
result[23] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[23]
result[24] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[24]
result[25] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[25]
result[26] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[26]
result[27] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[27]
result[28] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[28]
result[29] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[29]
result[30] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[30]
result[31] <= lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component.result[31]


|PID_controller|controller_block:PID_block|lpm_constant8:inst4|lpm_constant8_lpm_constant_r09:lpm_constant8_lpm_constant_r09_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|PID_controller|controller_block:PID_block|lpm_constant7:255_inHEx
result[0] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[0]
result[1] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[1]
result[2] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[2]
result[3] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[3]
result[4] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[4]
result[5] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[5]
result[6] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[6]
result[7] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[7]
result[8] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[8]
result[9] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[9]
result[10] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[10]
result[11] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[11]
result[12] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[12]
result[13] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[13]
result[14] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[14]
result[15] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[15]
result[16] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[16]
result[17] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[17]
result[18] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[18]
result[19] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[19]
result[20] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[20]
result[21] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[21]
result[22] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[22]
result[23] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[23]
result[24] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[24]
result[25] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[25]
result[26] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[26]
result[27] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[27]
result[28] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[28]
result[29] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[29]
result[30] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[30]
result[31] <= lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component.result[31]


|PID_controller|controller_block:PID_block|lpm_constant7:255_inHEx|lpm_constant7_lpm_constant_v29:lpm_constant7_lpm_constant_v29_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255
clock => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.clock
dataa[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[0]
dataa[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[1]
dataa[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[2]
dataa[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[3]
dataa[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[4]
dataa[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[5]
dataa[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[6]
dataa[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[7]
dataa[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[8]
dataa[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[9]
dataa[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[10]
dataa[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[11]
dataa[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[12]
dataa[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[13]
dataa[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[14]
dataa[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[15]
dataa[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[16]
dataa[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[17]
dataa[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[18]
dataa[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[19]
dataa[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[20]
dataa[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[21]
dataa[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[22]
dataa[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[23]
dataa[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[24]
dataa[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[25]
dataa[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[26]
dataa[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[27]
dataa[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[28]
dataa[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[29]
dataa[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[30]
dataa[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[31]
datab[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[0]
datab[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[1]
datab[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[2]
datab[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[3]
datab[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[4]
datab[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[5]
datab[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[6]
datab[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[7]
datab[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[8]
datab[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[9]
datab[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[10]
datab[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[11]
datab[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[12]
datab[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[13]
datab[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[14]
datab[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[15]
datab[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[16]
datab[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[17]
datab[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[18]
datab[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[19]
datab[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[20]
datab[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[21]
datab[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[22]
datab[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[23]
datab[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[24]
datab[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[25]
datab[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[26]
datab[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[27]
datab[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[28]
datab[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[29]
datab[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[30]
datab[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[31]
agb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.agb
alb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.alb


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component
agb <= out_agb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_alb_w_dffe3.CLK
clock => out_agb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w89w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w89w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w95w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w101w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w107w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w119w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w125w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w131w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w137w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w149w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w18w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w13w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w18w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w13w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w28w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w23w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w38w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w33w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w48w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w43w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w58w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w53w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w68w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w63w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w78w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w73w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w92w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w92w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w98w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w104w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w110w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w122w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w128w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w134w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w140w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w152w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w20w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w16w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w20w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w16w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w30w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w26w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w40w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w36w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w50w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w46w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w60w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w56w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w70w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w66w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w80w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w76w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4
dataa[0] => cmpr_18i:auto_generated.dataa[0]
dataa[1] => cmpr_18i:auto_generated.dataa[1]
dataa[2] => cmpr_18i:auto_generated.dataa[2]
dataa[3] => cmpr_18i:auto_generated.dataa[3]
dataa[4] => cmpr_18i:auto_generated.dataa[4]
dataa[5] => cmpr_18i:auto_generated.dataa[5]
dataa[6] => cmpr_18i:auto_generated.dataa[6]
datab[0] => cmpr_18i:auto_generated.datab[0]
datab[1] => cmpr_18i:auto_generated.datab[1]
datab[2] => cmpr_18i:auto_generated.datab[2]
datab[3] => cmpr_18i:auto_generated.datab[3]
datab[4] => cmpr_18i:auto_generated.datab[4]
datab[5] => cmpr_18i:auto_generated.datab[5]
datab[6] => cmpr_18i:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_18i:auto_generated.aeb
agb <= cmpr_18i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:inst_greaterThen255|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4|cmpr_18i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0
clock => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.clock
dataa[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[0]
dataa[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[1]
dataa[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[2]
dataa[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[3]
dataa[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[4]
dataa[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[5]
dataa[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[6]
dataa[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[7]
dataa[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[8]
dataa[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[9]
dataa[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[10]
dataa[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[11]
dataa[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[12]
dataa[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[13]
dataa[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[14]
dataa[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[15]
dataa[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[16]
dataa[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[17]
dataa[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[18]
dataa[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[19]
dataa[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[20]
dataa[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[21]
dataa[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[22]
dataa[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[23]
dataa[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[24]
dataa[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[25]
dataa[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[26]
dataa[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[27]
dataa[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[28]
dataa[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[29]
dataa[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[30]
dataa[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.dataa[31]
datab[0] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[0]
datab[1] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[1]
datab[2] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[2]
datab[3] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[3]
datab[4] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[4]
datab[5] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[5]
datab[6] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[6]
datab[7] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[7]
datab[8] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[8]
datab[9] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[9]
datab[10] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[10]
datab[11] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[11]
datab[12] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[12]
datab[13] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[13]
datab[14] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[14]
datab[15] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[15]
datab[16] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[16]
datab[17] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[17]
datab[18] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[18]
datab[19] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[19]
datab[20] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[20]
datab[21] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[21]
datab[22] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[22]
datab[23] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[23]
datab[24] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[24]
datab[25] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[25]
datab[26] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[26]
datab[27] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[27]
datab[28] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[28]
datab[29] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[29]
datab[30] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[30]
datab[31] => altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.datab[31]
agb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.agb
alb <= altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component.alb


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component
agb <= out_agb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_alb_w_dffe3.CLK
clock => out_agb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w89w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w89w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w95w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w101w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w107w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w119w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w125w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w131w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w137w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w149w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w18w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w13w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w18w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w13w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w28w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w23w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w38w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w33w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w48w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w43w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w58w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w53w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w68w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w63w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w78w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w73w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w92w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w92w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w98w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w104w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w110w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w122w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w128w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w134w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w140w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w152w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w20w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w16w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w20w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w16w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w30w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w26w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w40w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w36w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w50w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w46w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w60w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w56w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w70w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w66w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w80w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w76w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr2|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr3|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4
dataa[0] => cmpr_18i:auto_generated.dataa[0]
dataa[1] => cmpr_18i:auto_generated.dataa[1]
dataa[2] => cmpr_18i:auto_generated.dataa[2]
dataa[3] => cmpr_18i:auto_generated.dataa[3]
dataa[4] => cmpr_18i:auto_generated.dataa[4]
dataa[5] => cmpr_18i:auto_generated.dataa[5]
dataa[6] => cmpr_18i:auto_generated.dataa[6]
datab[0] => cmpr_18i:auto_generated.datab[0]
datab[1] => cmpr_18i:auto_generated.datab[1]
datab[2] => cmpr_18i:auto_generated.datab[2]
datab[3] => cmpr_18i:auto_generated.datab[3]
datab[4] => cmpr_18i:auto_generated.datab[4]
datab[5] => cmpr_18i:auto_generated.datab[5]
datab[6] => cmpr_18i:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_18i:auto_generated.aeb
agb <= cmpr_18i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|controller_block:PID_block|altfp_compare0:lessThan0|altfp_compare0_altfp_compare_0eb:altfp_compare0_altfp_compare_0eb_component|lpm_compare:cmpr4|cmpr_18i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|PID_controller|freqDiv_1KHz:inst10
ClockOUT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
ClockIN => inst1.CLK
ClockIN => lpm_counter0:inst2.clock


|PID_controller|freqDiv_1KHz:inst10|lpm_compare0:inst
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
dataa[25] => lpm_compare:LPM_COMPARE_component.dataa[25]
dataa[26] => lpm_compare:LPM_COMPARE_component.dataa[26]
dataa[27] => lpm_compare:LPM_COMPARE_component.dataa[27]
dataa[28] => lpm_compare:LPM_COMPARE_component.dataa[28]
dataa[29] => lpm_compare:LPM_COMPARE_component.dataa[29]
dataa[30] => lpm_compare:LPM_COMPARE_component.dataa[30]
alb <= lpm_compare:LPM_COMPARE_component.alb


|PID_controller|freqDiv_1KHz:inst10|lpm_compare0:inst|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_79j:auto_generated.dataa[0]
dataa[1] => cmpr_79j:auto_generated.dataa[1]
dataa[2] => cmpr_79j:auto_generated.dataa[2]
dataa[3] => cmpr_79j:auto_generated.dataa[3]
dataa[4] => cmpr_79j:auto_generated.dataa[4]
dataa[5] => cmpr_79j:auto_generated.dataa[5]
dataa[6] => cmpr_79j:auto_generated.dataa[6]
dataa[7] => cmpr_79j:auto_generated.dataa[7]
dataa[8] => cmpr_79j:auto_generated.dataa[8]
dataa[9] => cmpr_79j:auto_generated.dataa[9]
dataa[10] => cmpr_79j:auto_generated.dataa[10]
dataa[11] => cmpr_79j:auto_generated.dataa[11]
dataa[12] => cmpr_79j:auto_generated.dataa[12]
dataa[13] => cmpr_79j:auto_generated.dataa[13]
dataa[14] => cmpr_79j:auto_generated.dataa[14]
dataa[15] => cmpr_79j:auto_generated.dataa[15]
dataa[16] => cmpr_79j:auto_generated.dataa[16]
dataa[17] => cmpr_79j:auto_generated.dataa[17]
dataa[18] => cmpr_79j:auto_generated.dataa[18]
dataa[19] => cmpr_79j:auto_generated.dataa[19]
dataa[20] => cmpr_79j:auto_generated.dataa[20]
dataa[21] => cmpr_79j:auto_generated.dataa[21]
dataa[22] => cmpr_79j:auto_generated.dataa[22]
dataa[23] => cmpr_79j:auto_generated.dataa[23]
dataa[24] => cmpr_79j:auto_generated.dataa[24]
dataa[25] => cmpr_79j:auto_generated.dataa[25]
dataa[26] => cmpr_79j:auto_generated.dataa[26]
dataa[27] => cmpr_79j:auto_generated.dataa[27]
dataa[28] => cmpr_79j:auto_generated.dataa[28]
dataa[29] => cmpr_79j:auto_generated.dataa[29]
dataa[30] => cmpr_79j:auto_generated.dataa[30]
datab[0] => cmpr_79j:auto_generated.datab[0]
datab[1] => cmpr_79j:auto_generated.datab[1]
datab[2] => cmpr_79j:auto_generated.datab[2]
datab[3] => cmpr_79j:auto_generated.datab[3]
datab[4] => cmpr_79j:auto_generated.datab[4]
datab[5] => cmpr_79j:auto_generated.datab[5]
datab[6] => cmpr_79j:auto_generated.datab[6]
datab[7] => cmpr_79j:auto_generated.datab[7]
datab[8] => cmpr_79j:auto_generated.datab[8]
datab[9] => cmpr_79j:auto_generated.datab[9]
datab[10] => cmpr_79j:auto_generated.datab[10]
datab[11] => cmpr_79j:auto_generated.datab[11]
datab[12] => cmpr_79j:auto_generated.datab[12]
datab[13] => cmpr_79j:auto_generated.datab[13]
datab[14] => cmpr_79j:auto_generated.datab[14]
datab[15] => cmpr_79j:auto_generated.datab[15]
datab[16] => cmpr_79j:auto_generated.datab[16]
datab[17] => cmpr_79j:auto_generated.datab[17]
datab[18] => cmpr_79j:auto_generated.datab[18]
datab[19] => cmpr_79j:auto_generated.datab[19]
datab[20] => cmpr_79j:auto_generated.datab[20]
datab[21] => cmpr_79j:auto_generated.datab[21]
datab[22] => cmpr_79j:auto_generated.datab[22]
datab[23] => cmpr_79j:auto_generated.datab[23]
datab[24] => cmpr_79j:auto_generated.datab[24]
datab[25] => cmpr_79j:auto_generated.datab[25]
datab[26] => cmpr_79j:auto_generated.datab[26]
datab[27] => cmpr_79j:auto_generated.datab[27]
datab[28] => cmpr_79j:auto_generated.datab[28]
datab[29] => cmpr_79j:auto_generated.datab[29]
datab[30] => cmpr_79j:auto_generated.datab[30]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_79j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|freqDiv_1KHz:inst10|lpm_compare0:inst|lpm_compare:LPM_COMPARE_component|cmpr_79j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN61
dataa[1] => op_1.IN59
dataa[2] => op_1.IN57
dataa[3] => op_1.IN55
dataa[4] => op_1.IN53
dataa[5] => op_1.IN51
dataa[6] => op_1.IN49
dataa[7] => op_1.IN47
dataa[8] => op_1.IN45
dataa[9] => op_1.IN43
dataa[10] => op_1.IN41
dataa[11] => op_1.IN39
dataa[12] => op_1.IN37
dataa[13] => op_1.IN35
dataa[14] => op_1.IN33
dataa[15] => op_1.IN31
dataa[16] => op_1.IN29
dataa[17] => op_1.IN27
dataa[18] => op_1.IN25
dataa[19] => op_1.IN23
dataa[20] => op_1.IN21
dataa[21] => op_1.IN19
dataa[22] => op_1.IN17
dataa[23] => op_1.IN15
dataa[24] => op_1.IN13
dataa[25] => op_1.IN11
dataa[26] => op_1.IN9
dataa[27] => op_1.IN7
dataa[28] => op_1.IN5
dataa[29] => op_1.IN3
dataa[30] => op_1.IN1
datab[0] => op_1.IN62
datab[1] => op_1.IN60
datab[2] => op_1.IN58
datab[3] => op_1.IN56
datab[4] => op_1.IN54
datab[5] => op_1.IN52
datab[6] => op_1.IN50
datab[7] => op_1.IN48
datab[8] => op_1.IN46
datab[9] => op_1.IN44
datab[10] => op_1.IN42
datab[11] => op_1.IN40
datab[12] => op_1.IN38
datab[13] => op_1.IN36
datab[14] => op_1.IN34
datab[15] => op_1.IN32
datab[16] => op_1.IN30
datab[17] => op_1.IN28
datab[18] => op_1.IN26
datab[19] => op_1.IN24
datab[20] => op_1.IN22
datab[21] => op_1.IN20
datab[22] => op_1.IN18
datab[23] => op_1.IN16
datab[24] => op_1.IN14
datab[25] => op_1.IN12
datab[26] => op_1.IN10
datab[27] => op_1.IN8
datab[28] => op_1.IN6
datab[29] => op_1.IN4
datab[30] => op_1.IN2


|PID_controller|freqDiv_1KHz:inst10|lpm_counter0:inst2
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]
q[25] <= lpm_counter:LPM_COUNTER_component.q[25]
q[26] <= lpm_counter:LPM_COUNTER_component.q[26]
q[27] <= lpm_counter:LPM_COUNTER_component.q[27]
q[28] <= lpm_counter:LPM_COUNTER_component.q[28]
q[29] <= lpm_counter:LPM_COUNTER_component.q[29]
q[30] <= lpm_counter:LPM_COUNTER_component.q[30]


|PID_controller|freqDiv_1KHz:inst10|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_b9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_b9j:auto_generated.q[0]
q[1] <= cntr_b9j:auto_generated.q[1]
q[2] <= cntr_b9j:auto_generated.q[2]
q[3] <= cntr_b9j:auto_generated.q[3]
q[4] <= cntr_b9j:auto_generated.q[4]
q[5] <= cntr_b9j:auto_generated.q[5]
q[6] <= cntr_b9j:auto_generated.q[6]
q[7] <= cntr_b9j:auto_generated.q[7]
q[8] <= cntr_b9j:auto_generated.q[8]
q[9] <= cntr_b9j:auto_generated.q[9]
q[10] <= cntr_b9j:auto_generated.q[10]
q[11] <= cntr_b9j:auto_generated.q[11]
q[12] <= cntr_b9j:auto_generated.q[12]
q[13] <= cntr_b9j:auto_generated.q[13]
q[14] <= cntr_b9j:auto_generated.q[14]
q[15] <= cntr_b9j:auto_generated.q[15]
q[16] <= cntr_b9j:auto_generated.q[16]
q[17] <= cntr_b9j:auto_generated.q[17]
q[18] <= cntr_b9j:auto_generated.q[18]
q[19] <= cntr_b9j:auto_generated.q[19]
q[20] <= cntr_b9j:auto_generated.q[20]
q[21] <= cntr_b9j:auto_generated.q[21]
q[22] <= cntr_b9j:auto_generated.q[22]
q[23] <= cntr_b9j:auto_generated.q[23]
q[24] <= cntr_b9j:auto_generated.q[24]
q[25] <= cntr_b9j:auto_generated.q[25]
q[26] <= cntr_b9j:auto_generated.q[26]
q[27] <= cntr_b9j:auto_generated.q[27]
q[28] <= cntr_b9j:auto_generated.q[28]
q[29] <= cntr_b9j:auto_generated.q[29]
q[30] <= cntr_b9j:auto_generated.q[30]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|PID_controller|freqDiv_1KHz:inst10|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_b9j:auto_generated
clock => counter_reg_bit1a[30].CLK
clock => counter_reg_bit1a[29].CLK
clock => counter_reg_bit1a[28].CLK
clock => counter_reg_bit1a[27].CLK
clock => counter_reg_bit1a[26].CLK
clock => counter_reg_bit1a[25].CLK
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
q[25] <= counter_reg_bit1a[25].REGOUT
q[26] <= counter_reg_bit1a[26].REGOUT
q[27] <= counter_reg_bit1a[27].REGOUT
q[28] <= counter_reg_bit1a[28].REGOUT
q[29] <= counter_reg_bit1a[29].REGOUT
q[30] <= counter_reg_bit1a[30].REGOUT


|PID_controller|freqDiv_1KHz:inst10|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_b9j:auto_generated|cmpr_odc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
dataa[25] => data_wire[16].IN0
dataa[26] => data_wire[17].IN0
dataa[27] => data_wire[17].IN0
dataa[28] => data_wire[18].IN0
dataa[29] => data_wire[18].IN0
dataa[30] => data_wire[19].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1
datab[25] => data_wire[16].IN1
datab[26] => data_wire[17].IN1
datab[27] => data_wire[17].IN1
datab[28] => data_wire[18].IN1
datab[29] => data_wire[18].IN1
datab[30] => data_wire[19].IN1


|PID_controller|lpm_constant0:0point1_inHex
result[0] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[0]
result[1] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[1]
result[2] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[2]
result[3] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[3]
result[4] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[4]
result[5] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[5]
result[6] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[6]
result[7] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[7]
result[8] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[8]
result[9] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[9]
result[10] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[10]
result[11] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[11]
result[12] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[12]
result[13] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[13]
result[14] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[14]
result[15] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[15]
result[16] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[16]
result[17] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[17]
result[18] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[18]
result[19] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[19]
result[20] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[20]
result[21] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[21]
result[22] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[22]
result[23] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[23]
result[24] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[24]
result[25] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[25]
result[26] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[26]
result[27] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[27]
result[28] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[28]
result[29] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[29]
result[30] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[30]
result[31] <= lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component.result[31]


|PID_controller|lpm_constant0:0point1_inHex|lpm_constant0_lpm_constant_5c9:lpm_constant0_lpm_constant_5c9_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <GND>


|PID_controller|lpm_constant1:10_inHEx
result[0] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[0]
result[1] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[1]
result[2] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[2]
result[3] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[3]
result[4] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[4]
result[5] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[5]
result[6] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[6]
result[7] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[7]
result[8] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[8]
result[9] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[9]
result[10] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[10]
result[11] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[11]
result[12] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[12]
result[13] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[13]
result[14] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[14]
result[15] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[15]
result[16] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[16]
result[17] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[17]
result[18] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[18]
result[19] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[19]
result[20] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[20]
result[21] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[21]
result[22] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[22]
result[23] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[23]
result[24] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[24]
result[25] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[25]
result[26] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[26]
result[27] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[27]
result[28] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[28]
result[29] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[29]
result[30] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[30]
result[31] <= lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component.result[31]


|PID_controller|lpm_constant1:10_inHEx|lpm_constant1_lpm_constant_219:lpm_constant1_lpm_constant_219_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <VCC>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|PID_controller|velocityCalculator:inst1
pv_speed_out[0] <= altfp_mult1:inst7.result[0]
pv_speed_out[1] <= altfp_mult1:inst7.result[1]
pv_speed_out[2] <= altfp_mult1:inst7.result[2]
pv_speed_out[3] <= altfp_mult1:inst7.result[3]
pv_speed_out[4] <= altfp_mult1:inst7.result[4]
pv_speed_out[5] <= altfp_mult1:inst7.result[5]
pv_speed_out[6] <= altfp_mult1:inst7.result[6]
pv_speed_out[7] <= altfp_mult1:inst7.result[7]
pv_speed_out[8] <= altfp_mult1:inst7.result[8]
pv_speed_out[9] <= altfp_mult1:inst7.result[9]
pv_speed_out[10] <= altfp_mult1:inst7.result[10]
pv_speed_out[11] <= altfp_mult1:inst7.result[11]
pv_speed_out[12] <= altfp_mult1:inst7.result[12]
pv_speed_out[13] <= altfp_mult1:inst7.result[13]
pv_speed_out[14] <= altfp_mult1:inst7.result[14]
pv_speed_out[15] <= altfp_mult1:inst7.result[15]
pv_speed_out[16] <= altfp_mult1:inst7.result[16]
pv_speed_out[17] <= altfp_mult1:inst7.result[17]
pv_speed_out[18] <= altfp_mult1:inst7.result[18]
pv_speed_out[19] <= altfp_mult1:inst7.result[19]
pv_speed_out[20] <= altfp_mult1:inst7.result[20]
pv_speed_out[21] <= altfp_mult1:inst7.result[21]
pv_speed_out[22] <= altfp_mult1:inst7.result[22]
pv_speed_out[23] <= altfp_mult1:inst7.result[23]
pv_speed_out[24] <= altfp_mult1:inst7.result[24]
pv_speed_out[25] <= altfp_mult1:inst7.result[25]
pv_speed_out[26] <= altfp_mult1:inst7.result[26]
pv_speed_out[27] <= altfp_mult1:inst7.result[27]
pv_speed_out[28] <= altfp_mult1:inst7.result[28]
pv_speed_out[29] <= altfp_mult1:inst7.result[29]
pv_speed_out[30] <= altfp_mult1:inst7.result[30]
pv_speed_out[31] <= altfp_mult1:inst7.result[31]
CLOCK_50MHz => altfp_mult1:inst7.clock
CLOCK_50MHz => altfp_div0:divider0.clock
CLOCK_50MHz => altfp_convert1:inst3.clock
CLOCK_50MHz => edge_detector:inst.clk
CLOCK_50MHz => altfp_div0:divider1.clock
update_vel => dflipflop:inst1.clk
update_vel => edge_detector:inst.signal_in
clear_vel => dflipflop:inst1.clear
enable_counter => dflipflop:inst1.enable
enable_counter => rising_edge_detector:edge_counter.enable
tach => rising_edge_detector:edge_counter.clk


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7
clock => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.clock
dataa[0] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[0]
dataa[1] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[1]
dataa[2] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[2]
dataa[3] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[3]
dataa[4] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[4]
dataa[5] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[5]
dataa[6] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[6]
dataa[7] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[7]
dataa[8] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[8]
dataa[9] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[9]
dataa[10] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[10]
dataa[11] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[11]
dataa[12] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[12]
dataa[13] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[13]
dataa[14] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[14]
dataa[15] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[15]
dataa[16] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[16]
dataa[17] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[17]
dataa[18] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[18]
dataa[19] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[19]
dataa[20] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[20]
dataa[21] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[21]
dataa[22] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[22]
dataa[23] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[23]
dataa[24] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[24]
dataa[25] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[25]
dataa[26] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[26]
dataa[27] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[27]
dataa[28] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[28]
dataa[29] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[29]
dataa[30] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[30]
dataa[31] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.dataa[31]
datab[0] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[0]
datab[1] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[1]
datab[2] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[2]
datab[3] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[3]
datab[4] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[4]
datab[5] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[5]
datab[6] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[6]
datab[7] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[7]
datab[8] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[8]
datab[9] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[9]
datab[10] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[10]
datab[11] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[11]
datab[12] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[12]
datab[13] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[13]
datab[14] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[14]
datab[15] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[15]
datab[16] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[16]
datab[17] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[17]
datab[18] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[18]
datab[19] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[19]
datab[20] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[20]
datab[21] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[21]
datab[22] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[22]
datab[23] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[23]
datab[24] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[24]
datab[25] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[25]
datab[26] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[26]
datab[27] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[27]
datab[28] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[28]
datab[29] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[29]
datab[30] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[30]
datab[31] => altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.datab[31]
result[0] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[0]
result[1] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[1]
result[2] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[2]
result[3] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[3]
result[4] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[4]
result[5] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[5]
result[6] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[6]
result[7] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[7]
result[8] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[8]
result[9] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[9]
result[10] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[10]
result[11] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[11]
result[12] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[12]
result[13] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[13]
result[14] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[14]
result[15] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[15]
result[16] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[16]
result[17] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[17]
result[18] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[18]
result[19] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[19]
result[20] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[20]
result[21] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[21]
result[22] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[22]
result[23] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[23]
result[24] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[24]
result[25] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[25]
result[26] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[26]
result[27] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[27]
result[28] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[28]
result[29] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[29]
result[30] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[30]
result[31] <= altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component.result[31]


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w223w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w223w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w229w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w235w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w241w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w247w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w253w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w259w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w265w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w271w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w277w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w283w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w88w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w83w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w88w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w83w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w98w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w93w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w108w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w103w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w118w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w128w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w123w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w138w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w133w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w148w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w226w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w226w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w232w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w238w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w244w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w250w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w256w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w262w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w268w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w274w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w280w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w286w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w90w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w86w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w90w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w86w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w100w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w96w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w110w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w106w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w120w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w130w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w126w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w140w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w136w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w150w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_b9j:auto_generated.dataa[0]
dataa[1] => add_sub_b9j:auto_generated.dataa[1]
dataa[2] => add_sub_b9j:auto_generated.dataa[2]
dataa[3] => add_sub_b9j:auto_generated.dataa[3]
dataa[4] => add_sub_b9j:auto_generated.dataa[4]
dataa[5] => add_sub_b9j:auto_generated.dataa[5]
dataa[6] => add_sub_b9j:auto_generated.dataa[6]
dataa[7] => add_sub_b9j:auto_generated.dataa[7]
dataa[8] => add_sub_b9j:auto_generated.dataa[8]
datab[0] => add_sub_b9j:auto_generated.datab[0]
datab[1] => add_sub_b9j:auto_generated.datab[1]
datab[2] => add_sub_b9j:auto_generated.datab[2]
datab[3] => add_sub_b9j:auto_generated.datab[3]
datab[4] => add_sub_b9j:auto_generated.datab[4]
datab[5] => add_sub_b9j:auto_generated.datab[5]
datab[6] => add_sub_b9j:auto_generated.datab[6]
datab[7] => add_sub_b9j:auto_generated.datab[7]
datab[8] => add_sub_b9j:auto_generated.datab[8]
cin => add_sub_b9j:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_b9j:auto_generated.clock
aclr => add_sub_b9j:auto_generated.aclr
clken => add_sub_b9j:auto_generated.clken
result[0] <= add_sub_b9j:auto_generated.result[0]
result[1] <= add_sub_b9j:auto_generated.result[1]
result[2] <= add_sub_b9j:auto_generated.result[2]
result[3] <= add_sub_b9j:auto_generated.result[3]
result[4] <= add_sub_b9j:auto_generated.result[4]
result[5] <= add_sub_b9j:auto_generated.result[5]
result[6] <= add_sub_b9j:auto_generated.result[6]
result[7] <= add_sub_b9j:auto_generated.result[7]
result[8] <= add_sub_b9j:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_01h:auto_generated.dataa[0]
dataa[1] => add_sub_01h:auto_generated.dataa[1]
dataa[2] => add_sub_01h:auto_generated.dataa[2]
dataa[3] => add_sub_01h:auto_generated.dataa[3]
dataa[4] => add_sub_01h:auto_generated.dataa[4]
dataa[5] => add_sub_01h:auto_generated.dataa[5]
dataa[6] => add_sub_01h:auto_generated.dataa[6]
dataa[7] => add_sub_01h:auto_generated.dataa[7]
dataa[8] => add_sub_01h:auto_generated.dataa[8]
dataa[9] => add_sub_01h:auto_generated.dataa[9]
datab[0] => add_sub_01h:auto_generated.datab[0]
datab[1] => add_sub_01h:auto_generated.datab[1]
datab[2] => add_sub_01h:auto_generated.datab[2]
datab[3] => add_sub_01h:auto_generated.datab[3]
datab[4] => add_sub_01h:auto_generated.datab[4]
datab[5] => add_sub_01h:auto_generated.datab[5]
datab[6] => add_sub_01h:auto_generated.datab[6]
datab[7] => add_sub_01h:auto_generated.datab[7]
datab[8] => add_sub_01h:auto_generated.datab[8]
datab[9] => add_sub_01h:auto_generated.datab[9]
cin => add_sub_01h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_01h:auto_generated.result[0]
result[1] <= add_sub_01h:auto_generated.result[1]
result[2] <= add_sub_01h:auto_generated.result[2]
result[3] <= add_sub_01h:auto_generated.result[3]
result[4] <= add_sub_01h:auto_generated.result[4]
result[5] <= add_sub_01h:auto_generated.result[5]
result[6] <= add_sub_01h:auto_generated.result[6]
result[7] <= add_sub_01h:auto_generated.result[7]
result[8] <= add_sub_01h:auto_generated.result[8]
result[9] <= add_sub_01h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:exp_adj_adder|add_sub_01h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_cmg:auto_generated.dataa[0]
dataa[1] => add_sub_cmg:auto_generated.dataa[1]
dataa[2] => add_sub_cmg:auto_generated.dataa[2]
dataa[3] => add_sub_cmg:auto_generated.dataa[3]
dataa[4] => add_sub_cmg:auto_generated.dataa[4]
dataa[5] => add_sub_cmg:auto_generated.dataa[5]
dataa[6] => add_sub_cmg:auto_generated.dataa[6]
dataa[7] => add_sub_cmg:auto_generated.dataa[7]
dataa[8] => add_sub_cmg:auto_generated.dataa[8]
dataa[9] => add_sub_cmg:auto_generated.dataa[9]
dataa[10] => add_sub_cmg:auto_generated.dataa[10]
dataa[11] => add_sub_cmg:auto_generated.dataa[11]
dataa[12] => add_sub_cmg:auto_generated.dataa[12]
dataa[13] => add_sub_cmg:auto_generated.dataa[13]
dataa[14] => add_sub_cmg:auto_generated.dataa[14]
dataa[15] => add_sub_cmg:auto_generated.dataa[15]
dataa[16] => add_sub_cmg:auto_generated.dataa[16]
dataa[17] => add_sub_cmg:auto_generated.dataa[17]
dataa[18] => add_sub_cmg:auto_generated.dataa[18]
dataa[19] => add_sub_cmg:auto_generated.dataa[19]
dataa[20] => add_sub_cmg:auto_generated.dataa[20]
dataa[21] => add_sub_cmg:auto_generated.dataa[21]
dataa[22] => add_sub_cmg:auto_generated.dataa[22]
dataa[23] => add_sub_cmg:auto_generated.dataa[23]
dataa[24] => add_sub_cmg:auto_generated.dataa[24]
datab[0] => add_sub_cmg:auto_generated.datab[0]
datab[1] => add_sub_cmg:auto_generated.datab[1]
datab[2] => add_sub_cmg:auto_generated.datab[2]
datab[3] => add_sub_cmg:auto_generated.datab[3]
datab[4] => add_sub_cmg:auto_generated.datab[4]
datab[5] => add_sub_cmg:auto_generated.datab[5]
datab[6] => add_sub_cmg:auto_generated.datab[6]
datab[7] => add_sub_cmg:auto_generated.datab[7]
datab[8] => add_sub_cmg:auto_generated.datab[8]
datab[9] => add_sub_cmg:auto_generated.datab[9]
datab[10] => add_sub_cmg:auto_generated.datab[10]
datab[11] => add_sub_cmg:auto_generated.datab[11]
datab[12] => add_sub_cmg:auto_generated.datab[12]
datab[13] => add_sub_cmg:auto_generated.datab[13]
datab[14] => add_sub_cmg:auto_generated.datab[14]
datab[15] => add_sub_cmg:auto_generated.datab[15]
datab[16] => add_sub_cmg:auto_generated.datab[16]
datab[17] => add_sub_cmg:auto_generated.datab[17]
datab[18] => add_sub_cmg:auto_generated.datab[18]
datab[19] => add_sub_cmg:auto_generated.datab[19]
datab[20] => add_sub_cmg:auto_generated.datab[20]
datab[21] => add_sub_cmg:auto_generated.datab[21]
datab[22] => add_sub_cmg:auto_generated.datab[22]
datab[23] => add_sub_cmg:auto_generated.datab[23]
datab[24] => add_sub_cmg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cmg:auto_generated.result[0]
result[1] <= add_sub_cmg:auto_generated.result[1]
result[2] <= add_sub_cmg:auto_generated.result[2]
result[3] <= add_sub_cmg:auto_generated.result[3]
result[4] <= add_sub_cmg:auto_generated.result[4]
result[5] <= add_sub_cmg:auto_generated.result[5]
result[6] <= add_sub_cmg:auto_generated.result[6]
result[7] <= add_sub_cmg:auto_generated.result[7]
result[8] <= add_sub_cmg:auto_generated.result[8]
result[9] <= add_sub_cmg:auto_generated.result[9]
result[10] <= add_sub_cmg:auto_generated.result[10]
result[11] <= add_sub_cmg:auto_generated.result[11]
result[12] <= add_sub_cmg:auto_generated.result[12]
result[13] <= add_sub_cmg:auto_generated.result[13]
result[14] <= add_sub_cmg:auto_generated.result[14]
result[15] <= add_sub_cmg:auto_generated.result[15]
result[16] <= add_sub_cmg:auto_generated.result[16]
result[17] <= add_sub_cmg:auto_generated.result[17]
result[18] <= add_sub_cmg:auto_generated.result[18]
result[19] <= add_sub_cmg:auto_generated.result[19]
result[20] <= add_sub_cmg:auto_generated.result[20]
result[21] <= add_sub_cmg:auto_generated.result[21]
result[22] <= add_sub_cmg:auto_generated.result[22]
result[23] <= add_sub_cmg:auto_generated.result[23]
result[24] <= add_sub_cmg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_add_sub:man_round_adder|add_sub_cmg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_mult:man_product2_mult
dataa[0] => mult_jfs:auto_generated.dataa[0]
dataa[1] => mult_jfs:auto_generated.dataa[1]
dataa[2] => mult_jfs:auto_generated.dataa[2]
dataa[3] => mult_jfs:auto_generated.dataa[3]
dataa[4] => mult_jfs:auto_generated.dataa[4]
dataa[5] => mult_jfs:auto_generated.dataa[5]
dataa[6] => mult_jfs:auto_generated.dataa[6]
dataa[7] => mult_jfs:auto_generated.dataa[7]
dataa[8] => mult_jfs:auto_generated.dataa[8]
dataa[9] => mult_jfs:auto_generated.dataa[9]
dataa[10] => mult_jfs:auto_generated.dataa[10]
dataa[11] => mult_jfs:auto_generated.dataa[11]
dataa[12] => mult_jfs:auto_generated.dataa[12]
dataa[13] => mult_jfs:auto_generated.dataa[13]
dataa[14] => mult_jfs:auto_generated.dataa[14]
dataa[15] => mult_jfs:auto_generated.dataa[15]
dataa[16] => mult_jfs:auto_generated.dataa[16]
dataa[17] => mult_jfs:auto_generated.dataa[17]
dataa[18] => mult_jfs:auto_generated.dataa[18]
dataa[19] => mult_jfs:auto_generated.dataa[19]
dataa[20] => mult_jfs:auto_generated.dataa[20]
dataa[21] => mult_jfs:auto_generated.dataa[21]
dataa[22] => mult_jfs:auto_generated.dataa[22]
dataa[23] => mult_jfs:auto_generated.dataa[23]
datab[0] => mult_jfs:auto_generated.datab[0]
datab[1] => mult_jfs:auto_generated.datab[1]
datab[2] => mult_jfs:auto_generated.datab[2]
datab[3] => mult_jfs:auto_generated.datab[3]
datab[4] => mult_jfs:auto_generated.datab[4]
datab[5] => mult_jfs:auto_generated.datab[5]
datab[6] => mult_jfs:auto_generated.datab[6]
datab[7] => mult_jfs:auto_generated.datab[7]
datab[8] => mult_jfs:auto_generated.datab[8]
datab[9] => mult_jfs:auto_generated.datab[9]
datab[10] => mult_jfs:auto_generated.datab[10]
datab[11] => mult_jfs:auto_generated.datab[11]
datab[12] => mult_jfs:auto_generated.datab[12]
datab[13] => mult_jfs:auto_generated.datab[13]
datab[14] => mult_jfs:auto_generated.datab[14]
datab[15] => mult_jfs:auto_generated.datab[15]
datab[16] => mult_jfs:auto_generated.datab[16]
datab[17] => mult_jfs:auto_generated.datab[17]
datab[18] => mult_jfs:auto_generated.datab[18]
datab[19] => mult_jfs:auto_generated.datab[19]
datab[20] => mult_jfs:auto_generated.datab[20]
datab[21] => mult_jfs:auto_generated.datab[21]
datab[22] => mult_jfs:auto_generated.datab[22]
datab[23] => mult_jfs:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_jfs:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_jfs:auto_generated.result[0]
result[1] <= mult_jfs:auto_generated.result[1]
result[2] <= mult_jfs:auto_generated.result[2]
result[3] <= mult_jfs:auto_generated.result[3]
result[4] <= mult_jfs:auto_generated.result[4]
result[5] <= mult_jfs:auto_generated.result[5]
result[6] <= mult_jfs:auto_generated.result[6]
result[7] <= mult_jfs:auto_generated.result[7]
result[8] <= mult_jfs:auto_generated.result[8]
result[9] <= mult_jfs:auto_generated.result[9]
result[10] <= mult_jfs:auto_generated.result[10]
result[11] <= mult_jfs:auto_generated.result[11]
result[12] <= mult_jfs:auto_generated.result[12]
result[13] <= mult_jfs:auto_generated.result[13]
result[14] <= mult_jfs:auto_generated.result[14]
result[15] <= mult_jfs:auto_generated.result[15]
result[16] <= mult_jfs:auto_generated.result[16]
result[17] <= mult_jfs:auto_generated.result[17]
result[18] <= mult_jfs:auto_generated.result[18]
result[19] <= mult_jfs:auto_generated.result[19]
result[20] <= mult_jfs:auto_generated.result[20]
result[21] <= mult_jfs:auto_generated.result[21]
result[22] <= mult_jfs:auto_generated.result[22]
result[23] <= mult_jfs:auto_generated.result[23]
result[24] <= mult_jfs:auto_generated.result[24]
result[25] <= mult_jfs:auto_generated.result[25]
result[26] <= mult_jfs:auto_generated.result[26]
result[27] <= mult_jfs:auto_generated.result[27]
result[28] <= mult_jfs:auto_generated.result[28]
result[29] <= mult_jfs:auto_generated.result[29]
result[30] <= mult_jfs:auto_generated.result[30]
result[31] <= mult_jfs:auto_generated.result[31]
result[32] <= mult_jfs:auto_generated.result[32]
result[33] <= mult_jfs:auto_generated.result[33]
result[34] <= mult_jfs:auto_generated.result[34]
result[35] <= mult_jfs:auto_generated.result[35]
result[36] <= mult_jfs:auto_generated.result[36]
result[37] <= mult_jfs:auto_generated.result[37]
result[38] <= mult_jfs:auto_generated.result[38]
result[39] <= mult_jfs:auto_generated.result[39]
result[40] <= mult_jfs:auto_generated.result[40]
result[41] <= mult_jfs:auto_generated.result[41]
result[42] <= mult_jfs:auto_generated.result[42]
result[43] <= mult_jfs:auto_generated.result[43]
result[44] <= mult_jfs:auto_generated.result[44]
result[45] <= mult_jfs:auto_generated.result[45]
result[46] <= mult_jfs:auto_generated.result[46]
result[47] <= mult_jfs:auto_generated.result[47]


|PID_controller|velocityCalculator:inst1|altfp_mult1:inst7|altfp_mult1_altfp_mult_bnn:altfp_mult1_altfp_mult_bnn_component|lpm_mult:man_product2_mult|mult_jfs:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|lpm_constant6:60_inHex
result[0] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[0]
result[1] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[1]
result[2] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[2]
result[3] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[3]
result[4] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[4]
result[5] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[5]
result[6] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[6]
result[7] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[7]
result[8] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[8]
result[9] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[9]
result[10] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[10]
result[11] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[11]
result[12] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[12]
result[13] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[13]
result[14] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[14]
result[15] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[15]
result[16] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[16]
result[17] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[17]
result[18] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[18]
result[19] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[19]
result[20] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[20]
result[21] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[21]
result[22] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[22]
result[23] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[23]
result[24] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[24]
result[25] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[25]
result[26] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[26]
result[27] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[27]
result[28] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[28]
result[29] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[29]
result[30] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[30]
result[31] <= lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component.result[31]


|PID_controller|velocityCalculator:inst1|lpm_constant6:60_inHex|lpm_constant6_lpm_constant_819:lpm_constant6_lpm_constant_819_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0
clock => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.clock
dataa[0] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[0]
dataa[1] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[1]
dataa[2] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[2]
dataa[3] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[3]
dataa[4] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[4]
dataa[5] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[5]
dataa[6] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[6]
dataa[7] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[7]
dataa[8] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[8]
dataa[9] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[9]
dataa[10] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[10]
dataa[11] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[11]
dataa[12] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[12]
dataa[13] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[13]
dataa[14] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[14]
dataa[15] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[15]
dataa[16] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[16]
dataa[17] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[17]
dataa[18] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[18]
dataa[19] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[19]
dataa[20] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[20]
dataa[21] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[21]
dataa[22] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[22]
dataa[23] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[23]
dataa[24] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[24]
dataa[25] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[25]
dataa[26] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[26]
dataa[27] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[27]
dataa[28] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[28]
dataa[29] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[29]
dataa[30] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[30]
dataa[31] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[31]
datab[0] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[0]
datab[1] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[1]
datab[2] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[2]
datab[3] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[3]
datab[4] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[4]
datab[5] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[5]
datab[6] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[6]
datab[7] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[7]
datab[8] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[8]
datab[9] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[9]
datab[10] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[10]
datab[11] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[11]
datab[12] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[12]
datab[13] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[13]
datab[14] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[14]
datab[15] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[15]
datab[16] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[16]
datab[17] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[17]
datab[18] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[18]
datab[19] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[19]
datab[20] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[20]
datab[21] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[21]
datab[22] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[22]
datab[23] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[23]
datab[24] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[24]
datab[25] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[25]
datab[26] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[26]
datab[27] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[27]
datab[28] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[28]
datab[29] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[29]
datab[30] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[30]
datab[31] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[31]
result[0] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[0]
result[1] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[1]
result[2] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[2]
result[3] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[3]
result[4] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[4]
result[5] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[5]
result[6] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[6]
result[7] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[7]
result[8] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[8]
result[9] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[9]
result[10] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[10]
result[11] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[11]
result[12] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[12]
result[13] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[13]
result[14] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[14]
result[15] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[15]
result[16] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[16]
result[17] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[17]
result[18] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[18]
result[19] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[19]
result[20] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[20]
result[21] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[21]
result[22] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[22]
result[23] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[23]
result[24] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[24]
result[25] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[25]
result[26] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[26]
result[27] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[27]
result[28] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[28]
result[29] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[29]
result[30] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[30]
result[31] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[31]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component
clock => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.clock
dataa[0] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[0]
dataa[1] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[1]
dataa[2] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[2]
dataa[3] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[3]
dataa[4] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[4]
dataa[5] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[5]
dataa[6] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[6]
dataa[7] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[7]
dataa[8] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[8]
dataa[9] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[9]
dataa[10] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[10]
dataa[11] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[11]
dataa[12] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[12]
dataa[13] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[13]
dataa[14] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[14]
dataa[15] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[15]
dataa[16] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[16]
dataa[17] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[17]
dataa[18] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[18]
dataa[19] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[19]
dataa[20] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[20]
dataa[21] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[21]
dataa[22] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[22]
dataa[23] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[23]
dataa[24] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[24]
dataa[25] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[25]
dataa[26] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[26]
dataa[27] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[27]
dataa[28] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[28]
dataa[29] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[29]
dataa[30] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[30]
dataa[31] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[31]
datab[0] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[0]
datab[1] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[1]
datab[2] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[2]
datab[3] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[3]
datab[4] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[4]
datab[5] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[5]
datab[6] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[6]
datab[7] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[7]
datab[8] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[8]
datab[9] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[9]
datab[10] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[10]
datab[11] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[11]
datab[12] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[12]
datab[13] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[13]
datab[14] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[14]
datab[15] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[15]
datab[16] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[16]
datab[17] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[17]
datab[18] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[18]
datab[19] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[19]
datab[20] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[20]
datab[21] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[21]
datab[22] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[22]
datab[23] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[23]
datab[24] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[24]
datab[25] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[25]
datab[26] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[26]
datab[27] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[27]
datab[28] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[28]
datab[29] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[29]
datab[30] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[30]
datab[31] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[31]
result[0] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[0]
result[1] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[1]
result[2] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[2]
result[3] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[3]
result[4] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[4]
result[5] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[5]
result[6] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[6]
result[7] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[7]
result[8] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[8]
result[9] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[9]
result[10] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[10]
result[11] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[11]
result[12] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[12]
result[13] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[13]
result[14] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[14]
result[15] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[15]
result[16] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[16]
result[17] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[17]
result[18] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[18]
result[19] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[19]
result[20] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[20]
result[21] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[21]
result[22] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[22]
result[23] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[23]
result[24] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[24]
result[25] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[25]
result[26] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[26]
result[27] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[27]
result[28] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[28]
result[29] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[29]
result[30] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[30]
result[31] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[31]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1
aclr => lpm_add_sub:bias_addition.aclr
aclr => sign_pipe_dffe_5.ACLR
aclr => sign_pipe_dffe_4.ACLR
aclr => sign_pipe_dffe_3.ACLR
aclr => sign_pipe_dffe_2.ACLR
aclr => sign_pipe_dffe_1.ACLR
aclr => sign_pipe_dffe_0.ACLR
aclr => remainder_j_dffe_1[15].ACLR
aclr => remainder_j_dffe_1[16].ACLR
aclr => remainder_j_dffe_1[17].ACLR
aclr => remainder_j_dffe_1[18].ACLR
aclr => remainder_j_dffe_1[19].ACLR
aclr => remainder_j_dffe_1[20].ACLR
aclr => remainder_j_dffe_1[21].ACLR
aclr => remainder_j_dffe_1[22].ACLR
aclr => remainder_j_dffe_1[23].ACLR
aclr => remainder_j_dffe_1[24].ACLR
aclr => remainder_j_dffe_1[25].ACLR
aclr => remainder_j_dffe_1[26].ACLR
aclr => remainder_j_dffe_1[27].ACLR
aclr => remainder_j_dffe_1[28].ACLR
aclr => remainder_j_dffe_1[29].ACLR
aclr => remainder_j_dffe_1[30].ACLR
aclr => remainder_j_dffe_1[31].ACLR
aclr => remainder_j_dffe_1[32].ACLR
aclr => remainder_j_dffe_1[33].ACLR
aclr => remainder_j_dffe_1[34].ACLR
aclr => remainder_j_dffe_1[35].ACLR
aclr => remainder_j_dffe_1[36].ACLR
aclr => remainder_j_dffe_1[37].ACLR
aclr => remainder_j_dffe_1[38].ACLR
aclr => remainder_j_dffe_1[39].ACLR
aclr => remainder_j_dffe_1[40].ACLR
aclr => remainder_j_dffe_1[41].ACLR
aclr => remainder_j_dffe_1[42].ACLR
aclr => remainder_j_dffe_1[43].ACLR
aclr => remainder_j_dffe_1[44].ACLR
aclr => remainder_j_dffe_1[45].ACLR
aclr => remainder_j_dffe_1[46].ACLR
aclr => remainder_j_dffe_1[47].ACLR
aclr => remainder_j_dffe_1[48].ACLR
aclr => remainder_j_dffe_1[49].ACLR
aclr => remainder_j_dffe_0[15].ACLR
aclr => remainder_j_dffe_0[16].ACLR
aclr => remainder_j_dffe_0[17].ACLR
aclr => remainder_j_dffe_0[18].ACLR
aclr => remainder_j_dffe_0[19].ACLR
aclr => remainder_j_dffe_0[20].ACLR
aclr => remainder_j_dffe_0[21].ACLR
aclr => remainder_j_dffe_0[22].ACLR
aclr => remainder_j_dffe_0[23].ACLR
aclr => remainder_j_dffe_0[24].ACLR
aclr => remainder_j_dffe_0[25].ACLR
aclr => remainder_j_dffe_0[26].ACLR
aclr => remainder_j_dffe_0[27].ACLR
aclr => remainder_j_dffe_0[28].ACLR
aclr => remainder_j_dffe_0[29].ACLR
aclr => remainder_j_dffe_0[30].ACLR
aclr => remainder_j_dffe_0[31].ACLR
aclr => remainder_j_dffe_0[32].ACLR
aclr => remainder_j_dffe_0[33].ACLR
aclr => remainder_j_dffe_0[34].ACLR
aclr => remainder_j_dffe_0[35].ACLR
aclr => remainder_j_dffe_0[36].ACLR
aclr => remainder_j_dffe_0[37].ACLR
aclr => remainder_j_dffe_0[38].ACLR
aclr => remainder_j_dffe_0[39].ACLR
aclr => remainder_j_dffe_0[40].ACLR
aclr => remainder_j_dffe_0[41].ACLR
aclr => remainder_j_dffe_0[42].ACLR
aclr => remainder_j_dffe_0[43].ACLR
aclr => remainder_j_dffe_0[44].ACLR
aclr => remainder_j_dffe_0[45].ACLR
aclr => remainder_j_dffe_0[46].ACLR
aclr => remainder_j_dffe_0[47].ACLR
aclr => remainder_j_dffe_0[48].ACLR
aclr => remainder_j_dffe_0[49].ACLR
aclr => quotient_k_dffe_0[0].ACLR
aclr => quotient_k_dffe_0[1].ACLR
aclr => quotient_k_dffe_0[2].ACLR
aclr => quotient_k_dffe_0[3].ACLR
aclr => quotient_k_dffe_0[4].ACLR
aclr => quotient_k_dffe_0[5].ACLR
aclr => quotient_k_dffe_0[6].ACLR
aclr => quotient_k_dffe_0[7].ACLR
aclr => quotient_k_dffe_0[8].ACLR
aclr => quotient_k_dffe_0[9].ACLR
aclr => quotient_k_dffe_0[10].ACLR
aclr => quotient_k_dffe_0[11].ACLR
aclr => quotient_k_dffe_0[12].ACLR
aclr => quotient_k_dffe_0[13].ACLR
aclr => quotient_k_dffe_0[14].ACLR
aclr => quotient_k_dffe_0[15].ACLR
aclr => quotient_k_dffe_0[16].ACLR
aclr => quotient_j_dffe[0].ACLR
aclr => quotient_j_dffe[1].ACLR
aclr => quotient_j_dffe[2].ACLR
aclr => quotient_j_dffe[3].ACLR
aclr => quotient_j_dffe[4].ACLR
aclr => quotient_j_dffe[5].ACLR
aclr => quotient_j_dffe[6].ACLR
aclr => quotient_j_dffe[7].ACLR
aclr => quotient_j_dffe[8].ACLR
aclr => quotient_j_dffe[9].ACLR
aclr => quotient_j_dffe[10].ACLR
aclr => quotient_j_dffe[11].ACLR
aclr => quotient_j_dffe[12].ACLR
aclr => quotient_j_dffe[13].ACLR
aclr => quotient_j_dffe[14].ACLR
aclr => quotient_j_dffe[15].ACLR
aclr => quotient_j_dffe[16].ACLR
aclr => over_under_dffe_2.ACLR
aclr => over_under_dffe_1.ACLR
aclr => over_under_dffe_0.ACLR
aclr => nan_pipe_dffe_4.ACLR
aclr => nan_pipe_dffe_3.ACLR
aclr => nan_pipe_dffe_2.ACLR
aclr => nan_pipe_dffe_1.ACLR
aclr => nan_pipe_dffe_0.ACLR
aclr => man_result_dffe[0].ACLR
aclr => man_result_dffe[1].ACLR
aclr => man_result_dffe[2].ACLR
aclr => man_result_dffe[3].ACLR
aclr => man_result_dffe[4].ACLR
aclr => man_result_dffe[5].ACLR
aclr => man_result_dffe[6].ACLR
aclr => man_result_dffe[7].ACLR
aclr => man_result_dffe[8].ACLR
aclr => man_result_dffe[9].ACLR
aclr => man_result_dffe[10].ACLR
aclr => man_result_dffe[11].ACLR
aclr => man_result_dffe[12].ACLR
aclr => man_result_dffe[13].ACLR
aclr => man_result_dffe[14].ACLR
aclr => man_result_dffe[15].ACLR
aclr => man_result_dffe[16].ACLR
aclr => man_result_dffe[17].ACLR
aclr => man_result_dffe[18].ACLR
aclr => man_result_dffe[19].ACLR
aclr => man_result_dffe[20].ACLR
aclr => man_result_dffe[21].ACLR
aclr => man_result_dffe[22].ACLR
aclr => man_b_dffe1_dffe1[0].ACLR
aclr => man_b_dffe1_dffe1[1].ACLR
aclr => man_b_dffe1_dffe1[2].ACLR
aclr => man_b_dffe1_dffe1[3].ACLR
aclr => man_b_dffe1_dffe1[4].ACLR
aclr => man_b_dffe1_dffe1[5].ACLR
aclr => man_b_dffe1_dffe1[6].ACLR
aclr => man_b_dffe1_dffe1[7].ACLR
aclr => man_b_dffe1_dffe1[8].ACLR
aclr => man_b_dffe1_dffe1[9].ACLR
aclr => man_b_dffe1_dffe1[10].ACLR
aclr => man_b_dffe1_dffe1[11].ACLR
aclr => man_b_dffe1_dffe1[12].ACLR
aclr => man_b_dffe1_dffe1[13].ACLR
aclr => man_b_dffe1_dffe1[14].ACLR
aclr => man_b_dffe1_dffe1[15].ACLR
aclr => man_b_dffe1_dffe1[16].ACLR
aclr => man_b_dffe1_dffe1[17].ACLR
aclr => man_b_dffe1_dffe1[18].ACLR
aclr => man_b_dffe1_dffe1[19].ACLR
aclr => man_b_dffe1_dffe1[20].ACLR
aclr => man_b_dffe1_dffe1[21].ACLR
aclr => man_b_dffe1_dffe1[22].ACLR
aclr => man_a_dffe1_dffe1[0].ACLR
aclr => man_a_dffe1_dffe1[1].ACLR
aclr => man_a_dffe1_dffe1[2].ACLR
aclr => man_a_dffe1_dffe1[3].ACLR
aclr => man_a_dffe1_dffe1[4].ACLR
aclr => man_a_dffe1_dffe1[5].ACLR
aclr => man_a_dffe1_dffe1[6].ACLR
aclr => man_a_dffe1_dffe1[7].ACLR
aclr => man_a_dffe1_dffe1[8].ACLR
aclr => man_a_dffe1_dffe1[9].ACLR
aclr => man_a_dffe1_dffe1[10].ACLR
aclr => man_a_dffe1_dffe1[11].ACLR
aclr => man_a_dffe1_dffe1[12].ACLR
aclr => man_a_dffe1_dffe1[13].ACLR
aclr => man_a_dffe1_dffe1[14].ACLR
aclr => man_a_dffe1_dffe1[15].ACLR
aclr => man_a_dffe1_dffe1[16].ACLR
aclr => man_a_dffe1_dffe1[17].ACLR
aclr => man_a_dffe1_dffe1[18].ACLR
aclr => man_a_dffe1_dffe1[19].ACLR
aclr => man_a_dffe1_dffe1[20].ACLR
aclr => man_a_dffe1_dffe1[21].ACLR
aclr => man_a_dffe1_dffe1[22].ACLR
aclr => frac_a_smaller_dffe1.ACLR
aclr => exp_result_dffe_3[0].ACLR
aclr => exp_result_dffe_3[1].ACLR
aclr => exp_result_dffe_3[2].ACLR
aclr => exp_result_dffe_3[3].ACLR
aclr => exp_result_dffe_3[4].ACLR
aclr => exp_result_dffe_3[5].ACLR
aclr => exp_result_dffe_3[6].ACLR
aclr => exp_result_dffe_3[7].ACLR
aclr => exp_result_dffe_2[0].ACLR
aclr => exp_result_dffe_2[1].ACLR
aclr => exp_result_dffe_2[2].ACLR
aclr => exp_result_dffe_2[3].ACLR
aclr => exp_result_dffe_2[4].ACLR
aclr => exp_result_dffe_2[5].ACLR
aclr => exp_result_dffe_2[6].ACLR
aclr => exp_result_dffe_2[7].ACLR
aclr => exp_result_dffe_1[0].ACLR
aclr => exp_result_dffe_1[1].ACLR
aclr => exp_result_dffe_1[2].ACLR
aclr => exp_result_dffe_1[3].ACLR
aclr => exp_result_dffe_1[4].ACLR
aclr => exp_result_dffe_1[5].ACLR
aclr => exp_result_dffe_1[6].ACLR
aclr => exp_result_dffe_1[7].ACLR
aclr => exp_result_dffe_0[0].ACLR
aclr => exp_result_dffe_0[1].ACLR
aclr => exp_result_dffe_0[2].ACLR
aclr => exp_result_dffe_0[3].ACLR
aclr => exp_result_dffe_0[4].ACLR
aclr => exp_result_dffe_0[5].ACLR
aclr => exp_result_dffe_0[6].ACLR
aclr => exp_result_dffe_0[7].ACLR
aclr => e1_dffe_1[0].ACLR
aclr => e1_dffe_1[1].ACLR
aclr => e1_dffe_1[2].ACLR
aclr => e1_dffe_1[3].ACLR
aclr => e1_dffe_1[4].ACLR
aclr => e1_dffe_1[5].ACLR
aclr => e1_dffe_1[6].ACLR
aclr => e1_dffe_1[7].ACLR
aclr => e1_dffe_1[8].ACLR
aclr => e1_dffe_1[9].ACLR
aclr => e1_dffe_1[10].ACLR
aclr => e1_dffe_1[11].ACLR
aclr => e1_dffe_1[12].ACLR
aclr => e1_dffe_1[13].ACLR
aclr => e1_dffe_1[14].ACLR
aclr => e1_dffe_1[15].ACLR
aclr => e1_dffe_1[16].ACLR
aclr => e1_dffe_0[0].ACLR
aclr => e1_dffe_0[1].ACLR
aclr => e1_dffe_0[2].ACLR
aclr => e1_dffe_0[3].ACLR
aclr => e1_dffe_0[4].ACLR
aclr => e1_dffe_0[5].ACLR
aclr => e1_dffe_0[6].ACLR
aclr => e1_dffe_0[7].ACLR
aclr => e1_dffe_0[8].ACLR
aclr => e1_dffe_0[9].ACLR
aclr => e1_dffe_0[10].ACLR
aclr => e1_dffe_0[11].ACLR
aclr => e1_dffe_0[12].ACLR
aclr => e1_dffe_0[13].ACLR
aclr => e1_dffe_0[14].ACLR
aclr => e1_dffe_0[15].ACLR
aclr => e1_dffe_0[16].ACLR
aclr => divbyzero_pipe_dffe_4.ACLR
aclr => divbyzero_pipe_dffe_3.ACLR
aclr => divbyzero_pipe_dffe_2.ACLR
aclr => divbyzero_pipe_dffe_1.ACLR
aclr => divbyzero_pipe_dffe_0.ACLR
aclr => both_exp_zeros_dffe.ACLR
aclr => b_is_infinity_dffe_4.ACLR
aclr => b_is_infinity_dffe_3.ACLR
aclr => b_is_infinity_dffe_2.ACLR
aclr => b_is_infinity_dffe_1.ACLR
aclr => b_is_infinity_dffe_0.ACLR
aclr => b1_dffe_0[0].ACLR
aclr => b1_dffe_0[1].ACLR
aclr => b1_dffe_0[2].ACLR
aclr => b1_dffe_0[3].ACLR
aclr => b1_dffe_0[4].ACLR
aclr => b1_dffe_0[5].ACLR
aclr => b1_dffe_0[6].ACLR
aclr => b1_dffe_0[7].ACLR
aclr => b1_dffe_0[8].ACLR
aclr => b1_dffe_0[9].ACLR
aclr => b1_dffe_0[10].ACLR
aclr => b1_dffe_0[11].ACLR
aclr => b1_dffe_0[12].ACLR
aclr => b1_dffe_0[13].ACLR
aclr => b1_dffe_0[14].ACLR
aclr => b1_dffe_0[15].ACLR
aclr => b1_dffe_0[16].ACLR
aclr => b1_dffe_0[17].ACLR
aclr => b1_dffe_0[18].ACLR
aclr => b1_dffe_0[19].ACLR
aclr => b1_dffe_0[20].ACLR
aclr => b1_dffe_0[21].ACLR
aclr => b1_dffe_0[22].ACLR
aclr => b1_dffe_0[23].ACLR
aclr => b1_dffe_0[24].ACLR
aclr => b1_dffe_0[25].ACLR
aclr => b1_dffe_0[26].ACLR
aclr => b1_dffe_0[27].ACLR
aclr => b1_dffe_0[28].ACLR
aclr => b1_dffe_0[29].ACLR
aclr => b1_dffe_0[30].ACLR
aclr => b1_dffe_0[31].ACLR
aclr => b1_dffe_0[32].ACLR
aclr => b1_dffe_0[33].ACLR
aclr => a_zero_b_not_dffe_4.ACLR
aclr => a_zero_b_not_dffe_3.ACLR
aclr => a_zero_b_not_dffe_2.ACLR
aclr => a_zero_b_not_dffe_1.ACLR
aclr => a_zero_b_not_dffe_0.ACLR
aclr => a_is_infinity_dffe_4.ACLR
aclr => a_is_infinity_dffe_3.ACLR
aclr => a_is_infinity_dffe_2.ACLR
aclr => a_is_infinity_dffe_1.ACLR
aclr => a_is_infinity_dffe_0.ACLR
aclr => lpm_add_sub:exp_sub.aclr
aclr => lpm_mult:a1_prod.aclr
aclr => lpm_mult:b1_prod.aclr
aclr => lpm_mult:q_partial_0.aclr
aclr => lpm_mult:q_partial_1.aclr
aclr => lpm_mult:remainder_mult_0.aclr
clk_en => altsyncram:altsyncram3.clocken0
clk_en => lpm_add_sub:bias_addition.clken
clk_en => lpm_add_sub:exp_sub.clken
clk_en => lpm_mult:a1_prod.clken
clk_en => lpm_mult:b1_prod.clken
clk_en => lpm_mult:q_partial_0.clken
clk_en => lpm_mult:q_partial_1.clken
clk_en => lpm_mult:remainder_mult_0.clken
clk_en => a_is_infinity_dffe_0.ENA
clk_en => a_is_infinity_dffe_1.ENA
clk_en => a_is_infinity_dffe_2.ENA
clk_en => a_is_infinity_dffe_3.ENA
clk_en => a_is_infinity_dffe_4.ENA
clk_en => a_zero_b_not_dffe_0.ENA
clk_en => a_zero_b_not_dffe_1.ENA
clk_en => a_zero_b_not_dffe_2.ENA
clk_en => a_zero_b_not_dffe_3.ENA
clk_en => a_zero_b_not_dffe_4.ENA
clk_en => b1_dffe_0[33].ENA
clk_en => b1_dffe_0[32].ENA
clk_en => b1_dffe_0[31].ENA
clk_en => b1_dffe_0[30].ENA
clk_en => b1_dffe_0[29].ENA
clk_en => b1_dffe_0[28].ENA
clk_en => b1_dffe_0[27].ENA
clk_en => b1_dffe_0[26].ENA
clk_en => b1_dffe_0[25].ENA
clk_en => b1_dffe_0[24].ENA
clk_en => b1_dffe_0[23].ENA
clk_en => b1_dffe_0[22].ENA
clk_en => b1_dffe_0[21].ENA
clk_en => b1_dffe_0[20].ENA
clk_en => b1_dffe_0[19].ENA
clk_en => b1_dffe_0[18].ENA
clk_en => b1_dffe_0[17].ENA
clk_en => b1_dffe_0[16].ENA
clk_en => b1_dffe_0[15].ENA
clk_en => b1_dffe_0[14].ENA
clk_en => b1_dffe_0[13].ENA
clk_en => b1_dffe_0[12].ENA
clk_en => b1_dffe_0[11].ENA
clk_en => b1_dffe_0[10].ENA
clk_en => b1_dffe_0[9].ENA
clk_en => b1_dffe_0[8].ENA
clk_en => b1_dffe_0[7].ENA
clk_en => b1_dffe_0[6].ENA
clk_en => b1_dffe_0[5].ENA
clk_en => b1_dffe_0[4].ENA
clk_en => b1_dffe_0[3].ENA
clk_en => b1_dffe_0[2].ENA
clk_en => b1_dffe_0[1].ENA
clk_en => b1_dffe_0[0].ENA
clk_en => b_is_infinity_dffe_0.ENA
clk_en => b_is_infinity_dffe_1.ENA
clk_en => b_is_infinity_dffe_2.ENA
clk_en => b_is_infinity_dffe_3.ENA
clk_en => b_is_infinity_dffe_4.ENA
clk_en => both_exp_zeros_dffe.ENA
clk_en => divbyzero_pipe_dffe_0.ENA
clk_en => divbyzero_pipe_dffe_1.ENA
clk_en => divbyzero_pipe_dffe_2.ENA
clk_en => divbyzero_pipe_dffe_3.ENA
clk_en => divbyzero_pipe_dffe_4.ENA
clk_en => e1_dffe_0[16].ENA
clk_en => e1_dffe_0[15].ENA
clk_en => e1_dffe_0[14].ENA
clk_en => e1_dffe_0[13].ENA
clk_en => e1_dffe_0[12].ENA
clk_en => e1_dffe_0[11].ENA
clk_en => e1_dffe_0[10].ENA
clk_en => e1_dffe_0[9].ENA
clk_en => e1_dffe_0[8].ENA
clk_en => e1_dffe_0[7].ENA
clk_en => e1_dffe_0[6].ENA
clk_en => e1_dffe_0[5].ENA
clk_en => e1_dffe_0[4].ENA
clk_en => e1_dffe_0[3].ENA
clk_en => e1_dffe_0[2].ENA
clk_en => e1_dffe_0[1].ENA
clk_en => e1_dffe_0[0].ENA
clk_en => e1_dffe_1[16].ENA
clk_en => e1_dffe_1[15].ENA
clk_en => e1_dffe_1[14].ENA
clk_en => e1_dffe_1[13].ENA
clk_en => e1_dffe_1[12].ENA
clk_en => e1_dffe_1[11].ENA
clk_en => e1_dffe_1[10].ENA
clk_en => e1_dffe_1[9].ENA
clk_en => e1_dffe_1[8].ENA
clk_en => e1_dffe_1[7].ENA
clk_en => e1_dffe_1[6].ENA
clk_en => e1_dffe_1[5].ENA
clk_en => e1_dffe_1[4].ENA
clk_en => e1_dffe_1[3].ENA
clk_en => e1_dffe_1[2].ENA
clk_en => e1_dffe_1[1].ENA
clk_en => e1_dffe_1[0].ENA
clk_en => exp_result_dffe_0[7].ENA
clk_en => exp_result_dffe_0[6].ENA
clk_en => exp_result_dffe_0[5].ENA
clk_en => exp_result_dffe_0[4].ENA
clk_en => exp_result_dffe_0[3].ENA
clk_en => exp_result_dffe_0[2].ENA
clk_en => exp_result_dffe_0[1].ENA
clk_en => exp_result_dffe_0[0].ENA
clk_en => exp_result_dffe_1[7].ENA
clk_en => exp_result_dffe_1[6].ENA
clk_en => exp_result_dffe_1[5].ENA
clk_en => exp_result_dffe_1[4].ENA
clk_en => exp_result_dffe_1[3].ENA
clk_en => exp_result_dffe_1[2].ENA
clk_en => exp_result_dffe_1[1].ENA
clk_en => exp_result_dffe_1[0].ENA
clk_en => exp_result_dffe_2[7].ENA
clk_en => exp_result_dffe_2[6].ENA
clk_en => exp_result_dffe_2[5].ENA
clk_en => exp_result_dffe_2[4].ENA
clk_en => exp_result_dffe_2[3].ENA
clk_en => exp_result_dffe_2[2].ENA
clk_en => exp_result_dffe_2[1].ENA
clk_en => exp_result_dffe_2[0].ENA
clk_en => exp_result_dffe_3[7].ENA
clk_en => exp_result_dffe_3[6].ENA
clk_en => exp_result_dffe_3[5].ENA
clk_en => exp_result_dffe_3[4].ENA
clk_en => exp_result_dffe_3[3].ENA
clk_en => exp_result_dffe_3[2].ENA
clk_en => exp_result_dffe_3[1].ENA
clk_en => exp_result_dffe_3[0].ENA
clk_en => frac_a_smaller_dffe1.ENA
clk_en => man_a_dffe1_dffe1[22].ENA
clk_en => man_a_dffe1_dffe1[21].ENA
clk_en => man_a_dffe1_dffe1[20].ENA
clk_en => man_a_dffe1_dffe1[19].ENA
clk_en => man_a_dffe1_dffe1[18].ENA
clk_en => man_a_dffe1_dffe1[17].ENA
clk_en => man_a_dffe1_dffe1[16].ENA
clk_en => man_a_dffe1_dffe1[15].ENA
clk_en => man_a_dffe1_dffe1[14].ENA
clk_en => man_a_dffe1_dffe1[13].ENA
clk_en => man_a_dffe1_dffe1[12].ENA
clk_en => man_a_dffe1_dffe1[11].ENA
clk_en => man_a_dffe1_dffe1[10].ENA
clk_en => man_a_dffe1_dffe1[9].ENA
clk_en => man_a_dffe1_dffe1[8].ENA
clk_en => man_a_dffe1_dffe1[7].ENA
clk_en => man_a_dffe1_dffe1[6].ENA
clk_en => man_a_dffe1_dffe1[5].ENA
clk_en => man_a_dffe1_dffe1[4].ENA
clk_en => man_a_dffe1_dffe1[3].ENA
clk_en => man_a_dffe1_dffe1[2].ENA
clk_en => man_a_dffe1_dffe1[1].ENA
clk_en => man_a_dffe1_dffe1[0].ENA
clk_en => man_b_dffe1_dffe1[22].ENA
clk_en => man_b_dffe1_dffe1[21].ENA
clk_en => man_b_dffe1_dffe1[20].ENA
clk_en => man_b_dffe1_dffe1[19].ENA
clk_en => man_b_dffe1_dffe1[18].ENA
clk_en => man_b_dffe1_dffe1[17].ENA
clk_en => man_b_dffe1_dffe1[16].ENA
clk_en => man_b_dffe1_dffe1[15].ENA
clk_en => man_b_dffe1_dffe1[14].ENA
clk_en => man_b_dffe1_dffe1[13].ENA
clk_en => man_b_dffe1_dffe1[12].ENA
clk_en => man_b_dffe1_dffe1[11].ENA
clk_en => man_b_dffe1_dffe1[10].ENA
clk_en => man_b_dffe1_dffe1[9].ENA
clk_en => man_b_dffe1_dffe1[8].ENA
clk_en => man_b_dffe1_dffe1[7].ENA
clk_en => man_b_dffe1_dffe1[6].ENA
clk_en => man_b_dffe1_dffe1[5].ENA
clk_en => man_b_dffe1_dffe1[4].ENA
clk_en => man_b_dffe1_dffe1[3].ENA
clk_en => man_b_dffe1_dffe1[2].ENA
clk_en => man_b_dffe1_dffe1[1].ENA
clk_en => man_b_dffe1_dffe1[0].ENA
clk_en => man_result_dffe[22].ENA
clk_en => man_result_dffe[21].ENA
clk_en => man_result_dffe[20].ENA
clk_en => man_result_dffe[19].ENA
clk_en => man_result_dffe[18].ENA
clk_en => man_result_dffe[17].ENA
clk_en => man_result_dffe[16].ENA
clk_en => man_result_dffe[15].ENA
clk_en => man_result_dffe[14].ENA
clk_en => man_result_dffe[13].ENA
clk_en => man_result_dffe[12].ENA
clk_en => man_result_dffe[11].ENA
clk_en => man_result_dffe[10].ENA
clk_en => man_result_dffe[9].ENA
clk_en => man_result_dffe[8].ENA
clk_en => man_result_dffe[7].ENA
clk_en => man_result_dffe[6].ENA
clk_en => man_result_dffe[5].ENA
clk_en => man_result_dffe[4].ENA
clk_en => man_result_dffe[3].ENA
clk_en => man_result_dffe[2].ENA
clk_en => man_result_dffe[1].ENA
clk_en => man_result_dffe[0].ENA
clk_en => nan_pipe_dffe_0.ENA
clk_en => nan_pipe_dffe_1.ENA
clk_en => nan_pipe_dffe_2.ENA
clk_en => nan_pipe_dffe_3.ENA
clk_en => nan_pipe_dffe_4.ENA
clk_en => over_under_dffe_0.ENA
clk_en => over_under_dffe_1.ENA
clk_en => over_under_dffe_2.ENA
clk_en => quotient_j_dffe[16].ENA
clk_en => quotient_j_dffe[15].ENA
clk_en => quotient_j_dffe[14].ENA
clk_en => quotient_j_dffe[13].ENA
clk_en => quotient_j_dffe[12].ENA
clk_en => quotient_j_dffe[11].ENA
clk_en => quotient_j_dffe[10].ENA
clk_en => quotient_j_dffe[9].ENA
clk_en => quotient_j_dffe[8].ENA
clk_en => quotient_j_dffe[7].ENA
clk_en => quotient_j_dffe[6].ENA
clk_en => quotient_j_dffe[5].ENA
clk_en => quotient_j_dffe[4].ENA
clk_en => quotient_j_dffe[3].ENA
clk_en => quotient_j_dffe[2].ENA
clk_en => quotient_j_dffe[1].ENA
clk_en => quotient_j_dffe[0].ENA
clk_en => quotient_k_dffe_0[16].ENA
clk_en => quotient_k_dffe_0[15].ENA
clk_en => quotient_k_dffe_0[14].ENA
clk_en => quotient_k_dffe_0[13].ENA
clk_en => quotient_k_dffe_0[12].ENA
clk_en => quotient_k_dffe_0[11].ENA
clk_en => quotient_k_dffe_0[10].ENA
clk_en => quotient_k_dffe_0[9].ENA
clk_en => quotient_k_dffe_0[8].ENA
clk_en => quotient_k_dffe_0[7].ENA
clk_en => quotient_k_dffe_0[6].ENA
clk_en => quotient_k_dffe_0[5].ENA
clk_en => quotient_k_dffe_0[4].ENA
clk_en => quotient_k_dffe_0[3].ENA
clk_en => quotient_k_dffe_0[2].ENA
clk_en => quotient_k_dffe_0[1].ENA
clk_en => quotient_k_dffe_0[0].ENA
clk_en => remainder_j_dffe_0[49].ENA
clk_en => remainder_j_dffe_0[48].ENA
clk_en => remainder_j_dffe_0[47].ENA
clk_en => remainder_j_dffe_0[46].ENA
clk_en => remainder_j_dffe_0[45].ENA
clk_en => remainder_j_dffe_0[44].ENA
clk_en => remainder_j_dffe_0[43].ENA
clk_en => remainder_j_dffe_0[42].ENA
clk_en => remainder_j_dffe_0[41].ENA
clk_en => remainder_j_dffe_0[40].ENA
clk_en => remainder_j_dffe_0[39].ENA
clk_en => remainder_j_dffe_0[38].ENA
clk_en => remainder_j_dffe_0[37].ENA
clk_en => remainder_j_dffe_0[36].ENA
clk_en => remainder_j_dffe_0[35].ENA
clk_en => remainder_j_dffe_0[34].ENA
clk_en => remainder_j_dffe_0[33].ENA
clk_en => remainder_j_dffe_0[32].ENA
clk_en => remainder_j_dffe_0[31].ENA
clk_en => remainder_j_dffe_0[30].ENA
clk_en => remainder_j_dffe_0[29].ENA
clk_en => remainder_j_dffe_0[28].ENA
clk_en => remainder_j_dffe_0[27].ENA
clk_en => remainder_j_dffe_0[26].ENA
clk_en => remainder_j_dffe_0[25].ENA
clk_en => remainder_j_dffe_0[24].ENA
clk_en => remainder_j_dffe_0[23].ENA
clk_en => remainder_j_dffe_0[22].ENA
clk_en => remainder_j_dffe_0[21].ENA
clk_en => remainder_j_dffe_0[20].ENA
clk_en => remainder_j_dffe_0[19].ENA
clk_en => remainder_j_dffe_0[18].ENA
clk_en => remainder_j_dffe_0[17].ENA
clk_en => remainder_j_dffe_0[16].ENA
clk_en => remainder_j_dffe_0[15].ENA
clk_en => remainder_j_dffe_1[49].ENA
clk_en => remainder_j_dffe_1[48].ENA
clk_en => remainder_j_dffe_1[47].ENA
clk_en => remainder_j_dffe_1[46].ENA
clk_en => remainder_j_dffe_1[45].ENA
clk_en => remainder_j_dffe_1[44].ENA
clk_en => remainder_j_dffe_1[43].ENA
clk_en => remainder_j_dffe_1[42].ENA
clk_en => remainder_j_dffe_1[41].ENA
clk_en => remainder_j_dffe_1[40].ENA
clk_en => remainder_j_dffe_1[39].ENA
clk_en => remainder_j_dffe_1[38].ENA
clk_en => remainder_j_dffe_1[37].ENA
clk_en => remainder_j_dffe_1[36].ENA
clk_en => remainder_j_dffe_1[35].ENA
clk_en => remainder_j_dffe_1[34].ENA
clk_en => remainder_j_dffe_1[33].ENA
clk_en => remainder_j_dffe_1[32].ENA
clk_en => remainder_j_dffe_1[31].ENA
clk_en => remainder_j_dffe_1[30].ENA
clk_en => remainder_j_dffe_1[29].ENA
clk_en => remainder_j_dffe_1[28].ENA
clk_en => remainder_j_dffe_1[27].ENA
clk_en => remainder_j_dffe_1[26].ENA
clk_en => remainder_j_dffe_1[25].ENA
clk_en => remainder_j_dffe_1[24].ENA
clk_en => remainder_j_dffe_1[23].ENA
clk_en => remainder_j_dffe_1[22].ENA
clk_en => remainder_j_dffe_1[21].ENA
clk_en => remainder_j_dffe_1[20].ENA
clk_en => remainder_j_dffe_1[19].ENA
clk_en => remainder_j_dffe_1[18].ENA
clk_en => remainder_j_dffe_1[17].ENA
clk_en => remainder_j_dffe_1[16].ENA
clk_en => remainder_j_dffe_1[15].ENA
clk_en => sign_pipe_dffe_0.ENA
clk_en => sign_pipe_dffe_1.ENA
clk_en => sign_pipe_dffe_2.ENA
clk_en => sign_pipe_dffe_3.ENA
clk_en => sign_pipe_dffe_4.ENA
clk_en => sign_pipe_dffe_5.ENA
clock => altsyncram:altsyncram3.clock0
clock => sign_pipe_dffe_5.CLK
clock => sign_pipe_dffe_4.CLK
clock => sign_pipe_dffe_3.CLK
clock => sign_pipe_dffe_2.CLK
clock => sign_pipe_dffe_1.CLK
clock => sign_pipe_dffe_0.CLK
clock => remainder_j_dffe_1[15].CLK
clock => remainder_j_dffe_1[16].CLK
clock => remainder_j_dffe_1[17].CLK
clock => remainder_j_dffe_1[18].CLK
clock => remainder_j_dffe_1[19].CLK
clock => remainder_j_dffe_1[20].CLK
clock => remainder_j_dffe_1[21].CLK
clock => remainder_j_dffe_1[22].CLK
clock => remainder_j_dffe_1[23].CLK
clock => remainder_j_dffe_1[24].CLK
clock => remainder_j_dffe_1[25].CLK
clock => remainder_j_dffe_1[26].CLK
clock => remainder_j_dffe_1[27].CLK
clock => remainder_j_dffe_1[28].CLK
clock => remainder_j_dffe_1[29].CLK
clock => remainder_j_dffe_1[30].CLK
clock => remainder_j_dffe_1[31].CLK
clock => remainder_j_dffe_1[32].CLK
clock => remainder_j_dffe_1[33].CLK
clock => remainder_j_dffe_1[34].CLK
clock => remainder_j_dffe_1[35].CLK
clock => remainder_j_dffe_1[36].CLK
clock => remainder_j_dffe_1[37].CLK
clock => remainder_j_dffe_1[38].CLK
clock => remainder_j_dffe_1[39].CLK
clock => remainder_j_dffe_1[40].CLK
clock => remainder_j_dffe_1[41].CLK
clock => remainder_j_dffe_1[42].CLK
clock => remainder_j_dffe_1[43].CLK
clock => remainder_j_dffe_1[44].CLK
clock => remainder_j_dffe_1[45].CLK
clock => remainder_j_dffe_1[46].CLK
clock => remainder_j_dffe_1[47].CLK
clock => remainder_j_dffe_1[48].CLK
clock => remainder_j_dffe_1[49].CLK
clock => remainder_j_dffe_0[15].CLK
clock => remainder_j_dffe_0[16].CLK
clock => remainder_j_dffe_0[17].CLK
clock => remainder_j_dffe_0[18].CLK
clock => remainder_j_dffe_0[19].CLK
clock => remainder_j_dffe_0[20].CLK
clock => remainder_j_dffe_0[21].CLK
clock => remainder_j_dffe_0[22].CLK
clock => remainder_j_dffe_0[23].CLK
clock => remainder_j_dffe_0[24].CLK
clock => remainder_j_dffe_0[25].CLK
clock => remainder_j_dffe_0[26].CLK
clock => remainder_j_dffe_0[27].CLK
clock => remainder_j_dffe_0[28].CLK
clock => remainder_j_dffe_0[29].CLK
clock => remainder_j_dffe_0[30].CLK
clock => remainder_j_dffe_0[31].CLK
clock => remainder_j_dffe_0[32].CLK
clock => remainder_j_dffe_0[33].CLK
clock => remainder_j_dffe_0[34].CLK
clock => remainder_j_dffe_0[35].CLK
clock => remainder_j_dffe_0[36].CLK
clock => remainder_j_dffe_0[37].CLK
clock => remainder_j_dffe_0[38].CLK
clock => remainder_j_dffe_0[39].CLK
clock => remainder_j_dffe_0[40].CLK
clock => remainder_j_dffe_0[41].CLK
clock => remainder_j_dffe_0[42].CLK
clock => remainder_j_dffe_0[43].CLK
clock => remainder_j_dffe_0[44].CLK
clock => remainder_j_dffe_0[45].CLK
clock => remainder_j_dffe_0[46].CLK
clock => remainder_j_dffe_0[47].CLK
clock => remainder_j_dffe_0[48].CLK
clock => remainder_j_dffe_0[49].CLK
clock => quotient_k_dffe_0[0].CLK
clock => quotient_k_dffe_0[1].CLK
clock => quotient_k_dffe_0[2].CLK
clock => quotient_k_dffe_0[3].CLK
clock => quotient_k_dffe_0[4].CLK
clock => quotient_k_dffe_0[5].CLK
clock => quotient_k_dffe_0[6].CLK
clock => quotient_k_dffe_0[7].CLK
clock => quotient_k_dffe_0[8].CLK
clock => quotient_k_dffe_0[9].CLK
clock => quotient_k_dffe_0[10].CLK
clock => quotient_k_dffe_0[11].CLK
clock => quotient_k_dffe_0[12].CLK
clock => quotient_k_dffe_0[13].CLK
clock => quotient_k_dffe_0[14].CLK
clock => quotient_k_dffe_0[15].CLK
clock => quotient_k_dffe_0[16].CLK
clock => quotient_j_dffe[0].CLK
clock => quotient_j_dffe[1].CLK
clock => quotient_j_dffe[2].CLK
clock => quotient_j_dffe[3].CLK
clock => quotient_j_dffe[4].CLK
clock => quotient_j_dffe[5].CLK
clock => quotient_j_dffe[6].CLK
clock => quotient_j_dffe[7].CLK
clock => quotient_j_dffe[8].CLK
clock => quotient_j_dffe[9].CLK
clock => quotient_j_dffe[10].CLK
clock => quotient_j_dffe[11].CLK
clock => quotient_j_dffe[12].CLK
clock => quotient_j_dffe[13].CLK
clock => quotient_j_dffe[14].CLK
clock => quotient_j_dffe[15].CLK
clock => quotient_j_dffe[16].CLK
clock => over_under_dffe_2.CLK
clock => over_under_dffe_1.CLK
clock => over_under_dffe_0.CLK
clock => nan_pipe_dffe_4.CLK
clock => nan_pipe_dffe_3.CLK
clock => nan_pipe_dffe_2.CLK
clock => nan_pipe_dffe_1.CLK
clock => nan_pipe_dffe_0.CLK
clock => man_result_dffe[0].CLK
clock => man_result_dffe[1].CLK
clock => man_result_dffe[2].CLK
clock => man_result_dffe[3].CLK
clock => man_result_dffe[4].CLK
clock => man_result_dffe[5].CLK
clock => man_result_dffe[6].CLK
clock => man_result_dffe[7].CLK
clock => man_result_dffe[8].CLK
clock => man_result_dffe[9].CLK
clock => man_result_dffe[10].CLK
clock => man_result_dffe[11].CLK
clock => man_result_dffe[12].CLK
clock => man_result_dffe[13].CLK
clock => man_result_dffe[14].CLK
clock => man_result_dffe[15].CLK
clock => man_result_dffe[16].CLK
clock => man_result_dffe[17].CLK
clock => man_result_dffe[18].CLK
clock => man_result_dffe[19].CLK
clock => man_result_dffe[20].CLK
clock => man_result_dffe[21].CLK
clock => man_result_dffe[22].CLK
clock => man_b_dffe1_dffe1[0].CLK
clock => man_b_dffe1_dffe1[1].CLK
clock => man_b_dffe1_dffe1[2].CLK
clock => man_b_dffe1_dffe1[3].CLK
clock => man_b_dffe1_dffe1[4].CLK
clock => man_b_dffe1_dffe1[5].CLK
clock => man_b_dffe1_dffe1[6].CLK
clock => man_b_dffe1_dffe1[7].CLK
clock => man_b_dffe1_dffe1[8].CLK
clock => man_b_dffe1_dffe1[9].CLK
clock => man_b_dffe1_dffe1[10].CLK
clock => man_b_dffe1_dffe1[11].CLK
clock => man_b_dffe1_dffe1[12].CLK
clock => man_b_dffe1_dffe1[13].CLK
clock => man_b_dffe1_dffe1[14].CLK
clock => man_b_dffe1_dffe1[15].CLK
clock => man_b_dffe1_dffe1[16].CLK
clock => man_b_dffe1_dffe1[17].CLK
clock => man_b_dffe1_dffe1[18].CLK
clock => man_b_dffe1_dffe1[19].CLK
clock => man_b_dffe1_dffe1[20].CLK
clock => man_b_dffe1_dffe1[21].CLK
clock => man_b_dffe1_dffe1[22].CLK
clock => man_a_dffe1_dffe1[0].CLK
clock => man_a_dffe1_dffe1[1].CLK
clock => man_a_dffe1_dffe1[2].CLK
clock => man_a_dffe1_dffe1[3].CLK
clock => man_a_dffe1_dffe1[4].CLK
clock => man_a_dffe1_dffe1[5].CLK
clock => man_a_dffe1_dffe1[6].CLK
clock => man_a_dffe1_dffe1[7].CLK
clock => man_a_dffe1_dffe1[8].CLK
clock => man_a_dffe1_dffe1[9].CLK
clock => man_a_dffe1_dffe1[10].CLK
clock => man_a_dffe1_dffe1[11].CLK
clock => man_a_dffe1_dffe1[12].CLK
clock => man_a_dffe1_dffe1[13].CLK
clock => man_a_dffe1_dffe1[14].CLK
clock => man_a_dffe1_dffe1[15].CLK
clock => man_a_dffe1_dffe1[16].CLK
clock => man_a_dffe1_dffe1[17].CLK
clock => man_a_dffe1_dffe1[18].CLK
clock => man_a_dffe1_dffe1[19].CLK
clock => man_a_dffe1_dffe1[20].CLK
clock => man_a_dffe1_dffe1[21].CLK
clock => man_a_dffe1_dffe1[22].CLK
clock => frac_a_smaller_dffe1.CLK
clock => exp_result_dffe_3[0].CLK
clock => exp_result_dffe_3[1].CLK
clock => exp_result_dffe_3[2].CLK
clock => exp_result_dffe_3[3].CLK
clock => exp_result_dffe_3[4].CLK
clock => exp_result_dffe_3[5].CLK
clock => exp_result_dffe_3[6].CLK
clock => exp_result_dffe_3[7].CLK
clock => exp_result_dffe_2[0].CLK
clock => exp_result_dffe_2[1].CLK
clock => exp_result_dffe_2[2].CLK
clock => exp_result_dffe_2[3].CLK
clock => exp_result_dffe_2[4].CLK
clock => exp_result_dffe_2[5].CLK
clock => exp_result_dffe_2[6].CLK
clock => exp_result_dffe_2[7].CLK
clock => exp_result_dffe_1[0].CLK
clock => exp_result_dffe_1[1].CLK
clock => exp_result_dffe_1[2].CLK
clock => exp_result_dffe_1[3].CLK
clock => exp_result_dffe_1[4].CLK
clock => exp_result_dffe_1[5].CLK
clock => exp_result_dffe_1[6].CLK
clock => exp_result_dffe_1[7].CLK
clock => exp_result_dffe_0[0].CLK
clock => exp_result_dffe_0[1].CLK
clock => exp_result_dffe_0[2].CLK
clock => exp_result_dffe_0[3].CLK
clock => exp_result_dffe_0[4].CLK
clock => exp_result_dffe_0[5].CLK
clock => exp_result_dffe_0[6].CLK
clock => exp_result_dffe_0[7].CLK
clock => e1_dffe_1[0].CLK
clock => e1_dffe_1[1].CLK
clock => e1_dffe_1[2].CLK
clock => e1_dffe_1[3].CLK
clock => e1_dffe_1[4].CLK
clock => e1_dffe_1[5].CLK
clock => e1_dffe_1[6].CLK
clock => e1_dffe_1[7].CLK
clock => e1_dffe_1[8].CLK
clock => e1_dffe_1[9].CLK
clock => e1_dffe_1[10].CLK
clock => e1_dffe_1[11].CLK
clock => e1_dffe_1[12].CLK
clock => e1_dffe_1[13].CLK
clock => e1_dffe_1[14].CLK
clock => e1_dffe_1[15].CLK
clock => e1_dffe_1[16].CLK
clock => e1_dffe_0[0].CLK
clock => e1_dffe_0[1].CLK
clock => e1_dffe_0[2].CLK
clock => e1_dffe_0[3].CLK
clock => e1_dffe_0[4].CLK
clock => e1_dffe_0[5].CLK
clock => e1_dffe_0[6].CLK
clock => e1_dffe_0[7].CLK
clock => e1_dffe_0[8].CLK
clock => e1_dffe_0[9].CLK
clock => e1_dffe_0[10].CLK
clock => e1_dffe_0[11].CLK
clock => e1_dffe_0[12].CLK
clock => e1_dffe_0[13].CLK
clock => e1_dffe_0[14].CLK
clock => e1_dffe_0[15].CLK
clock => e1_dffe_0[16].CLK
clock => divbyzero_pipe_dffe_4.CLK
clock => divbyzero_pipe_dffe_3.CLK
clock => divbyzero_pipe_dffe_2.CLK
clock => divbyzero_pipe_dffe_1.CLK
clock => divbyzero_pipe_dffe_0.CLK
clock => both_exp_zeros_dffe.CLK
clock => b_is_infinity_dffe_4.CLK
clock => b_is_infinity_dffe_3.CLK
clock => b_is_infinity_dffe_2.CLK
clock => b_is_infinity_dffe_1.CLK
clock => b_is_infinity_dffe_0.CLK
clock => b1_dffe_0[0].CLK
clock => b1_dffe_0[1].CLK
clock => b1_dffe_0[2].CLK
clock => b1_dffe_0[3].CLK
clock => b1_dffe_0[4].CLK
clock => b1_dffe_0[5].CLK
clock => b1_dffe_0[6].CLK
clock => b1_dffe_0[7].CLK
clock => b1_dffe_0[8].CLK
clock => b1_dffe_0[9].CLK
clock => b1_dffe_0[10].CLK
clock => b1_dffe_0[11].CLK
clock => b1_dffe_0[12].CLK
clock => b1_dffe_0[13].CLK
clock => b1_dffe_0[14].CLK
clock => b1_dffe_0[15].CLK
clock => b1_dffe_0[16].CLK
clock => b1_dffe_0[17].CLK
clock => b1_dffe_0[18].CLK
clock => b1_dffe_0[19].CLK
clock => b1_dffe_0[20].CLK
clock => b1_dffe_0[21].CLK
clock => b1_dffe_0[22].CLK
clock => b1_dffe_0[23].CLK
clock => b1_dffe_0[24].CLK
clock => b1_dffe_0[25].CLK
clock => b1_dffe_0[26].CLK
clock => b1_dffe_0[27].CLK
clock => b1_dffe_0[28].CLK
clock => b1_dffe_0[29].CLK
clock => b1_dffe_0[30].CLK
clock => b1_dffe_0[31].CLK
clock => b1_dffe_0[32].CLK
clock => b1_dffe_0[33].CLK
clock => a_zero_b_not_dffe_4.CLK
clock => a_zero_b_not_dffe_3.CLK
clock => a_zero_b_not_dffe_2.CLK
clock => a_zero_b_not_dffe_1.CLK
clock => a_zero_b_not_dffe_0.CLK
clock => a_is_infinity_dffe_4.CLK
clock => a_is_infinity_dffe_3.CLK
clock => a_is_infinity_dffe_2.CLK
clock => a_is_infinity_dffe_1.CLK
clock => a_is_infinity_dffe_0.CLK
clock => lpm_add_sub:bias_addition.clock
clock => lpm_add_sub:exp_sub.clock
clock => lpm_mult:a1_prod.clock
clock => lpm_mult:b1_prod.clock
clock => lpm_mult:q_partial_0.clock
clock => lpm_mult:q_partial_1.clock
clock => lpm_mult:remainder_mult_0.clock
dataa[0] => lpm_compare:cmpr2.dataa[0]
dataa[0] => wire_altfp_div_pst1_w_lg_w_dataa_range87w89w[0].IN0
dataa[0] => man_a_dffe1_dffe1[0].DATAIN
dataa[1] => lpm_compare:cmpr2.dataa[1]
dataa[1] => wire_altfp_div_pst1_w_lg_w_dataa_range87w89w[0].IN1
dataa[1] => man_a_dffe1_dffe1[1].DATAIN
dataa[2] => lpm_compare:cmpr2.dataa[2]
dataa[2] => wire_altfp_div_pst1_w_lg_w_dataa_range93w95w[0].IN1
dataa[2] => man_a_dffe1_dffe1[2].DATAIN
dataa[3] => lpm_compare:cmpr2.dataa[3]
dataa[3] => wire_altfp_div_pst1_w_lg_w_dataa_range99w101w[0].IN1
dataa[3] => man_a_dffe1_dffe1[3].DATAIN
dataa[4] => lpm_compare:cmpr2.dataa[4]
dataa[4] => wire_altfp_div_pst1_w_lg_w_dataa_range105w107w[0].IN1
dataa[4] => man_a_dffe1_dffe1[4].DATAIN
dataa[5] => lpm_compare:cmpr2.dataa[5]
dataa[5] => wire_altfp_div_pst1_w_lg_w_dataa_range111w113w[0].IN1
dataa[5] => man_a_dffe1_dffe1[5].DATAIN
dataa[6] => lpm_compare:cmpr2.dataa[6]
dataa[6] => wire_altfp_div_pst1_w_lg_w_dataa_range117w119w[0].IN1
dataa[6] => man_a_dffe1_dffe1[6].DATAIN
dataa[7] => lpm_compare:cmpr2.dataa[7]
dataa[7] => wire_altfp_div_pst1_w_lg_w_dataa_range123w125w[0].IN1
dataa[7] => man_a_dffe1_dffe1[7].DATAIN
dataa[8] => lpm_compare:cmpr2.dataa[8]
dataa[8] => wire_altfp_div_pst1_w_lg_w_dataa_range129w131w[0].IN1
dataa[8] => man_a_dffe1_dffe1[8].DATAIN
dataa[9] => lpm_compare:cmpr2.dataa[9]
dataa[9] => wire_altfp_div_pst1_w_lg_w_dataa_range135w137w[0].IN1
dataa[9] => man_a_dffe1_dffe1[9].DATAIN
dataa[10] => lpm_compare:cmpr2.dataa[10]
dataa[10] => wire_altfp_div_pst1_w_lg_w_dataa_range141w143w[0].IN1
dataa[10] => man_a_dffe1_dffe1[10].DATAIN
dataa[11] => lpm_compare:cmpr2.dataa[11]
dataa[11] => wire_altfp_div_pst1_w_lg_w_dataa_range147w149w[0].IN1
dataa[11] => man_a_dffe1_dffe1[11].DATAIN
dataa[12] => lpm_compare:cmpr2.dataa[12]
dataa[12] => wire_altfp_div_pst1_w_lg_w_dataa_range153w155w[0].IN1
dataa[12] => man_a_dffe1_dffe1[12].DATAIN
dataa[13] => lpm_compare:cmpr2.dataa[13]
dataa[13] => wire_altfp_div_pst1_w_lg_w_dataa_range159w161w[0].IN1
dataa[13] => man_a_dffe1_dffe1[13].DATAIN
dataa[14] => lpm_compare:cmpr2.dataa[14]
dataa[14] => wire_altfp_div_pst1_w_lg_w_dataa_range165w167w[0].IN1
dataa[14] => man_a_dffe1_dffe1[14].DATAIN
dataa[15] => lpm_compare:cmpr2.dataa[15]
dataa[15] => wire_altfp_div_pst1_w_lg_w_dataa_range171w173w[0].IN1
dataa[15] => man_a_dffe1_dffe1[15].DATAIN
dataa[16] => lpm_compare:cmpr2.dataa[16]
dataa[16] => wire_altfp_div_pst1_w_lg_w_dataa_range177w179w[0].IN1
dataa[16] => man_a_dffe1_dffe1[16].DATAIN
dataa[17] => lpm_compare:cmpr2.dataa[17]
dataa[17] => wire_altfp_div_pst1_w_lg_w_dataa_range183w185w[0].IN1
dataa[17] => man_a_dffe1_dffe1[17].DATAIN
dataa[18] => lpm_compare:cmpr2.dataa[18]
dataa[18] => wire_altfp_div_pst1_w_lg_w_dataa_range189w191w[0].IN1
dataa[18] => man_a_dffe1_dffe1[18].DATAIN
dataa[19] => lpm_compare:cmpr2.dataa[19]
dataa[19] => wire_altfp_div_pst1_w_lg_w_dataa_range195w197w[0].IN1
dataa[19] => man_a_dffe1_dffe1[19].DATAIN
dataa[20] => lpm_compare:cmpr2.dataa[20]
dataa[20] => wire_altfp_div_pst1_w_lg_w_dataa_range201w203w[0].IN1
dataa[20] => man_a_dffe1_dffe1[20].DATAIN
dataa[21] => lpm_compare:cmpr2.dataa[21]
dataa[21] => wire_altfp_div_pst1_w_lg_w_dataa_range207w209w[0].IN1
dataa[21] => man_a_dffe1_dffe1[21].DATAIN
dataa[22] => lpm_compare:cmpr2.dataa[22]
dataa[22] => wire_altfp_div_pst1_w_man_a_not_zero_w_range214w[0].IN1
dataa[22] => man_a_dffe1_dffe1[22].DATAIN
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w18w[0].IN0
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w13w[0].IN0
dataa[23] => lpm_add_sub:exp_sub.dataa[0]
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w18w[0].IN1
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w13w[0].IN1
dataa[24] => lpm_add_sub:exp_sub.dataa[1]
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w28w[0].IN1
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w23w[0].IN1
dataa[25] => lpm_add_sub:exp_sub.dataa[2]
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w38w[0].IN1
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w33w[0].IN1
dataa[26] => lpm_add_sub:exp_sub.dataa[3]
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w48w[0].IN1
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w43w[0].IN1
dataa[27] => lpm_add_sub:exp_sub.dataa[4]
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w58w[0].IN1
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w53w[0].IN1
dataa[28] => lpm_add_sub:exp_sub.dataa[5]
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w68w[0].IN1
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w63w[0].IN1
dataa[29] => lpm_add_sub:exp_sub.dataa[6]
dataa[30] => wire_altfp_div_pst1_w_exp_a_all_one_w_range77w[0].IN1
dataa[30] => wire_altfp_div_pst1_w_exp_a_not_zero_w_range72w[0].IN1
dataa[30] => lpm_add_sub:exp_sub.dataa[7]
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => lpm_compare:cmpr2.datab[0]
datab[0] => wire_altfp_div_pst1_w_lg_w_datab_range90w92w[0].IN0
datab[0] => man_b_dffe1_dffe1[0].DATAIN
datab[1] => lpm_compare:cmpr2.datab[1]
datab[1] => wire_altfp_div_pst1_w_lg_w_datab_range90w92w[0].IN1
datab[1] => man_b_dffe1_dffe1[1].DATAIN
datab[2] => lpm_compare:cmpr2.datab[2]
datab[2] => wire_altfp_div_pst1_w_lg_w_datab_range96w98w[0].IN1
datab[2] => man_b_dffe1_dffe1[2].DATAIN
datab[3] => lpm_compare:cmpr2.datab[3]
datab[3] => wire_altfp_div_pst1_w_lg_w_datab_range102w104w[0].IN1
datab[3] => man_b_dffe1_dffe1[3].DATAIN
datab[4] => lpm_compare:cmpr2.datab[4]
datab[4] => wire_altfp_div_pst1_w_lg_w_datab_range108w110w[0].IN1
datab[4] => man_b_dffe1_dffe1[4].DATAIN
datab[5] => lpm_compare:cmpr2.datab[5]
datab[5] => wire_altfp_div_pst1_w_lg_w_datab_range114w116w[0].IN1
datab[5] => man_b_dffe1_dffe1[5].DATAIN
datab[6] => lpm_compare:cmpr2.datab[6]
datab[6] => wire_altfp_div_pst1_w_lg_w_datab_range120w122w[0].IN1
datab[6] => man_b_dffe1_dffe1[6].DATAIN
datab[7] => lpm_compare:cmpr2.datab[7]
datab[7] => wire_altfp_div_pst1_w_lg_w_datab_range126w128w[0].IN1
datab[7] => man_b_dffe1_dffe1[7].DATAIN
datab[8] => lpm_compare:cmpr2.datab[8]
datab[8] => wire_altfp_div_pst1_w_lg_w_datab_range132w134w[0].IN1
datab[8] => man_b_dffe1_dffe1[8].DATAIN
datab[9] => lpm_compare:cmpr2.datab[9]
datab[9] => wire_altfp_div_pst1_w_lg_w_datab_range138w140w[0].IN1
datab[9] => man_b_dffe1_dffe1[9].DATAIN
datab[10] => lpm_compare:cmpr2.datab[10]
datab[10] => wire_altfp_div_pst1_w_lg_w_datab_range144w146w[0].IN1
datab[10] => man_b_dffe1_dffe1[10].DATAIN
datab[11] => lpm_compare:cmpr2.datab[11]
datab[11] => wire_altfp_div_pst1_w_lg_w_datab_range150w152w[0].IN1
datab[11] => man_b_dffe1_dffe1[11].DATAIN
datab[12] => lpm_compare:cmpr2.datab[12]
datab[12] => wire_altfp_div_pst1_w_lg_w_datab_range156w158w[0].IN1
datab[12] => man_b_dffe1_dffe1[12].DATAIN
datab[13] => lpm_compare:cmpr2.datab[13]
datab[13] => wire_altfp_div_pst1_w_lg_w_datab_range162w164w[0].IN1
datab[13] => man_b_dffe1_dffe1[13].DATAIN
datab[14] => altsyncram:altsyncram3.address_a[0]
datab[14] => wire_altfp_div_pst1_w_lg_w_datab_range168w170w[0].IN1
datab[14] => lpm_compare:cmpr2.datab[14]
datab[14] => man_b_dffe1_dffe1[14].DATAIN
datab[15] => altsyncram:altsyncram3.address_a[1]
datab[15] => wire_altfp_div_pst1_w_lg_w_datab_range174w176w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[15]
datab[15] => man_b_dffe1_dffe1[15].DATAIN
datab[16] => altsyncram:altsyncram3.address_a[2]
datab[16] => wire_altfp_div_pst1_w_lg_w_datab_range180w182w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[16]
datab[16] => man_b_dffe1_dffe1[16].DATAIN
datab[17] => altsyncram:altsyncram3.address_a[3]
datab[17] => wire_altfp_div_pst1_w_lg_w_datab_range186w188w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[17]
datab[17] => man_b_dffe1_dffe1[17].DATAIN
datab[18] => altsyncram:altsyncram3.address_a[4]
datab[18] => wire_altfp_div_pst1_w_lg_w_datab_range192w194w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[18]
datab[18] => man_b_dffe1_dffe1[18].DATAIN
datab[19] => altsyncram:altsyncram3.address_a[5]
datab[19] => wire_altfp_div_pst1_w_lg_w_datab_range198w200w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[19]
datab[19] => man_b_dffe1_dffe1[19].DATAIN
datab[20] => altsyncram:altsyncram3.address_a[6]
datab[20] => wire_altfp_div_pst1_w_lg_w_datab_range204w206w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[20]
datab[20] => man_b_dffe1_dffe1[20].DATAIN
datab[21] => altsyncram:altsyncram3.address_a[7]
datab[21] => wire_altfp_div_pst1_w_lg_w_datab_range210w212w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[21]
datab[21] => man_b_dffe1_dffe1[21].DATAIN
datab[22] => altsyncram:altsyncram3.address_a[8]
datab[22] => wire_altfp_div_pst1_w_man_b_not_zero_w_range217w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[22]
datab[22] => man_b_dffe1_dffe1[22].DATAIN
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w20w[0].IN0
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w16w[0].IN0
datab[23] => lpm_add_sub:exp_sub.datab[0]
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w20w[0].IN1
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w16w[0].IN1
datab[24] => lpm_add_sub:exp_sub.datab[1]
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w30w[0].IN1
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w26w[0].IN1
datab[25] => lpm_add_sub:exp_sub.datab[2]
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w40w[0].IN1
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w36w[0].IN1
datab[26] => lpm_add_sub:exp_sub.datab[3]
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w50w[0].IN1
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w46w[0].IN1
datab[27] => lpm_add_sub:exp_sub.datab[4]
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w60w[0].IN1
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w56w[0].IN1
datab[28] => lpm_add_sub:exp_sub.datab[5]
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w70w[0].IN1
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w66w[0].IN1
datab[29] => lpm_add_sub:exp_sub.datab[6]
datab[30] => wire_altfp_div_pst1_w_exp_b_all_one_w_range79w[0].IN1
datab[30] => wire_altfp_div_pst1_w_exp_b_not_zero_w_range75w[0].IN1
datab[30] => lpm_add_sub:exp_sub.datab[7]
datab[31] => sign_pipe_dffe_0.IN1
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|altsyncram:altsyncram3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_utk3:auto_generated.address_a[0]
address_a[1] => altsyncram_utk3:auto_generated.address_a[1]
address_a[2] => altsyncram_utk3:auto_generated.address_a[2]
address_a[3] => altsyncram_utk3:auto_generated.address_a[3]
address_a[4] => altsyncram_utk3:auto_generated.address_a[4]
address_a[5] => altsyncram_utk3:auto_generated.address_a[5]
address_a[6] => altsyncram_utk3:auto_generated.address_a[6]
address_a[7] => altsyncram_utk3:auto_generated.address_a[7]
address_a[8] => altsyncram_utk3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_utk3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_utk3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_utk3:auto_generated.q_a[0]
q_a[1] <= altsyncram_utk3:auto_generated.q_a[1]
q_a[2] <= altsyncram_utk3:auto_generated.q_a[2]
q_a[3] <= altsyncram_utk3:auto_generated.q_a[3]
q_a[4] <= altsyncram_utk3:auto_generated.q_a[4]
q_a[5] <= altsyncram_utk3:auto_generated.q_a[5]
q_a[6] <= altsyncram_utk3:auto_generated.q_a[6]
q_a[7] <= altsyncram_utk3:auto_generated.q_a[7]
q_a[8] <= altsyncram_utk3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_utk3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:bias_addition
dataa[0] => add_sub_iki:auto_generated.dataa[0]
dataa[1] => add_sub_iki:auto_generated.dataa[1]
dataa[2] => add_sub_iki:auto_generated.dataa[2]
dataa[3] => add_sub_iki:auto_generated.dataa[3]
dataa[4] => add_sub_iki:auto_generated.dataa[4]
dataa[5] => add_sub_iki:auto_generated.dataa[5]
dataa[6] => add_sub_iki:auto_generated.dataa[6]
dataa[7] => add_sub_iki:auto_generated.dataa[7]
dataa[8] => add_sub_iki:auto_generated.dataa[8]
datab[0] => add_sub_iki:auto_generated.datab[0]
datab[1] => add_sub_iki:auto_generated.datab[1]
datab[2] => add_sub_iki:auto_generated.datab[2]
datab[3] => add_sub_iki:auto_generated.datab[3]
datab[4] => add_sub_iki:auto_generated.datab[4]
datab[5] => add_sub_iki:auto_generated.datab[5]
datab[6] => add_sub_iki:auto_generated.datab[6]
datab[7] => add_sub_iki:auto_generated.datab[7]
datab[8] => add_sub_iki:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_iki:auto_generated.clock
aclr => add_sub_iki:auto_generated.aclr
clken => add_sub_iki:auto_generated.clken
result[0] <= add_sub_iki:auto_generated.result[0]
result[1] <= add_sub_iki:auto_generated.result[1]
result[2] <= add_sub_iki:auto_generated.result[2]
result[3] <= add_sub_iki:auto_generated.result[3]
result[4] <= add_sub_iki:auto_generated.result[4]
result[5] <= add_sub_iki:auto_generated.result[5]
result[6] <= add_sub_iki:auto_generated.result[6]
result[7] <= add_sub_iki:auto_generated.result[7]
result[8] <= add_sub_iki:auto_generated.result[8]
cout <= <GND>
overflow <= add_sub_iki:auto_generated.overflow


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated
aclr => pipeline_dffe[8].IN0
aclr => overflow_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
datab[8] => _.IN1
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:exp_sub
dataa[0] => add_sub_voh:auto_generated.dataa[0]
dataa[1] => add_sub_voh:auto_generated.dataa[1]
dataa[2] => add_sub_voh:auto_generated.dataa[2]
dataa[3] => add_sub_voh:auto_generated.dataa[3]
dataa[4] => add_sub_voh:auto_generated.dataa[4]
dataa[5] => add_sub_voh:auto_generated.dataa[5]
dataa[6] => add_sub_voh:auto_generated.dataa[6]
dataa[7] => add_sub_voh:auto_generated.dataa[7]
dataa[8] => add_sub_voh:auto_generated.dataa[8]
datab[0] => add_sub_voh:auto_generated.datab[0]
datab[1] => add_sub_voh:auto_generated.datab[1]
datab[2] => add_sub_voh:auto_generated.datab[2]
datab[3] => add_sub_voh:auto_generated.datab[3]
datab[4] => add_sub_voh:auto_generated.datab[4]
datab[5] => add_sub_voh:auto_generated.datab[5]
datab[6] => add_sub_voh:auto_generated.datab[6]
datab[7] => add_sub_voh:auto_generated.datab[7]
datab[8] => add_sub_voh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_voh:auto_generated.clock
aclr => add_sub_voh:auto_generated.aclr
clken => add_sub_voh:auto_generated.clken
result[0] <= add_sub_voh:auto_generated.result[0]
result[1] <= add_sub_voh:auto_generated.result[1]
result[2] <= add_sub_voh:auto_generated.result[2]
result[3] <= add_sub_voh:auto_generated.result[3]
result[4] <= add_sub_voh:auto_generated.result[4]
result[5] <= add_sub_voh:auto_generated.result[5]
result[6] <= add_sub_voh:auto_generated.result[6]
result[7] <= add_sub_voh:auto_generated.result[7]
result[8] <= add_sub_voh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:quotient_process
dataa[0] => add_sub_aqg:auto_generated.dataa[0]
dataa[1] => add_sub_aqg:auto_generated.dataa[1]
dataa[2] => add_sub_aqg:auto_generated.dataa[2]
dataa[3] => add_sub_aqg:auto_generated.dataa[3]
dataa[4] => add_sub_aqg:auto_generated.dataa[4]
dataa[5] => add_sub_aqg:auto_generated.dataa[5]
dataa[6] => add_sub_aqg:auto_generated.dataa[6]
dataa[7] => add_sub_aqg:auto_generated.dataa[7]
dataa[8] => add_sub_aqg:auto_generated.dataa[8]
dataa[9] => add_sub_aqg:auto_generated.dataa[9]
dataa[10] => add_sub_aqg:auto_generated.dataa[10]
dataa[11] => add_sub_aqg:auto_generated.dataa[11]
dataa[12] => add_sub_aqg:auto_generated.dataa[12]
dataa[13] => add_sub_aqg:auto_generated.dataa[13]
dataa[14] => add_sub_aqg:auto_generated.dataa[14]
dataa[15] => add_sub_aqg:auto_generated.dataa[15]
dataa[16] => add_sub_aqg:auto_generated.dataa[16]
dataa[17] => add_sub_aqg:auto_generated.dataa[17]
dataa[18] => add_sub_aqg:auto_generated.dataa[18]
dataa[19] => add_sub_aqg:auto_generated.dataa[19]
dataa[20] => add_sub_aqg:auto_generated.dataa[20]
dataa[21] => add_sub_aqg:auto_generated.dataa[21]
dataa[22] => add_sub_aqg:auto_generated.dataa[22]
dataa[23] => add_sub_aqg:auto_generated.dataa[23]
dataa[24] => add_sub_aqg:auto_generated.dataa[24]
dataa[25] => add_sub_aqg:auto_generated.dataa[25]
dataa[26] => add_sub_aqg:auto_generated.dataa[26]
dataa[27] => add_sub_aqg:auto_generated.dataa[27]
dataa[28] => add_sub_aqg:auto_generated.dataa[28]
dataa[29] => add_sub_aqg:auto_generated.dataa[29]
dataa[30] => add_sub_aqg:auto_generated.dataa[30]
datab[0] => add_sub_aqg:auto_generated.datab[0]
datab[1] => add_sub_aqg:auto_generated.datab[1]
datab[2] => add_sub_aqg:auto_generated.datab[2]
datab[3] => add_sub_aqg:auto_generated.datab[3]
datab[4] => add_sub_aqg:auto_generated.datab[4]
datab[5] => add_sub_aqg:auto_generated.datab[5]
datab[6] => add_sub_aqg:auto_generated.datab[6]
datab[7] => add_sub_aqg:auto_generated.datab[7]
datab[8] => add_sub_aqg:auto_generated.datab[8]
datab[9] => add_sub_aqg:auto_generated.datab[9]
datab[10] => add_sub_aqg:auto_generated.datab[10]
datab[11] => add_sub_aqg:auto_generated.datab[11]
datab[12] => add_sub_aqg:auto_generated.datab[12]
datab[13] => add_sub_aqg:auto_generated.datab[13]
datab[14] => add_sub_aqg:auto_generated.datab[14]
datab[15] => add_sub_aqg:auto_generated.datab[15]
datab[16] => add_sub_aqg:auto_generated.datab[16]
datab[17] => add_sub_aqg:auto_generated.datab[17]
datab[18] => add_sub_aqg:auto_generated.datab[18]
datab[19] => add_sub_aqg:auto_generated.datab[19]
datab[20] => add_sub_aqg:auto_generated.datab[20]
datab[21] => add_sub_aqg:auto_generated.datab[21]
datab[22] => add_sub_aqg:auto_generated.datab[22]
datab[23] => add_sub_aqg:auto_generated.datab[23]
datab[24] => add_sub_aqg:auto_generated.datab[24]
datab[25] => add_sub_aqg:auto_generated.datab[25]
datab[26] => add_sub_aqg:auto_generated.datab[26]
datab[27] => add_sub_aqg:auto_generated.datab[27]
datab[28] => add_sub_aqg:auto_generated.datab[28]
datab[29] => add_sub_aqg:auto_generated.datab[29]
datab[30] => add_sub_aqg:auto_generated.datab[30]
cin => add_sub_aqg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_aqg:auto_generated.result[0]
result[1] <= add_sub_aqg:auto_generated.result[1]
result[2] <= add_sub_aqg:auto_generated.result[2]
result[3] <= add_sub_aqg:auto_generated.result[3]
result[4] <= add_sub_aqg:auto_generated.result[4]
result[5] <= add_sub_aqg:auto_generated.result[5]
result[6] <= add_sub_aqg:auto_generated.result[6]
result[7] <= add_sub_aqg:auto_generated.result[7]
result[8] <= add_sub_aqg:auto_generated.result[8]
result[9] <= add_sub_aqg:auto_generated.result[9]
result[10] <= add_sub_aqg:auto_generated.result[10]
result[11] <= add_sub_aqg:auto_generated.result[11]
result[12] <= add_sub_aqg:auto_generated.result[12]
result[13] <= add_sub_aqg:auto_generated.result[13]
result[14] <= add_sub_aqg:auto_generated.result[14]
result[15] <= add_sub_aqg:auto_generated.result[15]
result[16] <= add_sub_aqg:auto_generated.result[16]
result[17] <= add_sub_aqg:auto_generated.result[17]
result[18] <= add_sub_aqg:auto_generated.result[18]
result[19] <= add_sub_aqg:auto_generated.result[19]
result[20] <= add_sub_aqg:auto_generated.result[20]
result[21] <= add_sub_aqg:auto_generated.result[21]
result[22] <= add_sub_aqg:auto_generated.result[22]
result[23] <= add_sub_aqg:auto_generated.result[23]
result[24] <= add_sub_aqg:auto_generated.result[24]
result[25] <= add_sub_aqg:auto_generated.result[25]
result[26] <= add_sub_aqg:auto_generated.result[26]
result[27] <= add_sub_aqg:auto_generated.result[27]
result[28] <= add_sub_aqg:auto_generated.result[28]
result[29] <= add_sub_aqg:auto_generated.result[29]
result[30] <= add_sub_aqg:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_aqg:auto_generated
cin => op_1.IN62
cin => op_1.IN63
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:remainder_sub_0
dataa[0] => add_sub_igg:auto_generated.dataa[0]
dataa[1] => add_sub_igg:auto_generated.dataa[1]
dataa[2] => add_sub_igg:auto_generated.dataa[2]
dataa[3] => add_sub_igg:auto_generated.dataa[3]
dataa[4] => add_sub_igg:auto_generated.dataa[4]
dataa[5] => add_sub_igg:auto_generated.dataa[5]
dataa[6] => add_sub_igg:auto_generated.dataa[6]
dataa[7] => add_sub_igg:auto_generated.dataa[7]
dataa[8] => add_sub_igg:auto_generated.dataa[8]
dataa[9] => add_sub_igg:auto_generated.dataa[9]
dataa[10] => add_sub_igg:auto_generated.dataa[10]
dataa[11] => add_sub_igg:auto_generated.dataa[11]
dataa[12] => add_sub_igg:auto_generated.dataa[12]
dataa[13] => add_sub_igg:auto_generated.dataa[13]
dataa[14] => add_sub_igg:auto_generated.dataa[14]
dataa[15] => add_sub_igg:auto_generated.dataa[15]
dataa[16] => add_sub_igg:auto_generated.dataa[16]
dataa[17] => add_sub_igg:auto_generated.dataa[17]
dataa[18] => add_sub_igg:auto_generated.dataa[18]
dataa[19] => add_sub_igg:auto_generated.dataa[19]
dataa[20] => add_sub_igg:auto_generated.dataa[20]
dataa[21] => add_sub_igg:auto_generated.dataa[21]
dataa[22] => add_sub_igg:auto_generated.dataa[22]
dataa[23] => add_sub_igg:auto_generated.dataa[23]
dataa[24] => add_sub_igg:auto_generated.dataa[24]
dataa[25] => add_sub_igg:auto_generated.dataa[25]
dataa[26] => add_sub_igg:auto_generated.dataa[26]
dataa[27] => add_sub_igg:auto_generated.dataa[27]
dataa[28] => add_sub_igg:auto_generated.dataa[28]
dataa[29] => add_sub_igg:auto_generated.dataa[29]
dataa[30] => add_sub_igg:auto_generated.dataa[30]
dataa[31] => add_sub_igg:auto_generated.dataa[31]
dataa[32] => add_sub_igg:auto_generated.dataa[32]
dataa[33] => add_sub_igg:auto_generated.dataa[33]
dataa[34] => add_sub_igg:auto_generated.dataa[34]
dataa[35] => add_sub_igg:auto_generated.dataa[35]
dataa[36] => add_sub_igg:auto_generated.dataa[36]
dataa[37] => add_sub_igg:auto_generated.dataa[37]
dataa[38] => add_sub_igg:auto_generated.dataa[38]
dataa[39] => add_sub_igg:auto_generated.dataa[39]
dataa[40] => add_sub_igg:auto_generated.dataa[40]
dataa[41] => add_sub_igg:auto_generated.dataa[41]
dataa[42] => add_sub_igg:auto_generated.dataa[42]
dataa[43] => add_sub_igg:auto_generated.dataa[43]
dataa[44] => add_sub_igg:auto_generated.dataa[44]
dataa[45] => add_sub_igg:auto_generated.dataa[45]
dataa[46] => add_sub_igg:auto_generated.dataa[46]
dataa[47] => add_sub_igg:auto_generated.dataa[47]
dataa[48] => add_sub_igg:auto_generated.dataa[48]
dataa[49] => add_sub_igg:auto_generated.dataa[49]
datab[0] => add_sub_igg:auto_generated.datab[0]
datab[1] => add_sub_igg:auto_generated.datab[1]
datab[2] => add_sub_igg:auto_generated.datab[2]
datab[3] => add_sub_igg:auto_generated.datab[3]
datab[4] => add_sub_igg:auto_generated.datab[4]
datab[5] => add_sub_igg:auto_generated.datab[5]
datab[6] => add_sub_igg:auto_generated.datab[6]
datab[7] => add_sub_igg:auto_generated.datab[7]
datab[8] => add_sub_igg:auto_generated.datab[8]
datab[9] => add_sub_igg:auto_generated.datab[9]
datab[10] => add_sub_igg:auto_generated.datab[10]
datab[11] => add_sub_igg:auto_generated.datab[11]
datab[12] => add_sub_igg:auto_generated.datab[12]
datab[13] => add_sub_igg:auto_generated.datab[13]
datab[14] => add_sub_igg:auto_generated.datab[14]
datab[15] => add_sub_igg:auto_generated.datab[15]
datab[16] => add_sub_igg:auto_generated.datab[16]
datab[17] => add_sub_igg:auto_generated.datab[17]
datab[18] => add_sub_igg:auto_generated.datab[18]
datab[19] => add_sub_igg:auto_generated.datab[19]
datab[20] => add_sub_igg:auto_generated.datab[20]
datab[21] => add_sub_igg:auto_generated.datab[21]
datab[22] => add_sub_igg:auto_generated.datab[22]
datab[23] => add_sub_igg:auto_generated.datab[23]
datab[24] => add_sub_igg:auto_generated.datab[24]
datab[25] => add_sub_igg:auto_generated.datab[25]
datab[26] => add_sub_igg:auto_generated.datab[26]
datab[27] => add_sub_igg:auto_generated.datab[27]
datab[28] => add_sub_igg:auto_generated.datab[28]
datab[29] => add_sub_igg:auto_generated.datab[29]
datab[30] => add_sub_igg:auto_generated.datab[30]
datab[31] => add_sub_igg:auto_generated.datab[31]
datab[32] => add_sub_igg:auto_generated.datab[32]
datab[33] => add_sub_igg:auto_generated.datab[33]
datab[34] => add_sub_igg:auto_generated.datab[34]
datab[35] => add_sub_igg:auto_generated.datab[35]
datab[36] => add_sub_igg:auto_generated.datab[36]
datab[37] => add_sub_igg:auto_generated.datab[37]
datab[38] => add_sub_igg:auto_generated.datab[38]
datab[39] => add_sub_igg:auto_generated.datab[39]
datab[40] => add_sub_igg:auto_generated.datab[40]
datab[41] => add_sub_igg:auto_generated.datab[41]
datab[42] => add_sub_igg:auto_generated.datab[42]
datab[43] => add_sub_igg:auto_generated.datab[43]
datab[44] => add_sub_igg:auto_generated.datab[44]
datab[45] => add_sub_igg:auto_generated.datab[45]
datab[46] => add_sub_igg:auto_generated.datab[46]
datab[47] => add_sub_igg:auto_generated.datab[47]
datab[48] => add_sub_igg:auto_generated.datab[48]
datab[49] => add_sub_igg:auto_generated.datab[49]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_igg:auto_generated.result[0]
result[1] <= add_sub_igg:auto_generated.result[1]
result[2] <= add_sub_igg:auto_generated.result[2]
result[3] <= add_sub_igg:auto_generated.result[3]
result[4] <= add_sub_igg:auto_generated.result[4]
result[5] <= add_sub_igg:auto_generated.result[5]
result[6] <= add_sub_igg:auto_generated.result[6]
result[7] <= add_sub_igg:auto_generated.result[7]
result[8] <= add_sub_igg:auto_generated.result[8]
result[9] <= add_sub_igg:auto_generated.result[9]
result[10] <= add_sub_igg:auto_generated.result[10]
result[11] <= add_sub_igg:auto_generated.result[11]
result[12] <= add_sub_igg:auto_generated.result[12]
result[13] <= add_sub_igg:auto_generated.result[13]
result[14] <= add_sub_igg:auto_generated.result[14]
result[15] <= add_sub_igg:auto_generated.result[15]
result[16] <= add_sub_igg:auto_generated.result[16]
result[17] <= add_sub_igg:auto_generated.result[17]
result[18] <= add_sub_igg:auto_generated.result[18]
result[19] <= add_sub_igg:auto_generated.result[19]
result[20] <= add_sub_igg:auto_generated.result[20]
result[21] <= add_sub_igg:auto_generated.result[21]
result[22] <= add_sub_igg:auto_generated.result[22]
result[23] <= add_sub_igg:auto_generated.result[23]
result[24] <= add_sub_igg:auto_generated.result[24]
result[25] <= add_sub_igg:auto_generated.result[25]
result[26] <= add_sub_igg:auto_generated.result[26]
result[27] <= add_sub_igg:auto_generated.result[27]
result[28] <= add_sub_igg:auto_generated.result[28]
result[29] <= add_sub_igg:auto_generated.result[29]
result[30] <= add_sub_igg:auto_generated.result[30]
result[31] <= add_sub_igg:auto_generated.result[31]
result[32] <= add_sub_igg:auto_generated.result[32]
result[33] <= add_sub_igg:auto_generated.result[33]
result[34] <= add_sub_igg:auto_generated.result[34]
result[35] <= add_sub_igg:auto_generated.result[35]
result[36] <= add_sub_igg:auto_generated.result[36]
result[37] <= add_sub_igg:auto_generated.result[37]
result[38] <= add_sub_igg:auto_generated.result[38]
result[39] <= add_sub_igg:auto_generated.result[39]
result[40] <= add_sub_igg:auto_generated.result[40]
result[41] <= add_sub_igg:auto_generated.result[41]
result[42] <= add_sub_igg:auto_generated.result[42]
result[43] <= add_sub_igg:auto_generated.result[43]
result[44] <= add_sub_igg:auto_generated.result[44]
result[45] <= add_sub_igg:auto_generated.result[45]
result[46] <= add_sub_igg:auto_generated.result[46]
result[47] <= add_sub_igg:auto_generated.result[47]
result[48] <= add_sub_igg:auto_generated.result[48]
result[49] <= add_sub_igg:auto_generated.result[49]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_igg:auto_generated
dataa[0] => op_1.IN99
dataa[1] => op_1.IN97
dataa[2] => op_1.IN95
dataa[3] => op_1.IN93
dataa[4] => op_1.IN91
dataa[5] => op_1.IN89
dataa[6] => op_1.IN87
dataa[7] => op_1.IN85
dataa[8] => op_1.IN83
dataa[9] => op_1.IN81
dataa[10] => op_1.IN79
dataa[11] => op_1.IN77
dataa[12] => op_1.IN75
dataa[13] => op_1.IN73
dataa[14] => op_1.IN71
dataa[15] => op_1.IN69
dataa[16] => op_1.IN67
dataa[17] => op_1.IN65
dataa[18] => op_1.IN63
dataa[19] => op_1.IN61
dataa[20] => op_1.IN59
dataa[21] => op_1.IN57
dataa[22] => op_1.IN55
dataa[23] => op_1.IN53
dataa[24] => op_1.IN51
dataa[25] => op_1.IN49
dataa[26] => op_1.IN47
dataa[27] => op_1.IN45
dataa[28] => op_1.IN43
dataa[29] => op_1.IN41
dataa[30] => op_1.IN39
dataa[31] => op_1.IN37
dataa[32] => op_1.IN35
dataa[33] => op_1.IN33
dataa[34] => op_1.IN31
dataa[35] => op_1.IN29
dataa[36] => op_1.IN27
dataa[37] => op_1.IN25
dataa[38] => op_1.IN23
dataa[39] => op_1.IN21
dataa[40] => op_1.IN19
dataa[41] => op_1.IN17
dataa[42] => op_1.IN15
dataa[43] => op_1.IN13
dataa[44] => op_1.IN11
dataa[45] => op_1.IN9
dataa[46] => op_1.IN7
dataa[47] => op_1.IN5
dataa[48] => op_1.IN3
dataa[49] => op_1.IN1
datab[0] => op_1.IN100
datab[1] => op_1.IN98
datab[2] => op_1.IN96
datab[3] => op_1.IN94
datab[4] => op_1.IN92
datab[5] => op_1.IN90
datab[6] => op_1.IN88
datab[7] => op_1.IN86
datab[8] => op_1.IN84
datab[9] => op_1.IN82
datab[10] => op_1.IN80
datab[11] => op_1.IN78
datab[12] => op_1.IN76
datab[13] => op_1.IN74
datab[14] => op_1.IN72
datab[15] => op_1.IN70
datab[16] => op_1.IN68
datab[17] => op_1.IN66
datab[18] => op_1.IN64
datab[19] => op_1.IN62
datab[20] => op_1.IN60
datab[21] => op_1.IN58
datab[22] => op_1.IN56
datab[23] => op_1.IN54
datab[24] => op_1.IN52
datab[25] => op_1.IN50
datab[26] => op_1.IN48
datab[27] => op_1.IN46
datab[28] => op_1.IN44
datab[29] => op_1.IN42
datab[30] => op_1.IN40
datab[31] => op_1.IN38
datab[32] => op_1.IN36
datab[33] => op_1.IN34
datab[34] => op_1.IN32
datab[35] => op_1.IN30
datab[36] => op_1.IN28
datab[37] => op_1.IN26
datab[38] => op_1.IN24
datab[39] => op_1.IN22
datab[40] => op_1.IN20
datab[41] => op_1.IN18
datab[42] => op_1.IN16
datab[43] => op_1.IN14
datab[44] => op_1.IN12
datab[45] => op_1.IN10
datab[46] => op_1.IN8
datab[47] => op_1.IN6
datab[48] => op_1.IN4
datab[49] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_compare:cmpr2
dataa[0] => cmpr_cvh:auto_generated.dataa[0]
dataa[1] => cmpr_cvh:auto_generated.dataa[1]
dataa[2] => cmpr_cvh:auto_generated.dataa[2]
dataa[3] => cmpr_cvh:auto_generated.dataa[3]
dataa[4] => cmpr_cvh:auto_generated.dataa[4]
dataa[5] => cmpr_cvh:auto_generated.dataa[5]
dataa[6] => cmpr_cvh:auto_generated.dataa[6]
dataa[7] => cmpr_cvh:auto_generated.dataa[7]
dataa[8] => cmpr_cvh:auto_generated.dataa[8]
dataa[9] => cmpr_cvh:auto_generated.dataa[9]
dataa[10] => cmpr_cvh:auto_generated.dataa[10]
dataa[11] => cmpr_cvh:auto_generated.dataa[11]
dataa[12] => cmpr_cvh:auto_generated.dataa[12]
dataa[13] => cmpr_cvh:auto_generated.dataa[13]
dataa[14] => cmpr_cvh:auto_generated.dataa[14]
dataa[15] => cmpr_cvh:auto_generated.dataa[15]
dataa[16] => cmpr_cvh:auto_generated.dataa[16]
dataa[17] => cmpr_cvh:auto_generated.dataa[17]
dataa[18] => cmpr_cvh:auto_generated.dataa[18]
dataa[19] => cmpr_cvh:auto_generated.dataa[19]
dataa[20] => cmpr_cvh:auto_generated.dataa[20]
dataa[21] => cmpr_cvh:auto_generated.dataa[21]
dataa[22] => cmpr_cvh:auto_generated.dataa[22]
datab[0] => cmpr_cvh:auto_generated.datab[0]
datab[1] => cmpr_cvh:auto_generated.datab[1]
datab[2] => cmpr_cvh:auto_generated.datab[2]
datab[3] => cmpr_cvh:auto_generated.datab[3]
datab[4] => cmpr_cvh:auto_generated.datab[4]
datab[5] => cmpr_cvh:auto_generated.datab[5]
datab[6] => cmpr_cvh:auto_generated.datab[6]
datab[7] => cmpr_cvh:auto_generated.datab[7]
datab[8] => cmpr_cvh:auto_generated.datab[8]
datab[9] => cmpr_cvh:auto_generated.datab[9]
datab[10] => cmpr_cvh:auto_generated.datab[10]
datab[11] => cmpr_cvh:auto_generated.datab[11]
datab[12] => cmpr_cvh:auto_generated.datab[12]
datab[13] => cmpr_cvh:auto_generated.datab[13]
datab[14] => cmpr_cvh:auto_generated.datab[14]
datab[15] => cmpr_cvh:auto_generated.datab[15]
datab[16] => cmpr_cvh:auto_generated.datab[16]
datab[17] => cmpr_cvh:auto_generated.datab[17]
datab[18] => cmpr_cvh:auto_generated.datab[18]
datab[19] => cmpr_cvh:auto_generated.datab[19]
datab[20] => cmpr_cvh:auto_generated.datab[20]
datab[21] => cmpr_cvh:auto_generated.datab[21]
datab[22] => cmpr_cvh:auto_generated.datab[22]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_cvh:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cvh:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
dataa[22] => op_1.IN1
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
datab[22] => op_1.IN2


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:a1_prod
dataa[0] => mult_pet:auto_generated.dataa[0]
dataa[1] => mult_pet:auto_generated.dataa[1]
dataa[2] => mult_pet:auto_generated.dataa[2]
dataa[3] => mult_pet:auto_generated.dataa[3]
dataa[4] => mult_pet:auto_generated.dataa[4]
dataa[5] => mult_pet:auto_generated.dataa[5]
dataa[6] => mult_pet:auto_generated.dataa[6]
dataa[7] => mult_pet:auto_generated.dataa[7]
dataa[8] => mult_pet:auto_generated.dataa[8]
dataa[9] => mult_pet:auto_generated.dataa[9]
dataa[10] => mult_pet:auto_generated.dataa[10]
dataa[11] => mult_pet:auto_generated.dataa[11]
dataa[12] => mult_pet:auto_generated.dataa[12]
dataa[13] => mult_pet:auto_generated.dataa[13]
dataa[14] => mult_pet:auto_generated.dataa[14]
dataa[15] => mult_pet:auto_generated.dataa[15]
dataa[16] => mult_pet:auto_generated.dataa[16]
dataa[17] => mult_pet:auto_generated.dataa[17]
dataa[18] => mult_pet:auto_generated.dataa[18]
dataa[19] => mult_pet:auto_generated.dataa[19]
dataa[20] => mult_pet:auto_generated.dataa[20]
dataa[21] => mult_pet:auto_generated.dataa[21]
dataa[22] => mult_pet:auto_generated.dataa[22]
dataa[23] => mult_pet:auto_generated.dataa[23]
dataa[24] => mult_pet:auto_generated.dataa[24]
datab[0] => mult_pet:auto_generated.datab[0]
datab[1] => mult_pet:auto_generated.datab[1]
datab[2] => mult_pet:auto_generated.datab[2]
datab[3] => mult_pet:auto_generated.datab[3]
datab[4] => mult_pet:auto_generated.datab[4]
datab[5] => mult_pet:auto_generated.datab[5]
datab[6] => mult_pet:auto_generated.datab[6]
datab[7] => mult_pet:auto_generated.datab[7]
datab[8] => mult_pet:auto_generated.datab[8]
datab[9] => mult_pet:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_pet:auto_generated.aclr
clock => mult_pet:auto_generated.clock
clken => mult_pet:auto_generated.clken
result[0] <= mult_pet:auto_generated.result[0]
result[1] <= mult_pet:auto_generated.result[1]
result[2] <= mult_pet:auto_generated.result[2]
result[3] <= mult_pet:auto_generated.result[3]
result[4] <= mult_pet:auto_generated.result[4]
result[5] <= mult_pet:auto_generated.result[5]
result[6] <= mult_pet:auto_generated.result[6]
result[7] <= mult_pet:auto_generated.result[7]
result[8] <= mult_pet:auto_generated.result[8]
result[9] <= mult_pet:auto_generated.result[9]
result[10] <= mult_pet:auto_generated.result[10]
result[11] <= mult_pet:auto_generated.result[11]
result[12] <= mult_pet:auto_generated.result[12]
result[13] <= mult_pet:auto_generated.result[13]
result[14] <= mult_pet:auto_generated.result[14]
result[15] <= mult_pet:auto_generated.result[15]
result[16] <= mult_pet:auto_generated.result[16]
result[17] <= mult_pet:auto_generated.result[17]
result[18] <= mult_pet:auto_generated.result[18]
result[19] <= mult_pet:auto_generated.result[19]
result[20] <= mult_pet:auto_generated.result[20]
result[21] <= mult_pet:auto_generated.result[21]
result[22] <= mult_pet:auto_generated.result[22]
result[23] <= mult_pet:auto_generated.result[23]
result[24] <= mult_pet:auto_generated.result[24]
result[25] <= mult_pet:auto_generated.result[25]
result[26] <= mult_pet:auto_generated.result[26]
result[27] <= mult_pet:auto_generated.result[27]
result[28] <= mult_pet:auto_generated.result[28]
result[29] <= mult_pet:auto_generated.result[29]
result[30] <= mult_pet:auto_generated.result[30]
result[31] <= mult_pet:auto_generated.result[31]
result[32] <= mult_pet:auto_generated.result[32]
result[33] <= mult_pet:auto_generated.result[33]
result[34] <= mult_pet:auto_generated.result[34]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:a1_prod|mult_pet:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:b1_prod
dataa[0] => mult_net:auto_generated.dataa[0]
dataa[1] => mult_net:auto_generated.dataa[1]
dataa[2] => mult_net:auto_generated.dataa[2]
dataa[3] => mult_net:auto_generated.dataa[3]
dataa[4] => mult_net:auto_generated.dataa[4]
dataa[5] => mult_net:auto_generated.dataa[5]
dataa[6] => mult_net:auto_generated.dataa[6]
dataa[7] => mult_net:auto_generated.dataa[7]
dataa[8] => mult_net:auto_generated.dataa[8]
dataa[9] => mult_net:auto_generated.dataa[9]
dataa[10] => mult_net:auto_generated.dataa[10]
dataa[11] => mult_net:auto_generated.dataa[11]
dataa[12] => mult_net:auto_generated.dataa[12]
dataa[13] => mult_net:auto_generated.dataa[13]
dataa[14] => mult_net:auto_generated.dataa[14]
dataa[15] => mult_net:auto_generated.dataa[15]
dataa[16] => mult_net:auto_generated.dataa[16]
dataa[17] => mult_net:auto_generated.dataa[17]
dataa[18] => mult_net:auto_generated.dataa[18]
dataa[19] => mult_net:auto_generated.dataa[19]
dataa[20] => mult_net:auto_generated.dataa[20]
dataa[21] => mult_net:auto_generated.dataa[21]
dataa[22] => mult_net:auto_generated.dataa[22]
dataa[23] => mult_net:auto_generated.dataa[23]
datab[0] => mult_net:auto_generated.datab[0]
datab[1] => mult_net:auto_generated.datab[1]
datab[2] => mult_net:auto_generated.datab[2]
datab[3] => mult_net:auto_generated.datab[3]
datab[4] => mult_net:auto_generated.datab[4]
datab[5] => mult_net:auto_generated.datab[5]
datab[6] => mult_net:auto_generated.datab[6]
datab[7] => mult_net:auto_generated.datab[7]
datab[8] => mult_net:auto_generated.datab[8]
datab[9] => mult_net:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_net:auto_generated.aclr
clock => mult_net:auto_generated.clock
clken => mult_net:auto_generated.clken
result[0] <= mult_net:auto_generated.result[0]
result[1] <= mult_net:auto_generated.result[1]
result[2] <= mult_net:auto_generated.result[2]
result[3] <= mult_net:auto_generated.result[3]
result[4] <= mult_net:auto_generated.result[4]
result[5] <= mult_net:auto_generated.result[5]
result[6] <= mult_net:auto_generated.result[6]
result[7] <= mult_net:auto_generated.result[7]
result[8] <= mult_net:auto_generated.result[8]
result[9] <= mult_net:auto_generated.result[9]
result[10] <= mult_net:auto_generated.result[10]
result[11] <= mult_net:auto_generated.result[11]
result[12] <= mult_net:auto_generated.result[12]
result[13] <= mult_net:auto_generated.result[13]
result[14] <= mult_net:auto_generated.result[14]
result[15] <= mult_net:auto_generated.result[15]
result[16] <= mult_net:auto_generated.result[16]
result[17] <= mult_net:auto_generated.result[17]
result[18] <= mult_net:auto_generated.result[18]
result[19] <= mult_net:auto_generated.result[19]
result[20] <= mult_net:auto_generated.result[20]
result[21] <= mult_net:auto_generated.result[21]
result[22] <= mult_net:auto_generated.result[22]
result[23] <= mult_net:auto_generated.result[23]
result[24] <= mult_net:auto_generated.result[24]
result[25] <= mult_net:auto_generated.result[25]
result[26] <= mult_net:auto_generated.result[26]
result[27] <= mult_net:auto_generated.result[27]
result[28] <= mult_net:auto_generated.result[28]
result[29] <= mult_net:auto_generated.result[29]
result[30] <= mult_net:auto_generated.result[30]
result[31] <= mult_net:auto_generated.result[31]
result[32] <= mult_net:auto_generated.result[32]
result[33] <= mult_net:auto_generated.result[33]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_0
dataa[0] => mult_0ft:auto_generated.dataa[0]
dataa[1] => mult_0ft:auto_generated.dataa[1]
dataa[2] => mult_0ft:auto_generated.dataa[2]
dataa[3] => mult_0ft:auto_generated.dataa[3]
dataa[4] => mult_0ft:auto_generated.dataa[4]
dataa[5] => mult_0ft:auto_generated.dataa[5]
dataa[6] => mult_0ft:auto_generated.dataa[6]
dataa[7] => mult_0ft:auto_generated.dataa[7]
dataa[8] => mult_0ft:auto_generated.dataa[8]
dataa[9] => mult_0ft:auto_generated.dataa[9]
dataa[10] => mult_0ft:auto_generated.dataa[10]
dataa[11] => mult_0ft:auto_generated.dataa[11]
dataa[12] => mult_0ft:auto_generated.dataa[12]
dataa[13] => mult_0ft:auto_generated.dataa[13]
dataa[14] => mult_0ft:auto_generated.dataa[14]
dataa[15] => mult_0ft:auto_generated.dataa[15]
dataa[16] => mult_0ft:auto_generated.dataa[16]
datab[0] => mult_0ft:auto_generated.datab[0]
datab[1] => mult_0ft:auto_generated.datab[1]
datab[2] => mult_0ft:auto_generated.datab[2]
datab[3] => mult_0ft:auto_generated.datab[3]
datab[4] => mult_0ft:auto_generated.datab[4]
datab[5] => mult_0ft:auto_generated.datab[5]
datab[6] => mult_0ft:auto_generated.datab[6]
datab[7] => mult_0ft:auto_generated.datab[7]
datab[8] => mult_0ft:auto_generated.datab[8]
datab[9] => mult_0ft:auto_generated.datab[9]
datab[10] => mult_0ft:auto_generated.datab[10]
datab[11] => mult_0ft:auto_generated.datab[11]
datab[12] => mult_0ft:auto_generated.datab[12]
datab[13] => mult_0ft:auto_generated.datab[13]
datab[14] => mult_0ft:auto_generated.datab[14]
datab[15] => mult_0ft:auto_generated.datab[15]
datab[16] => mult_0ft:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_0ft:auto_generated.aclr
clock => mult_0ft:auto_generated.clock
clken => mult_0ft:auto_generated.clken
result[0] <= mult_0ft:auto_generated.result[0]
result[1] <= mult_0ft:auto_generated.result[1]
result[2] <= mult_0ft:auto_generated.result[2]
result[3] <= mult_0ft:auto_generated.result[3]
result[4] <= mult_0ft:auto_generated.result[4]
result[5] <= mult_0ft:auto_generated.result[5]
result[6] <= mult_0ft:auto_generated.result[6]
result[7] <= mult_0ft:auto_generated.result[7]
result[8] <= mult_0ft:auto_generated.result[8]
result[9] <= mult_0ft:auto_generated.result[9]
result[10] <= mult_0ft:auto_generated.result[10]
result[11] <= mult_0ft:auto_generated.result[11]
result[12] <= mult_0ft:auto_generated.result[12]
result[13] <= mult_0ft:auto_generated.result[13]
result[14] <= mult_0ft:auto_generated.result[14]
result[15] <= mult_0ft:auto_generated.result[15]
result[16] <= mult_0ft:auto_generated.result[16]
result[17] <= mult_0ft:auto_generated.result[17]
result[18] <= mult_0ft:auto_generated.result[18]
result[19] <= mult_0ft:auto_generated.result[19]
result[20] <= mult_0ft:auto_generated.result[20]
result[21] <= mult_0ft:auto_generated.result[21]
result[22] <= mult_0ft:auto_generated.result[22]
result[23] <= mult_0ft:auto_generated.result[23]
result[24] <= mult_0ft:auto_generated.result[24]
result[25] <= mult_0ft:auto_generated.result[25]
result[26] <= mult_0ft:auto_generated.result[26]
result[27] <= mult_0ft:auto_generated.result[27]
result[28] <= mult_0ft:auto_generated.result[28]
result[29] <= mult_0ft:auto_generated.result[29]
result[30] <= mult_0ft:auto_generated.result[30]
result[31] <= mult_0ft:auto_generated.result[31]
result[32] <= mult_0ft:auto_generated.result[32]
result[33] <= mult_0ft:auto_generated.result[33]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0ft:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_1
dataa[0] => mult_0ft:auto_generated.dataa[0]
dataa[1] => mult_0ft:auto_generated.dataa[1]
dataa[2] => mult_0ft:auto_generated.dataa[2]
dataa[3] => mult_0ft:auto_generated.dataa[3]
dataa[4] => mult_0ft:auto_generated.dataa[4]
dataa[5] => mult_0ft:auto_generated.dataa[5]
dataa[6] => mult_0ft:auto_generated.dataa[6]
dataa[7] => mult_0ft:auto_generated.dataa[7]
dataa[8] => mult_0ft:auto_generated.dataa[8]
dataa[9] => mult_0ft:auto_generated.dataa[9]
dataa[10] => mult_0ft:auto_generated.dataa[10]
dataa[11] => mult_0ft:auto_generated.dataa[11]
dataa[12] => mult_0ft:auto_generated.dataa[12]
dataa[13] => mult_0ft:auto_generated.dataa[13]
dataa[14] => mult_0ft:auto_generated.dataa[14]
dataa[15] => mult_0ft:auto_generated.dataa[15]
dataa[16] => mult_0ft:auto_generated.dataa[16]
datab[0] => mult_0ft:auto_generated.datab[0]
datab[1] => mult_0ft:auto_generated.datab[1]
datab[2] => mult_0ft:auto_generated.datab[2]
datab[3] => mult_0ft:auto_generated.datab[3]
datab[4] => mult_0ft:auto_generated.datab[4]
datab[5] => mult_0ft:auto_generated.datab[5]
datab[6] => mult_0ft:auto_generated.datab[6]
datab[7] => mult_0ft:auto_generated.datab[7]
datab[8] => mult_0ft:auto_generated.datab[8]
datab[9] => mult_0ft:auto_generated.datab[9]
datab[10] => mult_0ft:auto_generated.datab[10]
datab[11] => mult_0ft:auto_generated.datab[11]
datab[12] => mult_0ft:auto_generated.datab[12]
datab[13] => mult_0ft:auto_generated.datab[13]
datab[14] => mult_0ft:auto_generated.datab[14]
datab[15] => mult_0ft:auto_generated.datab[15]
datab[16] => mult_0ft:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_0ft:auto_generated.aclr
clock => mult_0ft:auto_generated.clock
clken => mult_0ft:auto_generated.clken
result[0] <= mult_0ft:auto_generated.result[0]
result[1] <= mult_0ft:auto_generated.result[1]
result[2] <= mult_0ft:auto_generated.result[2]
result[3] <= mult_0ft:auto_generated.result[3]
result[4] <= mult_0ft:auto_generated.result[4]
result[5] <= mult_0ft:auto_generated.result[5]
result[6] <= mult_0ft:auto_generated.result[6]
result[7] <= mult_0ft:auto_generated.result[7]
result[8] <= mult_0ft:auto_generated.result[8]
result[9] <= mult_0ft:auto_generated.result[9]
result[10] <= mult_0ft:auto_generated.result[10]
result[11] <= mult_0ft:auto_generated.result[11]
result[12] <= mult_0ft:auto_generated.result[12]
result[13] <= mult_0ft:auto_generated.result[13]
result[14] <= mult_0ft:auto_generated.result[14]
result[15] <= mult_0ft:auto_generated.result[15]
result[16] <= mult_0ft:auto_generated.result[16]
result[17] <= mult_0ft:auto_generated.result[17]
result[18] <= mult_0ft:auto_generated.result[18]
result[19] <= mult_0ft:auto_generated.result[19]
result[20] <= mult_0ft:auto_generated.result[20]
result[21] <= mult_0ft:auto_generated.result[21]
result[22] <= mult_0ft:auto_generated.result[22]
result[23] <= mult_0ft:auto_generated.result[23]
result[24] <= mult_0ft:auto_generated.result[24]
result[25] <= mult_0ft:auto_generated.result[25]
result[26] <= mult_0ft:auto_generated.result[26]
result[27] <= mult_0ft:auto_generated.result[27]
result[28] <= mult_0ft:auto_generated.result[28]
result[29] <= mult_0ft:auto_generated.result[29]
result[30] <= mult_0ft:auto_generated.result[30]
result[31] <= mult_0ft:auto_generated.result[31]
result[32] <= mult_0ft:auto_generated.result[32]
result[33] <= mult_0ft:auto_generated.result[33]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:remainder_mult_0
dataa[0] => mult_uet:auto_generated.dataa[0]
dataa[1] => mult_uet:auto_generated.dataa[1]
dataa[2] => mult_uet:auto_generated.dataa[2]
dataa[3] => mult_uet:auto_generated.dataa[3]
dataa[4] => mult_uet:auto_generated.dataa[4]
dataa[5] => mult_uet:auto_generated.dataa[5]
dataa[6] => mult_uet:auto_generated.dataa[6]
dataa[7] => mult_uet:auto_generated.dataa[7]
dataa[8] => mult_uet:auto_generated.dataa[8]
dataa[9] => mult_uet:auto_generated.dataa[9]
dataa[10] => mult_uet:auto_generated.dataa[10]
dataa[11] => mult_uet:auto_generated.dataa[11]
dataa[12] => mult_uet:auto_generated.dataa[12]
dataa[13] => mult_uet:auto_generated.dataa[13]
dataa[14] => mult_uet:auto_generated.dataa[14]
dataa[15] => mult_uet:auto_generated.dataa[15]
dataa[16] => mult_uet:auto_generated.dataa[16]
dataa[17] => mult_uet:auto_generated.dataa[17]
dataa[18] => mult_uet:auto_generated.dataa[18]
dataa[19] => mult_uet:auto_generated.dataa[19]
dataa[20] => mult_uet:auto_generated.dataa[20]
dataa[21] => mult_uet:auto_generated.dataa[21]
dataa[22] => mult_uet:auto_generated.dataa[22]
dataa[23] => mult_uet:auto_generated.dataa[23]
dataa[24] => mult_uet:auto_generated.dataa[24]
dataa[25] => mult_uet:auto_generated.dataa[25]
dataa[26] => mult_uet:auto_generated.dataa[26]
dataa[27] => mult_uet:auto_generated.dataa[27]
dataa[28] => mult_uet:auto_generated.dataa[28]
dataa[29] => mult_uet:auto_generated.dataa[29]
dataa[30] => mult_uet:auto_generated.dataa[30]
dataa[31] => mult_uet:auto_generated.dataa[31]
dataa[32] => mult_uet:auto_generated.dataa[32]
dataa[33] => mult_uet:auto_generated.dataa[33]
datab[0] => mult_uet:auto_generated.datab[0]
datab[1] => mult_uet:auto_generated.datab[1]
datab[2] => mult_uet:auto_generated.datab[2]
datab[3] => mult_uet:auto_generated.datab[3]
datab[4] => mult_uet:auto_generated.datab[4]
datab[5] => mult_uet:auto_generated.datab[5]
datab[6] => mult_uet:auto_generated.datab[6]
datab[7] => mult_uet:auto_generated.datab[7]
datab[8] => mult_uet:auto_generated.datab[8]
datab[9] => mult_uet:auto_generated.datab[9]
datab[10] => mult_uet:auto_generated.datab[10]
datab[11] => mult_uet:auto_generated.datab[11]
datab[12] => mult_uet:auto_generated.datab[12]
datab[13] => mult_uet:auto_generated.datab[13]
datab[14] => mult_uet:auto_generated.datab[14]
datab[15] => mult_uet:auto_generated.datab[15]
datab[16] => mult_uet:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_uet:auto_generated.aclr
clock => mult_uet:auto_generated.clock
clken => mult_uet:auto_generated.clken
result[0] <= mult_uet:auto_generated.result[0]
result[1] <= mult_uet:auto_generated.result[1]
result[2] <= mult_uet:auto_generated.result[2]
result[3] <= mult_uet:auto_generated.result[3]
result[4] <= mult_uet:auto_generated.result[4]
result[5] <= mult_uet:auto_generated.result[5]
result[6] <= mult_uet:auto_generated.result[6]
result[7] <= mult_uet:auto_generated.result[7]
result[8] <= mult_uet:auto_generated.result[8]
result[9] <= mult_uet:auto_generated.result[9]
result[10] <= mult_uet:auto_generated.result[10]
result[11] <= mult_uet:auto_generated.result[11]
result[12] <= mult_uet:auto_generated.result[12]
result[13] <= mult_uet:auto_generated.result[13]
result[14] <= mult_uet:auto_generated.result[14]
result[15] <= mult_uet:auto_generated.result[15]
result[16] <= mult_uet:auto_generated.result[16]
result[17] <= mult_uet:auto_generated.result[17]
result[18] <= mult_uet:auto_generated.result[18]
result[19] <= mult_uet:auto_generated.result[19]
result[20] <= mult_uet:auto_generated.result[20]
result[21] <= mult_uet:auto_generated.result[21]
result[22] <= mult_uet:auto_generated.result[22]
result[23] <= mult_uet:auto_generated.result[23]
result[24] <= mult_uet:auto_generated.result[24]
result[25] <= mult_uet:auto_generated.result[25]
result[26] <= mult_uet:auto_generated.result[26]
result[27] <= mult_uet:auto_generated.result[27]
result[28] <= mult_uet:auto_generated.result[28]
result[29] <= mult_uet:auto_generated.result[29]
result[30] <= mult_uet:auto_generated.result[30]
result[31] <= mult_uet:auto_generated.result[31]
result[32] <= mult_uet:auto_generated.result[32]
result[33] <= mult_uet:auto_generated.result[33]
result[34] <= mult_uet:auto_generated.result[34]
result[35] <= mult_uet:auto_generated.result[35]
result[36] <= mult_uet:auto_generated.result[36]
result[37] <= mult_uet:auto_generated.result[37]
result[38] <= mult_uet:auto_generated.result[38]
result[39] <= mult_uet:auto_generated.result[39]
result[40] <= mult_uet:auto_generated.result[40]
result[41] <= mult_uet:auto_generated.result[41]
result[42] <= mult_uet:auto_generated.result[42]
result[43] <= mult_uet:auto_generated.result[43]
result[44] <= mult_uet:auto_generated.result[44]
result[45] <= mult_uet:auto_generated.result[45]
result[46] <= mult_uet:auto_generated.result[46]
result[47] <= mult_uet:auto_generated.result[47]
result[48] <= mult_uet:auto_generated.result[48]
result[49] <= mult_uet:auto_generated.result[49]
result[50] <= mult_uet:auto_generated.result[50]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider0|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
dataa[28] => mac_mult3.DATAA10
dataa[29] => mac_mult3.DATAA11
dataa[30] => mac_mult3.DATAA12
dataa[31] => mac_mult3.DATAA13
dataa[32] => mac_mult3.DATAA14
dataa[33] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult3.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult3.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft8a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft8a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft8a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft8a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft8a[32].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3
clock => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.clock
dataa[0] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[0]
dataa[1] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[1]
dataa[2] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[2]
dataa[3] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[3]
dataa[4] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[4]
dataa[5] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[5]
dataa[6] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[6]
dataa[7] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[7]
dataa[8] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[8]
dataa[9] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[9]
dataa[10] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[10]
dataa[11] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[11]
dataa[12] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[12]
dataa[13] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[13]
dataa[14] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[14]
dataa[15] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[15]
dataa[16] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[16]
dataa[17] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[17]
dataa[18] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[18]
dataa[19] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[19]
dataa[20] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[20]
dataa[21] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[21]
dataa[22] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[22]
dataa[23] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[23]
dataa[24] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[24]
dataa[25] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[25]
dataa[26] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[26]
dataa[27] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[27]
dataa[28] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[28]
dataa[29] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[29]
dataa[30] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[30]
dataa[31] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[31]
result[0] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[0]
result[1] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[1]
result[2] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[2]
result[3] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[3]
result[4] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[4]
result[5] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[5]
result[6] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[6]
result[7] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[7]
result[8] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[8]
result[9] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[9]
result[10] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[10]
result[11] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[11]
result[12] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[12]
result[13] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[13]
result[14] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[14]
result[15] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[15]
result[16] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[16]
result[17] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[17]
result[18] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[18]
result[19] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[19]
result[20] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[20]
result[21] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[21]
result[22] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[22]
result[23] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[23]
result[24] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[24]
result[25] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[25]
result[26] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[26]
result[27] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[27]
result[28] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[28]
result[29] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[29]
result[30] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[30]
result[31] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[31]


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component
clock => altfp_convert1_altbarrel_shift_brf:altbarrel_shift5.clock
clock => sign_int_a_reg5.CLK
clock => sign_int_a_reg4.CLK
clock => sign_int_a_reg3.CLK
clock => sign_int_a_reg2.CLK
clock => sign_int_a_reg1.CLK
clock => result_reg[0].CLK
clock => result_reg[1].CLK
clock => result_reg[2].CLK
clock => result_reg[3].CLK
clock => result_reg[4].CLK
clock => result_reg[5].CLK
clock => result_reg[6].CLK
clock => result_reg[7].CLK
clock => result_reg[8].CLK
clock => result_reg[9].CLK
clock => result_reg[10].CLK
clock => result_reg[11].CLK
clock => result_reg[12].CLK
clock => result_reg[13].CLK
clock => result_reg[14].CLK
clock => result_reg[15].CLK
clock => result_reg[16].CLK
clock => result_reg[17].CLK
clock => result_reg[18].CLK
clock => result_reg[19].CLK
clock => result_reg[20].CLK
clock => result_reg[21].CLK
clock => result_reg[22].CLK
clock => result_reg[23].CLK
clock => result_reg[24].CLK
clock => result_reg[25].CLK
clock => result_reg[26].CLK
clock => result_reg[27].CLK
clock => result_reg[28].CLK
clock => result_reg[29].CLK
clock => result_reg[30].CLK
clock => result_reg[31].CLK
clock => priority_encoder_reg[0].CLK
clock => priority_encoder_reg[1].CLK
clock => priority_encoder_reg[2].CLK
clock => priority_encoder_reg[3].CLK
clock => priority_encoder_reg[4].CLK
clock => mantissa_pre_round_reg[0].CLK
clock => mantissa_pre_round_reg[1].CLK
clock => mantissa_pre_round_reg[2].CLK
clock => mantissa_pre_round_reg[3].CLK
clock => mantissa_pre_round_reg[4].CLK
clock => mantissa_pre_round_reg[5].CLK
clock => mantissa_pre_round_reg[6].CLK
clock => mantissa_pre_round_reg[7].CLK
clock => mantissa_pre_round_reg[8].CLK
clock => mantissa_pre_round_reg[9].CLK
clock => mantissa_pre_round_reg[10].CLK
clock => mantissa_pre_round_reg[11].CLK
clock => mantissa_pre_round_reg[12].CLK
clock => mantissa_pre_round_reg[13].CLK
clock => mantissa_pre_round_reg[14].CLK
clock => mantissa_pre_round_reg[15].CLK
clock => mantissa_pre_round_reg[16].CLK
clock => mantissa_pre_round_reg[17].CLK
clock => mantissa_pre_round_reg[18].CLK
clock => mantissa_pre_round_reg[19].CLK
clock => mantissa_pre_round_reg[20].CLK
clock => mantissa_pre_round_reg[21].CLK
clock => mantissa_pre_round_reg[22].CLK
clock => mag_int_a_reg2[0].CLK
clock => mag_int_a_reg2[1].CLK
clock => mag_int_a_reg2[2].CLK
clock => mag_int_a_reg2[3].CLK
clock => mag_int_a_reg2[4].CLK
clock => mag_int_a_reg2[5].CLK
clock => mag_int_a_reg2[6].CLK
clock => mag_int_a_reg2[7].CLK
clock => mag_int_a_reg2[8].CLK
clock => mag_int_a_reg2[9].CLK
clock => mag_int_a_reg2[10].CLK
clock => mag_int_a_reg2[11].CLK
clock => mag_int_a_reg2[12].CLK
clock => mag_int_a_reg2[13].CLK
clock => mag_int_a_reg2[14].CLK
clock => mag_int_a_reg2[15].CLK
clock => mag_int_a_reg2[16].CLK
clock => mag_int_a_reg2[17].CLK
clock => mag_int_a_reg2[18].CLK
clock => mag_int_a_reg2[19].CLK
clock => mag_int_a_reg2[20].CLK
clock => mag_int_a_reg2[21].CLK
clock => mag_int_a_reg2[22].CLK
clock => mag_int_a_reg2[23].CLK
clock => mag_int_a_reg2[24].CLK
clock => mag_int_a_reg2[25].CLK
clock => mag_int_a_reg2[26].CLK
clock => mag_int_a_reg2[27].CLK
clock => mag_int_a_reg2[28].CLK
clock => mag_int_a_reg2[29].CLK
clock => mag_int_a_reg2[30].CLK
clock => mag_int_a_reg[0].CLK
clock => mag_int_a_reg[1].CLK
clock => mag_int_a_reg[2].CLK
clock => mag_int_a_reg[3].CLK
clock => mag_int_a_reg[4].CLK
clock => mag_int_a_reg[5].CLK
clock => mag_int_a_reg[6].CLK
clock => mag_int_a_reg[7].CLK
clock => mag_int_a_reg[8].CLK
clock => mag_int_a_reg[9].CLK
clock => mag_int_a_reg[10].CLK
clock => mag_int_a_reg[11].CLK
clock => mag_int_a_reg[12].CLK
clock => mag_int_a_reg[13].CLK
clock => mag_int_a_reg[14].CLK
clock => mag_int_a_reg[15].CLK
clock => mag_int_a_reg[16].CLK
clock => mag_int_a_reg[17].CLK
clock => mag_int_a_reg[18].CLK
clock => mag_int_a_reg[19].CLK
clock => mag_int_a_reg[20].CLK
clock => mag_int_a_reg[21].CLK
clock => mag_int_a_reg[22].CLK
clock => mag_int_a_reg[23].CLK
clock => mag_int_a_reg[24].CLK
clock => mag_int_a_reg[25].CLK
clock => mag_int_a_reg[26].CLK
clock => mag_int_a_reg[27].CLK
clock => mag_int_a_reg[28].CLK
clock => mag_int_a_reg[29].CLK
clock => mag_int_a_reg[30].CLK
clock => exponent_bus_pre_reg3[0].CLK
clock => exponent_bus_pre_reg3[1].CLK
clock => exponent_bus_pre_reg3[2].CLK
clock => exponent_bus_pre_reg3[3].CLK
clock => exponent_bus_pre_reg3[4].CLK
clock => exponent_bus_pre_reg3[5].CLK
clock => exponent_bus_pre_reg3[6].CLK
clock => exponent_bus_pre_reg3[7].CLK
clock => exponent_bus_pre_reg2[0].CLK
clock => exponent_bus_pre_reg2[1].CLK
clock => exponent_bus_pre_reg2[2].CLK
clock => exponent_bus_pre_reg2[3].CLK
clock => exponent_bus_pre_reg2[4].CLK
clock => exponent_bus_pre_reg2[5].CLK
clock => exponent_bus_pre_reg2[6].CLK
clock => exponent_bus_pre_reg2[7].CLK
clock => exponent_bus_pre_reg[0].CLK
clock => exponent_bus_pre_reg[1].CLK
clock => exponent_bus_pre_reg[2].CLK
clock => exponent_bus_pre_reg[3].CLK
clock => exponent_bus_pre_reg[4].CLK
clock => exponent_bus_pre_reg[5].CLK
clock => exponent_bus_pre_reg[6].CLK
clock => exponent_bus_pre_reg[7].CLK
clock => add_1_reg.CLK
clock => add_1_adder2_reg[0].CLK
clock => add_1_adder2_reg[1].CLK
clock => add_1_adder2_reg[2].CLK
clock => add_1_adder2_reg[3].CLK
clock => add_1_adder2_reg[4].CLK
clock => add_1_adder2_reg[5].CLK
clock => add_1_adder2_reg[6].CLK
clock => add_1_adder2_reg[7].CLK
clock => add_1_adder2_reg[8].CLK
clock => add_1_adder2_reg[9].CLK
clock => add_1_adder2_reg[10].CLK
clock => add_1_adder2_cout_reg.CLK
clock => add_1_adder1_reg[0].CLK
clock => add_1_adder1_reg[1].CLK
clock => add_1_adder1_reg[2].CLK
clock => add_1_adder1_reg[3].CLK
clock => add_1_adder1_reg[4].CLK
clock => add_1_adder1_reg[5].CLK
clock => add_1_adder1_reg[6].CLK
clock => add_1_adder1_reg[7].CLK
clock => add_1_adder1_reg[8].CLK
clock => add_1_adder1_reg[9].CLK
clock => add_1_adder1_reg[10].CLK
clock => add_1_adder1_reg[11].CLK
clock => add_1_adder1_cout_reg.CLK
dataa[0] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN0
dataa[0] => lpm_add_sub:add_sub1.dataa[0]
dataa[1] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN0
dataa[1] => lpm_add_sub:add_sub1.dataa[1]
dataa[2] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN0
dataa[2] => lpm_add_sub:add_sub1.dataa[2]
dataa[3] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN0
dataa[3] => lpm_add_sub:add_sub1.dataa[3]
dataa[4] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN0
dataa[4] => lpm_add_sub:add_sub1.dataa[4]
dataa[5] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN0
dataa[5] => lpm_add_sub:add_sub1.dataa[5]
dataa[6] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN0
dataa[6] => lpm_add_sub:add_sub1.dataa[6]
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[7].IN0
dataa[7] => lpm_add_sub:add_sub1.dataa[7]
dataa[8] => wire_w_lg_w_lg_sign_int_a5w6w[8].IN0
dataa[8] => lpm_add_sub:add_sub1.dataa[8]
dataa[9] => wire_w_lg_w_lg_sign_int_a5w6w[9].IN0
dataa[9] => lpm_add_sub:add_sub1.dataa[9]
dataa[10] => wire_w_lg_w_lg_sign_int_a5w6w[10].IN0
dataa[10] => lpm_add_sub:add_sub1.dataa[10]
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[11].IN0
dataa[11] => lpm_add_sub:add_sub1.dataa[11]
dataa[12] => wire_w_lg_w_lg_sign_int_a5w6w[12].IN0
dataa[12] => lpm_add_sub:add_sub1.dataa[12]
dataa[13] => wire_w_lg_w_lg_sign_int_a5w6w[13].IN0
dataa[13] => lpm_add_sub:add_sub1.dataa[13]
dataa[14] => wire_w_lg_w_lg_sign_int_a5w6w[14].IN0
dataa[14] => lpm_add_sub:add_sub1.dataa[14]
dataa[15] => wire_w_lg_w_lg_sign_int_a5w6w[15].IN0
dataa[15] => lpm_add_sub:add_sub1.dataa[15]
dataa[16] => wire_w_lg_w_lg_sign_int_a5w6w[16].IN0
dataa[16] => lpm_add_sub:add_sub1.dataa[16]
dataa[17] => wire_w_lg_w_lg_sign_int_a5w6w[17].IN0
dataa[17] => lpm_add_sub:add_sub1.dataa[17]
dataa[18] => wire_w_lg_w_lg_sign_int_a5w6w[18].IN0
dataa[18] => lpm_add_sub:add_sub1.dataa[18]
dataa[19] => wire_w_lg_w_lg_sign_int_a5w6w[19].IN0
dataa[19] => lpm_add_sub:add_sub1.dataa[19]
dataa[20] => wire_w_lg_w_lg_sign_int_a5w6w[20].IN0
dataa[20] => lpm_add_sub:add_sub1.dataa[20]
dataa[21] => wire_w_lg_w_lg_sign_int_a5w6w[21].IN0
dataa[21] => lpm_add_sub:add_sub1.dataa[21]
dataa[22] => wire_w_lg_w_lg_sign_int_a5w6w[22].IN0
dataa[22] => lpm_add_sub:add_sub1.dataa[22]
dataa[23] => wire_w_lg_w_lg_sign_int_a5w6w[23].IN0
dataa[23] => lpm_add_sub:add_sub1.dataa[23]
dataa[24] => wire_w_lg_w_lg_sign_int_a5w6w[24].IN0
dataa[24] => lpm_add_sub:add_sub1.dataa[24]
dataa[25] => wire_w_lg_w_lg_sign_int_a5w6w[25].IN0
dataa[25] => lpm_add_sub:add_sub1.dataa[25]
dataa[26] => wire_w_lg_w_lg_sign_int_a5w6w[26].IN0
dataa[26] => lpm_add_sub:add_sub1.dataa[26]
dataa[27] => wire_w_lg_w_lg_sign_int_a5w6w[27].IN0
dataa[27] => lpm_add_sub:add_sub1.dataa[27]
dataa[28] => wire_w_lg_w_lg_sign_int_a5w6w[28].IN0
dataa[28] => lpm_add_sub:add_sub1.dataa[28]
dataa[29] => wire_w_lg_w_lg_sign_int_a5w6w[29].IN0
dataa[29] => lpm_add_sub:add_sub1.dataa[29]
dataa[30] => wire_w_lg_w_lg_sign_int_a5w6w[30].IN0
dataa[30] => lpm_add_sub:add_sub1.dataa[30]
dataa[31] => wire_w_lg_sign_int_a4w[0].IN1
dataa[31] => wire_w_lg_sign_int_a4w[1].IN1
dataa[31] => wire_w_lg_sign_int_a4w[2].IN1
dataa[31] => wire_w_lg_sign_int_a4w[3].IN1
dataa[31] => wire_w_lg_sign_int_a4w[4].IN1
dataa[31] => wire_w_lg_sign_int_a4w[5].IN1
dataa[31] => wire_w_lg_sign_int_a4w[6].IN1
dataa[31] => wire_w_lg_sign_int_a4w[7].IN1
dataa[31] => wire_w_lg_sign_int_a4w[8].IN1
dataa[31] => wire_w_lg_sign_int_a4w[9].IN1
dataa[31] => wire_w_lg_sign_int_a4w[10].IN1
dataa[31] => wire_w_lg_sign_int_a4w[11].IN1
dataa[31] => wire_w_lg_sign_int_a4w[12].IN1
dataa[31] => wire_w_lg_sign_int_a4w[13].IN1
dataa[31] => wire_w_lg_sign_int_a4w[14].IN1
dataa[31] => wire_w_lg_sign_int_a4w[15].IN1
dataa[31] => wire_w_lg_sign_int_a4w[16].IN1
dataa[31] => wire_w_lg_sign_int_a4w[17].IN1
dataa[31] => wire_w_lg_sign_int_a4w[18].IN1
dataa[31] => wire_w_lg_sign_int_a4w[19].IN1
dataa[31] => wire_w_lg_sign_int_a4w[20].IN1
dataa[31] => wire_w_lg_sign_int_a4w[21].IN1
dataa[31] => wire_w_lg_sign_int_a4w[22].IN1
dataa[31] => wire_w_lg_sign_int_a4w[23].IN1
dataa[31] => wire_w_lg_sign_int_a4w[24].IN1
dataa[31] => wire_w_lg_sign_int_a4w[25].IN1
dataa[31] => wire_w_lg_sign_int_a4w[26].IN1
dataa[31] => wire_w_lg_sign_int_a4w[27].IN1
dataa[31] => wire_w_lg_sign_int_a4w[28].IN1
dataa[31] => wire_w_lg_sign_int_a4w[29].IN1
dataa[31] => wire_w_lg_sign_int_a4w[30].IN1
dataa[31] => sign_int_a_reg1.DATAIN
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[7].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[8].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[9].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[10].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[11].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[12].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[13].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[14].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[15].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[16].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[17].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[18].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[19].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[20].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[21].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[22].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[23].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[24].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[25].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[26].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[27].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[28].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[29].IN1
dataa[31] => wire_w_lg_w_lg_sign_int_a5w6w[30].IN1
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altbarrel_shift_brf:altbarrel_shift5
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec4r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[0].IN0
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[1].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[2].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[1].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[3].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[2].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[4].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[3].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[5].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[4].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[6].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[5].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[7].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[6].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[8].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[7].IN0
data[8] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[9].IN0
data[8] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[8].IN0
data[9] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[10].IN0
data[9] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[9].IN0
data[10] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[11].IN0
data[10] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[10].IN0
data[11] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[12].IN0
data[11] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[11].IN0
data[12] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[13].IN0
data[12] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[12].IN0
data[13] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[14].IN0
data[13] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[13].IN0
data[14] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[15].IN0
data[14] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[14].IN0
data[15] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[16].IN0
data[15] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[15].IN0
data[16] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[17].IN0
data[16] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[16].IN0
data[17] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[18].IN0
data[17] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[17].IN0
data[18] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[19].IN0
data[18] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[18].IN0
data[19] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[20].IN0
data[19] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[19].IN0
data[20] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[21].IN0
data[20] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[20].IN0
data[21] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[22].IN0
data[21] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[21].IN0
data[22] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[23].IN0
data[22] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[22].IN0
data[23] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[24].IN0
data[23] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[23].IN0
data[24] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[25].IN0
data[24] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[24].IN0
data[25] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[26].IN0
data[25] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[25].IN0
data[26] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[27].IN0
data[26] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[26].IN0
data[27] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[28].IN0
data[27] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[27].IN0
data[28] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[29].IN0
data[28] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[28].IN0
data[29] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[30].IN0
data[29] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[29].IN0
data[30] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[31].IN0
data[30] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[30].IN0
data[31] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[31].IN0
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[0].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[8].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[9].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[10].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[11].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[12].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[13].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[14].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[15].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[16].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[17].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[18].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[19].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[20].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[21].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[22].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[23].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[24].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[25].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[26].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[27].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[28].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[29].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[30].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w90w91w[31].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[8].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[9].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[10].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[11].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[12].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[13].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[14].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[15].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[16].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[17].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[18].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[19].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[20].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[21].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[22].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[23].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[24].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[25].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[26].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[27].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[28].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[29].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[30].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range85w98w99w[31].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[0].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[1].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[8].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[9].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[10].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[11].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[12].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[13].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[14].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[15].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[16].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[17].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[18].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[19].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[20].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[21].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[22].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[23].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[24].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[25].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[26].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[27].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[28].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[29].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[30].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w111w112w[31].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[8].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[9].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[10].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[11].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[12].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[13].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[14].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[15].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[16].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[17].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[18].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[19].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[20].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[21].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[22].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[23].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[24].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[25].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[26].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[27].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[28].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[29].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[30].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range106w119w120w[31].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[0].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[1].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[2].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[3].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[4].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[5].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[6].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[7].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[8].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[9].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[10].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[11].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[12].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[13].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[14].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[15].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[16].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[17].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[18].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[19].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[20].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[21].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[22].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[23].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[24].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[25].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[26].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[27].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[28].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[29].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[30].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w133w134w[31].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[4].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[5].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[6].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[7].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[8].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[9].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[10].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[11].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[12].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[13].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[14].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[15].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[16].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[17].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[18].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[19].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[20].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[21].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[22].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[23].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[24].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[25].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[26].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[27].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[28].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[29].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[30].IN1
distance[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range128w141w142w[31].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2
data[0] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[0]
data[1] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[1]
data[2] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[2]
data[3] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[3]
data[4] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[4]
data[5] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[5]
data[6] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[6]
data[7] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[7]
data[8] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[8]
data[9] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[9]
data[10] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[10]
data[11] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[11]
data[12] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[12]
data[13] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[13]
data[14] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[14]
data[15] => altfp_convert1_altpriority_encoder_r08:altpriority_encoder9.data[15]
data[16] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[0]
data[17] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[1]
data[18] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[2]
data[19] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[3]
data[20] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[4]
data[21] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[5]
data[22] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[6]
data[23] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[7]
data[24] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[8]
data[25] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[9]
data[26] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[10]
data[27] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[11]
data[28] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[12]
data[29] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[13]
data[30] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[14]
data[31] => altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.data[15]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero194w195w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero194w195w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero194w195w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder10_w_lg_w_lg_zero194w195w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10.zero


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10
data[0] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[0]
data[1] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[1]
data[2] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[2]
data[3] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[3]
data[4] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[4]
data[5] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[5]
data[6] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[6]
data[7] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder11.data[7]
data[8] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[0]
data[9] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[1]
data[10] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[2]
data[11] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[3]
data[12] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[4]
data[13] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[5]
data[14] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[6]
data[15] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.data[7]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero203w204w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero203w204w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder12_w_lg_w_lg_zero203w204w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_convert1_altpriority_encoder_be8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11
data[0] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[0]
data[1] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[1]
data[2] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[2]
data[3] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[3]
data[4] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[0]
data[5] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[1]
data[6] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[2]
data[7] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[3]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero213w214w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder14_w_lg_w_lg_zero213w214w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder11|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12
data[0] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[0]
data[1] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[1]
data[2] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[2]
data[3] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[3]
data[4] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[0]
data[5] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[1]
data[6] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[2]
data[7] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[3]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero213w214w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder14_w_lg_w_lg_zero213w214w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder10|altfp_convert1_altpriority_encoder_be8:altpriority_encoder12|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9
data[0] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[0]
data[1] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[1]
data[2] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[2]
data[3] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[3]
data[4] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[4]
data[5] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[5]
data[6] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[6]
data[7] => altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17.data[7]
data[8] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[0]
data[9] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[1]
data[10] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[2]
data[11] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[3]
data[12] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[4]
data[13] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[5]
data[14] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[6]
data[15] => altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.data[7]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero239w240w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder18_w_lg_w_lg_zero239w240w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder18_w_lg_w_lg_zero239w240w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_convert1_altpriority_encoder_be8:altpriority_encoder18.zero


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17
data[0] => altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19.data[0]
data[1] => altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19.data[1]
data[2] => altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19.data[2]
data[3] => altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19.data[3]
data[4] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20.data[0]
data[5] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20.data[1]
data[6] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20.data[2]
data[7] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20.data[3]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero248w249w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero248w249w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20.zero


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19
data[0] => altfp_convert1_altpriority_encoder_3v7:altpriority_encoder21.data[0]
data[1] => altfp_convert1_altpriority_encoder_3v7:altpriority_encoder21.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder22.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder22.data[1]
q[0] <= wire_altpriority_encoder22_w_lg_w_lg_zero257w258w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder22.zero


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19|altfp_convert1_altpriority_encoder_3v7:altpriority_encoder21
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder19|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder22
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder17|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder20|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18
data[0] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[0]
data[1] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[1]
data[2] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[2]
data[3] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13.data[3]
data[4] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[0]
data[5] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[1]
data[6] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[2]
data[7] => altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.data[3]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero213w214w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder14_w_lg_w_lg_zero213w214w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder13|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14
data[0] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[0]
data[1] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15.data[1]
data[2] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[0]
data[3] => altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.data[1]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero223w224w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altpriority_encoder_qb6:altpriority_encoder2|altfp_convert1_altpriority_encoder_r08:altpriority_encoder9|altfp_convert1_altpriority_encoder_be8:altpriority_encoder18|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder14|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_kui:auto_generated.dataa[0]
dataa[1] => add_sub_kui:auto_generated.dataa[1]
dataa[2] => add_sub_kui:auto_generated.dataa[2]
dataa[3] => add_sub_kui:auto_generated.dataa[3]
dataa[4] => add_sub_kui:auto_generated.dataa[4]
dataa[5] => add_sub_kui:auto_generated.dataa[5]
dataa[6] => add_sub_kui:auto_generated.dataa[6]
dataa[7] => add_sub_kui:auto_generated.dataa[7]
dataa[8] => add_sub_kui:auto_generated.dataa[8]
dataa[9] => add_sub_kui:auto_generated.dataa[9]
dataa[10] => add_sub_kui:auto_generated.dataa[10]
dataa[11] => add_sub_kui:auto_generated.dataa[11]
dataa[12] => add_sub_kui:auto_generated.dataa[12]
dataa[13] => add_sub_kui:auto_generated.dataa[13]
dataa[14] => add_sub_kui:auto_generated.dataa[14]
dataa[15] => add_sub_kui:auto_generated.dataa[15]
dataa[16] => add_sub_kui:auto_generated.dataa[16]
dataa[17] => add_sub_kui:auto_generated.dataa[17]
dataa[18] => add_sub_kui:auto_generated.dataa[18]
dataa[19] => add_sub_kui:auto_generated.dataa[19]
dataa[20] => add_sub_kui:auto_generated.dataa[20]
dataa[21] => add_sub_kui:auto_generated.dataa[21]
dataa[22] => add_sub_kui:auto_generated.dataa[22]
dataa[23] => add_sub_kui:auto_generated.dataa[23]
dataa[24] => add_sub_kui:auto_generated.dataa[24]
dataa[25] => add_sub_kui:auto_generated.dataa[25]
dataa[26] => add_sub_kui:auto_generated.dataa[26]
dataa[27] => add_sub_kui:auto_generated.dataa[27]
dataa[28] => add_sub_kui:auto_generated.dataa[28]
dataa[29] => add_sub_kui:auto_generated.dataa[29]
dataa[30] => add_sub_kui:auto_generated.dataa[30]
datab[0] => add_sub_kui:auto_generated.datab[0]
datab[1] => add_sub_kui:auto_generated.datab[1]
datab[2] => add_sub_kui:auto_generated.datab[2]
datab[3] => add_sub_kui:auto_generated.datab[3]
datab[4] => add_sub_kui:auto_generated.datab[4]
datab[5] => add_sub_kui:auto_generated.datab[5]
datab[6] => add_sub_kui:auto_generated.datab[6]
datab[7] => add_sub_kui:auto_generated.datab[7]
datab[8] => add_sub_kui:auto_generated.datab[8]
datab[9] => add_sub_kui:auto_generated.datab[9]
datab[10] => add_sub_kui:auto_generated.datab[10]
datab[11] => add_sub_kui:auto_generated.datab[11]
datab[12] => add_sub_kui:auto_generated.datab[12]
datab[13] => add_sub_kui:auto_generated.datab[13]
datab[14] => add_sub_kui:auto_generated.datab[14]
datab[15] => add_sub_kui:auto_generated.datab[15]
datab[16] => add_sub_kui:auto_generated.datab[16]
datab[17] => add_sub_kui:auto_generated.datab[17]
datab[18] => add_sub_kui:auto_generated.datab[18]
datab[19] => add_sub_kui:auto_generated.datab[19]
datab[20] => add_sub_kui:auto_generated.datab[20]
datab[21] => add_sub_kui:auto_generated.datab[21]
datab[22] => add_sub_kui:auto_generated.datab[22]
datab[23] => add_sub_kui:auto_generated.datab[23]
datab[24] => add_sub_kui:auto_generated.datab[24]
datab[25] => add_sub_kui:auto_generated.datab[25]
datab[26] => add_sub_kui:auto_generated.datab[26]
datab[27] => add_sub_kui:auto_generated.datab[27]
datab[28] => add_sub_kui:auto_generated.datab[28]
datab[29] => add_sub_kui:auto_generated.datab[29]
datab[30] => add_sub_kui:auto_generated.datab[30]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kui:auto_generated.result[0]
result[1] <= add_sub_kui:auto_generated.result[1]
result[2] <= add_sub_kui:auto_generated.result[2]
result[3] <= add_sub_kui:auto_generated.result[3]
result[4] <= add_sub_kui:auto_generated.result[4]
result[5] <= add_sub_kui:auto_generated.result[5]
result[6] <= add_sub_kui:auto_generated.result[6]
result[7] <= add_sub_kui:auto_generated.result[7]
result[8] <= add_sub_kui:auto_generated.result[8]
result[9] <= add_sub_kui:auto_generated.result[9]
result[10] <= add_sub_kui:auto_generated.result[10]
result[11] <= add_sub_kui:auto_generated.result[11]
result[12] <= add_sub_kui:auto_generated.result[12]
result[13] <= add_sub_kui:auto_generated.result[13]
result[14] <= add_sub_kui:auto_generated.result[14]
result[15] <= add_sub_kui:auto_generated.result[15]
result[16] <= add_sub_kui:auto_generated.result[16]
result[17] <= add_sub_kui:auto_generated.result[17]
result[18] <= add_sub_kui:auto_generated.result[18]
result[19] <= add_sub_kui:auto_generated.result[19]
result[20] <= add_sub_kui:auto_generated.result[20]
result[21] <= add_sub_kui:auto_generated.result[21]
result[22] <= add_sub_kui:auto_generated.result[22]
result[23] <= add_sub_kui:auto_generated.result[23]
result[24] <= add_sub_kui:auto_generated.result[24]
result[25] <= add_sub_kui:auto_generated.result[25]
result[26] <= add_sub_kui:auto_generated.result[26]
result[27] <= add_sub_kui:auto_generated.result[27]
result[28] <= add_sub_kui:auto_generated.result[28]
result[29] <= add_sub_kui:auto_generated.result[29]
result[30] <= add_sub_kui:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub1|add_sub_kui:auto_generated
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_9ui:auto_generated.dataa[0]
dataa[1] => add_sub_9ui:auto_generated.dataa[1]
dataa[2] => add_sub_9ui:auto_generated.dataa[2]
dataa[3] => add_sub_9ui:auto_generated.dataa[3]
dataa[4] => add_sub_9ui:auto_generated.dataa[4]
dataa[5] => add_sub_9ui:auto_generated.dataa[5]
dataa[6] => add_sub_9ui:auto_generated.dataa[6]
dataa[7] => add_sub_9ui:auto_generated.dataa[7]
datab[0] => add_sub_9ui:auto_generated.datab[0]
datab[1] => add_sub_9ui:auto_generated.datab[1]
datab[2] => add_sub_9ui:auto_generated.datab[2]
datab[3] => add_sub_9ui:auto_generated.datab[3]
datab[4] => add_sub_9ui:auto_generated.datab[4]
datab[5] => add_sub_9ui:auto_generated.datab[5]
datab[6] => add_sub_9ui:auto_generated.datab[6]
datab[7] => add_sub_9ui:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ui:auto_generated.result[0]
result[1] <= add_sub_9ui:auto_generated.result[1]
result[2] <= add_sub_9ui:auto_generated.result[2]
result[3] <= add_sub_9ui:auto_generated.result[3]
result[4] <= add_sub_9ui:auto_generated.result[4]
result[5] <= add_sub_9ui:auto_generated.result[5]
result[6] <= add_sub_9ui:auto_generated.result[6]
result[7] <= add_sub_9ui:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub3|add_sub_9ui:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_edj:auto_generated.dataa[0]
dataa[1] => add_sub_edj:auto_generated.dataa[1]
dataa[2] => add_sub_edj:auto_generated.dataa[2]
dataa[3] => add_sub_edj:auto_generated.dataa[3]
dataa[4] => add_sub_edj:auto_generated.dataa[4]
dataa[5] => add_sub_edj:auto_generated.dataa[5]
dataa[6] => add_sub_edj:auto_generated.dataa[6]
dataa[7] => add_sub_edj:auto_generated.dataa[7]
dataa[8] => add_sub_edj:auto_generated.dataa[8]
dataa[9] => add_sub_edj:auto_generated.dataa[9]
dataa[10] => add_sub_edj:auto_generated.dataa[10]
dataa[11] => add_sub_edj:auto_generated.dataa[11]
datab[0] => add_sub_edj:auto_generated.datab[0]
datab[1] => add_sub_edj:auto_generated.datab[1]
datab[2] => add_sub_edj:auto_generated.datab[2]
datab[3] => add_sub_edj:auto_generated.datab[3]
datab[4] => add_sub_edj:auto_generated.datab[4]
datab[5] => add_sub_edj:auto_generated.datab[5]
datab[6] => add_sub_edj:auto_generated.datab[6]
datab[7] => add_sub_edj:auto_generated.datab[7]
datab[8] => add_sub_edj:auto_generated.datab[8]
datab[9] => add_sub_edj:auto_generated.datab[9]
datab[10] => add_sub_edj:auto_generated.datab[10]
datab[11] => add_sub_edj:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_edj:auto_generated.result[0]
result[1] <= add_sub_edj:auto_generated.result[1]
result[2] <= add_sub_edj:auto_generated.result[2]
result[3] <= add_sub_edj:auto_generated.result[3]
result[4] <= add_sub_edj:auto_generated.result[4]
result[5] <= add_sub_edj:auto_generated.result[5]
result[6] <= add_sub_edj:auto_generated.result[6]
result[7] <= add_sub_edj:auto_generated.result[7]
result[8] <= add_sub_edj:auto_generated.result[8]
result[9] <= add_sub_edj:auto_generated.result[9]
result[10] <= add_sub_edj:auto_generated.result[10]
result[11] <= add_sub_edj:auto_generated.result[11]
cout <= add_sub_edj:auto_generated.cout
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub6|add_sub_edj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_edj:auto_generated.dataa[0]
dataa[1] => add_sub_edj:auto_generated.dataa[1]
dataa[2] => add_sub_edj:auto_generated.dataa[2]
dataa[3] => add_sub_edj:auto_generated.dataa[3]
dataa[4] => add_sub_edj:auto_generated.dataa[4]
dataa[5] => add_sub_edj:auto_generated.dataa[5]
dataa[6] => add_sub_edj:auto_generated.dataa[6]
dataa[7] => add_sub_edj:auto_generated.dataa[7]
dataa[8] => add_sub_edj:auto_generated.dataa[8]
dataa[9] => add_sub_edj:auto_generated.dataa[9]
dataa[10] => add_sub_edj:auto_generated.dataa[10]
dataa[11] => add_sub_edj:auto_generated.dataa[11]
datab[0] => add_sub_edj:auto_generated.datab[0]
datab[1] => add_sub_edj:auto_generated.datab[1]
datab[2] => add_sub_edj:auto_generated.datab[2]
datab[3] => add_sub_edj:auto_generated.datab[3]
datab[4] => add_sub_edj:auto_generated.datab[4]
datab[5] => add_sub_edj:auto_generated.datab[5]
datab[6] => add_sub_edj:auto_generated.datab[6]
datab[7] => add_sub_edj:auto_generated.datab[7]
datab[8] => add_sub_edj:auto_generated.datab[8]
datab[9] => add_sub_edj:auto_generated.datab[9]
datab[10] => add_sub_edj:auto_generated.datab[10]
datab[11] => add_sub_edj:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_edj:auto_generated.result[0]
result[1] <= add_sub_edj:auto_generated.result[1]
result[2] <= add_sub_edj:auto_generated.result[2]
result[3] <= add_sub_edj:auto_generated.result[3]
result[4] <= add_sub_edj:auto_generated.result[4]
result[5] <= add_sub_edj:auto_generated.result[5]
result[6] <= add_sub_edj:auto_generated.result[6]
result[7] <= add_sub_edj:auto_generated.result[7]
result[8] <= add_sub_edj:auto_generated.result[8]
result[9] <= add_sub_edj:auto_generated.result[9]
result[10] <= add_sub_edj:auto_generated.result[10]
result[11] <= add_sub_edj:auto_generated.result[11]
cout <= add_sub_edj:auto_generated.cout
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub7|add_sub_edj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_8ti:auto_generated.dataa[0]
dataa[1] => add_sub_8ti:auto_generated.dataa[1]
dataa[2] => add_sub_8ti:auto_generated.dataa[2]
dataa[3] => add_sub_8ti:auto_generated.dataa[3]
dataa[4] => add_sub_8ti:auto_generated.dataa[4]
dataa[5] => add_sub_8ti:auto_generated.dataa[5]
dataa[6] => add_sub_8ti:auto_generated.dataa[6]
dataa[7] => add_sub_8ti:auto_generated.dataa[7]
datab[0] => add_sub_8ti:auto_generated.datab[0]
datab[1] => add_sub_8ti:auto_generated.datab[1]
datab[2] => add_sub_8ti:auto_generated.datab[2]
datab[3] => add_sub_8ti:auto_generated.datab[3]
datab[4] => add_sub_8ti:auto_generated.datab[4]
datab[5] => add_sub_8ti:auto_generated.datab[5]
datab[6] => add_sub_8ti:auto_generated.datab[6]
datab[7] => add_sub_8ti:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ti:auto_generated.result[0]
result[1] <= add_sub_8ti:auto_generated.result[1]
result[2] <= add_sub_8ti:auto_generated.result[2]
result[3] <= add_sub_8ti:auto_generated.result[3]
result[4] <= add_sub_8ti:auto_generated.result[4]
result[5] <= add_sub_8ti:auto_generated.result[5]
result[6] <= add_sub_8ti:auto_generated.result[6]
result[7] <= add_sub_8ti:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub8|add_sub_8ti:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr4
dataa[0] => cmpr_vth:auto_generated.dataa[0]
dataa[1] => cmpr_vth:auto_generated.dataa[1]
dataa[2] => cmpr_vth:auto_generated.dataa[2]
dataa[3] => cmpr_vth:auto_generated.dataa[3]
dataa[4] => cmpr_vth:auto_generated.dataa[4]
dataa[5] => cmpr_vth:auto_generated.dataa[5]
dataa[6] => cmpr_vth:auto_generated.dataa[6]
dataa[7] => cmpr_vth:auto_generated.dataa[7]
datab[0] => cmpr_vth:auto_generated.datab[0]
datab[1] => cmpr_vth:auto_generated.datab[1]
datab[2] => cmpr_vth:auto_generated.datab[2]
datab[3] => cmpr_vth:auto_generated.datab[3]
datab[4] => cmpr_vth:auto_generated.datab[4]
datab[5] => cmpr_vth:auto_generated.datab[5]
datab[6] => cmpr_vth:auto_generated.datab[6]
datab[7] => cmpr_vth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vth:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_convert1:inst3|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr4|cmpr_vth:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|PID_controller|velocityCalculator:inst1|dflipflop:inst1
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
enable => q[0]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[31]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|rising_edge_detector:edge_counter
clk => edge_number[0].CLK
clk => edge_number[1].CLK
clk => edge_number[2].CLK
clk => edge_number[3].CLK
clk => edge_number[4].CLK
clk => edge_number[5].CLK
clk => edge_number[6].CLK
clk => edge_number[7].CLK
clk => edge_number[8].CLK
clk => edge_number[9].CLK
clk => edge_number[10].CLK
clk => edge_number[11].CLK
clk => edge_number[12].CLK
clk => edge_number[13].CLK
clk => edge_number[14].CLK
clk => edge_number[15].CLK
clk => edge_number[16].CLK
clk => edge_number[17].CLK
clk => edge_number[18].CLK
clk => edge_number[19].CLK
clk => edge_number[20].CLK
clk => edge_number[21].CLK
clk => edge_number[22].CLK
clk => edge_number[23].CLK
clk => edge_number[24].CLK
clk => edge_number[25].CLK
clk => edge_number[26].CLK
clk => edge_number[27].CLK
clk => edge_number[28].CLK
clk => edge_number[29].CLK
clk => edge_number[30].CLK
clk => edge_number[31].CLK
clear => edge_number[0].ACLR
clear => edge_number[1].ACLR
clear => edge_number[2].ACLR
clear => edge_number[3].ACLR
clear => edge_number[4].ACLR
clear => edge_number[5].ACLR
clear => edge_number[6].ACLR
clear => edge_number[7].ACLR
clear => edge_number[8].ACLR
clear => edge_number[9].ACLR
clear => edge_number[10].ACLR
clear => edge_number[11].ACLR
clear => edge_number[12].ACLR
clear => edge_number[13].ACLR
clear => edge_number[14].ACLR
clear => edge_number[15].ACLR
clear => edge_number[16].ACLR
clear => edge_number[17].ACLR
clear => edge_number[18].ACLR
clear => edge_number[19].ACLR
clear => edge_number[20].ACLR
clear => edge_number[21].ACLR
clear => edge_number[22].ACLR
clear => edge_number[23].ACLR
clear => edge_number[24].ACLR
clear => edge_number[25].ACLR
clear => edge_number[26].ACLR
clear => edge_number[27].ACLR
clear => edge_number[28].ACLR
clear => edge_number[29].ACLR
clear => edge_number[30].ACLR
clear => edge_number[31].ACLR
enable => edge_number[0].ENA
enable => edge_number[1].ENA
enable => edge_number[2].ENA
enable => edge_number[3].ENA
enable => edge_number[4].ENA
enable => edge_number[5].ENA
enable => edge_number[6].ENA
enable => edge_number[7].ENA
enable => edge_number[8].ENA
enable => edge_number[9].ENA
enable => edge_number[10].ENA
enable => edge_number[11].ENA
enable => edge_number[12].ENA
enable => edge_number[13].ENA
enable => edge_number[14].ENA
enable => edge_number[15].ENA
enable => edge_number[16].ENA
enable => edge_number[17].ENA
enable => edge_number[18].ENA
enable => edge_number[19].ENA
enable => edge_number[20].ENA
enable => edge_number[21].ENA
enable => edge_number[22].ENA
enable => edge_number[23].ENA
enable => edge_number[24].ENA
enable => edge_number[25].ENA
enable => edge_number[26].ENA
enable => edge_number[27].ENA
enable => edge_number[28].ENA
enable => edge_number[29].ENA
enable => edge_number[30].ENA
enable => edge_number[31].ENA
q[0] <= edge_number[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= edge_number[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= edge_number[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= edge_number[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= edge_number[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= edge_number[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= edge_number[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= edge_number[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= edge_number[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= edge_number[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= edge_number[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= edge_number[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= edge_number[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= edge_number[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= edge_number[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= edge_number[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= edge_number[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= edge_number[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= edge_number[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= edge_number[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= edge_number[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= edge_number[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= edge_number[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= edge_number[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= edge_number[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= edge_number[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= edge_number[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= edge_number[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= edge_number[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= edge_number[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= edge_number[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= edge_number[31].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|edge_detector:inst
clk => signal_d.CLK
signal_in => output.IN1
signal_in => signal_d.DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|lpm_constant4:0poin2_inHEX
result[0] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[0]
result[1] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[1]
result[2] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[2]
result[3] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[3]
result[4] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[4]
result[5] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[5]
result[6] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[6]
result[7] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[7]
result[8] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[8]
result[9] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[9]
result[10] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[10]
result[11] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[11]
result[12] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[12]
result[13] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[13]
result[14] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[14]
result[15] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[15]
result[16] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[16]
result[17] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[17]
result[18] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[18]
result[19] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[19]
result[20] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[20]
result[21] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[21]
result[22] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[22]
result[23] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[23]
result[24] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[24]
result[25] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[25]
result[26] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[26]
result[27] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[27]
result[28] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[28]
result[29] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[29]
result[30] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[30]
result[31] <= lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component.result[31]


|PID_controller|velocityCalculator:inst1|lpm_constant4:0poin2_inHEX|lpm_constant4_lpm_constant_na9:lpm_constant4_lpm_constant_na9_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <GND>


|PID_controller|velocityCalculator:inst1|lpm_constant5:0point1_inHEx
result[0] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[0]
result[1] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[1]
result[2] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[2]
result[3] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[3]
result[4] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[4]
result[5] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[5]
result[6] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[6]
result[7] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[7]
result[8] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[8]
result[9] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[9]
result[10] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[10]
result[11] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[11]
result[12] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[12]
result[13] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[13]
result[14] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[14]
result[15] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[15]
result[16] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[16]
result[17] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[17]
result[18] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[18]
result[19] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[19]
result[20] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[20]
result[21] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[21]
result[22] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[22]
result[23] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[23]
result[24] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[24]
result[25] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[25]
result[26] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[26]
result[27] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[27]
result[28] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[28]
result[29] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[29]
result[30] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[30]
result[31] <= lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component.result[31]


|PID_controller|velocityCalculator:inst1|lpm_constant5:0point1_inHEx|lpm_constant5_lpm_constant_5c9:lpm_constant5_lpm_constant_5c9_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1
clock => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.clock
dataa[0] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[0]
dataa[1] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[1]
dataa[2] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[2]
dataa[3] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[3]
dataa[4] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[4]
dataa[5] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[5]
dataa[6] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[6]
dataa[7] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[7]
dataa[8] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[8]
dataa[9] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[9]
dataa[10] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[10]
dataa[11] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[11]
dataa[12] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[12]
dataa[13] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[13]
dataa[14] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[14]
dataa[15] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[15]
dataa[16] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[16]
dataa[17] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[17]
dataa[18] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[18]
dataa[19] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[19]
dataa[20] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[20]
dataa[21] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[21]
dataa[22] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[22]
dataa[23] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[23]
dataa[24] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[24]
dataa[25] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[25]
dataa[26] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[26]
dataa[27] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[27]
dataa[28] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[28]
dataa[29] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[29]
dataa[30] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[30]
dataa[31] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.dataa[31]
datab[0] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[0]
datab[1] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[1]
datab[2] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[2]
datab[3] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[3]
datab[4] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[4]
datab[5] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[5]
datab[6] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[6]
datab[7] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[7]
datab[8] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[8]
datab[9] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[9]
datab[10] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[10]
datab[11] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[11]
datab[12] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[12]
datab[13] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[13]
datab[14] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[14]
datab[15] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[15]
datab[16] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[16]
datab[17] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[17]
datab[18] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[18]
datab[19] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[19]
datab[20] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[20]
datab[21] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[21]
datab[22] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[22]
datab[23] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[23]
datab[24] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[24]
datab[25] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[25]
datab[26] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[26]
datab[27] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[27]
datab[28] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[28]
datab[29] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[29]
datab[30] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[30]
datab[31] => altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.datab[31]
result[0] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[0]
result[1] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[1]
result[2] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[2]
result[3] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[3]
result[4] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[4]
result[5] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[5]
result[6] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[6]
result[7] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[7]
result[8] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[8]
result[9] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[9]
result[10] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[10]
result[11] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[11]
result[12] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[12]
result[13] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[13]
result[14] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[14]
result[15] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[15]
result[16] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[16]
result[17] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[17]
result[18] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[18]
result[19] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[19]
result[20] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[20]
result[21] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[21]
result[22] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[22]
result[23] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[23]
result[24] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[24]
result[25] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[25]
result[26] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[26]
result[27] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[27]
result[28] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[28]
result[29] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[29]
result[30] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[30]
result[31] <= altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component.result[31]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component
clock => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.clock
dataa[0] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[0]
dataa[1] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[1]
dataa[2] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[2]
dataa[3] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[3]
dataa[4] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[4]
dataa[5] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[5]
dataa[6] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[6]
dataa[7] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[7]
dataa[8] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[8]
dataa[9] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[9]
dataa[10] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[10]
dataa[11] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[11]
dataa[12] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[12]
dataa[13] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[13]
dataa[14] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[14]
dataa[15] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[15]
dataa[16] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[16]
dataa[17] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[17]
dataa[18] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[18]
dataa[19] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[19]
dataa[20] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[20]
dataa[21] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[21]
dataa[22] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[22]
dataa[23] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[23]
dataa[24] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[24]
dataa[25] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[25]
dataa[26] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[26]
dataa[27] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[27]
dataa[28] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[28]
dataa[29] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[29]
dataa[30] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[30]
dataa[31] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.dataa[31]
datab[0] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[0]
datab[1] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[1]
datab[2] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[2]
datab[3] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[3]
datab[4] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[4]
datab[5] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[5]
datab[6] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[6]
datab[7] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[7]
datab[8] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[8]
datab[9] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[9]
datab[10] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[10]
datab[11] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[11]
datab[12] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[12]
datab[13] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[13]
datab[14] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[14]
datab[15] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[15]
datab[16] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[16]
datab[17] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[17]
datab[18] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[18]
datab[19] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[19]
datab[20] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[20]
datab[21] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[21]
datab[22] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[22]
datab[23] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[23]
datab[24] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[24]
datab[25] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[25]
datab[26] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[26]
datab[27] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[27]
datab[28] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[28]
datab[29] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[29]
datab[30] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[30]
datab[31] => altfp_div0_altfp_div_pst_04f:altfp_div_pst1.datab[31]
result[0] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[0]
result[1] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[1]
result[2] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[2]
result[3] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[3]
result[4] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[4]
result[5] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[5]
result[6] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[6]
result[7] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[7]
result[8] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[8]
result[9] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[9]
result[10] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[10]
result[11] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[11]
result[12] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[12]
result[13] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[13]
result[14] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[14]
result[15] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[15]
result[16] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[16]
result[17] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[17]
result[18] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[18]
result[19] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[19]
result[20] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[20]
result[21] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[21]
result[22] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[22]
result[23] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[23]
result[24] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[24]
result[25] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[25]
result[26] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[26]
result[27] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[27]
result[28] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[28]
result[29] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[29]
result[30] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[30]
result[31] <= altfp_div0_altfp_div_pst_04f:altfp_div_pst1.result[31]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1
aclr => lpm_add_sub:bias_addition.aclr
aclr => sign_pipe_dffe_5.ACLR
aclr => sign_pipe_dffe_4.ACLR
aclr => sign_pipe_dffe_3.ACLR
aclr => sign_pipe_dffe_2.ACLR
aclr => sign_pipe_dffe_1.ACLR
aclr => sign_pipe_dffe_0.ACLR
aclr => remainder_j_dffe_1[15].ACLR
aclr => remainder_j_dffe_1[16].ACLR
aclr => remainder_j_dffe_1[17].ACLR
aclr => remainder_j_dffe_1[18].ACLR
aclr => remainder_j_dffe_1[19].ACLR
aclr => remainder_j_dffe_1[20].ACLR
aclr => remainder_j_dffe_1[21].ACLR
aclr => remainder_j_dffe_1[22].ACLR
aclr => remainder_j_dffe_1[23].ACLR
aclr => remainder_j_dffe_1[24].ACLR
aclr => remainder_j_dffe_1[25].ACLR
aclr => remainder_j_dffe_1[26].ACLR
aclr => remainder_j_dffe_1[27].ACLR
aclr => remainder_j_dffe_1[28].ACLR
aclr => remainder_j_dffe_1[29].ACLR
aclr => remainder_j_dffe_1[30].ACLR
aclr => remainder_j_dffe_1[31].ACLR
aclr => remainder_j_dffe_1[32].ACLR
aclr => remainder_j_dffe_1[33].ACLR
aclr => remainder_j_dffe_1[34].ACLR
aclr => remainder_j_dffe_1[35].ACLR
aclr => remainder_j_dffe_1[36].ACLR
aclr => remainder_j_dffe_1[37].ACLR
aclr => remainder_j_dffe_1[38].ACLR
aclr => remainder_j_dffe_1[39].ACLR
aclr => remainder_j_dffe_1[40].ACLR
aclr => remainder_j_dffe_1[41].ACLR
aclr => remainder_j_dffe_1[42].ACLR
aclr => remainder_j_dffe_1[43].ACLR
aclr => remainder_j_dffe_1[44].ACLR
aclr => remainder_j_dffe_1[45].ACLR
aclr => remainder_j_dffe_1[46].ACLR
aclr => remainder_j_dffe_1[47].ACLR
aclr => remainder_j_dffe_1[48].ACLR
aclr => remainder_j_dffe_1[49].ACLR
aclr => remainder_j_dffe_0[15].ACLR
aclr => remainder_j_dffe_0[16].ACLR
aclr => remainder_j_dffe_0[17].ACLR
aclr => remainder_j_dffe_0[18].ACLR
aclr => remainder_j_dffe_0[19].ACLR
aclr => remainder_j_dffe_0[20].ACLR
aclr => remainder_j_dffe_0[21].ACLR
aclr => remainder_j_dffe_0[22].ACLR
aclr => remainder_j_dffe_0[23].ACLR
aclr => remainder_j_dffe_0[24].ACLR
aclr => remainder_j_dffe_0[25].ACLR
aclr => remainder_j_dffe_0[26].ACLR
aclr => remainder_j_dffe_0[27].ACLR
aclr => remainder_j_dffe_0[28].ACLR
aclr => remainder_j_dffe_0[29].ACLR
aclr => remainder_j_dffe_0[30].ACLR
aclr => remainder_j_dffe_0[31].ACLR
aclr => remainder_j_dffe_0[32].ACLR
aclr => remainder_j_dffe_0[33].ACLR
aclr => remainder_j_dffe_0[34].ACLR
aclr => remainder_j_dffe_0[35].ACLR
aclr => remainder_j_dffe_0[36].ACLR
aclr => remainder_j_dffe_0[37].ACLR
aclr => remainder_j_dffe_0[38].ACLR
aclr => remainder_j_dffe_0[39].ACLR
aclr => remainder_j_dffe_0[40].ACLR
aclr => remainder_j_dffe_0[41].ACLR
aclr => remainder_j_dffe_0[42].ACLR
aclr => remainder_j_dffe_0[43].ACLR
aclr => remainder_j_dffe_0[44].ACLR
aclr => remainder_j_dffe_0[45].ACLR
aclr => remainder_j_dffe_0[46].ACLR
aclr => remainder_j_dffe_0[47].ACLR
aclr => remainder_j_dffe_0[48].ACLR
aclr => remainder_j_dffe_0[49].ACLR
aclr => quotient_k_dffe_0[0].ACLR
aclr => quotient_k_dffe_0[1].ACLR
aclr => quotient_k_dffe_0[2].ACLR
aclr => quotient_k_dffe_0[3].ACLR
aclr => quotient_k_dffe_0[4].ACLR
aclr => quotient_k_dffe_0[5].ACLR
aclr => quotient_k_dffe_0[6].ACLR
aclr => quotient_k_dffe_0[7].ACLR
aclr => quotient_k_dffe_0[8].ACLR
aclr => quotient_k_dffe_0[9].ACLR
aclr => quotient_k_dffe_0[10].ACLR
aclr => quotient_k_dffe_0[11].ACLR
aclr => quotient_k_dffe_0[12].ACLR
aclr => quotient_k_dffe_0[13].ACLR
aclr => quotient_k_dffe_0[14].ACLR
aclr => quotient_k_dffe_0[15].ACLR
aclr => quotient_k_dffe_0[16].ACLR
aclr => quotient_j_dffe[0].ACLR
aclr => quotient_j_dffe[1].ACLR
aclr => quotient_j_dffe[2].ACLR
aclr => quotient_j_dffe[3].ACLR
aclr => quotient_j_dffe[4].ACLR
aclr => quotient_j_dffe[5].ACLR
aclr => quotient_j_dffe[6].ACLR
aclr => quotient_j_dffe[7].ACLR
aclr => quotient_j_dffe[8].ACLR
aclr => quotient_j_dffe[9].ACLR
aclr => quotient_j_dffe[10].ACLR
aclr => quotient_j_dffe[11].ACLR
aclr => quotient_j_dffe[12].ACLR
aclr => quotient_j_dffe[13].ACLR
aclr => quotient_j_dffe[14].ACLR
aclr => quotient_j_dffe[15].ACLR
aclr => quotient_j_dffe[16].ACLR
aclr => over_under_dffe_2.ACLR
aclr => over_under_dffe_1.ACLR
aclr => over_under_dffe_0.ACLR
aclr => nan_pipe_dffe_4.ACLR
aclr => nan_pipe_dffe_3.ACLR
aclr => nan_pipe_dffe_2.ACLR
aclr => nan_pipe_dffe_1.ACLR
aclr => nan_pipe_dffe_0.ACLR
aclr => man_result_dffe[0].ACLR
aclr => man_result_dffe[1].ACLR
aclr => man_result_dffe[2].ACLR
aclr => man_result_dffe[3].ACLR
aclr => man_result_dffe[4].ACLR
aclr => man_result_dffe[5].ACLR
aclr => man_result_dffe[6].ACLR
aclr => man_result_dffe[7].ACLR
aclr => man_result_dffe[8].ACLR
aclr => man_result_dffe[9].ACLR
aclr => man_result_dffe[10].ACLR
aclr => man_result_dffe[11].ACLR
aclr => man_result_dffe[12].ACLR
aclr => man_result_dffe[13].ACLR
aclr => man_result_dffe[14].ACLR
aclr => man_result_dffe[15].ACLR
aclr => man_result_dffe[16].ACLR
aclr => man_result_dffe[17].ACLR
aclr => man_result_dffe[18].ACLR
aclr => man_result_dffe[19].ACLR
aclr => man_result_dffe[20].ACLR
aclr => man_result_dffe[21].ACLR
aclr => man_result_dffe[22].ACLR
aclr => man_b_dffe1_dffe1[0].ACLR
aclr => man_b_dffe1_dffe1[1].ACLR
aclr => man_b_dffe1_dffe1[2].ACLR
aclr => man_b_dffe1_dffe1[3].ACLR
aclr => man_b_dffe1_dffe1[4].ACLR
aclr => man_b_dffe1_dffe1[5].ACLR
aclr => man_b_dffe1_dffe1[6].ACLR
aclr => man_b_dffe1_dffe1[7].ACLR
aclr => man_b_dffe1_dffe1[8].ACLR
aclr => man_b_dffe1_dffe1[9].ACLR
aclr => man_b_dffe1_dffe1[10].ACLR
aclr => man_b_dffe1_dffe1[11].ACLR
aclr => man_b_dffe1_dffe1[12].ACLR
aclr => man_b_dffe1_dffe1[13].ACLR
aclr => man_b_dffe1_dffe1[14].ACLR
aclr => man_b_dffe1_dffe1[15].ACLR
aclr => man_b_dffe1_dffe1[16].ACLR
aclr => man_b_dffe1_dffe1[17].ACLR
aclr => man_b_dffe1_dffe1[18].ACLR
aclr => man_b_dffe1_dffe1[19].ACLR
aclr => man_b_dffe1_dffe1[20].ACLR
aclr => man_b_dffe1_dffe1[21].ACLR
aclr => man_b_dffe1_dffe1[22].ACLR
aclr => man_a_dffe1_dffe1[0].ACLR
aclr => man_a_dffe1_dffe1[1].ACLR
aclr => man_a_dffe1_dffe1[2].ACLR
aclr => man_a_dffe1_dffe1[3].ACLR
aclr => man_a_dffe1_dffe1[4].ACLR
aclr => man_a_dffe1_dffe1[5].ACLR
aclr => man_a_dffe1_dffe1[6].ACLR
aclr => man_a_dffe1_dffe1[7].ACLR
aclr => man_a_dffe1_dffe1[8].ACLR
aclr => man_a_dffe1_dffe1[9].ACLR
aclr => man_a_dffe1_dffe1[10].ACLR
aclr => man_a_dffe1_dffe1[11].ACLR
aclr => man_a_dffe1_dffe1[12].ACLR
aclr => man_a_dffe1_dffe1[13].ACLR
aclr => man_a_dffe1_dffe1[14].ACLR
aclr => man_a_dffe1_dffe1[15].ACLR
aclr => man_a_dffe1_dffe1[16].ACLR
aclr => man_a_dffe1_dffe1[17].ACLR
aclr => man_a_dffe1_dffe1[18].ACLR
aclr => man_a_dffe1_dffe1[19].ACLR
aclr => man_a_dffe1_dffe1[20].ACLR
aclr => man_a_dffe1_dffe1[21].ACLR
aclr => man_a_dffe1_dffe1[22].ACLR
aclr => frac_a_smaller_dffe1.ACLR
aclr => exp_result_dffe_3[0].ACLR
aclr => exp_result_dffe_3[1].ACLR
aclr => exp_result_dffe_3[2].ACLR
aclr => exp_result_dffe_3[3].ACLR
aclr => exp_result_dffe_3[4].ACLR
aclr => exp_result_dffe_3[5].ACLR
aclr => exp_result_dffe_3[6].ACLR
aclr => exp_result_dffe_3[7].ACLR
aclr => exp_result_dffe_2[0].ACLR
aclr => exp_result_dffe_2[1].ACLR
aclr => exp_result_dffe_2[2].ACLR
aclr => exp_result_dffe_2[3].ACLR
aclr => exp_result_dffe_2[4].ACLR
aclr => exp_result_dffe_2[5].ACLR
aclr => exp_result_dffe_2[6].ACLR
aclr => exp_result_dffe_2[7].ACLR
aclr => exp_result_dffe_1[0].ACLR
aclr => exp_result_dffe_1[1].ACLR
aclr => exp_result_dffe_1[2].ACLR
aclr => exp_result_dffe_1[3].ACLR
aclr => exp_result_dffe_1[4].ACLR
aclr => exp_result_dffe_1[5].ACLR
aclr => exp_result_dffe_1[6].ACLR
aclr => exp_result_dffe_1[7].ACLR
aclr => exp_result_dffe_0[0].ACLR
aclr => exp_result_dffe_0[1].ACLR
aclr => exp_result_dffe_0[2].ACLR
aclr => exp_result_dffe_0[3].ACLR
aclr => exp_result_dffe_0[4].ACLR
aclr => exp_result_dffe_0[5].ACLR
aclr => exp_result_dffe_0[6].ACLR
aclr => exp_result_dffe_0[7].ACLR
aclr => e1_dffe_1[0].ACLR
aclr => e1_dffe_1[1].ACLR
aclr => e1_dffe_1[2].ACLR
aclr => e1_dffe_1[3].ACLR
aclr => e1_dffe_1[4].ACLR
aclr => e1_dffe_1[5].ACLR
aclr => e1_dffe_1[6].ACLR
aclr => e1_dffe_1[7].ACLR
aclr => e1_dffe_1[8].ACLR
aclr => e1_dffe_1[9].ACLR
aclr => e1_dffe_1[10].ACLR
aclr => e1_dffe_1[11].ACLR
aclr => e1_dffe_1[12].ACLR
aclr => e1_dffe_1[13].ACLR
aclr => e1_dffe_1[14].ACLR
aclr => e1_dffe_1[15].ACLR
aclr => e1_dffe_1[16].ACLR
aclr => e1_dffe_0[0].ACLR
aclr => e1_dffe_0[1].ACLR
aclr => e1_dffe_0[2].ACLR
aclr => e1_dffe_0[3].ACLR
aclr => e1_dffe_0[4].ACLR
aclr => e1_dffe_0[5].ACLR
aclr => e1_dffe_0[6].ACLR
aclr => e1_dffe_0[7].ACLR
aclr => e1_dffe_0[8].ACLR
aclr => e1_dffe_0[9].ACLR
aclr => e1_dffe_0[10].ACLR
aclr => e1_dffe_0[11].ACLR
aclr => e1_dffe_0[12].ACLR
aclr => e1_dffe_0[13].ACLR
aclr => e1_dffe_0[14].ACLR
aclr => e1_dffe_0[15].ACLR
aclr => e1_dffe_0[16].ACLR
aclr => divbyzero_pipe_dffe_4.ACLR
aclr => divbyzero_pipe_dffe_3.ACLR
aclr => divbyzero_pipe_dffe_2.ACLR
aclr => divbyzero_pipe_dffe_1.ACLR
aclr => divbyzero_pipe_dffe_0.ACLR
aclr => both_exp_zeros_dffe.ACLR
aclr => b_is_infinity_dffe_4.ACLR
aclr => b_is_infinity_dffe_3.ACLR
aclr => b_is_infinity_dffe_2.ACLR
aclr => b_is_infinity_dffe_1.ACLR
aclr => b_is_infinity_dffe_0.ACLR
aclr => b1_dffe_0[0].ACLR
aclr => b1_dffe_0[1].ACLR
aclr => b1_dffe_0[2].ACLR
aclr => b1_dffe_0[3].ACLR
aclr => b1_dffe_0[4].ACLR
aclr => b1_dffe_0[5].ACLR
aclr => b1_dffe_0[6].ACLR
aclr => b1_dffe_0[7].ACLR
aclr => b1_dffe_0[8].ACLR
aclr => b1_dffe_0[9].ACLR
aclr => b1_dffe_0[10].ACLR
aclr => b1_dffe_0[11].ACLR
aclr => b1_dffe_0[12].ACLR
aclr => b1_dffe_0[13].ACLR
aclr => b1_dffe_0[14].ACLR
aclr => b1_dffe_0[15].ACLR
aclr => b1_dffe_0[16].ACLR
aclr => b1_dffe_0[17].ACLR
aclr => b1_dffe_0[18].ACLR
aclr => b1_dffe_0[19].ACLR
aclr => b1_dffe_0[20].ACLR
aclr => b1_dffe_0[21].ACLR
aclr => b1_dffe_0[22].ACLR
aclr => b1_dffe_0[23].ACLR
aclr => b1_dffe_0[24].ACLR
aclr => b1_dffe_0[25].ACLR
aclr => b1_dffe_0[26].ACLR
aclr => b1_dffe_0[27].ACLR
aclr => b1_dffe_0[28].ACLR
aclr => b1_dffe_0[29].ACLR
aclr => b1_dffe_0[30].ACLR
aclr => b1_dffe_0[31].ACLR
aclr => b1_dffe_0[32].ACLR
aclr => b1_dffe_0[33].ACLR
aclr => a_zero_b_not_dffe_4.ACLR
aclr => a_zero_b_not_dffe_3.ACLR
aclr => a_zero_b_not_dffe_2.ACLR
aclr => a_zero_b_not_dffe_1.ACLR
aclr => a_zero_b_not_dffe_0.ACLR
aclr => a_is_infinity_dffe_4.ACLR
aclr => a_is_infinity_dffe_3.ACLR
aclr => a_is_infinity_dffe_2.ACLR
aclr => a_is_infinity_dffe_1.ACLR
aclr => a_is_infinity_dffe_0.ACLR
aclr => lpm_add_sub:exp_sub.aclr
aclr => lpm_mult:a1_prod.aclr
aclr => lpm_mult:b1_prod.aclr
aclr => lpm_mult:q_partial_0.aclr
aclr => lpm_mult:q_partial_1.aclr
aclr => lpm_mult:remainder_mult_0.aclr
clk_en => altsyncram:altsyncram3.clocken0
clk_en => lpm_add_sub:bias_addition.clken
clk_en => lpm_add_sub:exp_sub.clken
clk_en => lpm_mult:a1_prod.clken
clk_en => lpm_mult:b1_prod.clken
clk_en => lpm_mult:q_partial_0.clken
clk_en => lpm_mult:q_partial_1.clken
clk_en => lpm_mult:remainder_mult_0.clken
clk_en => a_is_infinity_dffe_0.ENA
clk_en => a_is_infinity_dffe_1.ENA
clk_en => a_is_infinity_dffe_2.ENA
clk_en => a_is_infinity_dffe_3.ENA
clk_en => a_is_infinity_dffe_4.ENA
clk_en => a_zero_b_not_dffe_0.ENA
clk_en => a_zero_b_not_dffe_1.ENA
clk_en => a_zero_b_not_dffe_2.ENA
clk_en => a_zero_b_not_dffe_3.ENA
clk_en => a_zero_b_not_dffe_4.ENA
clk_en => b1_dffe_0[33].ENA
clk_en => b1_dffe_0[32].ENA
clk_en => b1_dffe_0[31].ENA
clk_en => b1_dffe_0[30].ENA
clk_en => b1_dffe_0[29].ENA
clk_en => b1_dffe_0[28].ENA
clk_en => b1_dffe_0[27].ENA
clk_en => b1_dffe_0[26].ENA
clk_en => b1_dffe_0[25].ENA
clk_en => b1_dffe_0[24].ENA
clk_en => b1_dffe_0[23].ENA
clk_en => b1_dffe_0[22].ENA
clk_en => b1_dffe_0[21].ENA
clk_en => b1_dffe_0[20].ENA
clk_en => b1_dffe_0[19].ENA
clk_en => b1_dffe_0[18].ENA
clk_en => b1_dffe_0[17].ENA
clk_en => b1_dffe_0[16].ENA
clk_en => b1_dffe_0[15].ENA
clk_en => b1_dffe_0[14].ENA
clk_en => b1_dffe_0[13].ENA
clk_en => b1_dffe_0[12].ENA
clk_en => b1_dffe_0[11].ENA
clk_en => b1_dffe_0[10].ENA
clk_en => b1_dffe_0[9].ENA
clk_en => b1_dffe_0[8].ENA
clk_en => b1_dffe_0[7].ENA
clk_en => b1_dffe_0[6].ENA
clk_en => b1_dffe_0[5].ENA
clk_en => b1_dffe_0[4].ENA
clk_en => b1_dffe_0[3].ENA
clk_en => b1_dffe_0[2].ENA
clk_en => b1_dffe_0[1].ENA
clk_en => b1_dffe_0[0].ENA
clk_en => b_is_infinity_dffe_0.ENA
clk_en => b_is_infinity_dffe_1.ENA
clk_en => b_is_infinity_dffe_2.ENA
clk_en => b_is_infinity_dffe_3.ENA
clk_en => b_is_infinity_dffe_4.ENA
clk_en => both_exp_zeros_dffe.ENA
clk_en => divbyzero_pipe_dffe_0.ENA
clk_en => divbyzero_pipe_dffe_1.ENA
clk_en => divbyzero_pipe_dffe_2.ENA
clk_en => divbyzero_pipe_dffe_3.ENA
clk_en => divbyzero_pipe_dffe_4.ENA
clk_en => e1_dffe_0[16].ENA
clk_en => e1_dffe_0[15].ENA
clk_en => e1_dffe_0[14].ENA
clk_en => e1_dffe_0[13].ENA
clk_en => e1_dffe_0[12].ENA
clk_en => e1_dffe_0[11].ENA
clk_en => e1_dffe_0[10].ENA
clk_en => e1_dffe_0[9].ENA
clk_en => e1_dffe_0[8].ENA
clk_en => e1_dffe_0[7].ENA
clk_en => e1_dffe_0[6].ENA
clk_en => e1_dffe_0[5].ENA
clk_en => e1_dffe_0[4].ENA
clk_en => e1_dffe_0[3].ENA
clk_en => e1_dffe_0[2].ENA
clk_en => e1_dffe_0[1].ENA
clk_en => e1_dffe_0[0].ENA
clk_en => e1_dffe_1[16].ENA
clk_en => e1_dffe_1[15].ENA
clk_en => e1_dffe_1[14].ENA
clk_en => e1_dffe_1[13].ENA
clk_en => e1_dffe_1[12].ENA
clk_en => e1_dffe_1[11].ENA
clk_en => e1_dffe_1[10].ENA
clk_en => e1_dffe_1[9].ENA
clk_en => e1_dffe_1[8].ENA
clk_en => e1_dffe_1[7].ENA
clk_en => e1_dffe_1[6].ENA
clk_en => e1_dffe_1[5].ENA
clk_en => e1_dffe_1[4].ENA
clk_en => e1_dffe_1[3].ENA
clk_en => e1_dffe_1[2].ENA
clk_en => e1_dffe_1[1].ENA
clk_en => e1_dffe_1[0].ENA
clk_en => exp_result_dffe_0[7].ENA
clk_en => exp_result_dffe_0[6].ENA
clk_en => exp_result_dffe_0[5].ENA
clk_en => exp_result_dffe_0[4].ENA
clk_en => exp_result_dffe_0[3].ENA
clk_en => exp_result_dffe_0[2].ENA
clk_en => exp_result_dffe_0[1].ENA
clk_en => exp_result_dffe_0[0].ENA
clk_en => exp_result_dffe_1[7].ENA
clk_en => exp_result_dffe_1[6].ENA
clk_en => exp_result_dffe_1[5].ENA
clk_en => exp_result_dffe_1[4].ENA
clk_en => exp_result_dffe_1[3].ENA
clk_en => exp_result_dffe_1[2].ENA
clk_en => exp_result_dffe_1[1].ENA
clk_en => exp_result_dffe_1[0].ENA
clk_en => exp_result_dffe_2[7].ENA
clk_en => exp_result_dffe_2[6].ENA
clk_en => exp_result_dffe_2[5].ENA
clk_en => exp_result_dffe_2[4].ENA
clk_en => exp_result_dffe_2[3].ENA
clk_en => exp_result_dffe_2[2].ENA
clk_en => exp_result_dffe_2[1].ENA
clk_en => exp_result_dffe_2[0].ENA
clk_en => exp_result_dffe_3[7].ENA
clk_en => exp_result_dffe_3[6].ENA
clk_en => exp_result_dffe_3[5].ENA
clk_en => exp_result_dffe_3[4].ENA
clk_en => exp_result_dffe_3[3].ENA
clk_en => exp_result_dffe_3[2].ENA
clk_en => exp_result_dffe_3[1].ENA
clk_en => exp_result_dffe_3[0].ENA
clk_en => frac_a_smaller_dffe1.ENA
clk_en => man_a_dffe1_dffe1[22].ENA
clk_en => man_a_dffe1_dffe1[21].ENA
clk_en => man_a_dffe1_dffe1[20].ENA
clk_en => man_a_dffe1_dffe1[19].ENA
clk_en => man_a_dffe1_dffe1[18].ENA
clk_en => man_a_dffe1_dffe1[17].ENA
clk_en => man_a_dffe1_dffe1[16].ENA
clk_en => man_a_dffe1_dffe1[15].ENA
clk_en => man_a_dffe1_dffe1[14].ENA
clk_en => man_a_dffe1_dffe1[13].ENA
clk_en => man_a_dffe1_dffe1[12].ENA
clk_en => man_a_dffe1_dffe1[11].ENA
clk_en => man_a_dffe1_dffe1[10].ENA
clk_en => man_a_dffe1_dffe1[9].ENA
clk_en => man_a_dffe1_dffe1[8].ENA
clk_en => man_a_dffe1_dffe1[7].ENA
clk_en => man_a_dffe1_dffe1[6].ENA
clk_en => man_a_dffe1_dffe1[5].ENA
clk_en => man_a_dffe1_dffe1[4].ENA
clk_en => man_a_dffe1_dffe1[3].ENA
clk_en => man_a_dffe1_dffe1[2].ENA
clk_en => man_a_dffe1_dffe1[1].ENA
clk_en => man_a_dffe1_dffe1[0].ENA
clk_en => man_b_dffe1_dffe1[22].ENA
clk_en => man_b_dffe1_dffe1[21].ENA
clk_en => man_b_dffe1_dffe1[20].ENA
clk_en => man_b_dffe1_dffe1[19].ENA
clk_en => man_b_dffe1_dffe1[18].ENA
clk_en => man_b_dffe1_dffe1[17].ENA
clk_en => man_b_dffe1_dffe1[16].ENA
clk_en => man_b_dffe1_dffe1[15].ENA
clk_en => man_b_dffe1_dffe1[14].ENA
clk_en => man_b_dffe1_dffe1[13].ENA
clk_en => man_b_dffe1_dffe1[12].ENA
clk_en => man_b_dffe1_dffe1[11].ENA
clk_en => man_b_dffe1_dffe1[10].ENA
clk_en => man_b_dffe1_dffe1[9].ENA
clk_en => man_b_dffe1_dffe1[8].ENA
clk_en => man_b_dffe1_dffe1[7].ENA
clk_en => man_b_dffe1_dffe1[6].ENA
clk_en => man_b_dffe1_dffe1[5].ENA
clk_en => man_b_dffe1_dffe1[4].ENA
clk_en => man_b_dffe1_dffe1[3].ENA
clk_en => man_b_dffe1_dffe1[2].ENA
clk_en => man_b_dffe1_dffe1[1].ENA
clk_en => man_b_dffe1_dffe1[0].ENA
clk_en => man_result_dffe[22].ENA
clk_en => man_result_dffe[21].ENA
clk_en => man_result_dffe[20].ENA
clk_en => man_result_dffe[19].ENA
clk_en => man_result_dffe[18].ENA
clk_en => man_result_dffe[17].ENA
clk_en => man_result_dffe[16].ENA
clk_en => man_result_dffe[15].ENA
clk_en => man_result_dffe[14].ENA
clk_en => man_result_dffe[13].ENA
clk_en => man_result_dffe[12].ENA
clk_en => man_result_dffe[11].ENA
clk_en => man_result_dffe[10].ENA
clk_en => man_result_dffe[9].ENA
clk_en => man_result_dffe[8].ENA
clk_en => man_result_dffe[7].ENA
clk_en => man_result_dffe[6].ENA
clk_en => man_result_dffe[5].ENA
clk_en => man_result_dffe[4].ENA
clk_en => man_result_dffe[3].ENA
clk_en => man_result_dffe[2].ENA
clk_en => man_result_dffe[1].ENA
clk_en => man_result_dffe[0].ENA
clk_en => nan_pipe_dffe_0.ENA
clk_en => nan_pipe_dffe_1.ENA
clk_en => nan_pipe_dffe_2.ENA
clk_en => nan_pipe_dffe_3.ENA
clk_en => nan_pipe_dffe_4.ENA
clk_en => over_under_dffe_0.ENA
clk_en => over_under_dffe_1.ENA
clk_en => over_under_dffe_2.ENA
clk_en => quotient_j_dffe[16].ENA
clk_en => quotient_j_dffe[15].ENA
clk_en => quotient_j_dffe[14].ENA
clk_en => quotient_j_dffe[13].ENA
clk_en => quotient_j_dffe[12].ENA
clk_en => quotient_j_dffe[11].ENA
clk_en => quotient_j_dffe[10].ENA
clk_en => quotient_j_dffe[9].ENA
clk_en => quotient_j_dffe[8].ENA
clk_en => quotient_j_dffe[7].ENA
clk_en => quotient_j_dffe[6].ENA
clk_en => quotient_j_dffe[5].ENA
clk_en => quotient_j_dffe[4].ENA
clk_en => quotient_j_dffe[3].ENA
clk_en => quotient_j_dffe[2].ENA
clk_en => quotient_j_dffe[1].ENA
clk_en => quotient_j_dffe[0].ENA
clk_en => quotient_k_dffe_0[16].ENA
clk_en => quotient_k_dffe_0[15].ENA
clk_en => quotient_k_dffe_0[14].ENA
clk_en => quotient_k_dffe_0[13].ENA
clk_en => quotient_k_dffe_0[12].ENA
clk_en => quotient_k_dffe_0[11].ENA
clk_en => quotient_k_dffe_0[10].ENA
clk_en => quotient_k_dffe_0[9].ENA
clk_en => quotient_k_dffe_0[8].ENA
clk_en => quotient_k_dffe_0[7].ENA
clk_en => quotient_k_dffe_0[6].ENA
clk_en => quotient_k_dffe_0[5].ENA
clk_en => quotient_k_dffe_0[4].ENA
clk_en => quotient_k_dffe_0[3].ENA
clk_en => quotient_k_dffe_0[2].ENA
clk_en => quotient_k_dffe_0[1].ENA
clk_en => quotient_k_dffe_0[0].ENA
clk_en => remainder_j_dffe_0[49].ENA
clk_en => remainder_j_dffe_0[48].ENA
clk_en => remainder_j_dffe_0[47].ENA
clk_en => remainder_j_dffe_0[46].ENA
clk_en => remainder_j_dffe_0[45].ENA
clk_en => remainder_j_dffe_0[44].ENA
clk_en => remainder_j_dffe_0[43].ENA
clk_en => remainder_j_dffe_0[42].ENA
clk_en => remainder_j_dffe_0[41].ENA
clk_en => remainder_j_dffe_0[40].ENA
clk_en => remainder_j_dffe_0[39].ENA
clk_en => remainder_j_dffe_0[38].ENA
clk_en => remainder_j_dffe_0[37].ENA
clk_en => remainder_j_dffe_0[36].ENA
clk_en => remainder_j_dffe_0[35].ENA
clk_en => remainder_j_dffe_0[34].ENA
clk_en => remainder_j_dffe_0[33].ENA
clk_en => remainder_j_dffe_0[32].ENA
clk_en => remainder_j_dffe_0[31].ENA
clk_en => remainder_j_dffe_0[30].ENA
clk_en => remainder_j_dffe_0[29].ENA
clk_en => remainder_j_dffe_0[28].ENA
clk_en => remainder_j_dffe_0[27].ENA
clk_en => remainder_j_dffe_0[26].ENA
clk_en => remainder_j_dffe_0[25].ENA
clk_en => remainder_j_dffe_0[24].ENA
clk_en => remainder_j_dffe_0[23].ENA
clk_en => remainder_j_dffe_0[22].ENA
clk_en => remainder_j_dffe_0[21].ENA
clk_en => remainder_j_dffe_0[20].ENA
clk_en => remainder_j_dffe_0[19].ENA
clk_en => remainder_j_dffe_0[18].ENA
clk_en => remainder_j_dffe_0[17].ENA
clk_en => remainder_j_dffe_0[16].ENA
clk_en => remainder_j_dffe_0[15].ENA
clk_en => remainder_j_dffe_1[49].ENA
clk_en => remainder_j_dffe_1[48].ENA
clk_en => remainder_j_dffe_1[47].ENA
clk_en => remainder_j_dffe_1[46].ENA
clk_en => remainder_j_dffe_1[45].ENA
clk_en => remainder_j_dffe_1[44].ENA
clk_en => remainder_j_dffe_1[43].ENA
clk_en => remainder_j_dffe_1[42].ENA
clk_en => remainder_j_dffe_1[41].ENA
clk_en => remainder_j_dffe_1[40].ENA
clk_en => remainder_j_dffe_1[39].ENA
clk_en => remainder_j_dffe_1[38].ENA
clk_en => remainder_j_dffe_1[37].ENA
clk_en => remainder_j_dffe_1[36].ENA
clk_en => remainder_j_dffe_1[35].ENA
clk_en => remainder_j_dffe_1[34].ENA
clk_en => remainder_j_dffe_1[33].ENA
clk_en => remainder_j_dffe_1[32].ENA
clk_en => remainder_j_dffe_1[31].ENA
clk_en => remainder_j_dffe_1[30].ENA
clk_en => remainder_j_dffe_1[29].ENA
clk_en => remainder_j_dffe_1[28].ENA
clk_en => remainder_j_dffe_1[27].ENA
clk_en => remainder_j_dffe_1[26].ENA
clk_en => remainder_j_dffe_1[25].ENA
clk_en => remainder_j_dffe_1[24].ENA
clk_en => remainder_j_dffe_1[23].ENA
clk_en => remainder_j_dffe_1[22].ENA
clk_en => remainder_j_dffe_1[21].ENA
clk_en => remainder_j_dffe_1[20].ENA
clk_en => remainder_j_dffe_1[19].ENA
clk_en => remainder_j_dffe_1[18].ENA
clk_en => remainder_j_dffe_1[17].ENA
clk_en => remainder_j_dffe_1[16].ENA
clk_en => remainder_j_dffe_1[15].ENA
clk_en => sign_pipe_dffe_0.ENA
clk_en => sign_pipe_dffe_1.ENA
clk_en => sign_pipe_dffe_2.ENA
clk_en => sign_pipe_dffe_3.ENA
clk_en => sign_pipe_dffe_4.ENA
clk_en => sign_pipe_dffe_5.ENA
clock => altsyncram:altsyncram3.clock0
clock => sign_pipe_dffe_5.CLK
clock => sign_pipe_dffe_4.CLK
clock => sign_pipe_dffe_3.CLK
clock => sign_pipe_dffe_2.CLK
clock => sign_pipe_dffe_1.CLK
clock => sign_pipe_dffe_0.CLK
clock => remainder_j_dffe_1[15].CLK
clock => remainder_j_dffe_1[16].CLK
clock => remainder_j_dffe_1[17].CLK
clock => remainder_j_dffe_1[18].CLK
clock => remainder_j_dffe_1[19].CLK
clock => remainder_j_dffe_1[20].CLK
clock => remainder_j_dffe_1[21].CLK
clock => remainder_j_dffe_1[22].CLK
clock => remainder_j_dffe_1[23].CLK
clock => remainder_j_dffe_1[24].CLK
clock => remainder_j_dffe_1[25].CLK
clock => remainder_j_dffe_1[26].CLK
clock => remainder_j_dffe_1[27].CLK
clock => remainder_j_dffe_1[28].CLK
clock => remainder_j_dffe_1[29].CLK
clock => remainder_j_dffe_1[30].CLK
clock => remainder_j_dffe_1[31].CLK
clock => remainder_j_dffe_1[32].CLK
clock => remainder_j_dffe_1[33].CLK
clock => remainder_j_dffe_1[34].CLK
clock => remainder_j_dffe_1[35].CLK
clock => remainder_j_dffe_1[36].CLK
clock => remainder_j_dffe_1[37].CLK
clock => remainder_j_dffe_1[38].CLK
clock => remainder_j_dffe_1[39].CLK
clock => remainder_j_dffe_1[40].CLK
clock => remainder_j_dffe_1[41].CLK
clock => remainder_j_dffe_1[42].CLK
clock => remainder_j_dffe_1[43].CLK
clock => remainder_j_dffe_1[44].CLK
clock => remainder_j_dffe_1[45].CLK
clock => remainder_j_dffe_1[46].CLK
clock => remainder_j_dffe_1[47].CLK
clock => remainder_j_dffe_1[48].CLK
clock => remainder_j_dffe_1[49].CLK
clock => remainder_j_dffe_0[15].CLK
clock => remainder_j_dffe_0[16].CLK
clock => remainder_j_dffe_0[17].CLK
clock => remainder_j_dffe_0[18].CLK
clock => remainder_j_dffe_0[19].CLK
clock => remainder_j_dffe_0[20].CLK
clock => remainder_j_dffe_0[21].CLK
clock => remainder_j_dffe_0[22].CLK
clock => remainder_j_dffe_0[23].CLK
clock => remainder_j_dffe_0[24].CLK
clock => remainder_j_dffe_0[25].CLK
clock => remainder_j_dffe_0[26].CLK
clock => remainder_j_dffe_0[27].CLK
clock => remainder_j_dffe_0[28].CLK
clock => remainder_j_dffe_0[29].CLK
clock => remainder_j_dffe_0[30].CLK
clock => remainder_j_dffe_0[31].CLK
clock => remainder_j_dffe_0[32].CLK
clock => remainder_j_dffe_0[33].CLK
clock => remainder_j_dffe_0[34].CLK
clock => remainder_j_dffe_0[35].CLK
clock => remainder_j_dffe_0[36].CLK
clock => remainder_j_dffe_0[37].CLK
clock => remainder_j_dffe_0[38].CLK
clock => remainder_j_dffe_0[39].CLK
clock => remainder_j_dffe_0[40].CLK
clock => remainder_j_dffe_0[41].CLK
clock => remainder_j_dffe_0[42].CLK
clock => remainder_j_dffe_0[43].CLK
clock => remainder_j_dffe_0[44].CLK
clock => remainder_j_dffe_0[45].CLK
clock => remainder_j_dffe_0[46].CLK
clock => remainder_j_dffe_0[47].CLK
clock => remainder_j_dffe_0[48].CLK
clock => remainder_j_dffe_0[49].CLK
clock => quotient_k_dffe_0[0].CLK
clock => quotient_k_dffe_0[1].CLK
clock => quotient_k_dffe_0[2].CLK
clock => quotient_k_dffe_0[3].CLK
clock => quotient_k_dffe_0[4].CLK
clock => quotient_k_dffe_0[5].CLK
clock => quotient_k_dffe_0[6].CLK
clock => quotient_k_dffe_0[7].CLK
clock => quotient_k_dffe_0[8].CLK
clock => quotient_k_dffe_0[9].CLK
clock => quotient_k_dffe_0[10].CLK
clock => quotient_k_dffe_0[11].CLK
clock => quotient_k_dffe_0[12].CLK
clock => quotient_k_dffe_0[13].CLK
clock => quotient_k_dffe_0[14].CLK
clock => quotient_k_dffe_0[15].CLK
clock => quotient_k_dffe_0[16].CLK
clock => quotient_j_dffe[0].CLK
clock => quotient_j_dffe[1].CLK
clock => quotient_j_dffe[2].CLK
clock => quotient_j_dffe[3].CLK
clock => quotient_j_dffe[4].CLK
clock => quotient_j_dffe[5].CLK
clock => quotient_j_dffe[6].CLK
clock => quotient_j_dffe[7].CLK
clock => quotient_j_dffe[8].CLK
clock => quotient_j_dffe[9].CLK
clock => quotient_j_dffe[10].CLK
clock => quotient_j_dffe[11].CLK
clock => quotient_j_dffe[12].CLK
clock => quotient_j_dffe[13].CLK
clock => quotient_j_dffe[14].CLK
clock => quotient_j_dffe[15].CLK
clock => quotient_j_dffe[16].CLK
clock => over_under_dffe_2.CLK
clock => over_under_dffe_1.CLK
clock => over_under_dffe_0.CLK
clock => nan_pipe_dffe_4.CLK
clock => nan_pipe_dffe_3.CLK
clock => nan_pipe_dffe_2.CLK
clock => nan_pipe_dffe_1.CLK
clock => nan_pipe_dffe_0.CLK
clock => man_result_dffe[0].CLK
clock => man_result_dffe[1].CLK
clock => man_result_dffe[2].CLK
clock => man_result_dffe[3].CLK
clock => man_result_dffe[4].CLK
clock => man_result_dffe[5].CLK
clock => man_result_dffe[6].CLK
clock => man_result_dffe[7].CLK
clock => man_result_dffe[8].CLK
clock => man_result_dffe[9].CLK
clock => man_result_dffe[10].CLK
clock => man_result_dffe[11].CLK
clock => man_result_dffe[12].CLK
clock => man_result_dffe[13].CLK
clock => man_result_dffe[14].CLK
clock => man_result_dffe[15].CLK
clock => man_result_dffe[16].CLK
clock => man_result_dffe[17].CLK
clock => man_result_dffe[18].CLK
clock => man_result_dffe[19].CLK
clock => man_result_dffe[20].CLK
clock => man_result_dffe[21].CLK
clock => man_result_dffe[22].CLK
clock => man_b_dffe1_dffe1[0].CLK
clock => man_b_dffe1_dffe1[1].CLK
clock => man_b_dffe1_dffe1[2].CLK
clock => man_b_dffe1_dffe1[3].CLK
clock => man_b_dffe1_dffe1[4].CLK
clock => man_b_dffe1_dffe1[5].CLK
clock => man_b_dffe1_dffe1[6].CLK
clock => man_b_dffe1_dffe1[7].CLK
clock => man_b_dffe1_dffe1[8].CLK
clock => man_b_dffe1_dffe1[9].CLK
clock => man_b_dffe1_dffe1[10].CLK
clock => man_b_dffe1_dffe1[11].CLK
clock => man_b_dffe1_dffe1[12].CLK
clock => man_b_dffe1_dffe1[13].CLK
clock => man_b_dffe1_dffe1[14].CLK
clock => man_b_dffe1_dffe1[15].CLK
clock => man_b_dffe1_dffe1[16].CLK
clock => man_b_dffe1_dffe1[17].CLK
clock => man_b_dffe1_dffe1[18].CLK
clock => man_b_dffe1_dffe1[19].CLK
clock => man_b_dffe1_dffe1[20].CLK
clock => man_b_dffe1_dffe1[21].CLK
clock => man_b_dffe1_dffe1[22].CLK
clock => man_a_dffe1_dffe1[0].CLK
clock => man_a_dffe1_dffe1[1].CLK
clock => man_a_dffe1_dffe1[2].CLK
clock => man_a_dffe1_dffe1[3].CLK
clock => man_a_dffe1_dffe1[4].CLK
clock => man_a_dffe1_dffe1[5].CLK
clock => man_a_dffe1_dffe1[6].CLK
clock => man_a_dffe1_dffe1[7].CLK
clock => man_a_dffe1_dffe1[8].CLK
clock => man_a_dffe1_dffe1[9].CLK
clock => man_a_dffe1_dffe1[10].CLK
clock => man_a_dffe1_dffe1[11].CLK
clock => man_a_dffe1_dffe1[12].CLK
clock => man_a_dffe1_dffe1[13].CLK
clock => man_a_dffe1_dffe1[14].CLK
clock => man_a_dffe1_dffe1[15].CLK
clock => man_a_dffe1_dffe1[16].CLK
clock => man_a_dffe1_dffe1[17].CLK
clock => man_a_dffe1_dffe1[18].CLK
clock => man_a_dffe1_dffe1[19].CLK
clock => man_a_dffe1_dffe1[20].CLK
clock => man_a_dffe1_dffe1[21].CLK
clock => man_a_dffe1_dffe1[22].CLK
clock => frac_a_smaller_dffe1.CLK
clock => exp_result_dffe_3[0].CLK
clock => exp_result_dffe_3[1].CLK
clock => exp_result_dffe_3[2].CLK
clock => exp_result_dffe_3[3].CLK
clock => exp_result_dffe_3[4].CLK
clock => exp_result_dffe_3[5].CLK
clock => exp_result_dffe_3[6].CLK
clock => exp_result_dffe_3[7].CLK
clock => exp_result_dffe_2[0].CLK
clock => exp_result_dffe_2[1].CLK
clock => exp_result_dffe_2[2].CLK
clock => exp_result_dffe_2[3].CLK
clock => exp_result_dffe_2[4].CLK
clock => exp_result_dffe_2[5].CLK
clock => exp_result_dffe_2[6].CLK
clock => exp_result_dffe_2[7].CLK
clock => exp_result_dffe_1[0].CLK
clock => exp_result_dffe_1[1].CLK
clock => exp_result_dffe_1[2].CLK
clock => exp_result_dffe_1[3].CLK
clock => exp_result_dffe_1[4].CLK
clock => exp_result_dffe_1[5].CLK
clock => exp_result_dffe_1[6].CLK
clock => exp_result_dffe_1[7].CLK
clock => exp_result_dffe_0[0].CLK
clock => exp_result_dffe_0[1].CLK
clock => exp_result_dffe_0[2].CLK
clock => exp_result_dffe_0[3].CLK
clock => exp_result_dffe_0[4].CLK
clock => exp_result_dffe_0[5].CLK
clock => exp_result_dffe_0[6].CLK
clock => exp_result_dffe_0[7].CLK
clock => e1_dffe_1[0].CLK
clock => e1_dffe_1[1].CLK
clock => e1_dffe_1[2].CLK
clock => e1_dffe_1[3].CLK
clock => e1_dffe_1[4].CLK
clock => e1_dffe_1[5].CLK
clock => e1_dffe_1[6].CLK
clock => e1_dffe_1[7].CLK
clock => e1_dffe_1[8].CLK
clock => e1_dffe_1[9].CLK
clock => e1_dffe_1[10].CLK
clock => e1_dffe_1[11].CLK
clock => e1_dffe_1[12].CLK
clock => e1_dffe_1[13].CLK
clock => e1_dffe_1[14].CLK
clock => e1_dffe_1[15].CLK
clock => e1_dffe_1[16].CLK
clock => e1_dffe_0[0].CLK
clock => e1_dffe_0[1].CLK
clock => e1_dffe_0[2].CLK
clock => e1_dffe_0[3].CLK
clock => e1_dffe_0[4].CLK
clock => e1_dffe_0[5].CLK
clock => e1_dffe_0[6].CLK
clock => e1_dffe_0[7].CLK
clock => e1_dffe_0[8].CLK
clock => e1_dffe_0[9].CLK
clock => e1_dffe_0[10].CLK
clock => e1_dffe_0[11].CLK
clock => e1_dffe_0[12].CLK
clock => e1_dffe_0[13].CLK
clock => e1_dffe_0[14].CLK
clock => e1_dffe_0[15].CLK
clock => e1_dffe_0[16].CLK
clock => divbyzero_pipe_dffe_4.CLK
clock => divbyzero_pipe_dffe_3.CLK
clock => divbyzero_pipe_dffe_2.CLK
clock => divbyzero_pipe_dffe_1.CLK
clock => divbyzero_pipe_dffe_0.CLK
clock => both_exp_zeros_dffe.CLK
clock => b_is_infinity_dffe_4.CLK
clock => b_is_infinity_dffe_3.CLK
clock => b_is_infinity_dffe_2.CLK
clock => b_is_infinity_dffe_1.CLK
clock => b_is_infinity_dffe_0.CLK
clock => b1_dffe_0[0].CLK
clock => b1_dffe_0[1].CLK
clock => b1_dffe_0[2].CLK
clock => b1_dffe_0[3].CLK
clock => b1_dffe_0[4].CLK
clock => b1_dffe_0[5].CLK
clock => b1_dffe_0[6].CLK
clock => b1_dffe_0[7].CLK
clock => b1_dffe_0[8].CLK
clock => b1_dffe_0[9].CLK
clock => b1_dffe_0[10].CLK
clock => b1_dffe_0[11].CLK
clock => b1_dffe_0[12].CLK
clock => b1_dffe_0[13].CLK
clock => b1_dffe_0[14].CLK
clock => b1_dffe_0[15].CLK
clock => b1_dffe_0[16].CLK
clock => b1_dffe_0[17].CLK
clock => b1_dffe_0[18].CLK
clock => b1_dffe_0[19].CLK
clock => b1_dffe_0[20].CLK
clock => b1_dffe_0[21].CLK
clock => b1_dffe_0[22].CLK
clock => b1_dffe_0[23].CLK
clock => b1_dffe_0[24].CLK
clock => b1_dffe_0[25].CLK
clock => b1_dffe_0[26].CLK
clock => b1_dffe_0[27].CLK
clock => b1_dffe_0[28].CLK
clock => b1_dffe_0[29].CLK
clock => b1_dffe_0[30].CLK
clock => b1_dffe_0[31].CLK
clock => b1_dffe_0[32].CLK
clock => b1_dffe_0[33].CLK
clock => a_zero_b_not_dffe_4.CLK
clock => a_zero_b_not_dffe_3.CLK
clock => a_zero_b_not_dffe_2.CLK
clock => a_zero_b_not_dffe_1.CLK
clock => a_zero_b_not_dffe_0.CLK
clock => a_is_infinity_dffe_4.CLK
clock => a_is_infinity_dffe_3.CLK
clock => a_is_infinity_dffe_2.CLK
clock => a_is_infinity_dffe_1.CLK
clock => a_is_infinity_dffe_0.CLK
clock => lpm_add_sub:bias_addition.clock
clock => lpm_add_sub:exp_sub.clock
clock => lpm_mult:a1_prod.clock
clock => lpm_mult:b1_prod.clock
clock => lpm_mult:q_partial_0.clock
clock => lpm_mult:q_partial_1.clock
clock => lpm_mult:remainder_mult_0.clock
dataa[0] => lpm_compare:cmpr2.dataa[0]
dataa[0] => wire_altfp_div_pst1_w_lg_w_dataa_range87w89w[0].IN0
dataa[0] => man_a_dffe1_dffe1[0].DATAIN
dataa[1] => lpm_compare:cmpr2.dataa[1]
dataa[1] => wire_altfp_div_pst1_w_lg_w_dataa_range87w89w[0].IN1
dataa[1] => man_a_dffe1_dffe1[1].DATAIN
dataa[2] => lpm_compare:cmpr2.dataa[2]
dataa[2] => wire_altfp_div_pst1_w_lg_w_dataa_range93w95w[0].IN1
dataa[2] => man_a_dffe1_dffe1[2].DATAIN
dataa[3] => lpm_compare:cmpr2.dataa[3]
dataa[3] => wire_altfp_div_pst1_w_lg_w_dataa_range99w101w[0].IN1
dataa[3] => man_a_dffe1_dffe1[3].DATAIN
dataa[4] => lpm_compare:cmpr2.dataa[4]
dataa[4] => wire_altfp_div_pst1_w_lg_w_dataa_range105w107w[0].IN1
dataa[4] => man_a_dffe1_dffe1[4].DATAIN
dataa[5] => lpm_compare:cmpr2.dataa[5]
dataa[5] => wire_altfp_div_pst1_w_lg_w_dataa_range111w113w[0].IN1
dataa[5] => man_a_dffe1_dffe1[5].DATAIN
dataa[6] => lpm_compare:cmpr2.dataa[6]
dataa[6] => wire_altfp_div_pst1_w_lg_w_dataa_range117w119w[0].IN1
dataa[6] => man_a_dffe1_dffe1[6].DATAIN
dataa[7] => lpm_compare:cmpr2.dataa[7]
dataa[7] => wire_altfp_div_pst1_w_lg_w_dataa_range123w125w[0].IN1
dataa[7] => man_a_dffe1_dffe1[7].DATAIN
dataa[8] => lpm_compare:cmpr2.dataa[8]
dataa[8] => wire_altfp_div_pst1_w_lg_w_dataa_range129w131w[0].IN1
dataa[8] => man_a_dffe1_dffe1[8].DATAIN
dataa[9] => lpm_compare:cmpr2.dataa[9]
dataa[9] => wire_altfp_div_pst1_w_lg_w_dataa_range135w137w[0].IN1
dataa[9] => man_a_dffe1_dffe1[9].DATAIN
dataa[10] => lpm_compare:cmpr2.dataa[10]
dataa[10] => wire_altfp_div_pst1_w_lg_w_dataa_range141w143w[0].IN1
dataa[10] => man_a_dffe1_dffe1[10].DATAIN
dataa[11] => lpm_compare:cmpr2.dataa[11]
dataa[11] => wire_altfp_div_pst1_w_lg_w_dataa_range147w149w[0].IN1
dataa[11] => man_a_dffe1_dffe1[11].DATAIN
dataa[12] => lpm_compare:cmpr2.dataa[12]
dataa[12] => wire_altfp_div_pst1_w_lg_w_dataa_range153w155w[0].IN1
dataa[12] => man_a_dffe1_dffe1[12].DATAIN
dataa[13] => lpm_compare:cmpr2.dataa[13]
dataa[13] => wire_altfp_div_pst1_w_lg_w_dataa_range159w161w[0].IN1
dataa[13] => man_a_dffe1_dffe1[13].DATAIN
dataa[14] => lpm_compare:cmpr2.dataa[14]
dataa[14] => wire_altfp_div_pst1_w_lg_w_dataa_range165w167w[0].IN1
dataa[14] => man_a_dffe1_dffe1[14].DATAIN
dataa[15] => lpm_compare:cmpr2.dataa[15]
dataa[15] => wire_altfp_div_pst1_w_lg_w_dataa_range171w173w[0].IN1
dataa[15] => man_a_dffe1_dffe1[15].DATAIN
dataa[16] => lpm_compare:cmpr2.dataa[16]
dataa[16] => wire_altfp_div_pst1_w_lg_w_dataa_range177w179w[0].IN1
dataa[16] => man_a_dffe1_dffe1[16].DATAIN
dataa[17] => lpm_compare:cmpr2.dataa[17]
dataa[17] => wire_altfp_div_pst1_w_lg_w_dataa_range183w185w[0].IN1
dataa[17] => man_a_dffe1_dffe1[17].DATAIN
dataa[18] => lpm_compare:cmpr2.dataa[18]
dataa[18] => wire_altfp_div_pst1_w_lg_w_dataa_range189w191w[0].IN1
dataa[18] => man_a_dffe1_dffe1[18].DATAIN
dataa[19] => lpm_compare:cmpr2.dataa[19]
dataa[19] => wire_altfp_div_pst1_w_lg_w_dataa_range195w197w[0].IN1
dataa[19] => man_a_dffe1_dffe1[19].DATAIN
dataa[20] => lpm_compare:cmpr2.dataa[20]
dataa[20] => wire_altfp_div_pst1_w_lg_w_dataa_range201w203w[0].IN1
dataa[20] => man_a_dffe1_dffe1[20].DATAIN
dataa[21] => lpm_compare:cmpr2.dataa[21]
dataa[21] => wire_altfp_div_pst1_w_lg_w_dataa_range207w209w[0].IN1
dataa[21] => man_a_dffe1_dffe1[21].DATAIN
dataa[22] => lpm_compare:cmpr2.dataa[22]
dataa[22] => wire_altfp_div_pst1_w_man_a_not_zero_w_range214w[0].IN1
dataa[22] => man_a_dffe1_dffe1[22].DATAIN
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w18w[0].IN0
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w13w[0].IN0
dataa[23] => lpm_add_sub:exp_sub.dataa[0]
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w18w[0].IN1
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w13w[0].IN1
dataa[24] => lpm_add_sub:exp_sub.dataa[1]
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w28w[0].IN1
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w23w[0].IN1
dataa[25] => lpm_add_sub:exp_sub.dataa[2]
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w38w[0].IN1
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w33w[0].IN1
dataa[26] => lpm_add_sub:exp_sub.dataa[3]
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w48w[0].IN1
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w43w[0].IN1
dataa[27] => lpm_add_sub:exp_sub.dataa[4]
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w58w[0].IN1
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w53w[0].IN1
dataa[28] => lpm_add_sub:exp_sub.dataa[5]
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w68w[0].IN1
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w63w[0].IN1
dataa[29] => lpm_add_sub:exp_sub.dataa[6]
dataa[30] => wire_altfp_div_pst1_w_exp_a_all_one_w_range77w[0].IN1
dataa[30] => wire_altfp_div_pst1_w_exp_a_not_zero_w_range72w[0].IN1
dataa[30] => lpm_add_sub:exp_sub.dataa[7]
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => lpm_compare:cmpr2.datab[0]
datab[0] => wire_altfp_div_pst1_w_lg_w_datab_range90w92w[0].IN0
datab[0] => man_b_dffe1_dffe1[0].DATAIN
datab[1] => lpm_compare:cmpr2.datab[1]
datab[1] => wire_altfp_div_pst1_w_lg_w_datab_range90w92w[0].IN1
datab[1] => man_b_dffe1_dffe1[1].DATAIN
datab[2] => lpm_compare:cmpr2.datab[2]
datab[2] => wire_altfp_div_pst1_w_lg_w_datab_range96w98w[0].IN1
datab[2] => man_b_dffe1_dffe1[2].DATAIN
datab[3] => lpm_compare:cmpr2.datab[3]
datab[3] => wire_altfp_div_pst1_w_lg_w_datab_range102w104w[0].IN1
datab[3] => man_b_dffe1_dffe1[3].DATAIN
datab[4] => lpm_compare:cmpr2.datab[4]
datab[4] => wire_altfp_div_pst1_w_lg_w_datab_range108w110w[0].IN1
datab[4] => man_b_dffe1_dffe1[4].DATAIN
datab[5] => lpm_compare:cmpr2.datab[5]
datab[5] => wire_altfp_div_pst1_w_lg_w_datab_range114w116w[0].IN1
datab[5] => man_b_dffe1_dffe1[5].DATAIN
datab[6] => lpm_compare:cmpr2.datab[6]
datab[6] => wire_altfp_div_pst1_w_lg_w_datab_range120w122w[0].IN1
datab[6] => man_b_dffe1_dffe1[6].DATAIN
datab[7] => lpm_compare:cmpr2.datab[7]
datab[7] => wire_altfp_div_pst1_w_lg_w_datab_range126w128w[0].IN1
datab[7] => man_b_dffe1_dffe1[7].DATAIN
datab[8] => lpm_compare:cmpr2.datab[8]
datab[8] => wire_altfp_div_pst1_w_lg_w_datab_range132w134w[0].IN1
datab[8] => man_b_dffe1_dffe1[8].DATAIN
datab[9] => lpm_compare:cmpr2.datab[9]
datab[9] => wire_altfp_div_pst1_w_lg_w_datab_range138w140w[0].IN1
datab[9] => man_b_dffe1_dffe1[9].DATAIN
datab[10] => lpm_compare:cmpr2.datab[10]
datab[10] => wire_altfp_div_pst1_w_lg_w_datab_range144w146w[0].IN1
datab[10] => man_b_dffe1_dffe1[10].DATAIN
datab[11] => lpm_compare:cmpr2.datab[11]
datab[11] => wire_altfp_div_pst1_w_lg_w_datab_range150w152w[0].IN1
datab[11] => man_b_dffe1_dffe1[11].DATAIN
datab[12] => lpm_compare:cmpr2.datab[12]
datab[12] => wire_altfp_div_pst1_w_lg_w_datab_range156w158w[0].IN1
datab[12] => man_b_dffe1_dffe1[12].DATAIN
datab[13] => lpm_compare:cmpr2.datab[13]
datab[13] => wire_altfp_div_pst1_w_lg_w_datab_range162w164w[0].IN1
datab[13] => man_b_dffe1_dffe1[13].DATAIN
datab[14] => altsyncram:altsyncram3.address_a[0]
datab[14] => wire_altfp_div_pst1_w_lg_w_datab_range168w170w[0].IN1
datab[14] => lpm_compare:cmpr2.datab[14]
datab[14] => man_b_dffe1_dffe1[14].DATAIN
datab[15] => altsyncram:altsyncram3.address_a[1]
datab[15] => wire_altfp_div_pst1_w_lg_w_datab_range174w176w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[15]
datab[15] => man_b_dffe1_dffe1[15].DATAIN
datab[16] => altsyncram:altsyncram3.address_a[2]
datab[16] => wire_altfp_div_pst1_w_lg_w_datab_range180w182w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[16]
datab[16] => man_b_dffe1_dffe1[16].DATAIN
datab[17] => altsyncram:altsyncram3.address_a[3]
datab[17] => wire_altfp_div_pst1_w_lg_w_datab_range186w188w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[17]
datab[17] => man_b_dffe1_dffe1[17].DATAIN
datab[18] => altsyncram:altsyncram3.address_a[4]
datab[18] => wire_altfp_div_pst1_w_lg_w_datab_range192w194w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[18]
datab[18] => man_b_dffe1_dffe1[18].DATAIN
datab[19] => altsyncram:altsyncram3.address_a[5]
datab[19] => wire_altfp_div_pst1_w_lg_w_datab_range198w200w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[19]
datab[19] => man_b_dffe1_dffe1[19].DATAIN
datab[20] => altsyncram:altsyncram3.address_a[6]
datab[20] => wire_altfp_div_pst1_w_lg_w_datab_range204w206w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[20]
datab[20] => man_b_dffe1_dffe1[20].DATAIN
datab[21] => altsyncram:altsyncram3.address_a[7]
datab[21] => wire_altfp_div_pst1_w_lg_w_datab_range210w212w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[21]
datab[21] => man_b_dffe1_dffe1[21].DATAIN
datab[22] => altsyncram:altsyncram3.address_a[8]
datab[22] => wire_altfp_div_pst1_w_man_b_not_zero_w_range217w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[22]
datab[22] => man_b_dffe1_dffe1[22].DATAIN
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w20w[0].IN0
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w16w[0].IN0
datab[23] => lpm_add_sub:exp_sub.datab[0]
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w20w[0].IN1
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w16w[0].IN1
datab[24] => lpm_add_sub:exp_sub.datab[1]
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w30w[0].IN1
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w26w[0].IN1
datab[25] => lpm_add_sub:exp_sub.datab[2]
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w40w[0].IN1
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w36w[0].IN1
datab[26] => lpm_add_sub:exp_sub.datab[3]
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w50w[0].IN1
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w46w[0].IN1
datab[27] => lpm_add_sub:exp_sub.datab[4]
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w60w[0].IN1
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w56w[0].IN1
datab[28] => lpm_add_sub:exp_sub.datab[5]
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w70w[0].IN1
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w66w[0].IN1
datab[29] => lpm_add_sub:exp_sub.datab[6]
datab[30] => wire_altfp_div_pst1_w_exp_b_all_one_w_range79w[0].IN1
datab[30] => wire_altfp_div_pst1_w_exp_b_not_zero_w_range75w[0].IN1
datab[30] => lpm_add_sub:exp_sub.datab[7]
datab[31] => sign_pipe_dffe_0.IN1
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|altsyncram:altsyncram3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_utk3:auto_generated.address_a[0]
address_a[1] => altsyncram_utk3:auto_generated.address_a[1]
address_a[2] => altsyncram_utk3:auto_generated.address_a[2]
address_a[3] => altsyncram_utk3:auto_generated.address_a[3]
address_a[4] => altsyncram_utk3:auto_generated.address_a[4]
address_a[5] => altsyncram_utk3:auto_generated.address_a[5]
address_a[6] => altsyncram_utk3:auto_generated.address_a[6]
address_a[7] => altsyncram_utk3:auto_generated.address_a[7]
address_a[8] => altsyncram_utk3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_utk3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_utk3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_utk3:auto_generated.q_a[0]
q_a[1] <= altsyncram_utk3:auto_generated.q_a[1]
q_a[2] <= altsyncram_utk3:auto_generated.q_a[2]
q_a[3] <= altsyncram_utk3:auto_generated.q_a[3]
q_a[4] <= altsyncram_utk3:auto_generated.q_a[4]
q_a[5] <= altsyncram_utk3:auto_generated.q_a[5]
q_a[6] <= altsyncram_utk3:auto_generated.q_a[6]
q_a[7] <= altsyncram_utk3:auto_generated.q_a[7]
q_a[8] <= altsyncram_utk3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_utk3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:bias_addition
dataa[0] => add_sub_iki:auto_generated.dataa[0]
dataa[1] => add_sub_iki:auto_generated.dataa[1]
dataa[2] => add_sub_iki:auto_generated.dataa[2]
dataa[3] => add_sub_iki:auto_generated.dataa[3]
dataa[4] => add_sub_iki:auto_generated.dataa[4]
dataa[5] => add_sub_iki:auto_generated.dataa[5]
dataa[6] => add_sub_iki:auto_generated.dataa[6]
dataa[7] => add_sub_iki:auto_generated.dataa[7]
dataa[8] => add_sub_iki:auto_generated.dataa[8]
datab[0] => add_sub_iki:auto_generated.datab[0]
datab[1] => add_sub_iki:auto_generated.datab[1]
datab[2] => add_sub_iki:auto_generated.datab[2]
datab[3] => add_sub_iki:auto_generated.datab[3]
datab[4] => add_sub_iki:auto_generated.datab[4]
datab[5] => add_sub_iki:auto_generated.datab[5]
datab[6] => add_sub_iki:auto_generated.datab[6]
datab[7] => add_sub_iki:auto_generated.datab[7]
datab[8] => add_sub_iki:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_iki:auto_generated.clock
aclr => add_sub_iki:auto_generated.aclr
clken => add_sub_iki:auto_generated.clken
result[0] <= add_sub_iki:auto_generated.result[0]
result[1] <= add_sub_iki:auto_generated.result[1]
result[2] <= add_sub_iki:auto_generated.result[2]
result[3] <= add_sub_iki:auto_generated.result[3]
result[4] <= add_sub_iki:auto_generated.result[4]
result[5] <= add_sub_iki:auto_generated.result[5]
result[6] <= add_sub_iki:auto_generated.result[6]
result[7] <= add_sub_iki:auto_generated.result[7]
result[8] <= add_sub_iki:auto_generated.result[8]
cout <= <GND>
overflow <= add_sub_iki:auto_generated.overflow


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated
aclr => pipeline_dffe[8].IN0
aclr => overflow_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
datab[8] => _.IN1
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:exp_sub
dataa[0] => add_sub_voh:auto_generated.dataa[0]
dataa[1] => add_sub_voh:auto_generated.dataa[1]
dataa[2] => add_sub_voh:auto_generated.dataa[2]
dataa[3] => add_sub_voh:auto_generated.dataa[3]
dataa[4] => add_sub_voh:auto_generated.dataa[4]
dataa[5] => add_sub_voh:auto_generated.dataa[5]
dataa[6] => add_sub_voh:auto_generated.dataa[6]
dataa[7] => add_sub_voh:auto_generated.dataa[7]
dataa[8] => add_sub_voh:auto_generated.dataa[8]
datab[0] => add_sub_voh:auto_generated.datab[0]
datab[1] => add_sub_voh:auto_generated.datab[1]
datab[2] => add_sub_voh:auto_generated.datab[2]
datab[3] => add_sub_voh:auto_generated.datab[3]
datab[4] => add_sub_voh:auto_generated.datab[4]
datab[5] => add_sub_voh:auto_generated.datab[5]
datab[6] => add_sub_voh:auto_generated.datab[6]
datab[7] => add_sub_voh:auto_generated.datab[7]
datab[8] => add_sub_voh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_voh:auto_generated.clock
aclr => add_sub_voh:auto_generated.aclr
clken => add_sub_voh:auto_generated.clken
result[0] <= add_sub_voh:auto_generated.result[0]
result[1] <= add_sub_voh:auto_generated.result[1]
result[2] <= add_sub_voh:auto_generated.result[2]
result[3] <= add_sub_voh:auto_generated.result[3]
result[4] <= add_sub_voh:auto_generated.result[4]
result[5] <= add_sub_voh:auto_generated.result[5]
result[6] <= add_sub_voh:auto_generated.result[6]
result[7] <= add_sub_voh:auto_generated.result[7]
result[8] <= add_sub_voh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:quotient_process
dataa[0] => add_sub_aqg:auto_generated.dataa[0]
dataa[1] => add_sub_aqg:auto_generated.dataa[1]
dataa[2] => add_sub_aqg:auto_generated.dataa[2]
dataa[3] => add_sub_aqg:auto_generated.dataa[3]
dataa[4] => add_sub_aqg:auto_generated.dataa[4]
dataa[5] => add_sub_aqg:auto_generated.dataa[5]
dataa[6] => add_sub_aqg:auto_generated.dataa[6]
dataa[7] => add_sub_aqg:auto_generated.dataa[7]
dataa[8] => add_sub_aqg:auto_generated.dataa[8]
dataa[9] => add_sub_aqg:auto_generated.dataa[9]
dataa[10] => add_sub_aqg:auto_generated.dataa[10]
dataa[11] => add_sub_aqg:auto_generated.dataa[11]
dataa[12] => add_sub_aqg:auto_generated.dataa[12]
dataa[13] => add_sub_aqg:auto_generated.dataa[13]
dataa[14] => add_sub_aqg:auto_generated.dataa[14]
dataa[15] => add_sub_aqg:auto_generated.dataa[15]
dataa[16] => add_sub_aqg:auto_generated.dataa[16]
dataa[17] => add_sub_aqg:auto_generated.dataa[17]
dataa[18] => add_sub_aqg:auto_generated.dataa[18]
dataa[19] => add_sub_aqg:auto_generated.dataa[19]
dataa[20] => add_sub_aqg:auto_generated.dataa[20]
dataa[21] => add_sub_aqg:auto_generated.dataa[21]
dataa[22] => add_sub_aqg:auto_generated.dataa[22]
dataa[23] => add_sub_aqg:auto_generated.dataa[23]
dataa[24] => add_sub_aqg:auto_generated.dataa[24]
dataa[25] => add_sub_aqg:auto_generated.dataa[25]
dataa[26] => add_sub_aqg:auto_generated.dataa[26]
dataa[27] => add_sub_aqg:auto_generated.dataa[27]
dataa[28] => add_sub_aqg:auto_generated.dataa[28]
dataa[29] => add_sub_aqg:auto_generated.dataa[29]
dataa[30] => add_sub_aqg:auto_generated.dataa[30]
datab[0] => add_sub_aqg:auto_generated.datab[0]
datab[1] => add_sub_aqg:auto_generated.datab[1]
datab[2] => add_sub_aqg:auto_generated.datab[2]
datab[3] => add_sub_aqg:auto_generated.datab[3]
datab[4] => add_sub_aqg:auto_generated.datab[4]
datab[5] => add_sub_aqg:auto_generated.datab[5]
datab[6] => add_sub_aqg:auto_generated.datab[6]
datab[7] => add_sub_aqg:auto_generated.datab[7]
datab[8] => add_sub_aqg:auto_generated.datab[8]
datab[9] => add_sub_aqg:auto_generated.datab[9]
datab[10] => add_sub_aqg:auto_generated.datab[10]
datab[11] => add_sub_aqg:auto_generated.datab[11]
datab[12] => add_sub_aqg:auto_generated.datab[12]
datab[13] => add_sub_aqg:auto_generated.datab[13]
datab[14] => add_sub_aqg:auto_generated.datab[14]
datab[15] => add_sub_aqg:auto_generated.datab[15]
datab[16] => add_sub_aqg:auto_generated.datab[16]
datab[17] => add_sub_aqg:auto_generated.datab[17]
datab[18] => add_sub_aqg:auto_generated.datab[18]
datab[19] => add_sub_aqg:auto_generated.datab[19]
datab[20] => add_sub_aqg:auto_generated.datab[20]
datab[21] => add_sub_aqg:auto_generated.datab[21]
datab[22] => add_sub_aqg:auto_generated.datab[22]
datab[23] => add_sub_aqg:auto_generated.datab[23]
datab[24] => add_sub_aqg:auto_generated.datab[24]
datab[25] => add_sub_aqg:auto_generated.datab[25]
datab[26] => add_sub_aqg:auto_generated.datab[26]
datab[27] => add_sub_aqg:auto_generated.datab[27]
datab[28] => add_sub_aqg:auto_generated.datab[28]
datab[29] => add_sub_aqg:auto_generated.datab[29]
datab[30] => add_sub_aqg:auto_generated.datab[30]
cin => add_sub_aqg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_aqg:auto_generated.result[0]
result[1] <= add_sub_aqg:auto_generated.result[1]
result[2] <= add_sub_aqg:auto_generated.result[2]
result[3] <= add_sub_aqg:auto_generated.result[3]
result[4] <= add_sub_aqg:auto_generated.result[4]
result[5] <= add_sub_aqg:auto_generated.result[5]
result[6] <= add_sub_aqg:auto_generated.result[6]
result[7] <= add_sub_aqg:auto_generated.result[7]
result[8] <= add_sub_aqg:auto_generated.result[8]
result[9] <= add_sub_aqg:auto_generated.result[9]
result[10] <= add_sub_aqg:auto_generated.result[10]
result[11] <= add_sub_aqg:auto_generated.result[11]
result[12] <= add_sub_aqg:auto_generated.result[12]
result[13] <= add_sub_aqg:auto_generated.result[13]
result[14] <= add_sub_aqg:auto_generated.result[14]
result[15] <= add_sub_aqg:auto_generated.result[15]
result[16] <= add_sub_aqg:auto_generated.result[16]
result[17] <= add_sub_aqg:auto_generated.result[17]
result[18] <= add_sub_aqg:auto_generated.result[18]
result[19] <= add_sub_aqg:auto_generated.result[19]
result[20] <= add_sub_aqg:auto_generated.result[20]
result[21] <= add_sub_aqg:auto_generated.result[21]
result[22] <= add_sub_aqg:auto_generated.result[22]
result[23] <= add_sub_aqg:auto_generated.result[23]
result[24] <= add_sub_aqg:auto_generated.result[24]
result[25] <= add_sub_aqg:auto_generated.result[25]
result[26] <= add_sub_aqg:auto_generated.result[26]
result[27] <= add_sub_aqg:auto_generated.result[27]
result[28] <= add_sub_aqg:auto_generated.result[28]
result[29] <= add_sub_aqg:auto_generated.result[29]
result[30] <= add_sub_aqg:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_aqg:auto_generated
cin => op_1.IN62
cin => op_1.IN63
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:remainder_sub_0
dataa[0] => add_sub_igg:auto_generated.dataa[0]
dataa[1] => add_sub_igg:auto_generated.dataa[1]
dataa[2] => add_sub_igg:auto_generated.dataa[2]
dataa[3] => add_sub_igg:auto_generated.dataa[3]
dataa[4] => add_sub_igg:auto_generated.dataa[4]
dataa[5] => add_sub_igg:auto_generated.dataa[5]
dataa[6] => add_sub_igg:auto_generated.dataa[6]
dataa[7] => add_sub_igg:auto_generated.dataa[7]
dataa[8] => add_sub_igg:auto_generated.dataa[8]
dataa[9] => add_sub_igg:auto_generated.dataa[9]
dataa[10] => add_sub_igg:auto_generated.dataa[10]
dataa[11] => add_sub_igg:auto_generated.dataa[11]
dataa[12] => add_sub_igg:auto_generated.dataa[12]
dataa[13] => add_sub_igg:auto_generated.dataa[13]
dataa[14] => add_sub_igg:auto_generated.dataa[14]
dataa[15] => add_sub_igg:auto_generated.dataa[15]
dataa[16] => add_sub_igg:auto_generated.dataa[16]
dataa[17] => add_sub_igg:auto_generated.dataa[17]
dataa[18] => add_sub_igg:auto_generated.dataa[18]
dataa[19] => add_sub_igg:auto_generated.dataa[19]
dataa[20] => add_sub_igg:auto_generated.dataa[20]
dataa[21] => add_sub_igg:auto_generated.dataa[21]
dataa[22] => add_sub_igg:auto_generated.dataa[22]
dataa[23] => add_sub_igg:auto_generated.dataa[23]
dataa[24] => add_sub_igg:auto_generated.dataa[24]
dataa[25] => add_sub_igg:auto_generated.dataa[25]
dataa[26] => add_sub_igg:auto_generated.dataa[26]
dataa[27] => add_sub_igg:auto_generated.dataa[27]
dataa[28] => add_sub_igg:auto_generated.dataa[28]
dataa[29] => add_sub_igg:auto_generated.dataa[29]
dataa[30] => add_sub_igg:auto_generated.dataa[30]
dataa[31] => add_sub_igg:auto_generated.dataa[31]
dataa[32] => add_sub_igg:auto_generated.dataa[32]
dataa[33] => add_sub_igg:auto_generated.dataa[33]
dataa[34] => add_sub_igg:auto_generated.dataa[34]
dataa[35] => add_sub_igg:auto_generated.dataa[35]
dataa[36] => add_sub_igg:auto_generated.dataa[36]
dataa[37] => add_sub_igg:auto_generated.dataa[37]
dataa[38] => add_sub_igg:auto_generated.dataa[38]
dataa[39] => add_sub_igg:auto_generated.dataa[39]
dataa[40] => add_sub_igg:auto_generated.dataa[40]
dataa[41] => add_sub_igg:auto_generated.dataa[41]
dataa[42] => add_sub_igg:auto_generated.dataa[42]
dataa[43] => add_sub_igg:auto_generated.dataa[43]
dataa[44] => add_sub_igg:auto_generated.dataa[44]
dataa[45] => add_sub_igg:auto_generated.dataa[45]
dataa[46] => add_sub_igg:auto_generated.dataa[46]
dataa[47] => add_sub_igg:auto_generated.dataa[47]
dataa[48] => add_sub_igg:auto_generated.dataa[48]
dataa[49] => add_sub_igg:auto_generated.dataa[49]
datab[0] => add_sub_igg:auto_generated.datab[0]
datab[1] => add_sub_igg:auto_generated.datab[1]
datab[2] => add_sub_igg:auto_generated.datab[2]
datab[3] => add_sub_igg:auto_generated.datab[3]
datab[4] => add_sub_igg:auto_generated.datab[4]
datab[5] => add_sub_igg:auto_generated.datab[5]
datab[6] => add_sub_igg:auto_generated.datab[6]
datab[7] => add_sub_igg:auto_generated.datab[7]
datab[8] => add_sub_igg:auto_generated.datab[8]
datab[9] => add_sub_igg:auto_generated.datab[9]
datab[10] => add_sub_igg:auto_generated.datab[10]
datab[11] => add_sub_igg:auto_generated.datab[11]
datab[12] => add_sub_igg:auto_generated.datab[12]
datab[13] => add_sub_igg:auto_generated.datab[13]
datab[14] => add_sub_igg:auto_generated.datab[14]
datab[15] => add_sub_igg:auto_generated.datab[15]
datab[16] => add_sub_igg:auto_generated.datab[16]
datab[17] => add_sub_igg:auto_generated.datab[17]
datab[18] => add_sub_igg:auto_generated.datab[18]
datab[19] => add_sub_igg:auto_generated.datab[19]
datab[20] => add_sub_igg:auto_generated.datab[20]
datab[21] => add_sub_igg:auto_generated.datab[21]
datab[22] => add_sub_igg:auto_generated.datab[22]
datab[23] => add_sub_igg:auto_generated.datab[23]
datab[24] => add_sub_igg:auto_generated.datab[24]
datab[25] => add_sub_igg:auto_generated.datab[25]
datab[26] => add_sub_igg:auto_generated.datab[26]
datab[27] => add_sub_igg:auto_generated.datab[27]
datab[28] => add_sub_igg:auto_generated.datab[28]
datab[29] => add_sub_igg:auto_generated.datab[29]
datab[30] => add_sub_igg:auto_generated.datab[30]
datab[31] => add_sub_igg:auto_generated.datab[31]
datab[32] => add_sub_igg:auto_generated.datab[32]
datab[33] => add_sub_igg:auto_generated.datab[33]
datab[34] => add_sub_igg:auto_generated.datab[34]
datab[35] => add_sub_igg:auto_generated.datab[35]
datab[36] => add_sub_igg:auto_generated.datab[36]
datab[37] => add_sub_igg:auto_generated.datab[37]
datab[38] => add_sub_igg:auto_generated.datab[38]
datab[39] => add_sub_igg:auto_generated.datab[39]
datab[40] => add_sub_igg:auto_generated.datab[40]
datab[41] => add_sub_igg:auto_generated.datab[41]
datab[42] => add_sub_igg:auto_generated.datab[42]
datab[43] => add_sub_igg:auto_generated.datab[43]
datab[44] => add_sub_igg:auto_generated.datab[44]
datab[45] => add_sub_igg:auto_generated.datab[45]
datab[46] => add_sub_igg:auto_generated.datab[46]
datab[47] => add_sub_igg:auto_generated.datab[47]
datab[48] => add_sub_igg:auto_generated.datab[48]
datab[49] => add_sub_igg:auto_generated.datab[49]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_igg:auto_generated.result[0]
result[1] <= add_sub_igg:auto_generated.result[1]
result[2] <= add_sub_igg:auto_generated.result[2]
result[3] <= add_sub_igg:auto_generated.result[3]
result[4] <= add_sub_igg:auto_generated.result[4]
result[5] <= add_sub_igg:auto_generated.result[5]
result[6] <= add_sub_igg:auto_generated.result[6]
result[7] <= add_sub_igg:auto_generated.result[7]
result[8] <= add_sub_igg:auto_generated.result[8]
result[9] <= add_sub_igg:auto_generated.result[9]
result[10] <= add_sub_igg:auto_generated.result[10]
result[11] <= add_sub_igg:auto_generated.result[11]
result[12] <= add_sub_igg:auto_generated.result[12]
result[13] <= add_sub_igg:auto_generated.result[13]
result[14] <= add_sub_igg:auto_generated.result[14]
result[15] <= add_sub_igg:auto_generated.result[15]
result[16] <= add_sub_igg:auto_generated.result[16]
result[17] <= add_sub_igg:auto_generated.result[17]
result[18] <= add_sub_igg:auto_generated.result[18]
result[19] <= add_sub_igg:auto_generated.result[19]
result[20] <= add_sub_igg:auto_generated.result[20]
result[21] <= add_sub_igg:auto_generated.result[21]
result[22] <= add_sub_igg:auto_generated.result[22]
result[23] <= add_sub_igg:auto_generated.result[23]
result[24] <= add_sub_igg:auto_generated.result[24]
result[25] <= add_sub_igg:auto_generated.result[25]
result[26] <= add_sub_igg:auto_generated.result[26]
result[27] <= add_sub_igg:auto_generated.result[27]
result[28] <= add_sub_igg:auto_generated.result[28]
result[29] <= add_sub_igg:auto_generated.result[29]
result[30] <= add_sub_igg:auto_generated.result[30]
result[31] <= add_sub_igg:auto_generated.result[31]
result[32] <= add_sub_igg:auto_generated.result[32]
result[33] <= add_sub_igg:auto_generated.result[33]
result[34] <= add_sub_igg:auto_generated.result[34]
result[35] <= add_sub_igg:auto_generated.result[35]
result[36] <= add_sub_igg:auto_generated.result[36]
result[37] <= add_sub_igg:auto_generated.result[37]
result[38] <= add_sub_igg:auto_generated.result[38]
result[39] <= add_sub_igg:auto_generated.result[39]
result[40] <= add_sub_igg:auto_generated.result[40]
result[41] <= add_sub_igg:auto_generated.result[41]
result[42] <= add_sub_igg:auto_generated.result[42]
result[43] <= add_sub_igg:auto_generated.result[43]
result[44] <= add_sub_igg:auto_generated.result[44]
result[45] <= add_sub_igg:auto_generated.result[45]
result[46] <= add_sub_igg:auto_generated.result[46]
result[47] <= add_sub_igg:auto_generated.result[47]
result[48] <= add_sub_igg:auto_generated.result[48]
result[49] <= add_sub_igg:auto_generated.result[49]
cout <= <GND>
overflow <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_igg:auto_generated
dataa[0] => op_1.IN99
dataa[1] => op_1.IN97
dataa[2] => op_1.IN95
dataa[3] => op_1.IN93
dataa[4] => op_1.IN91
dataa[5] => op_1.IN89
dataa[6] => op_1.IN87
dataa[7] => op_1.IN85
dataa[8] => op_1.IN83
dataa[9] => op_1.IN81
dataa[10] => op_1.IN79
dataa[11] => op_1.IN77
dataa[12] => op_1.IN75
dataa[13] => op_1.IN73
dataa[14] => op_1.IN71
dataa[15] => op_1.IN69
dataa[16] => op_1.IN67
dataa[17] => op_1.IN65
dataa[18] => op_1.IN63
dataa[19] => op_1.IN61
dataa[20] => op_1.IN59
dataa[21] => op_1.IN57
dataa[22] => op_1.IN55
dataa[23] => op_1.IN53
dataa[24] => op_1.IN51
dataa[25] => op_1.IN49
dataa[26] => op_1.IN47
dataa[27] => op_1.IN45
dataa[28] => op_1.IN43
dataa[29] => op_1.IN41
dataa[30] => op_1.IN39
dataa[31] => op_1.IN37
dataa[32] => op_1.IN35
dataa[33] => op_1.IN33
dataa[34] => op_1.IN31
dataa[35] => op_1.IN29
dataa[36] => op_1.IN27
dataa[37] => op_1.IN25
dataa[38] => op_1.IN23
dataa[39] => op_1.IN21
dataa[40] => op_1.IN19
dataa[41] => op_1.IN17
dataa[42] => op_1.IN15
dataa[43] => op_1.IN13
dataa[44] => op_1.IN11
dataa[45] => op_1.IN9
dataa[46] => op_1.IN7
dataa[47] => op_1.IN5
dataa[48] => op_1.IN3
dataa[49] => op_1.IN1
datab[0] => op_1.IN100
datab[1] => op_1.IN98
datab[2] => op_1.IN96
datab[3] => op_1.IN94
datab[4] => op_1.IN92
datab[5] => op_1.IN90
datab[6] => op_1.IN88
datab[7] => op_1.IN86
datab[8] => op_1.IN84
datab[9] => op_1.IN82
datab[10] => op_1.IN80
datab[11] => op_1.IN78
datab[12] => op_1.IN76
datab[13] => op_1.IN74
datab[14] => op_1.IN72
datab[15] => op_1.IN70
datab[16] => op_1.IN68
datab[17] => op_1.IN66
datab[18] => op_1.IN64
datab[19] => op_1.IN62
datab[20] => op_1.IN60
datab[21] => op_1.IN58
datab[22] => op_1.IN56
datab[23] => op_1.IN54
datab[24] => op_1.IN52
datab[25] => op_1.IN50
datab[26] => op_1.IN48
datab[27] => op_1.IN46
datab[28] => op_1.IN44
datab[29] => op_1.IN42
datab[30] => op_1.IN40
datab[31] => op_1.IN38
datab[32] => op_1.IN36
datab[33] => op_1.IN34
datab[34] => op_1.IN32
datab[35] => op_1.IN30
datab[36] => op_1.IN28
datab[37] => op_1.IN26
datab[38] => op_1.IN24
datab[39] => op_1.IN22
datab[40] => op_1.IN20
datab[41] => op_1.IN18
datab[42] => op_1.IN16
datab[43] => op_1.IN14
datab[44] => op_1.IN12
datab[45] => op_1.IN10
datab[46] => op_1.IN8
datab[47] => op_1.IN6
datab[48] => op_1.IN4
datab[49] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_compare:cmpr2
dataa[0] => cmpr_cvh:auto_generated.dataa[0]
dataa[1] => cmpr_cvh:auto_generated.dataa[1]
dataa[2] => cmpr_cvh:auto_generated.dataa[2]
dataa[3] => cmpr_cvh:auto_generated.dataa[3]
dataa[4] => cmpr_cvh:auto_generated.dataa[4]
dataa[5] => cmpr_cvh:auto_generated.dataa[5]
dataa[6] => cmpr_cvh:auto_generated.dataa[6]
dataa[7] => cmpr_cvh:auto_generated.dataa[7]
dataa[8] => cmpr_cvh:auto_generated.dataa[8]
dataa[9] => cmpr_cvh:auto_generated.dataa[9]
dataa[10] => cmpr_cvh:auto_generated.dataa[10]
dataa[11] => cmpr_cvh:auto_generated.dataa[11]
dataa[12] => cmpr_cvh:auto_generated.dataa[12]
dataa[13] => cmpr_cvh:auto_generated.dataa[13]
dataa[14] => cmpr_cvh:auto_generated.dataa[14]
dataa[15] => cmpr_cvh:auto_generated.dataa[15]
dataa[16] => cmpr_cvh:auto_generated.dataa[16]
dataa[17] => cmpr_cvh:auto_generated.dataa[17]
dataa[18] => cmpr_cvh:auto_generated.dataa[18]
dataa[19] => cmpr_cvh:auto_generated.dataa[19]
dataa[20] => cmpr_cvh:auto_generated.dataa[20]
dataa[21] => cmpr_cvh:auto_generated.dataa[21]
dataa[22] => cmpr_cvh:auto_generated.dataa[22]
datab[0] => cmpr_cvh:auto_generated.datab[0]
datab[1] => cmpr_cvh:auto_generated.datab[1]
datab[2] => cmpr_cvh:auto_generated.datab[2]
datab[3] => cmpr_cvh:auto_generated.datab[3]
datab[4] => cmpr_cvh:auto_generated.datab[4]
datab[5] => cmpr_cvh:auto_generated.datab[5]
datab[6] => cmpr_cvh:auto_generated.datab[6]
datab[7] => cmpr_cvh:auto_generated.datab[7]
datab[8] => cmpr_cvh:auto_generated.datab[8]
datab[9] => cmpr_cvh:auto_generated.datab[9]
datab[10] => cmpr_cvh:auto_generated.datab[10]
datab[11] => cmpr_cvh:auto_generated.datab[11]
datab[12] => cmpr_cvh:auto_generated.datab[12]
datab[13] => cmpr_cvh:auto_generated.datab[13]
datab[14] => cmpr_cvh:auto_generated.datab[14]
datab[15] => cmpr_cvh:auto_generated.datab[15]
datab[16] => cmpr_cvh:auto_generated.datab[16]
datab[17] => cmpr_cvh:auto_generated.datab[17]
datab[18] => cmpr_cvh:auto_generated.datab[18]
datab[19] => cmpr_cvh:auto_generated.datab[19]
datab[20] => cmpr_cvh:auto_generated.datab[20]
datab[21] => cmpr_cvh:auto_generated.datab[21]
datab[22] => cmpr_cvh:auto_generated.datab[22]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_cvh:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cvh:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
dataa[22] => op_1.IN1
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
datab[22] => op_1.IN2


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:a1_prod
dataa[0] => mult_pet:auto_generated.dataa[0]
dataa[1] => mult_pet:auto_generated.dataa[1]
dataa[2] => mult_pet:auto_generated.dataa[2]
dataa[3] => mult_pet:auto_generated.dataa[3]
dataa[4] => mult_pet:auto_generated.dataa[4]
dataa[5] => mult_pet:auto_generated.dataa[5]
dataa[6] => mult_pet:auto_generated.dataa[6]
dataa[7] => mult_pet:auto_generated.dataa[7]
dataa[8] => mult_pet:auto_generated.dataa[8]
dataa[9] => mult_pet:auto_generated.dataa[9]
dataa[10] => mult_pet:auto_generated.dataa[10]
dataa[11] => mult_pet:auto_generated.dataa[11]
dataa[12] => mult_pet:auto_generated.dataa[12]
dataa[13] => mult_pet:auto_generated.dataa[13]
dataa[14] => mult_pet:auto_generated.dataa[14]
dataa[15] => mult_pet:auto_generated.dataa[15]
dataa[16] => mult_pet:auto_generated.dataa[16]
dataa[17] => mult_pet:auto_generated.dataa[17]
dataa[18] => mult_pet:auto_generated.dataa[18]
dataa[19] => mult_pet:auto_generated.dataa[19]
dataa[20] => mult_pet:auto_generated.dataa[20]
dataa[21] => mult_pet:auto_generated.dataa[21]
dataa[22] => mult_pet:auto_generated.dataa[22]
dataa[23] => mult_pet:auto_generated.dataa[23]
dataa[24] => mult_pet:auto_generated.dataa[24]
datab[0] => mult_pet:auto_generated.datab[0]
datab[1] => mult_pet:auto_generated.datab[1]
datab[2] => mult_pet:auto_generated.datab[2]
datab[3] => mult_pet:auto_generated.datab[3]
datab[4] => mult_pet:auto_generated.datab[4]
datab[5] => mult_pet:auto_generated.datab[5]
datab[6] => mult_pet:auto_generated.datab[6]
datab[7] => mult_pet:auto_generated.datab[7]
datab[8] => mult_pet:auto_generated.datab[8]
datab[9] => mult_pet:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_pet:auto_generated.aclr
clock => mult_pet:auto_generated.clock
clken => mult_pet:auto_generated.clken
result[0] <= mult_pet:auto_generated.result[0]
result[1] <= mult_pet:auto_generated.result[1]
result[2] <= mult_pet:auto_generated.result[2]
result[3] <= mult_pet:auto_generated.result[3]
result[4] <= mult_pet:auto_generated.result[4]
result[5] <= mult_pet:auto_generated.result[5]
result[6] <= mult_pet:auto_generated.result[6]
result[7] <= mult_pet:auto_generated.result[7]
result[8] <= mult_pet:auto_generated.result[8]
result[9] <= mult_pet:auto_generated.result[9]
result[10] <= mult_pet:auto_generated.result[10]
result[11] <= mult_pet:auto_generated.result[11]
result[12] <= mult_pet:auto_generated.result[12]
result[13] <= mult_pet:auto_generated.result[13]
result[14] <= mult_pet:auto_generated.result[14]
result[15] <= mult_pet:auto_generated.result[15]
result[16] <= mult_pet:auto_generated.result[16]
result[17] <= mult_pet:auto_generated.result[17]
result[18] <= mult_pet:auto_generated.result[18]
result[19] <= mult_pet:auto_generated.result[19]
result[20] <= mult_pet:auto_generated.result[20]
result[21] <= mult_pet:auto_generated.result[21]
result[22] <= mult_pet:auto_generated.result[22]
result[23] <= mult_pet:auto_generated.result[23]
result[24] <= mult_pet:auto_generated.result[24]
result[25] <= mult_pet:auto_generated.result[25]
result[26] <= mult_pet:auto_generated.result[26]
result[27] <= mult_pet:auto_generated.result[27]
result[28] <= mult_pet:auto_generated.result[28]
result[29] <= mult_pet:auto_generated.result[29]
result[30] <= mult_pet:auto_generated.result[30]
result[31] <= mult_pet:auto_generated.result[31]
result[32] <= mult_pet:auto_generated.result[32]
result[33] <= mult_pet:auto_generated.result[33]
result[34] <= mult_pet:auto_generated.result[34]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:a1_prod|mult_pet:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:b1_prod
dataa[0] => mult_net:auto_generated.dataa[0]
dataa[1] => mult_net:auto_generated.dataa[1]
dataa[2] => mult_net:auto_generated.dataa[2]
dataa[3] => mult_net:auto_generated.dataa[3]
dataa[4] => mult_net:auto_generated.dataa[4]
dataa[5] => mult_net:auto_generated.dataa[5]
dataa[6] => mult_net:auto_generated.dataa[6]
dataa[7] => mult_net:auto_generated.dataa[7]
dataa[8] => mult_net:auto_generated.dataa[8]
dataa[9] => mult_net:auto_generated.dataa[9]
dataa[10] => mult_net:auto_generated.dataa[10]
dataa[11] => mult_net:auto_generated.dataa[11]
dataa[12] => mult_net:auto_generated.dataa[12]
dataa[13] => mult_net:auto_generated.dataa[13]
dataa[14] => mult_net:auto_generated.dataa[14]
dataa[15] => mult_net:auto_generated.dataa[15]
dataa[16] => mult_net:auto_generated.dataa[16]
dataa[17] => mult_net:auto_generated.dataa[17]
dataa[18] => mult_net:auto_generated.dataa[18]
dataa[19] => mult_net:auto_generated.dataa[19]
dataa[20] => mult_net:auto_generated.dataa[20]
dataa[21] => mult_net:auto_generated.dataa[21]
dataa[22] => mult_net:auto_generated.dataa[22]
dataa[23] => mult_net:auto_generated.dataa[23]
datab[0] => mult_net:auto_generated.datab[0]
datab[1] => mult_net:auto_generated.datab[1]
datab[2] => mult_net:auto_generated.datab[2]
datab[3] => mult_net:auto_generated.datab[3]
datab[4] => mult_net:auto_generated.datab[4]
datab[5] => mult_net:auto_generated.datab[5]
datab[6] => mult_net:auto_generated.datab[6]
datab[7] => mult_net:auto_generated.datab[7]
datab[8] => mult_net:auto_generated.datab[8]
datab[9] => mult_net:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_net:auto_generated.aclr
clock => mult_net:auto_generated.clock
clken => mult_net:auto_generated.clken
result[0] <= mult_net:auto_generated.result[0]
result[1] <= mult_net:auto_generated.result[1]
result[2] <= mult_net:auto_generated.result[2]
result[3] <= mult_net:auto_generated.result[3]
result[4] <= mult_net:auto_generated.result[4]
result[5] <= mult_net:auto_generated.result[5]
result[6] <= mult_net:auto_generated.result[6]
result[7] <= mult_net:auto_generated.result[7]
result[8] <= mult_net:auto_generated.result[8]
result[9] <= mult_net:auto_generated.result[9]
result[10] <= mult_net:auto_generated.result[10]
result[11] <= mult_net:auto_generated.result[11]
result[12] <= mult_net:auto_generated.result[12]
result[13] <= mult_net:auto_generated.result[13]
result[14] <= mult_net:auto_generated.result[14]
result[15] <= mult_net:auto_generated.result[15]
result[16] <= mult_net:auto_generated.result[16]
result[17] <= mult_net:auto_generated.result[17]
result[18] <= mult_net:auto_generated.result[18]
result[19] <= mult_net:auto_generated.result[19]
result[20] <= mult_net:auto_generated.result[20]
result[21] <= mult_net:auto_generated.result[21]
result[22] <= mult_net:auto_generated.result[22]
result[23] <= mult_net:auto_generated.result[23]
result[24] <= mult_net:auto_generated.result[24]
result[25] <= mult_net:auto_generated.result[25]
result[26] <= mult_net:auto_generated.result[26]
result[27] <= mult_net:auto_generated.result[27]
result[28] <= mult_net:auto_generated.result[28]
result[29] <= mult_net:auto_generated.result[29]
result[30] <= mult_net:auto_generated.result[30]
result[31] <= mult_net:auto_generated.result[31]
result[32] <= mult_net:auto_generated.result[32]
result[33] <= mult_net:auto_generated.result[33]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_0
dataa[0] => mult_0ft:auto_generated.dataa[0]
dataa[1] => mult_0ft:auto_generated.dataa[1]
dataa[2] => mult_0ft:auto_generated.dataa[2]
dataa[3] => mult_0ft:auto_generated.dataa[3]
dataa[4] => mult_0ft:auto_generated.dataa[4]
dataa[5] => mult_0ft:auto_generated.dataa[5]
dataa[6] => mult_0ft:auto_generated.dataa[6]
dataa[7] => mult_0ft:auto_generated.dataa[7]
dataa[8] => mult_0ft:auto_generated.dataa[8]
dataa[9] => mult_0ft:auto_generated.dataa[9]
dataa[10] => mult_0ft:auto_generated.dataa[10]
dataa[11] => mult_0ft:auto_generated.dataa[11]
dataa[12] => mult_0ft:auto_generated.dataa[12]
dataa[13] => mult_0ft:auto_generated.dataa[13]
dataa[14] => mult_0ft:auto_generated.dataa[14]
dataa[15] => mult_0ft:auto_generated.dataa[15]
dataa[16] => mult_0ft:auto_generated.dataa[16]
datab[0] => mult_0ft:auto_generated.datab[0]
datab[1] => mult_0ft:auto_generated.datab[1]
datab[2] => mult_0ft:auto_generated.datab[2]
datab[3] => mult_0ft:auto_generated.datab[3]
datab[4] => mult_0ft:auto_generated.datab[4]
datab[5] => mult_0ft:auto_generated.datab[5]
datab[6] => mult_0ft:auto_generated.datab[6]
datab[7] => mult_0ft:auto_generated.datab[7]
datab[8] => mult_0ft:auto_generated.datab[8]
datab[9] => mult_0ft:auto_generated.datab[9]
datab[10] => mult_0ft:auto_generated.datab[10]
datab[11] => mult_0ft:auto_generated.datab[11]
datab[12] => mult_0ft:auto_generated.datab[12]
datab[13] => mult_0ft:auto_generated.datab[13]
datab[14] => mult_0ft:auto_generated.datab[14]
datab[15] => mult_0ft:auto_generated.datab[15]
datab[16] => mult_0ft:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_0ft:auto_generated.aclr
clock => mult_0ft:auto_generated.clock
clken => mult_0ft:auto_generated.clken
result[0] <= mult_0ft:auto_generated.result[0]
result[1] <= mult_0ft:auto_generated.result[1]
result[2] <= mult_0ft:auto_generated.result[2]
result[3] <= mult_0ft:auto_generated.result[3]
result[4] <= mult_0ft:auto_generated.result[4]
result[5] <= mult_0ft:auto_generated.result[5]
result[6] <= mult_0ft:auto_generated.result[6]
result[7] <= mult_0ft:auto_generated.result[7]
result[8] <= mult_0ft:auto_generated.result[8]
result[9] <= mult_0ft:auto_generated.result[9]
result[10] <= mult_0ft:auto_generated.result[10]
result[11] <= mult_0ft:auto_generated.result[11]
result[12] <= mult_0ft:auto_generated.result[12]
result[13] <= mult_0ft:auto_generated.result[13]
result[14] <= mult_0ft:auto_generated.result[14]
result[15] <= mult_0ft:auto_generated.result[15]
result[16] <= mult_0ft:auto_generated.result[16]
result[17] <= mult_0ft:auto_generated.result[17]
result[18] <= mult_0ft:auto_generated.result[18]
result[19] <= mult_0ft:auto_generated.result[19]
result[20] <= mult_0ft:auto_generated.result[20]
result[21] <= mult_0ft:auto_generated.result[21]
result[22] <= mult_0ft:auto_generated.result[22]
result[23] <= mult_0ft:auto_generated.result[23]
result[24] <= mult_0ft:auto_generated.result[24]
result[25] <= mult_0ft:auto_generated.result[25]
result[26] <= mult_0ft:auto_generated.result[26]
result[27] <= mult_0ft:auto_generated.result[27]
result[28] <= mult_0ft:auto_generated.result[28]
result[29] <= mult_0ft:auto_generated.result[29]
result[30] <= mult_0ft:auto_generated.result[30]
result[31] <= mult_0ft:auto_generated.result[31]
result[32] <= mult_0ft:auto_generated.result[32]
result[33] <= mult_0ft:auto_generated.result[33]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0ft:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_1
dataa[0] => mult_0ft:auto_generated.dataa[0]
dataa[1] => mult_0ft:auto_generated.dataa[1]
dataa[2] => mult_0ft:auto_generated.dataa[2]
dataa[3] => mult_0ft:auto_generated.dataa[3]
dataa[4] => mult_0ft:auto_generated.dataa[4]
dataa[5] => mult_0ft:auto_generated.dataa[5]
dataa[6] => mult_0ft:auto_generated.dataa[6]
dataa[7] => mult_0ft:auto_generated.dataa[7]
dataa[8] => mult_0ft:auto_generated.dataa[8]
dataa[9] => mult_0ft:auto_generated.dataa[9]
dataa[10] => mult_0ft:auto_generated.dataa[10]
dataa[11] => mult_0ft:auto_generated.dataa[11]
dataa[12] => mult_0ft:auto_generated.dataa[12]
dataa[13] => mult_0ft:auto_generated.dataa[13]
dataa[14] => mult_0ft:auto_generated.dataa[14]
dataa[15] => mult_0ft:auto_generated.dataa[15]
dataa[16] => mult_0ft:auto_generated.dataa[16]
datab[0] => mult_0ft:auto_generated.datab[0]
datab[1] => mult_0ft:auto_generated.datab[1]
datab[2] => mult_0ft:auto_generated.datab[2]
datab[3] => mult_0ft:auto_generated.datab[3]
datab[4] => mult_0ft:auto_generated.datab[4]
datab[5] => mult_0ft:auto_generated.datab[5]
datab[6] => mult_0ft:auto_generated.datab[6]
datab[7] => mult_0ft:auto_generated.datab[7]
datab[8] => mult_0ft:auto_generated.datab[8]
datab[9] => mult_0ft:auto_generated.datab[9]
datab[10] => mult_0ft:auto_generated.datab[10]
datab[11] => mult_0ft:auto_generated.datab[11]
datab[12] => mult_0ft:auto_generated.datab[12]
datab[13] => mult_0ft:auto_generated.datab[13]
datab[14] => mult_0ft:auto_generated.datab[14]
datab[15] => mult_0ft:auto_generated.datab[15]
datab[16] => mult_0ft:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_0ft:auto_generated.aclr
clock => mult_0ft:auto_generated.clock
clken => mult_0ft:auto_generated.clken
result[0] <= mult_0ft:auto_generated.result[0]
result[1] <= mult_0ft:auto_generated.result[1]
result[2] <= mult_0ft:auto_generated.result[2]
result[3] <= mult_0ft:auto_generated.result[3]
result[4] <= mult_0ft:auto_generated.result[4]
result[5] <= mult_0ft:auto_generated.result[5]
result[6] <= mult_0ft:auto_generated.result[6]
result[7] <= mult_0ft:auto_generated.result[7]
result[8] <= mult_0ft:auto_generated.result[8]
result[9] <= mult_0ft:auto_generated.result[9]
result[10] <= mult_0ft:auto_generated.result[10]
result[11] <= mult_0ft:auto_generated.result[11]
result[12] <= mult_0ft:auto_generated.result[12]
result[13] <= mult_0ft:auto_generated.result[13]
result[14] <= mult_0ft:auto_generated.result[14]
result[15] <= mult_0ft:auto_generated.result[15]
result[16] <= mult_0ft:auto_generated.result[16]
result[17] <= mult_0ft:auto_generated.result[17]
result[18] <= mult_0ft:auto_generated.result[18]
result[19] <= mult_0ft:auto_generated.result[19]
result[20] <= mult_0ft:auto_generated.result[20]
result[21] <= mult_0ft:auto_generated.result[21]
result[22] <= mult_0ft:auto_generated.result[22]
result[23] <= mult_0ft:auto_generated.result[23]
result[24] <= mult_0ft:auto_generated.result[24]
result[25] <= mult_0ft:auto_generated.result[25]
result[26] <= mult_0ft:auto_generated.result[26]
result[27] <= mult_0ft:auto_generated.result[27]
result[28] <= mult_0ft:auto_generated.result[28]
result[29] <= mult_0ft:auto_generated.result[29]
result[30] <= mult_0ft:auto_generated.result[30]
result[31] <= mult_0ft:auto_generated.result[31]
result[32] <= mult_0ft:auto_generated.result[32]
result[33] <= mult_0ft:auto_generated.result[33]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:remainder_mult_0
dataa[0] => mult_uet:auto_generated.dataa[0]
dataa[1] => mult_uet:auto_generated.dataa[1]
dataa[2] => mult_uet:auto_generated.dataa[2]
dataa[3] => mult_uet:auto_generated.dataa[3]
dataa[4] => mult_uet:auto_generated.dataa[4]
dataa[5] => mult_uet:auto_generated.dataa[5]
dataa[6] => mult_uet:auto_generated.dataa[6]
dataa[7] => mult_uet:auto_generated.dataa[7]
dataa[8] => mult_uet:auto_generated.dataa[8]
dataa[9] => mult_uet:auto_generated.dataa[9]
dataa[10] => mult_uet:auto_generated.dataa[10]
dataa[11] => mult_uet:auto_generated.dataa[11]
dataa[12] => mult_uet:auto_generated.dataa[12]
dataa[13] => mult_uet:auto_generated.dataa[13]
dataa[14] => mult_uet:auto_generated.dataa[14]
dataa[15] => mult_uet:auto_generated.dataa[15]
dataa[16] => mult_uet:auto_generated.dataa[16]
dataa[17] => mult_uet:auto_generated.dataa[17]
dataa[18] => mult_uet:auto_generated.dataa[18]
dataa[19] => mult_uet:auto_generated.dataa[19]
dataa[20] => mult_uet:auto_generated.dataa[20]
dataa[21] => mult_uet:auto_generated.dataa[21]
dataa[22] => mult_uet:auto_generated.dataa[22]
dataa[23] => mult_uet:auto_generated.dataa[23]
dataa[24] => mult_uet:auto_generated.dataa[24]
dataa[25] => mult_uet:auto_generated.dataa[25]
dataa[26] => mult_uet:auto_generated.dataa[26]
dataa[27] => mult_uet:auto_generated.dataa[27]
dataa[28] => mult_uet:auto_generated.dataa[28]
dataa[29] => mult_uet:auto_generated.dataa[29]
dataa[30] => mult_uet:auto_generated.dataa[30]
dataa[31] => mult_uet:auto_generated.dataa[31]
dataa[32] => mult_uet:auto_generated.dataa[32]
dataa[33] => mult_uet:auto_generated.dataa[33]
datab[0] => mult_uet:auto_generated.datab[0]
datab[1] => mult_uet:auto_generated.datab[1]
datab[2] => mult_uet:auto_generated.datab[2]
datab[3] => mult_uet:auto_generated.datab[3]
datab[4] => mult_uet:auto_generated.datab[4]
datab[5] => mult_uet:auto_generated.datab[5]
datab[6] => mult_uet:auto_generated.datab[6]
datab[7] => mult_uet:auto_generated.datab[7]
datab[8] => mult_uet:auto_generated.datab[8]
datab[9] => mult_uet:auto_generated.datab[9]
datab[10] => mult_uet:auto_generated.datab[10]
datab[11] => mult_uet:auto_generated.datab[11]
datab[12] => mult_uet:auto_generated.datab[12]
datab[13] => mult_uet:auto_generated.datab[13]
datab[14] => mult_uet:auto_generated.datab[14]
datab[15] => mult_uet:auto_generated.datab[15]
datab[16] => mult_uet:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_uet:auto_generated.aclr
clock => mult_uet:auto_generated.clock
clken => mult_uet:auto_generated.clken
result[0] <= mult_uet:auto_generated.result[0]
result[1] <= mult_uet:auto_generated.result[1]
result[2] <= mult_uet:auto_generated.result[2]
result[3] <= mult_uet:auto_generated.result[3]
result[4] <= mult_uet:auto_generated.result[4]
result[5] <= mult_uet:auto_generated.result[5]
result[6] <= mult_uet:auto_generated.result[6]
result[7] <= mult_uet:auto_generated.result[7]
result[8] <= mult_uet:auto_generated.result[8]
result[9] <= mult_uet:auto_generated.result[9]
result[10] <= mult_uet:auto_generated.result[10]
result[11] <= mult_uet:auto_generated.result[11]
result[12] <= mult_uet:auto_generated.result[12]
result[13] <= mult_uet:auto_generated.result[13]
result[14] <= mult_uet:auto_generated.result[14]
result[15] <= mult_uet:auto_generated.result[15]
result[16] <= mult_uet:auto_generated.result[16]
result[17] <= mult_uet:auto_generated.result[17]
result[18] <= mult_uet:auto_generated.result[18]
result[19] <= mult_uet:auto_generated.result[19]
result[20] <= mult_uet:auto_generated.result[20]
result[21] <= mult_uet:auto_generated.result[21]
result[22] <= mult_uet:auto_generated.result[22]
result[23] <= mult_uet:auto_generated.result[23]
result[24] <= mult_uet:auto_generated.result[24]
result[25] <= mult_uet:auto_generated.result[25]
result[26] <= mult_uet:auto_generated.result[26]
result[27] <= mult_uet:auto_generated.result[27]
result[28] <= mult_uet:auto_generated.result[28]
result[29] <= mult_uet:auto_generated.result[29]
result[30] <= mult_uet:auto_generated.result[30]
result[31] <= mult_uet:auto_generated.result[31]
result[32] <= mult_uet:auto_generated.result[32]
result[33] <= mult_uet:auto_generated.result[33]
result[34] <= mult_uet:auto_generated.result[34]
result[35] <= mult_uet:auto_generated.result[35]
result[36] <= mult_uet:auto_generated.result[36]
result[37] <= mult_uet:auto_generated.result[37]
result[38] <= mult_uet:auto_generated.result[38]
result[39] <= mult_uet:auto_generated.result[39]
result[40] <= mult_uet:auto_generated.result[40]
result[41] <= mult_uet:auto_generated.result[41]
result[42] <= mult_uet:auto_generated.result[42]
result[43] <= mult_uet:auto_generated.result[43]
result[44] <= mult_uet:auto_generated.result[44]
result[45] <= mult_uet:auto_generated.result[45]
result[46] <= mult_uet:auto_generated.result[46]
result[47] <= mult_uet:auto_generated.result[47]
result[48] <= mult_uet:auto_generated.result[48]
result[49] <= mult_uet:auto_generated.result[49]
result[50] <= mult_uet:auto_generated.result[50]


|PID_controller|velocityCalculator:inst1|altfp_div0:divider1|altfp_div0_altfp_div_o7h:altfp_div0_altfp_div_o7h_component|altfp_div0_altfp_div_pst_04f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
dataa[28] => mac_mult3.DATAA10
dataa[29] => mac_mult3.DATAA11
dataa[30] => mac_mult3.DATAA12
dataa[31] => mac_mult3.DATAA13
dataa[32] => mac_mult3.DATAA14
dataa[33] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult3.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult3.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft8a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft8a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft8a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft8a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft8a[32].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|lpm_constant2:1200_InHex
result[0] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[0]
result[1] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[1]
result[2] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[2]
result[3] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[3]
result[4] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[4]
result[5] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[5]
result[6] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[6]
result[7] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[7]
result[8] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[8]
result[9] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[9]
result[10] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[10]
result[11] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[11]
result[12] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[12]
result[13] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[13]
result[14] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[14]
result[15] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[15]
result[16] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[16]
result[17] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[17]
result[18] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[18]
result[19] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[19]
result[20] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[20]
result[21] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[21]
result[22] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[22]
result[23] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[23]
result[24] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[24]
result[25] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[25]
result[26] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[26]
result[27] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[27]
result[28] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[28]
result[29] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[29]
result[30] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[30]
result[31] <= lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component.result[31]


|PID_controller|lpm_constant2:1200_InHex|lpm_constant2_lpm_constant_i19:lpm_constant2_lpm_constant_i19_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|PID_controller|altfp_convert2:inst2
clock => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.clock
dataa[0] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[0]
dataa[1] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[1]
dataa[2] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[2]
dataa[3] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[3]
dataa[4] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[4]
dataa[5] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[5]
dataa[6] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[6]
dataa[7] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[7]
dataa[8] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[8]
dataa[9] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[9]
dataa[10] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[10]
dataa[11] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[11]
dataa[12] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[12]
dataa[13] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[13]
dataa[14] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[14]
dataa[15] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[15]
dataa[16] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[16]
dataa[17] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[17]
dataa[18] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[18]
dataa[19] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[19]
dataa[20] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[20]
dataa[21] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[21]
dataa[22] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[22]
dataa[23] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[23]
dataa[24] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[24]
dataa[25] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[25]
dataa[26] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[26]
dataa[27] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[27]
dataa[28] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[28]
dataa[29] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[29]
dataa[30] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[30]
dataa[31] => altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.dataa[31]
result[0] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[0]
result[1] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[1]
result[2] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[2]
result[3] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[3]
result[4] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[4]
result[5] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[5]
result[6] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[6]
result[7] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[7]
result[8] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[8]
result[9] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[9]
result[10] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[10]
result[11] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[11]
result[12] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[12]
result[13] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[13]
result[14] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[14]
result[15] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[15]
result[16] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[16]
result[17] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[17]
result[18] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[18]
result[19] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[19]
result[20] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[20]
result[21] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[21]
result[22] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[22]
result[23] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[23]
result[24] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[24]
result[25] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[25]
result[26] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[26]
result[27] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[27]
result[28] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[28]
result[29] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[29]
result[30] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[30]
result[31] <= altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component.result[31]


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component
clock => altfp_convert2_altbarrel_shift_grf:altbarrel_shift6.clock
clock => sign_input_reg4.CLK
clock => sign_input_reg3.CLK
clock => sign_input_reg2.CLK
clock => sign_input_reg1.CLK
clock => power2_value_reg[0].CLK
clock => power2_value_reg[1].CLK
clock => power2_value_reg[2].CLK
clock => power2_value_reg[3].CLK
clock => power2_value_reg[4].CLK
clock => power2_value_reg[5].CLK
clock => max_shift_reg.CLK
clock => max_shift_exceeder_reg.CLK
clock => mantissa_input_reg[0].CLK
clock => mantissa_input_reg[1].CLK
clock => mantissa_input_reg[2].CLK
clock => mantissa_input_reg[3].CLK
clock => mantissa_input_reg[4].CLK
clock => mantissa_input_reg[5].CLK
clock => mantissa_input_reg[6].CLK
clock => mantissa_input_reg[7].CLK
clock => mantissa_input_reg[8].CLK
clock => mantissa_input_reg[9].CLK
clock => mantissa_input_reg[10].CLK
clock => mantissa_input_reg[11].CLK
clock => mantissa_input_reg[12].CLK
clock => mantissa_input_reg[13].CLK
clock => mantissa_input_reg[14].CLK
clock => mantissa_input_reg[15].CLK
clock => mantissa_input_reg[16].CLK
clock => mantissa_input_reg[17].CLK
clock => mantissa_input_reg[18].CLK
clock => mantissa_input_reg[19].CLK
clock => mantissa_input_reg[20].CLK
clock => mantissa_input_reg[21].CLK
clock => mantissa_input_reg[22].CLK
clock => man_or_reg4.CLK
clock => man_or_reg3.CLK
clock => man_or_reg2.CLK
clock => man_or2_reg1.CLK
clock => man_or1_reg1.CLK
clock => lowest_int_sel_reg.CLK
clock => integer_rounded_reg[0].CLK
clock => integer_rounded_reg[1].CLK
clock => integer_rounded_reg[2].CLK
clock => integer_rounded_reg[3].CLK
clock => integer_rounded_reg[4].CLK
clock => integer_rounded_reg[5].CLK
clock => integer_rounded_reg[6].CLK
clock => integer_rounded_reg[7].CLK
clock => integer_rounded_reg[8].CLK
clock => integer_rounded_reg[9].CLK
clock => integer_rounded_reg[10].CLK
clock => integer_rounded_reg[11].CLK
clock => integer_rounded_reg[12].CLK
clock => integer_rounded_reg[13].CLK
clock => integer_rounded_reg[14].CLK
clock => integer_rounded_reg[15].CLK
clock => integer_rounded_reg[16].CLK
clock => integer_rounded_reg[17].CLK
clock => integer_rounded_reg[18].CLK
clock => integer_rounded_reg[19].CLK
clock => integer_rounded_reg[20].CLK
clock => integer_rounded_reg[21].CLK
clock => integer_rounded_reg[22].CLK
clock => integer_rounded_reg[23].CLK
clock => integer_rounded_reg[24].CLK
clock => integer_rounded_reg[25].CLK
clock => integer_rounded_reg[26].CLK
clock => integer_rounded_reg[27].CLK
clock => integer_rounded_reg[28].CLK
clock => integer_rounded_reg[29].CLK
clock => integer_rounded_reg[30].CLK
clock => integer_result_reg[0].CLK
clock => integer_result_reg[1].CLK
clock => integer_result_reg[2].CLK
clock => integer_result_reg[3].CLK
clock => integer_result_reg[4].CLK
clock => integer_result_reg[5].CLK
clock => integer_result_reg[6].CLK
clock => integer_result_reg[7].CLK
clock => integer_result_reg[8].CLK
clock => integer_result_reg[9].CLK
clock => integer_result_reg[10].CLK
clock => integer_result_reg[11].CLK
clock => integer_result_reg[12].CLK
clock => integer_result_reg[13].CLK
clock => integer_result_reg[14].CLK
clock => integer_result_reg[15].CLK
clock => integer_result_reg[16].CLK
clock => integer_result_reg[17].CLK
clock => integer_result_reg[18].CLK
clock => integer_result_reg[19].CLK
clock => integer_result_reg[20].CLK
clock => integer_result_reg[21].CLK
clock => integer_result_reg[22].CLK
clock => integer_result_reg[23].CLK
clock => integer_result_reg[24].CLK
clock => integer_result_reg[25].CLK
clock => integer_result_reg[26].CLK
clock => integer_result_reg[27].CLK
clock => integer_result_reg[28].CLK
clock => integer_result_reg[29].CLK
clock => integer_result_reg[30].CLK
clock => integer_result_reg[31].CLK
clock => int_or_reg3.CLK
clock => int_or_reg2.CLK
clock => int_or2_reg1.CLK
clock => int_or1_reg1.CLK
clock => exp_or_reg4.CLK
clock => exp_or_reg3.CLK
clock => exp_or_reg2.CLK
clock => exp_or_reg1.CLK
clock => exp_and_reg4.CLK
clock => exp_and_reg3.CLK
clock => exp_and_reg2.CLK
clock => exp_and_reg1.CLK
clock => exceed_upper_limit_reg4.CLK
clock => exceed_upper_limit_reg3.CLK
clock => exceed_upper_limit_reg2.CLK
clock => exceed_upper_limit_reg1.CLK
clock => equal_upper_limit_reg3.CLK
clock => equal_upper_limit_reg2.CLK
clock => equal_upper_limit_reg1.CLK
clock => dataa_reg[0].CLK
clock => dataa_reg[1].CLK
clock => dataa_reg[2].CLK
clock => dataa_reg[3].CLK
clock => dataa_reg[4].CLK
clock => dataa_reg[5].CLK
clock => dataa_reg[6].CLK
clock => dataa_reg[7].CLK
clock => dataa_reg[8].CLK
clock => dataa_reg[9].CLK
clock => dataa_reg[10].CLK
clock => dataa_reg[11].CLK
clock => dataa_reg[12].CLK
clock => dataa_reg[13].CLK
clock => dataa_reg[14].CLK
clock => dataa_reg[15].CLK
clock => dataa_reg[16].CLK
clock => dataa_reg[17].CLK
clock => dataa_reg[18].CLK
clock => dataa_reg[19].CLK
clock => dataa_reg[20].CLK
clock => dataa_reg[21].CLK
clock => dataa_reg[22].CLK
clock => dataa_reg[23].CLK
clock => dataa_reg[24].CLK
clock => dataa_reg[25].CLK
clock => dataa_reg[26].CLK
clock => dataa_reg[27].CLK
clock => dataa_reg[28].CLK
clock => dataa_reg[29].CLK
clock => dataa_reg[30].CLK
clock => dataa_reg[31].CLK
clock => below_lower_limit2_reg4.CLK
clock => below_lower_limit2_reg3.CLK
clock => below_lower_limit2_reg2.CLK
clock => below_lower_limit2_reg1.CLK
clock => below_lower_limit1_reg3.CLK
clock => below_lower_limit1_reg2.CLK
clock => below_lower_limit1_reg1.CLK
clock => added_power2_reg[0].CLK
clock => added_power2_reg[1].CLK
clock => added_power2_reg[2].CLK
clock => added_power2_reg[3].CLK
clock => added_power2_reg[4].CLK
clock => added_power2_reg[5].CLK
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg[23].DATAIN
dataa[24] => dataa_reg[24].DATAIN
dataa[25] => dataa_reg[25].DATAIN
dataa[26] => dataa_reg[26].DATAIN
dataa[27] => dataa_reg[27].DATAIN
dataa[28] => dataa_reg[28].DATAIN
dataa[29] => dataa_reg[29].DATAIN
dataa[30] => dataa_reg[30].DATAIN
dataa[31] => dataa_reg[31].DATAIN
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= integer_result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= integer_result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= integer_result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= integer_result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= integer_result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= integer_result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= integer_result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= integer_result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= integer_result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= integer_result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= integer_result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= integer_result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= integer_result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= integer_result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= integer_result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= integer_result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= integer_result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= integer_result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= integer_result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= integer_result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= integer_result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= integer_result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= integer_result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= integer_result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|altfp_convert2_altbarrel_shift_grf:altbarrel_shift6
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper2d[34].ACLR
aclr => sbit_piper2d[35].ACLR
aclr => sbit_piper2d[36].ACLR
aclr => sbit_piper2d[37].ACLR
aclr => sbit_piper2d[38].ACLR
aclr => sbit_piper2d[39].ACLR
aclr => sbit_piper2d[40].ACLR
aclr => sbit_piper2d[41].ACLR
aclr => sbit_piper2d[42].ACLR
aclr => sbit_piper2d[43].ACLR
aclr => sbit_piper2d[44].ACLR
aclr => sbit_piper2d[45].ACLR
aclr => sbit_piper2d[46].ACLR
aclr => sbit_piper2d[47].ACLR
aclr => sbit_piper2d[48].ACLR
aclr => sbit_piper2d[49].ACLR
aclr => sbit_piper2d[50].ACLR
aclr => sbit_piper2d[51].ACLR
aclr => sbit_piper2d[52].ACLR
aclr => sbit_piper2d[53].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => sbit_piper1d[34].ACLR
aclr => sbit_piper1d[35].ACLR
aclr => sbit_piper1d[36].ACLR
aclr => sbit_piper1d[37].ACLR
aclr => sbit_piper1d[38].ACLR
aclr => sbit_piper1d[39].ACLR
aclr => sbit_piper1d[40].ACLR
aclr => sbit_piper1d[41].ACLR
aclr => sbit_piper1d[42].ACLR
aclr => sbit_piper1d[43].ACLR
aclr => sbit_piper1d[44].ACLR
aclr => sbit_piper1d[45].ACLR
aclr => sbit_piper1d[46].ACLR
aclr => sbit_piper1d[47].ACLR
aclr => sbit_piper1d[48].ACLR
aclr => sbit_piper1d[49].ACLR
aclr => sbit_piper1d[50].ACLR
aclr => sbit_piper1d[51].ACLR
aclr => sbit_piper1d[52].ACLR
aclr => sbit_piper1d[53].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec5r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[53].ENA
clk_en => sbit_piper1d[52].ENA
clk_en => sbit_piper1d[51].ENA
clk_en => sbit_piper1d[50].ENA
clk_en => sbit_piper1d[49].ENA
clk_en => sbit_piper1d[48].ENA
clk_en => sbit_piper1d[47].ENA
clk_en => sbit_piper1d[46].ENA
clk_en => sbit_piper1d[45].ENA
clk_en => sbit_piper1d[44].ENA
clk_en => sbit_piper1d[43].ENA
clk_en => sbit_piper1d[42].ENA
clk_en => sbit_piper1d[41].ENA
clk_en => sbit_piper1d[40].ENA
clk_en => sbit_piper1d[39].ENA
clk_en => sbit_piper1d[38].ENA
clk_en => sbit_piper1d[37].ENA
clk_en => sbit_piper1d[36].ENA
clk_en => sbit_piper1d[35].ENA
clk_en => sbit_piper1d[34].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[53].ENA
clk_en => sbit_piper2d[52].ENA
clk_en => sbit_piper2d[51].ENA
clk_en => sbit_piper2d[50].ENA
clk_en => sbit_piper2d[49].ENA
clk_en => sbit_piper2d[48].ENA
clk_en => sbit_piper2d[47].ENA
clk_en => sbit_piper2d[46].ENA
clk_en => sbit_piper2d[45].ENA
clk_en => sbit_piper2d[44].ENA
clk_en => sbit_piper2d[43].ENA
clk_en => sbit_piper2d[42].ENA
clk_en => sbit_piper2d[41].ENA
clk_en => sbit_piper2d[40].ENA
clk_en => sbit_piper2d[39].ENA
clk_en => sbit_piper2d[38].ENA
clk_en => sbit_piper2d[37].ENA
clk_en => sbit_piper2d[36].ENA
clk_en => sbit_piper2d[35].ENA
clk_en => sbit_piper2d[34].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper2d[34].CLK
clock => sbit_piper2d[35].CLK
clock => sbit_piper2d[36].CLK
clock => sbit_piper2d[37].CLK
clock => sbit_piper2d[38].CLK
clock => sbit_piper2d[39].CLK
clock => sbit_piper2d[40].CLK
clock => sbit_piper2d[41].CLK
clock => sbit_piper2d[42].CLK
clock => sbit_piper2d[43].CLK
clock => sbit_piper2d[44].CLK
clock => sbit_piper2d[45].CLK
clock => sbit_piper2d[46].CLK
clock => sbit_piper2d[47].CLK
clock => sbit_piper2d[48].CLK
clock => sbit_piper2d[49].CLK
clock => sbit_piper2d[50].CLK
clock => sbit_piper2d[51].CLK
clock => sbit_piper2d[52].CLK
clock => sbit_piper2d[53].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => sbit_piper1d[34].CLK
clock => sbit_piper1d[35].CLK
clock => sbit_piper1d[36].CLK
clock => sbit_piper1d[37].CLK
clock => sbit_piper1d[38].CLK
clock => sbit_piper1d[39].CLK
clock => sbit_piper1d[40].CLK
clock => sbit_piper1d[41].CLK
clock => sbit_piper1d[42].CLK
clock => sbit_piper1d[43].CLK
clock => sbit_piper1d[44].CLK
clock => sbit_piper1d[45].CLK
clock => sbit_piper1d[46].CLK
clock => sbit_piper1d[47].CLK
clock => sbit_piper1d[48].CLK
clock => sbit_piper1d[49].CLK
clock => sbit_piper1d[50].CLK
clock => sbit_piper1d[51].CLK
clock => sbit_piper1d[52].CLK
clock => sbit_piper1d[53].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[0].IN0
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[1].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[2].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[1].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[3].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[2].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[4].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[3].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[5].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[4].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[6].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[5].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[7].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[6].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[8].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[7].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[9].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[8].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[10].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[9].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[11].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[10].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[12].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[11].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[13].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[12].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[14].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[13].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[15].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[14].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[16].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[15].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[17].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[16].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[18].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[17].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[19].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[18].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[20].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[19].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[21].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[20].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[22].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[21].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[23].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[22].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[24].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[23].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[25].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[24].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[26].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[25].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[27].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[26].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[28].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[27].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[29].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[28].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[30].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[29].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[31].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[30].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[32].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[31].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[33].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[32].IN0
data[33] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[34].IN0
data[33] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[33].IN0
data[34] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[35].IN0
data[34] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[34].IN0
data[35] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[36].IN0
data[35] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[35].IN0
data[36] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[37].IN0
data[36] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[36].IN0
data[37] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[38].IN0
data[37] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[37].IN0
data[38] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[39].IN0
data[38] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[38].IN0
data[39] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[40].IN0
data[39] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[39].IN0
data[40] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[41].IN0
data[40] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[40].IN0
data[41] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[42].IN0
data[41] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[41].IN0
data[42] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[43].IN0
data[42] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[42].IN0
data[43] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[44].IN0
data[43] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[43].IN0
data[44] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[45].IN0
data[44] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[44].IN0
data[45] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[46].IN0
data[45] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[45].IN0
data[46] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[47].IN0
data[46] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[46].IN0
data[47] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[48].IN0
data[47] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[47].IN0
data[48] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[49].IN0
data[48] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[48].IN0
data[49] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[50].IN0
data[49] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[49].IN0
data[50] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[51].IN0
data[50] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[50].IN0
data[51] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[52].IN0
data[51] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[51].IN0
data[52] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[53].IN0
data[52] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[52].IN0
data[53] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[53].IN0
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[0].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[33].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[34].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[35].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[36].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[37].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[38].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[39].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[40].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[41].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[42].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[43].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[44].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[45].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[46].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[47].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[48].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[49].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[50].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[51].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[52].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[53].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[33].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[34].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[35].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[36].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[37].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[38].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[39].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[40].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[41].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[42].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[43].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[44].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[45].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[46].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[47].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[48].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[49].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[50].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[51].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[52].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[53].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[0].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[1].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[34].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[35].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[36].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[37].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[38].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[39].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[40].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[41].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[42].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[43].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[44].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[45].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[46].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[47].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[48].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[49].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[50].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[51].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[52].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[53].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[34].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[35].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[36].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[37].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[38].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[39].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[40].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[41].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[42].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[43].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[44].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[45].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[46].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[47].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[48].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[49].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[50].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[51].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[52].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[53].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[0].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[1].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[2].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[3].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[34].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[35].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[36].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[37].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[38].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[39].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[40].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[41].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[42].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[43].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[44].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[45].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[46].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[47].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[48].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[49].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[50].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[51].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[52].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[53].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[34].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[35].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[36].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[37].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[38].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[39].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[40].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[41].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[42].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[43].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[44].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[45].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[46].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[47].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[48].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[49].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[50].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[51].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[52].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[53].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sbit_piper2d[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sbit_piper2d[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sbit_piper2d[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sbit_piper2d[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sbit_piper2d[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sbit_piper2d[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sbit_piper2d[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sbit_piper2d[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sbit_piper2d[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sbit_piper2d[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sbit_piper2d[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sbit_piper2d[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sbit_piper2d[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sbit_piper2d[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sbit_piper2d[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sbit_piper2d[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sbit_piper2d[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sbit_piper2d[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sbit_piper2d[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sbit_piper2d[53].DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_9ui:auto_generated.dataa[0]
dataa[1] => add_sub_9ui:auto_generated.dataa[1]
dataa[2] => add_sub_9ui:auto_generated.dataa[2]
dataa[3] => add_sub_9ui:auto_generated.dataa[3]
dataa[4] => add_sub_9ui:auto_generated.dataa[4]
dataa[5] => add_sub_9ui:auto_generated.dataa[5]
dataa[6] => add_sub_9ui:auto_generated.dataa[6]
dataa[7] => add_sub_9ui:auto_generated.dataa[7]
datab[0] => add_sub_9ui:auto_generated.datab[0]
datab[1] => add_sub_9ui:auto_generated.datab[1]
datab[2] => add_sub_9ui:auto_generated.datab[2]
datab[3] => add_sub_9ui:auto_generated.datab[3]
datab[4] => add_sub_9ui:auto_generated.datab[4]
datab[5] => add_sub_9ui:auto_generated.datab[5]
datab[6] => add_sub_9ui:auto_generated.datab[6]
datab[7] => add_sub_9ui:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ui:auto_generated.result[0]
result[1] <= add_sub_9ui:auto_generated.result[1]
result[2] <= add_sub_9ui:auto_generated.result[2]
result[3] <= add_sub_9ui:auto_generated.result[3]
result[4] <= add_sub_9ui:auto_generated.result[4]
result[5] <= add_sub_9ui:auto_generated.result[5]
result[6] <= add_sub_9ui:auto_generated.result[6]
result[7] <= add_sub_9ui:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub4|add_sub_9ui:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_6ti:auto_generated.dataa[0]
dataa[1] => add_sub_6ti:auto_generated.dataa[1]
dataa[2] => add_sub_6ti:auto_generated.dataa[2]
dataa[3] => add_sub_6ti:auto_generated.dataa[3]
dataa[4] => add_sub_6ti:auto_generated.dataa[4]
dataa[5] => add_sub_6ti:auto_generated.dataa[5]
datab[0] => add_sub_6ti:auto_generated.datab[0]
datab[1] => add_sub_6ti:auto_generated.datab[1]
datab[2] => add_sub_6ti:auto_generated.datab[2]
datab[3] => add_sub_6ti:auto_generated.datab[3]
datab[4] => add_sub_6ti:auto_generated.datab[4]
datab[5] => add_sub_6ti:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6ti:auto_generated.result[0]
result[1] <= add_sub_6ti:auto_generated.result[1]
result[2] <= add_sub_6ti:auto_generated.result[2]
result[3] <= add_sub_6ti:auto_generated.result[3]
result[4] <= add_sub_6ti:auto_generated.result[4]
result[5] <= add_sub_6ti:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub5|add_sub_6ti:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_fdj:auto_generated.dataa[0]
dataa[1] => add_sub_fdj:auto_generated.dataa[1]
dataa[2] => add_sub_fdj:auto_generated.dataa[2]
dataa[3] => add_sub_fdj:auto_generated.dataa[3]
dataa[4] => add_sub_fdj:auto_generated.dataa[4]
dataa[5] => add_sub_fdj:auto_generated.dataa[5]
dataa[6] => add_sub_fdj:auto_generated.dataa[6]
dataa[7] => add_sub_fdj:auto_generated.dataa[7]
dataa[8] => add_sub_fdj:auto_generated.dataa[8]
dataa[9] => add_sub_fdj:auto_generated.dataa[9]
dataa[10] => add_sub_fdj:auto_generated.dataa[10]
dataa[11] => add_sub_fdj:auto_generated.dataa[11]
dataa[12] => add_sub_fdj:auto_generated.dataa[12]
dataa[13] => add_sub_fdj:auto_generated.dataa[13]
dataa[14] => add_sub_fdj:auto_generated.dataa[14]
dataa[15] => add_sub_fdj:auto_generated.dataa[15]
dataa[16] => add_sub_fdj:auto_generated.dataa[16]
dataa[17] => add_sub_fdj:auto_generated.dataa[17]
dataa[18] => add_sub_fdj:auto_generated.dataa[18]
dataa[19] => add_sub_fdj:auto_generated.dataa[19]
dataa[20] => add_sub_fdj:auto_generated.dataa[20]
dataa[21] => add_sub_fdj:auto_generated.dataa[21]
dataa[22] => add_sub_fdj:auto_generated.dataa[22]
dataa[23] => add_sub_fdj:auto_generated.dataa[23]
dataa[24] => add_sub_fdj:auto_generated.dataa[24]
dataa[25] => add_sub_fdj:auto_generated.dataa[25]
dataa[26] => add_sub_fdj:auto_generated.dataa[26]
dataa[27] => add_sub_fdj:auto_generated.dataa[27]
dataa[28] => add_sub_fdj:auto_generated.dataa[28]
dataa[29] => add_sub_fdj:auto_generated.dataa[29]
dataa[30] => add_sub_fdj:auto_generated.dataa[30]
datab[0] => add_sub_fdj:auto_generated.datab[0]
datab[1] => add_sub_fdj:auto_generated.datab[1]
datab[2] => add_sub_fdj:auto_generated.datab[2]
datab[3] => add_sub_fdj:auto_generated.datab[3]
datab[4] => add_sub_fdj:auto_generated.datab[4]
datab[5] => add_sub_fdj:auto_generated.datab[5]
datab[6] => add_sub_fdj:auto_generated.datab[6]
datab[7] => add_sub_fdj:auto_generated.datab[7]
datab[8] => add_sub_fdj:auto_generated.datab[8]
datab[9] => add_sub_fdj:auto_generated.datab[9]
datab[10] => add_sub_fdj:auto_generated.datab[10]
datab[11] => add_sub_fdj:auto_generated.datab[11]
datab[12] => add_sub_fdj:auto_generated.datab[12]
datab[13] => add_sub_fdj:auto_generated.datab[13]
datab[14] => add_sub_fdj:auto_generated.datab[14]
datab[15] => add_sub_fdj:auto_generated.datab[15]
datab[16] => add_sub_fdj:auto_generated.datab[16]
datab[17] => add_sub_fdj:auto_generated.datab[17]
datab[18] => add_sub_fdj:auto_generated.datab[18]
datab[19] => add_sub_fdj:auto_generated.datab[19]
datab[20] => add_sub_fdj:auto_generated.datab[20]
datab[21] => add_sub_fdj:auto_generated.datab[21]
datab[22] => add_sub_fdj:auto_generated.datab[22]
datab[23] => add_sub_fdj:auto_generated.datab[23]
datab[24] => add_sub_fdj:auto_generated.datab[24]
datab[25] => add_sub_fdj:auto_generated.datab[25]
datab[26] => add_sub_fdj:auto_generated.datab[26]
datab[27] => add_sub_fdj:auto_generated.datab[27]
datab[28] => add_sub_fdj:auto_generated.datab[28]
datab[29] => add_sub_fdj:auto_generated.datab[29]
datab[30] => add_sub_fdj:auto_generated.datab[30]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fdj:auto_generated.result[0]
result[1] <= add_sub_fdj:auto_generated.result[1]
result[2] <= add_sub_fdj:auto_generated.result[2]
result[3] <= add_sub_fdj:auto_generated.result[3]
result[4] <= add_sub_fdj:auto_generated.result[4]
result[5] <= add_sub_fdj:auto_generated.result[5]
result[6] <= add_sub_fdj:auto_generated.result[6]
result[7] <= add_sub_fdj:auto_generated.result[7]
result[8] <= add_sub_fdj:auto_generated.result[8]
result[9] <= add_sub_fdj:auto_generated.result[9]
result[10] <= add_sub_fdj:auto_generated.result[10]
result[11] <= add_sub_fdj:auto_generated.result[11]
result[12] <= add_sub_fdj:auto_generated.result[12]
result[13] <= add_sub_fdj:auto_generated.result[13]
result[14] <= add_sub_fdj:auto_generated.result[14]
result[15] <= add_sub_fdj:auto_generated.result[15]
result[16] <= add_sub_fdj:auto_generated.result[16]
result[17] <= add_sub_fdj:auto_generated.result[17]
result[18] <= add_sub_fdj:auto_generated.result[18]
result[19] <= add_sub_fdj:auto_generated.result[19]
result[20] <= add_sub_fdj:auto_generated.result[20]
result[21] <= add_sub_fdj:auto_generated.result[21]
result[22] <= add_sub_fdj:auto_generated.result[22]
result[23] <= add_sub_fdj:auto_generated.result[23]
result[24] <= add_sub_fdj:auto_generated.result[24]
result[25] <= add_sub_fdj:auto_generated.result[25]
result[26] <= add_sub_fdj:auto_generated.result[26]
result[27] <= add_sub_fdj:auto_generated.result[27]
result[28] <= add_sub_fdj:auto_generated.result[28]
result[29] <= add_sub_fdj:auto_generated.result[29]
result[30] <= add_sub_fdj:auto_generated.result[30]
cout <= add_sub_fdj:auto_generated.cout
overflow <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub7|add_sub_fdj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_hdj:auto_generated.dataa[0]
dataa[1] => add_sub_hdj:auto_generated.dataa[1]
dataa[2] => add_sub_hdj:auto_generated.dataa[2]
dataa[3] => add_sub_hdj:auto_generated.dataa[3]
dataa[4] => add_sub_hdj:auto_generated.dataa[4]
dataa[5] => add_sub_hdj:auto_generated.dataa[5]
dataa[6] => add_sub_hdj:auto_generated.dataa[6]
dataa[7] => add_sub_hdj:auto_generated.dataa[7]
dataa[8] => add_sub_hdj:auto_generated.dataa[8]
dataa[9] => add_sub_hdj:auto_generated.dataa[9]
dataa[10] => add_sub_hdj:auto_generated.dataa[10]
dataa[11] => add_sub_hdj:auto_generated.dataa[11]
dataa[12] => add_sub_hdj:auto_generated.dataa[12]
dataa[13] => add_sub_hdj:auto_generated.dataa[13]
dataa[14] => add_sub_hdj:auto_generated.dataa[14]
datab[0] => add_sub_hdj:auto_generated.datab[0]
datab[1] => add_sub_hdj:auto_generated.datab[1]
datab[2] => add_sub_hdj:auto_generated.datab[2]
datab[3] => add_sub_hdj:auto_generated.datab[3]
datab[4] => add_sub_hdj:auto_generated.datab[4]
datab[5] => add_sub_hdj:auto_generated.datab[5]
datab[6] => add_sub_hdj:auto_generated.datab[6]
datab[7] => add_sub_hdj:auto_generated.datab[7]
datab[8] => add_sub_hdj:auto_generated.datab[8]
datab[9] => add_sub_hdj:auto_generated.datab[9]
datab[10] => add_sub_hdj:auto_generated.datab[10]
datab[11] => add_sub_hdj:auto_generated.datab[11]
datab[12] => add_sub_hdj:auto_generated.datab[12]
datab[13] => add_sub_hdj:auto_generated.datab[13]
datab[14] => add_sub_hdj:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hdj:auto_generated.result[0]
result[1] <= add_sub_hdj:auto_generated.result[1]
result[2] <= add_sub_hdj:auto_generated.result[2]
result[3] <= add_sub_hdj:auto_generated.result[3]
result[4] <= add_sub_hdj:auto_generated.result[4]
result[5] <= add_sub_hdj:auto_generated.result[5]
result[6] <= add_sub_hdj:auto_generated.result[6]
result[7] <= add_sub_hdj:auto_generated.result[7]
result[8] <= add_sub_hdj:auto_generated.result[8]
result[9] <= add_sub_hdj:auto_generated.result[9]
result[10] <= add_sub_hdj:auto_generated.result[10]
result[11] <= add_sub_hdj:auto_generated.result[11]
result[12] <= add_sub_hdj:auto_generated.result[12]
result[13] <= add_sub_hdj:auto_generated.result[13]
result[14] <= add_sub_hdj:auto_generated.result[14]
cout <= add_sub_hdj:auto_generated.cout
overflow <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub8|add_sub_hdj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_nui:auto_generated.dataa[0]
dataa[1] => add_sub_nui:auto_generated.dataa[1]
dataa[2] => add_sub_nui:auto_generated.dataa[2]
dataa[3] => add_sub_nui:auto_generated.dataa[3]
dataa[4] => add_sub_nui:auto_generated.dataa[4]
dataa[5] => add_sub_nui:auto_generated.dataa[5]
dataa[6] => add_sub_nui:auto_generated.dataa[6]
dataa[7] => add_sub_nui:auto_generated.dataa[7]
dataa[8] => add_sub_nui:auto_generated.dataa[8]
dataa[9] => add_sub_nui:auto_generated.dataa[9]
dataa[10] => add_sub_nui:auto_generated.dataa[10]
dataa[11] => add_sub_nui:auto_generated.dataa[11]
dataa[12] => add_sub_nui:auto_generated.dataa[12]
dataa[13] => add_sub_nui:auto_generated.dataa[13]
dataa[14] => add_sub_nui:auto_generated.dataa[14]
dataa[15] => add_sub_nui:auto_generated.dataa[15]
datab[0] => add_sub_nui:auto_generated.datab[0]
datab[1] => add_sub_nui:auto_generated.datab[1]
datab[2] => add_sub_nui:auto_generated.datab[2]
datab[3] => add_sub_nui:auto_generated.datab[3]
datab[4] => add_sub_nui:auto_generated.datab[4]
datab[5] => add_sub_nui:auto_generated.datab[5]
datab[6] => add_sub_nui:auto_generated.datab[6]
datab[7] => add_sub_nui:auto_generated.datab[7]
datab[8] => add_sub_nui:auto_generated.datab[8]
datab[9] => add_sub_nui:auto_generated.datab[9]
datab[10] => add_sub_nui:auto_generated.datab[10]
datab[11] => add_sub_nui:auto_generated.datab[11]
datab[12] => add_sub_nui:auto_generated.datab[12]
datab[13] => add_sub_nui:auto_generated.datab[13]
datab[14] => add_sub_nui:auto_generated.datab[14]
datab[15] => add_sub_nui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nui:auto_generated.result[0]
result[1] <= add_sub_nui:auto_generated.result[1]
result[2] <= add_sub_nui:auto_generated.result[2]
result[3] <= add_sub_nui:auto_generated.result[3]
result[4] <= add_sub_nui:auto_generated.result[4]
result[5] <= add_sub_nui:auto_generated.result[5]
result[6] <= add_sub_nui:auto_generated.result[6]
result[7] <= add_sub_nui:auto_generated.result[7]
result[8] <= add_sub_nui:auto_generated.result[8]
result[9] <= add_sub_nui:auto_generated.result[9]
result[10] <= add_sub_nui:auto_generated.result[10]
result[11] <= add_sub_nui:auto_generated.result[11]
result[12] <= add_sub_nui:auto_generated.result[12]
result[13] <= add_sub_nui:auto_generated.result[13]
result[14] <= add_sub_nui:auto_generated.result[14]
result[15] <= add_sub_nui:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_add_sub:add_sub9|add_sub_nui:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:cmpr2
dataa[0] => cmpr_oth:auto_generated.dataa[0]
dataa[1] => cmpr_oth:auto_generated.dataa[1]
dataa[2] => cmpr_oth:auto_generated.dataa[2]
dataa[3] => cmpr_oth:auto_generated.dataa[3]
dataa[4] => cmpr_oth:auto_generated.dataa[4]
dataa[5] => cmpr_oth:auto_generated.dataa[5]
dataa[6] => cmpr_oth:auto_generated.dataa[6]
dataa[7] => cmpr_oth:auto_generated.dataa[7]
datab[0] => cmpr_oth:auto_generated.datab[0]
datab[1] => cmpr_oth:auto_generated.datab[1]
datab[2] => cmpr_oth:auto_generated.datab[2]
datab[3] => cmpr_oth:auto_generated.datab[3]
datab[4] => cmpr_oth:auto_generated.datab[4]
datab[5] => cmpr_oth:auto_generated.datab[5]
datab[6] => cmpr_oth:auto_generated.datab[6]
datab[7] => cmpr_oth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_oth:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:cmpr2|cmpr_oth:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:cmpr3
dataa[0] => cmpr_vth:auto_generated.dataa[0]
dataa[1] => cmpr_vth:auto_generated.dataa[1]
dataa[2] => cmpr_vth:auto_generated.dataa[2]
dataa[3] => cmpr_vth:auto_generated.dataa[3]
dataa[4] => cmpr_vth:auto_generated.dataa[4]
dataa[5] => cmpr_vth:auto_generated.dataa[5]
dataa[6] => cmpr_vth:auto_generated.dataa[6]
dataa[7] => cmpr_vth:auto_generated.dataa[7]
datab[0] => cmpr_vth:auto_generated.datab[0]
datab[1] => cmpr_vth:auto_generated.datab[1]
datab[2] => cmpr_vth:auto_generated.datab[2]
datab[3] => cmpr_vth:auto_generated.datab[3]
datab[4] => cmpr_vth:auto_generated.datab[4]
datab[5] => cmpr_vth:auto_generated.datab[5]
datab[6] => cmpr_vth:auto_generated.datab[6]
datab[7] => cmpr_vth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vth:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:cmpr3|cmpr_vth:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_pth:auto_generated.dataa[0]
dataa[1] => cmpr_pth:auto_generated.dataa[1]
dataa[2] => cmpr_pth:auto_generated.dataa[2]
dataa[3] => cmpr_pth:auto_generated.dataa[3]
dataa[4] => cmpr_pth:auto_generated.dataa[4]
dataa[5] => cmpr_pth:auto_generated.dataa[5]
datab[0] => cmpr_pth:auto_generated.datab[0]
datab[1] => cmpr_pth:auto_generated.datab[1]
datab[2] => cmpr_pth:auto_generated.datab[2]
datab[3] => cmpr_pth:auto_generated.datab[3]
datab[4] => cmpr_pth:auto_generated.datab[4]
datab[5] => cmpr_pth:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_pth:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|PID_controller|altfp_convert2:inst2|altfp_convert2_altfp_convert_3tm:altfp_convert2_altfp_convert_3tm_component|lpm_compare:max_shift_compare|cmpr_pth:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1


