// Seed: 1357429623
module module_0;
  wire id_1;
  assign id_2 = -1;
  wire id_3, id_4;
  assign id_1 = id_4;
  tri1 id_5 = 1 != -1, id_6, id_7;
  assign module_1.type_6 = 0;
  tri id_8, id_9 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8, id_9;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
endmodule
