Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB.qsys --block-symbol-file --output-directory=C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB --family="Cyclone V" --part=5CSEMA5F31A7
Progress: Loading Quartus/EBAB.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 23.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding EBAB [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module EBAB
Progress: Adding PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module PLL
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EBAB.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 55
Info: EBAB.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: EBAB.ARM_A9_HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: EBAB.ARM_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: EBAB.PLL: Refclk Freq: 50.0
Warning: EBAB.ARM_A9_HPS: ARM_A9_HPS.memory must be exported, or connected to a matching conduit.
Warning: EBAB.EBAB: EBAB.avalon_master must be connected to an Avalon-MM slave
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB.qsys --synthesis=VERILOG --output-directory=C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB\synthesis --family="Cyclone V" --part=5CSEMA5F31A7
Progress: Loading Quartus/EBAB.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 23.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding EBAB [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module EBAB
Progress: Adding PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module PLL
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EBAB.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 55
Info: EBAB.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: EBAB.ARM_A9_HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: EBAB.ARM_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: EBAB.PLL: Refclk Freq: 50.0
Warning: EBAB.ARM_A9_HPS: ARM_A9_HPS.memory must be exported, or connected to a matching conduit.
Warning: EBAB.EBAB: EBAB.avalon_master must be connected to an Avalon-MM slave
Info: EBAB: Generating EBAB "EBAB" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 55
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: ARM_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: ARM_A9_HPS: "EBAB" instantiated altera_hps "ARM_A9_HPS"
Info: EBAB: Starting Generation of External Bus to Avalon Bridge
Info: EBAB: "EBAB" instantiated altera_up_external_bus_to_avalon_bridge "EBAB"
Info: PLL: "EBAB" instantiated altera_up_avalon_sys_sdram_pll "PLL"
Info: irq_mapper: "EBAB" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "EBAB" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga_lite/23.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga_lite/23.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/zwzol/AppData/Local/Temp/alt0086_1480433533667789040.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: 2024.12.29.00:21:10 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2024.12.29.00:21:12 Warning: Ignored parameter assignment device=5CSEMA5F31A7
Error: border: 2024.12.29.00:21:12 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.c0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2024.12.29.00:21:14 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2024.12.29.00:21:14 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: border: 2024.12.29.00:21:16 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2024.12.29.00:21:16 Info: p0: Generating clock pair generator
Error: border: 2024.12.29.00:21:16 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2024.12.29.00:21:20 Info: p0:
Error: border: 2024.12.29.00:21:20 Info: p0: *****************************
Error: border: 2024.12.29.00:21:20 Info: p0:
Error: border: 2024.12.29.00:21:20 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2024.12.29.00:21:20 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2024.12.29.00:21:20 Info: p0:
Error: border: 2024.12.29.00:21:20 Info: p0: *****************************
Error: border: 2024.12.29.00:21:20 Info: p0:
Error: border: 2024.12.29.00:21:20 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2024.12.29.00:21:20 Error: seq: Error during execution of "{C:/intelfpga_lite/23.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: 2024.12.29.00:21:20 Error: seq: Execution of command "{C:/intelfpga_lite/23.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: 2024.12.29.00:21:20 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: border: 2024.12.29.00:21:20 Error: seq: Please install WSL and try again.
Error: border: 2024.12.29.00:21:20 Error: seq: child process exited abnormally
Error: border: 2024.12.29.00:21:20 Error: seq: add_fileset_file: No such file C:/Users/zwzol/AppData/Local/Temp/alt0086_1480433533667789040.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: while executing
Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: border: ("foreach" body line 4)
Error: border: invoked from within
Error: border: "foreach file_pathname $return_files_sw {
Error: border: 		_dprint 1 "Preparing to add $file_pathname"
Error: border: 		set file_name [file tail $file_pathname]
Error: border: 		add_fileset_file $..."
Error: border: (procedure "generate_sw" line 18)
Error: border: invoked from within
Error: border: "generate_sw $name $fileset"
Error: border: ("if" then script line 4)
Error: border: invoked from within
Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: border: 		add_fileset_file $top_level_fi..."
Error: border: (procedure "generate_files" line 4)
Error: border: invoked from within
Error: border: "generate_files $name QUARTUS_SYNTH"
Error: border: (procedure "generate_synth" line 3)
Error: border: invoked from within
Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: border: 2024.12.29.00:21:20 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2024.12.29.00:21:20 Error: Generation stopped, 3 or more modules remaining
Error: border: 2024.12.29.00:21:20 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: EBAB: Done "EBAB" with 11 modules, 48 files
Error: qsys-generate failed with exit code 1: 71 Errors, 10 Warnings
Info: Finished: Create HDL design files for synthesis
