{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1517437407090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1517437407090 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DEO-CV EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DEO-CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1517437407106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517437407137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517437407137 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1517437407168 ""}  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1517437407168 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1517437407278 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1517437407278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517437407372 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517437407372 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517437407372 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1517437407372 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437407372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437407372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437407372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437407372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437407372 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1517437407372 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1517437407372 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1517437407434 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 66 " "No exact pin location assignment(s) for 36 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1517437407700 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1517437407981 ""}
{ "Info" "ISTA_SDC_FOUND" "SANDBOX.out.sdc " "Reading SDC File: 'SANDBOX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517437407997 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[11\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[11\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437408012 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517437408012 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0 " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437408012 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517437408012 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a12~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch expansionIF:inst8\|bufferIn\[6\] PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0 " "Latch expansionIF:inst8\|bufferIn\[6\] is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437408012 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517437408012 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a13~porta_address_reg0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1517437408012 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1517437408012 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Rise) setup and hold " "From ClockIn (Rise) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437408012 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Fall) ClockIn (Rise) setup and hold " "From ClockIn (Fall) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437408012 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Fall) setup and hold " "From ClockIn (Rise) to ClockIn (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437408012 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1517437408012 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1517437408012 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437408012 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437408012 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      ClockIn " " 100.000      ClockIn" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437408012 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1517437408012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|outClockEn " "Destination node expansionIF:inst8\|outClockEn" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a0 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a1 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a2 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 79 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a3 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a4 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 123 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a5 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 145 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a6 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 167 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a7 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a8 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 211 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1517437408122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 496 240 304 544 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "expansionIF:inst8\|clkO  " "Automatically promoted node expansionIF:inst8\|clkO " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PAL:inst10\|GEN_REG_sOut~0 " "Destination node PAL:inst10\|GEN_REG_sOut~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PAL:inst10\|GEN_REG_sOut~1 " "Destination node PAL:inst10\|GEN_REG_sOut~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memclock~output " "Destination node memclock~output" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 776 1128 1304 792 "memclock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "expansionIF:inst8\|comb~0  " "Automatically promoted node expansionIF:inst8\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[0\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[0\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[1\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[1\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[2\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[3\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:inst5\|Mux42~3  " "Automatically promoted node ID:inst5\|Mux42~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[8\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[8\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[9\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[9\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1517437408122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:inst5\|Mux25~0  " "Automatically promoted node ID:inst5\|Mux25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[7\]~1 " "Destination node expansionIF:inst8\|dataOut\[7\]~1" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[7\]~5 " "Destination node expansionIF:inst8\|dataOut\[7\]~5" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[6\]~8 " "Destination node expansionIF:inst8\|dataOut\[6\]~8" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_block:inst4\|array_or:inst6\|output\[53\]\[6\]~0 " "Destination node r_block:inst4\|array_or:inst6\|output\[53\]\[6\]~0" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_block:inst4\|array_or:inst6\|output\[26\]\[5\]~12 " "Destination node r_block:inst4\|array_or:inst6\|output\[26\]\[5\]~12" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_block:inst4\|array_or:inst6\|output\[22\]\[5\]~14 " "Destination node r_block:inst4\|array_or:inst6\|output\[22\]\[5\]~14" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[5\]~11 " "Destination node expansionIF:inst8\|dataOut\[5\]~11" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_block:inst4\|array_or:inst6\|output\[25\]\[4\]~56 " "Destination node r_block:inst4\|array_or:inst6\|output\[25\]\[4\]~56" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[4\]~14 " "Destination node expansionIF:inst8\|dataOut\[4\]~14" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_block:inst4\|array_or:inst6\|output\[26\]\[3\]~59 " "Destination node r_block:inst4\|array_or:inst6\|output\[26\]\[3\]~59" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437408122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1517437408122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PAL:inst10\|GEN_REG_sOut~0  " "Automatically promoted node PAL:inst10\|GEN_REG_sOut~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PAL:inst10\|GEN_REG_sOut~1  " "Automatically promoted node PAL:inst10\|GEN_REG_sOut~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[0\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[10\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[11\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[12\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[13\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[14\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[15\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[16\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[17\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[18\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[19\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[1\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437408122 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437408122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1517437408419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1517437408544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1517437408544 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1517437408544 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 1.2V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 1.2V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "1.2 V. " "I/O standards used: 1.2 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1517437408559 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 8 18 8 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 8 input, 18 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1517437408559 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1517437408559 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1517437408559 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 8 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 14 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437408559 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1517437408559 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1517437408559 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437408653 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1517437408669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1517437409278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437409684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1517437409716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1517437410638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437410638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1517437411082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 1.2% " "6e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1517437413689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1517437414236 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1517437414236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1517437417051 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1517437417051 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1517437417051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437417051 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1517437417191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517437417207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517437417457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517437417457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517437417848 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437418348 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1517437418566 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[15\] 2.5 V M2 " "Pin PORT1IN\[15\] uses I/O standard 2.5 V at M2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[15] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[14\] 2.5 V B10 " "Pin PORT1IN\[14\] uses I/O standard 2.5 V at B10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[14] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[13\] 2.5 V F9 " "Pin PORT1IN\[13\] uses I/O standard 2.5 V at F9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[13] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[5\] 3.3-V LVCMOS M15 " "Pin PORT1IN\[5\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[5\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[4\] 3.3-V LVCMOS B9 " "Pin PORT1IN\[4\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[4\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[11\] 2.5 V E9 " "Pin PORT1IN\[11\] uses I/O standard 2.5 V at E9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[11] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[3\] 3.3-V LVCMOS T8 " "Pin PORT1IN\[3\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[3\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[2\] 3.3-V LVCMOS M1 " "Pin PORT1IN\[2\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[2\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[9\] 2.5 V D9 " "Pin PORT1IN\[9\] uses I/O standard 2.5 V at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[9] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[1\] 3.3-V LVCMOS E1 " "Pin PORT1IN\[1\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[1\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[8\] 2.5 V A10 " "Pin PORT1IN\[8\] uses I/O standard 2.5 V at A10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[8] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[0\] 3.3-V LVCMOS J15 " "Pin PORT1IN\[0\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[0\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ClockIn 3.3-V LVCMOS R8 " "Pin ClockIn uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ClockIn } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ClockIn" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 504 -384 -208 520 "ClockIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437418582 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1517437418582 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[7\] a permanently disabled " "Pin Data\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[6\] a permanently disabled " "Pin Data\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[5\] a permanently disabled " "Pin Data\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[4\] a permanently disabled " "Pin Data\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[3\] a permanently disabled " "Pin Data\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[2\] a permanently disabled " "Pin Data\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[1\] a permanently disabled " "Pin Data\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[0\] a permanently disabled " "Pin Data\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437418582 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1517437418582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/output_files/DEO-CV.fit.smsg " "Generated suppressed messages file C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/output_files/DEO-CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1517437418691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1460 " "Peak virtual memory: 1460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517437419207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 22:23:39 2018 " "Processing ended: Wed Jan 31 22:23:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517437419207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517437419207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517437419207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1517437419207 ""}
