<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\gowin_multaddalu\gowin_multaddalu.v<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\matrix_addition.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\matrix_convolution.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\matrix_dot.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\matrix_subtraction.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\spi_slave.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\sram_A.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\sram_B.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\sram_C.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\tile_processor.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\top.sv<br>
C:\Users\thanh\Desktop\FPGA&nbspprojects\Demo4\fpga_npu\src\top_npu_system.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun  5 11:07:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.414s, Peak memory usage = 356.219MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.209s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.064s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.158s, Peak memory usage = 356.219MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 356.219MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.197s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 356.219MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.219s, Peak memory usage = 356.219MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.148s, Peak memory usage = 356.219MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 356.219MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1731</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1677</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2596</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>161</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>968</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1467</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>333</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>333</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2946(2601 LUT, 333 ALU, 2 RAM16) / 8640</td>
<td>35%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1731 / 6693</td>
<td>26%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1731 / 6693</td>
<td>26%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>3 / 26</td>
<td>12%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250</td>
<td>0.000</td>
<td>10.582</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250</td>
<td>0.000</td>
<td>10.582</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>42.328</td>
<td>23.625</td>
<td>0.000</td>
<td>21.164</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>63.492</td>
<td>15.750</td>
<td>0.000</td>
<td>31.746</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>61.764(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>47.250(MHz)</td>
<td>54.194(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n313_s10/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n313_s10/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n313_s9/I3</td>
</tr>
<tr>
<td>7.767</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n313_s9/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n313_s13/I0</td>
</tr>
<tr>
<td>9.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/tp_inst/conv_inst/n313_s13/F</td>
</tr>
<tr>
<td>10.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n440_s10/I1</td>
</tr>
<tr>
<td>11.818</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n440_s10/F</td>
</tr>
<tr>
<td>12.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n440_s9/I3</td>
</tr>
<tr>
<td>13.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n440_s9/F</td>
</tr>
<tr>
<td>14.364</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s8/I0</td>
</tr>
<tr>
<td>15.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s8/F</td>
</tr>
<tr>
<td>16.356</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s4/I0</td>
</tr>
<tr>
<td>17.388</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s4/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s1/I3</td>
</tr>
<tr>
<td>18.974</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s1/F</td>
</tr>
<tr>
<td>19.934</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.320</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0/CLK</td>
</tr>
<tr>
<td>22.646</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.994, 44.282%; route: 9.600, 53.179%; tC2Q: 0.458, 2.539%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/spi_inst/bit_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/n505_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>npu_inst/spi_inst/n505_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/state_1_s4/I0</td>
</tr>
<tr>
<td>15.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/spi_inst/state_1_s4/F</td>
</tr>
<tr>
<td>16.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/next_state_0_s10/I0</td>
</tr>
<tr>
<td>17.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/next_state_0_s10/F</td>
</tr>
<tr>
<td>18.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/state_0_s3/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/spi_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>npu_inst/spi_inst/state_0_s3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.163, 42.392%; route: 3.840, 51.465%; tC2Q: 0.458, 6.143%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/spi_inst/bit_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/n505_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>npu_inst/spi_inst/n505_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/state_1_s4/I0</td>
</tr>
<tr>
<td>15.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/spi_inst/state_1_s4/F</td>
</tr>
<tr>
<td>16.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/next_state_1_s9/I0</td>
</tr>
<tr>
<td>17.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/next_state_1_s9/F</td>
</tr>
<tr>
<td>18.421</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/state_1_s6/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/spi_inst/state_1_s6/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.163, 42.392%; route: 3.840, 51.465%; tC2Q: 0.458, 6.143%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n280_s10/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n280_s10/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n280_s9/I3</td>
</tr>
<tr>
<td>7.767</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n280_s9/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n280_s13/I0</td>
</tr>
<tr>
<td>9.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/tp_inst/conv_inst/n280_s13/F</td>
</tr>
<tr>
<td>10.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n324_s11/I1</td>
</tr>
<tr>
<td>11.818</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>npu_inst/tp_inst/conv_inst/n324_s11/F</td>
</tr>
<tr>
<td>12.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n324_s9/I1</td>
</tr>
<tr>
<td>13.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/n324_s9/F</td>
</tr>
<tr>
<td>14.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s3/I2</td>
</tr>
<tr>
<td>15.659</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s3/F</td>
</tr>
<tr>
<td>16.619</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s1/I1</td>
</tr>
<tr>
<td>17.718</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s1/F</td>
</tr>
<tr>
<td>18.678</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.320</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.046</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0/CLK</td>
</tr>
<tr>
<td>22.646</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.698, 45.831%; route: 8.640, 51.440%; tC2Q: 0.458, 2.729%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/miso_bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>npu_inst/spi_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>npu_inst/spi_inst/state_0_s3/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/next_state_1_s8/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>npu_inst/spi_inst/next_state_1_s8/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/miso_s4/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>npu_inst/spi_inst/miso_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/n379_s12/I0</td>
</tr>
<tr>
<td>6.821</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/n379_s12/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/miso_bit_cnt_0_s3/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>npu_inst/spi_inst/miso_bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>10.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>npu_inst/spi_inst/miso_bit_cnt_0_s3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.757, 39.077%; route: 3.840, 54.427%; tC2Q: 0.458, 6.496%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
