static inline T_1 F_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_5 ;\r\nstruct V_6 * V_7 = V_5 -> V_8 ;\r\nstruct V_9 * V_10 = V_7 -> V_11 ;\r\nstruct V_12 * V_13 ;\r\nV_13 = F_2 ( & V_10 -> V_5 , V_3 , true ) ;\r\nreturn ( ! F_3 ( V_13 ) ) ? F_4 ( V_13 ) / 1000 : 0 ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_14 = F_6 ( V_2 ) ;\r\nstruct V_15 * V_15 = F_7 ( V_14 ) ;\r\nunsigned int V_16 ;\r\nfor ( V_16 = 0 ; V_16 < F_8 ( V_17 ) ; V_16 ++ )\r\nF_9 ( V_2 , V_17 [ V_16 ] . V_18 ,\r\nV_17 [ V_16 ] . V_19 ) ;\r\nF_9 ( V_2 , V_20 , 0x60007 ) ;\r\nF_9 ( V_2 , V_21 , 0x01 ) ;\r\nF_9 ( V_2 , V_22 , 0x01 ) ;\r\nF_9 ( V_2 , V_23 , 0x80000000 | 0 ) ;\r\nF_9 ( V_2 , V_24 , V_15 -> V_25 ) ;\r\nF_9 ( V_2 , V_26 , 0x80000000 | 6000 ) ;\r\nF_9 ( V_2 , V_27 , 0x10001FFF ) ;\r\nF_9 ( V_2 , V_28 , 0x00201FF1 ) ;\r\nF_9 ( V_2 , V_27 , 0x10001FFF ) ;\r\nF_9 ( V_2 , V_28 , 0x201FF1 ) ;\r\nF_9 ( V_2 , V_29 , 1 ) ;\r\nF_9 ( V_2 , V_30 , V_31 ) ;\r\nF_9 ( V_2 , F_10 ( 0 ) , 5448 ) ;\r\nF_9 ( V_2 , F_10 ( 1 ) , 1 ) ;\r\nF_9 ( V_2 , F_10 ( 2 ) , F_1 ( V_2 , V_2 -> V_32 ) ) ;\r\nF_9 ( V_2 , F_10 ( 3 ) , V_2 -> V_32 / 1000000 ) ;\r\nF_9 ( V_2 , V_33 , 4 * sizeof( T_1 ) ) ;\r\nF_9 ( V_2 , V_34 , V_35 ) ;\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 , V_36 , 0x7F ) ;\r\nF_9 ( V_2 , V_37 , 0 ) ;\r\nF_9 ( V_2 , V_38 , 0xA0080 ) ;\r\nF_9 ( V_2 , V_39 , 0x600040 ) ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_14 = F_6 ( V_2 ) ;\r\nstruct V_15 * V_15 = F_7 ( V_14 ) ;\r\nstruct V_40 * V_41 = V_2 -> V_42 ;\r\nif ( ! V_15 -> V_43 )\r\nreturn 0 ;\r\nF_13 ( V_41 , V_44 , 1 ) ;\r\nF_14 ( V_41 , 0 ) ;\r\nF_13 ( V_41 , V_45 , 3 ) ;\r\nF_14 ( V_41 , F_15 ( V_15 -> V_46 ) ) ;\r\nF_14 ( V_41 , F_16 ( V_15 -> V_46 ) ) ;\r\nF_14 ( V_41 , V_15 -> V_43 ) ;\r\nF_13 ( V_41 , V_44 , 1 ) ;\r\nF_14 ( V_41 , 1 ) ;\r\nV_2 -> V_47 -> V_48 ( V_2 ) ;\r\nif ( ! V_2 -> V_47 -> V_49 ( V_2 ) ) {\r\nF_17 ( L_1 ,\r\nV_2 -> V_50 ) ;\r\nreturn - V_51 ;\r\n}\r\nF_9 ( V_2 , V_52 , 0x4014 ) ;\r\nF_9 ( V_2 , V_53 , 0x0 ) ;\r\nif ( F_18 ( V_2 , 25 , V_54 , 0xFFFFFFFF ,\r\n0xBABEFACE ) )\r\nF_17 ( L_2 ,\r\nV_2 -> V_50 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_19 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 , V_55 , 0x0 ) ;\r\nF_9 ( V_2 , V_56 , 0x0A ) ;\r\nF_9 ( V_2 , V_57 , 0x01 ) ;\r\nF_9 ( V_2 , V_58 , 0x50000 ) ;\r\nF_9 ( V_2 , V_59 , 0x30000 ) ;\r\nF_9 ( V_2 , V_60 , 0x011 ) ;\r\n}\r\nint F_20 ( struct V_1 * V_2 )\r\n{\r\nint V_61 ;\r\nF_5 ( V_2 ) ;\r\nF_11 ( V_2 ) ;\r\nV_61 = F_12 ( V_2 ) ;\r\nif ( V_61 )\r\nreturn V_61 ;\r\nF_19 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_21 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_14 = F_6 ( V_2 ) ;\r\nstruct V_15 * V_15 = F_7 ( V_14 ) ;\r\nstruct V_4 * V_62 = V_2 -> V_5 ;\r\nconst struct V_63 * V_64 ;\r\nT_1 V_65 = 0 , V_66 = 0 , V_67 ;\r\nunsigned int * V_68 , * V_69 , * V_70 ;\r\nunsigned int V_71 ;\r\nif ( V_15 -> V_72 )\r\nreturn;\r\nif ( F_22 ( & V_64 , V_14 -> V_73 -> V_74 , V_62 -> V_5 ) ) {\r\nF_17 ( L_3 ,\r\nV_2 -> V_50 ) ;\r\nreturn;\r\n}\r\nV_68 = ( unsigned int * ) V_64 -> V_68 ;\r\nif ( V_64 -> V_75 < 8 || ( V_68 [ 0 ] < 2 ) || ( V_68 [ 0 ] >= ( V_64 -> V_75 >> 2 ) ) )\r\ngoto V_76;\r\nif ( V_68 [ 1 ] != 2 )\r\ngoto V_76;\r\nV_70 = V_68 + V_68 [ 2 ] + 3 ;\r\nV_71 = V_68 [ 0 ] - V_68 [ 2 ] - 2 ;\r\nV_67 = ( V_71 + ( V_71 / V_77 ) + 1 ) << 2 ;\r\nF_23 ( & V_62 -> V_78 ) ;\r\nV_15 -> V_72 = F_24 ( V_62 , V_67 , V_79 ) ;\r\nF_25 ( & V_62 -> V_78 ) ;\r\nif ( F_3 ( V_15 -> V_72 ) )\r\ngoto V_80;\r\nif ( F_26 ( V_15 -> V_72 , V_2 -> V_81 , & V_15 -> V_46 ) )\r\ngoto V_80;\r\nV_69 = F_27 ( V_15 -> V_72 ) ;\r\nif ( ! V_69 )\r\ngoto V_80;\r\nwhile ( V_71 > 0 ) {\r\nint V_16 ;\r\nT_1 V_82 = V_71 > V_77 ?\r\nV_77 : V_71 ;\r\nV_69 [ V_65 ++ ] = F_28 ( V_83 + V_66 ,\r\nV_82 ) ;\r\nfor ( V_16 = 0 ; V_16 < V_82 ; V_16 ++ )\r\nV_69 [ V_65 ++ ] = * V_70 ++ ;\r\nV_66 += V_82 ;\r\nV_71 -= V_82 ;\r\n}\r\nF_29 ( V_15 -> V_72 ) ;\r\nV_15 -> V_43 = V_65 ;\r\ngoto V_76;\r\nV_80:\r\nif ( V_15 -> V_46 )\r\nF_30 ( V_15 -> V_72 , V_2 -> V_81 ) ;\r\nif ( V_15 -> V_72 )\r\nF_31 ( V_15 -> V_72 ) ;\r\nV_15 -> V_72 = NULL ;\r\nV_15 -> V_46 = 0 ;\r\nV_15 -> V_43 = 0 ;\r\nV_76:\r\nF_32 ( V_64 ) ;\r\n}
