Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: The dynamic power scenarios are only supported with the low power placement option.  (PWR-893)
Information: Performing leakage power optimization on scenarios: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C, mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C. (PWR-850)
CPU Load: 2%, Ram Free: 66 GB, Swap Free: 0 GB, Work Disk Free: 818 GB, Tmp Disk Free: 818 GB
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/PR/C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/PR/C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORE/C28SOI_SC_8_CORE_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORESPL/C28SOI_SC_8_CORESPL_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/ECO/C28SOI_SC_8_ECO_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CLK/C28SOI_SC_8_CLK_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORE/C28SOI_SC_8_CORE_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORESPL/C28SOI_SC_8_CORESPL_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/ECO/C28SOI_SC_8_ECO_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db"
Analyzing: "/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CLK/C28SOI_SC_8_CLK_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db"
Library analysis succeeded.

TLU+ File = /tool/PDK/samsung/LN28FDS_202408/TECH/LN28FDS_ICC_TECH_TLUP_S00_V2.7.3.6/6U1x_2U2x_2T8x_LB/cmos028fdsoi_6U1x_2U2x_2T8x_LB_SigRCmax.tlup
TLU+ File = /tool/PDK/samsung/LN28FDS_202408/TECH/LN28FDS_ICC_TECH_TLUP_S00_V2.7.3.6/6U1x_2U2x_2T8x_LB/cmos028fdsoi_6U1x_2U2x_2T8x_LB_SigRCmin.tlup

--------- Sanity Check on TLUPlus Files -------------
Info: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files.
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Running optimization using a maximum of 16 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        | V-2023.12-DWBB_202312.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler Topographical                                                     |
| Command Line | compile_ultra -no_autoungroup -no_boundary_optimization -gate_clock               |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 2                                      |
| Leaf Cell Count                                         | 1182                                   |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 554                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 8                                      |
| Number of VT Class                                      | 0                                      |
| Number of Voltage Areas                                 | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 138                                    |
| Number of Dont Touch Nets                               | 3                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)


Information: Uniquified 2 instances of design 'decoder'. (OPT-1056)
  Simplifying Design 'posit_mac'

Information: Layer B1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer B2 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer IA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer IB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Warning: Process_scale in set_extraction_options and HALF_NODE_SCALE_FACTOR in TLUPlus cannot be used at the same time. (RCEX-087)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0064 0.0045 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.009 0.0061 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.009 0.0061 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.009 0.0061 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.009 0.0061 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00019 0.00023 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0091 0.006 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00018 0.00021 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.0015 0.0011 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00022 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.0015 0.0011 (RCEX-011)
Information: Library Derived Cap for layer IA : 0.00025 0.00032 (RCEX-011)
Information: Library Derived Res for layer IA : 6e-05 4e-05 (RCEX-011)
Information: Library Derived Cap for layer IB : 0.00025 0.00032 (RCEX-011)
Information: Library Derived Res for layer IB : 6.2e-05 4e-05 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00025 0.00029 (RCEX-011)
Information: Library Derived Res for layer LB : 3.5e-06 2.5e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.009 0.0061 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.0081 0.0056 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.019 0.0011 (RCEX-011)
  Loading target library 'C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Loading target library 'C28SOI_SC_8_ECO_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm'
  Loading target library 'C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Loading target library 'C28SOI_SC_8_ECO_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm'
Information: Library cell 'C8T28SOI_LR_FILLERPFOP8' has been identified as a cell with insulated bias well(s). (UPF-710)
Note - message 'UPF-710' limit (1) exceeded.  Remainder will be suppressed.
Loaded alib file './alib-52/C28SOI_SC_8_CORE_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db.alib'
Loaded alib file './alib-52/C28SOI_SC_8_CORESPL_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db.alib'
Loaded alib file './alib-52/C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C.db.alib' (placeholder)
Loaded alib file './alib-52/C28SOI_SC_8_ECO_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db.alib' (placeholder)
Loaded alib file './alib-52/C28SOI_SC_8_CLK_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db.alib'
Loaded alib file './alib-52/C28SOI_SC_8_CORE_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db.alib'
Loaded alib file './alib-52/C28SOI_SC_8_CORESPL_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db.alib'
Loaded alib file './alib-52/C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C.db.alib' (placeholder)
Loaded alib file './alib-52/C28SOI_SC_8_ECO_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db.alib' (placeholder)
Loaded alib file './alib-52/C28SOI_SC_8_CLK_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'posit_mac'
Information: Added key list 'DesignWare' to design 'posit_mac'. (DDB-72)
Information: The register 'tmp_neg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_neg_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tmp_pos_reg[16]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'posit_mac'.
  Processing 'posit_mac_DW_lzd_J1_0'
  Processing 'decoder_0'
Information: Added key list 'DesignWare' to design 'decoder_0'. (DDB-72)
Information: The register 'in_lzd_reg[6]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'decoder_0'.
  Processing 'decoder_0_DW_lzd_J1_0_DW_lzd_J1_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_posit_mac_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_decoder_0_0'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Using 16 cores for timing computations. (TIM-270)
Information: Updating design information... (UID-85)
Information: The library cell 'C8T28SOI_LR_TOLX5' in the library 'C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C' is not characterized for internal power. (PWR-536)
Information: The library cell 'C8T28SOI_LR_TOHX5' in the library 'C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C' is not characterized for internal power. (PWR-536)
Information: The library cell 'C8T28SOI_LR_TOLX5' in the library 'C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C' is not characterized for internal power. (PWR-536)
Information: The library cell 'C8T28SOI_LR_TOHX5' in the library 'C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

********************************************
Report    : Scenario Reduction Summary
Design    : posit_mac
Scenarios :
	    mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C (dominant)
	    mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
********************************************

CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE
Information: Performing global clock-gating on design posit_mac. (PWR-731)
Information: In design 'posit_mac', the register 'tmp_pos_reg[7]' is removed because it is merged to 'tmp_neg_reg[7]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[11]' is removed because it is merged to 'tmp_neg_reg[11]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[8]' is removed because it is merged to 'tmp_neg_reg[8]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[12]' is removed because it is merged to 'tmp_neg_reg[12]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[9]' is removed because it is merged to 'tmp_neg_reg[9]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[13]' is removed because it is merged to 'tmp_neg_reg[13]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[10]' is removed because it is merged to 'tmp_neg_reg[10]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[17]' is removed because it is merged to 'tmp_neg_reg[16]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[14]' is removed because it is merged to 'tmp_neg_reg[14]'. (OPT-1215)
Information: In design 'posit_mac', the register 'tmp_pos_reg[15]' is removed because it is merged to 'tmp_neg_reg[15]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: The register 'counter_reg[4]' is a constant and will be removed. (OPT-1206)

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
    0:00:32    2342.5      0.00       0.0       0.0                              9.9931
  Loading design 'posit_mac'
Information: The library cell 'C8T28SOI_LR_TOLX5' in the library 'C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C' is not characterized for internal power. (PWR-536)
Information: The library cell 'C8T28SOI_LR_TOHX5' in the library 'C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C' is not characterized for internal power. (PWR-536)
Information: The library cell 'C8T28SOI_LR_TOLX5' in the library 'C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C' is not characterized for internal power. (PWR-536)
Information: The library cell 'C8T28SOI_LR_TOHX5' in the library 'C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Layer B1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer B2 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer IA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer IB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Warning: Process_scale in set_extraction_options and HALF_NODE_SCALE_FACTOR in TLUPlus cannot be used at the same time. (RCEX-087)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0093 0.0067 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00019 0.00023 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.013 0.0085 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00018 0.00021 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.0023 0.0017 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00022 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.0023 0.0017 (RCEX-011)
Information: Library Derived Cap for layer IA : 0.00025 0.00032 (RCEX-011)
Information: Library Derived Res for layer IA : 0.00011 7.1e-05 (RCEX-011)
Information: Library Derived Cap for layer IB : 0.00025 0.00032 (RCEX-011)
Information: Library Derived Res for layer IB : 0.00011 7.1e-05 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00025 0.00029 (RCEX-011)
Information: Library Derived Res for layer LB : 6.5e-06 4.6e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.013 0.0087 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.011 0.0081 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.019 0.0011 (RCEX-011)

Running Main Compile placer.
Placing standard cells from scratch.
...25%...50%...75%...100% done.
Running Main Compile placer - done.


 Collecting Buffer Trees ... Found 30

 Processing Buffer Trees ... 

    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [27]  90% ...
    [30] 100% ...
    [30] 100% Done ...


Information: Automatic high-fanout synthesis deletes 133 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 90 new cells. (PSYN-864)



  Beginning Timing Optimizations
  ------------------------------
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:36    2324.3      0.00       0.0       0.0                              9.9467
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
    0:00:37    2324.3      0.00       0.0       0.0                              9.9467
    0:00:37    2470.8      0.00       0.0       0.0                              8.8208
Info-lpmode: computing default table with library = lib92
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208

  Beginning Delay Optimization
  ----------------------------
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:38    2470.8      0.00       0.0       0.0                              8.8208
    0:00:39    2470.8      0.00       0.0       0.0                              8.8208
    0:00:39    2470.8      0.00       0.0       0.0                              8.8208
    0:00:39    2470.8      0.00       0.0       0.0                              8.8208
    0:00:39    2441.0      0.00       0.0       0.0                              8.7787


  Beginning High Effort Optimization Phase
  ----------------------------------------


  Beginning Timing Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39    2441.0      0.00       0.0       0.0                              8.7787
    0:00:39    2441.0      0.00       0.0       0.0                              8.7787
    0:00:39    2441.0      0.00       0.0       0.0                              8.7787
    0:00:39    2441.0      0.00       0.0       0.0                              8.7787
    0:00:39    2441.0      0.00       0.0       0.0                              8.7787


  High Effort Optimization Phase Complete
  ---------------------------------------

Skipping remaining steps due to timing met. Go to finish


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORE/C28SOI_SC_8_CORE_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORESPL/C28SOI_SC_8_CORESPL_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CLK/C28SOI_SC_8_CLK_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORE/C28SOI_SC_8_CORE_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORESPL/C28SOI_SC_8_CORESPL_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CLK/C28SOI_SC_8_CLK_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/IO/ln28fds_gpio_1p8v_V1.01/FE-Common/LIBERTY/synopsys_is_pad/ln28fds_io_lib_t18_ss_sigcmax_0p650v_1p620v_125c.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/IO/ln28fds_gpio_1p8v_V1.01/FE-Common/LIBERTY/synopsys_is_pad/ln28fds_io_lib_t18_ff_sigcmin_1p100v_1p980v_m40c.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/PR/C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/ECO/C28SOI_SC_8_ECO_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/PR/C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C.db'
Loading db file '/tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/ECO/C28SOI_SC_8_ECO_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db'
  Loading target library 'C28SOI_SC_8_PR_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Loading target library 'C28SOI_SC_8_ECO_LR_ff28_1.10V_0.00V_1.10V_0.00V_m40C_sadhm'
  Loading target library 'C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Loading target library 'C28SOI_SC_8_ECO_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm'
Information: State dependent leakage is now switched from off to on.
CPU Load: 2%, Ram Free: 66 GB, Swap Free: 0 GB, Work Disk Free: 818 GB, Tmp Disk Free: 818 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
