

================================================================
== Vivado HLS Report for 'iiccomm3'
================================================================
* Date:           Sun Aug  5 18:55:04 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm3
* Solution:       iiccomm3
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 19 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 20 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 2"
ST_2 : Operation 22 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 23 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 268436545"
ST_3 : Operation 26 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 27 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 28 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 29 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 268436740"
ST_4 : Operation 31 [7/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 32 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 33 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 35 [6/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 65"
ST_5 : Operation 37 [7/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 38 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 39 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 40 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 41 [5/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 42 [6/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 260"
ST_6 : Operation 44 [7/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 45 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 46 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [4/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [5/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [6/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%iic_addr_5 = getelementptr i32* %iic, i64 268436488"
ST_7 : Operation 52 [7/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 53 [1/1] (1.00ns)   --->   "%outValue1_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue1)" [iiccomm3.cpp:58]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 54 [1/1] (1.00ns)   --->   "%outValue2_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue2)" [iiccomm3.cpp:59]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%outValue3_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue3)" [iiccomm3.cpp:60]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 56 [1/1] (1.00ns)   --->   "%outValue4_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue4)" [iiccomm3.cpp:61]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 57 [1/1] (1.00ns)   --->   "%outValue5_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue5)" [iiccomm3.cpp:62]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 58 [1/1] (1.00ns)   --->   "%outValue6_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue6)" [iiccomm3.cpp:63]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 59 [1/1] (1.00ns)   --->   "%outValue7_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue7)" [iiccomm3.cpp:64]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 60 [1/1] (1.00ns)   --->   "%outValue8_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue8)" [iiccomm3.cpp:65]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 61 [1/1] (1.00ns)   --->   "%outValue9_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue9)" [iiccomm3.cpp:66]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 62 [1/1] (1.00ns)   --->   "%outValue10_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue10)" [iiccomm3.cpp:67]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 63 [1/1] (3.50ns)   --->   "%iic_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic)" [iiccomm3.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [3/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [4/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 68 [5/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [6/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%iic_addr_6 = getelementptr i32* %iic, i64 268436512"
ST_8 : Operation 71 [7/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 72 [1/1] (3.50ns)   --->   "%iic_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr)" [iiccomm3.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 74 [2/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [3/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [4/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [5/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [6/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%iic_addr_7 = getelementptr i32* %iic, i64 8"
ST_9 : Operation 80 [7/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 81 [1/1] (3.50ns)   --->   "%iic_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_1)" [iiccomm3.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 82 [1/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [2/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [3/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [4/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [5/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [6/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%iic_addr_8 = getelementptr i32* %iic, i64 32"
ST_10 : Operation 89 [7/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 90 [1/1] (3.50ns)   --->   "%iic_addr_2_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_2)" [iiccomm3.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 91 [1/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 92 [2/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [3/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [4/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 95 [5/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [6/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 97 [1/1] (3.50ns)   --->   "%iic_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_3)" [iiccomm3.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [1/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [2/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 100 [3/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 101 [4/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 102 [5/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 103 [1/1] (3.50ns)   --->   "%iic_addr_4_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_4)" [iiccomm3.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 104 [1/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 105 [2/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 106 [3/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 107 [4/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 108 [1/1] (3.50ns)   --->   "%iic_addr_5_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_5)" [iiccomm3.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 109 [1/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 110 [2/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 111 [3/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 112 [1/1] (3.50ns)   --->   "%iic_addr_6_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_6)" [iiccomm3.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 113 [1/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 114 [2/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 115 [1/1] (3.50ns)   --->   "%iic_addr_7_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_7)" [iiccomm3.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 116 [1/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 117 [1/1] (3.50ns)   --->   "%iic_addr_8_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_8)" [iiccomm3.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 1.00ns
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !20"
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue1) nounwind, !map !26"
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue2) nounwind, !map !30"
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue3) nounwind, !map !34"
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue4) nounwind, !map !38"
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue5) nounwind, !map !42"
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue6) nounwind, !map !46"
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue7) nounwind, !map !50"
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue8) nounwind, !map !54"
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue9) nounwind, !map !58"
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue10) nounwind, !map !62"
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue11) nounwind, !map !66"
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm3_str) nounwind"
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:54]
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:58]
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:59]
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:60]
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:61]
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue5, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:62]
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue6, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:63]
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue7, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:64]
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue8, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:65]
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue9, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:66]
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue10, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm3.cpp:67]
ST_18 : Operation 143 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue1, i32 %iic_read)" [iiccomm3.cpp:71]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 144 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue2, i32 %iic_addr_read)" [iiccomm3.cpp:74]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 145 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue3, i32 %iic_addr_1_read)" [iiccomm3.cpp:79]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 146 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue4, i32 %iic_addr_2_read)" [iiccomm3.cpp:82]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 147 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue5, i32 %iic_addr_3_read)" [iiccomm3.cpp:85]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 148 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue6, i32 %iic_addr_4_read)" [iiccomm3.cpp:88]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 149 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue7, i32 %iic_addr_5_read)" [iiccomm3.cpp:93]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 150 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue8, i32 %iic_addr_6_read)" [iiccomm3.cpp:96]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 151 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue9, i32 %iic_addr_7_read)" [iiccomm3.cpp:99]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 152 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue10, i32 %iic_addr_8_read)" [iiccomm3.cpp:102]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %outValue11, i32 10)" [iiccomm3.cpp:104]
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [iiccomm3.cpp:106]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outValue1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic_addr        (getelementptr) [ 0001111111000000000]
iic_addr_1      (getelementptr) [ 0000111111100000000]
iic_addr_2      (getelementptr) [ 0000011111110000000]
iic_addr_3      (getelementptr) [ 0000001111111000000]
iic_addr_4      (getelementptr) [ 0000000111111100000]
iic_load_req    (readreq      ) [ 0000000000000000000]
iic_addr_5      (getelementptr) [ 0000000011111110000]
outValue1_load  (read         ) [ 0000000000000000000]
outValue2_load  (read         ) [ 0000000000000000000]
outValue3_load  (read         ) [ 0000000000000000000]
outValue4_load  (read         ) [ 0000000000000000000]
outValue5_load  (read         ) [ 0000000000000000000]
outValue6_load  (read         ) [ 0000000000000000000]
outValue7_load  (read         ) [ 0000000000000000000]
outValue8_load  (read         ) [ 0000000000000000000]
outValue9_load  (read         ) [ 0000000000000000000]
outValue10_load (read         ) [ 0000000000000000000]
iic_read        (read         ) [ 0000000001111111111]
iic_load_1_req  (readreq      ) [ 0000000000000000000]
iic_addr_6      (getelementptr) [ 0000000001111111000]
iic_addr_read   (read         ) [ 0000000000111111111]
iic_load_2_req  (readreq      ) [ 0000000000000000000]
iic_addr_7      (getelementptr) [ 0000000000111111100]
iic_addr_1_read (read         ) [ 0000000000011111111]
iic_load_3_req  (readreq      ) [ 0000000000000000000]
iic_addr_8      (getelementptr) [ 0000000000011111110]
iic_addr_2_read (read         ) [ 0000000000001111111]
iic_load_4_req  (readreq      ) [ 0000000000000000000]
iic_addr_3_read (read         ) [ 0000000000000111111]
iic_load_5_req  (readreq      ) [ 0000000000000000000]
iic_addr_4_read (read         ) [ 0000000000000011111]
iic_load_6_req  (readreq      ) [ 0000000000000000000]
iic_addr_5_read (read         ) [ 0000000000000001111]
iic_load_7_req  (readreq      ) [ 0000000000000000000]
iic_addr_6_read (read         ) [ 0000000000000000111]
iic_load_8_req  (readreq      ) [ 0000000000000000000]
iic_addr_7_read (read         ) [ 0000000000000000011]
iic_load_9_req  (readreq      ) [ 0000000000000000000]
iic_addr_8_read (read         ) [ 0000000000000000001]
StgValue_118    (specbitsmap  ) [ 0000000000000000000]
StgValue_119    (specbitsmap  ) [ 0000000000000000000]
StgValue_120    (specbitsmap  ) [ 0000000000000000000]
StgValue_121    (specbitsmap  ) [ 0000000000000000000]
StgValue_122    (specbitsmap  ) [ 0000000000000000000]
StgValue_123    (specbitsmap  ) [ 0000000000000000000]
StgValue_124    (specbitsmap  ) [ 0000000000000000000]
StgValue_125    (specbitsmap  ) [ 0000000000000000000]
StgValue_126    (specbitsmap  ) [ 0000000000000000000]
StgValue_127    (specbitsmap  ) [ 0000000000000000000]
StgValue_128    (specbitsmap  ) [ 0000000000000000000]
StgValue_129    (specbitsmap  ) [ 0000000000000000000]
StgValue_130    (spectopmodule) [ 0000000000000000000]
StgValue_131    (specinterface) [ 0000000000000000000]
StgValue_132    (specinterface) [ 0000000000000000000]
StgValue_133    (specinterface) [ 0000000000000000000]
StgValue_134    (specinterface) [ 0000000000000000000]
StgValue_135    (specinterface) [ 0000000000000000000]
StgValue_136    (specinterface) [ 0000000000000000000]
StgValue_137    (specinterface) [ 0000000000000000000]
StgValue_138    (specinterface) [ 0000000000000000000]
StgValue_139    (specinterface) [ 0000000000000000000]
StgValue_140    (specinterface) [ 0000000000000000000]
StgValue_141    (specinterface) [ 0000000000000000000]
StgValue_142    (specinterface) [ 0000000000000000000]
StgValue_143    (write        ) [ 0000000000000000000]
StgValue_144    (write        ) [ 0000000000000000000]
StgValue_145    (write        ) [ 0000000000000000000]
StgValue_146    (write        ) [ 0000000000000000000]
StgValue_147    (write        ) [ 0000000000000000000]
StgValue_148    (write        ) [ 0000000000000000000]
StgValue_149    (write        ) [ 0000000000000000000]
StgValue_150    (write        ) [ 0000000000000000000]
StgValue_151    (write        ) [ 0000000000000000000]
StgValue_152    (write        ) [ 0000000000000000000]
StgValue_153    (write        ) [ 0000000000000000000]
StgValue_154    (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outValue1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outValue2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outValue3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outValue4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outValue5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outValue6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outValue7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outValue8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outValue9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outValue10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outValue11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccomm3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_req/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_readreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_1_req/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_readreq_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_2_req/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_3_req/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_readreq_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_4_req/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_readreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_5_req/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_readreq_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_6_req/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="outValue1_load_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue1_load/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="outValue2_load_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue2_load/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="outValue3_load_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue3_load/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="outValue4_load_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue4_load/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="outValue5_load_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue5_load/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="outValue6_load_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue6_load/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="outValue7_load_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue7_load/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="outValue8_load_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue8_load/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="outValue9_load_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue9_load/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="outValue10_load_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue10_load/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="iic_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_read/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_7_req/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="iic_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="7"/>
<pin id="202" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_read/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_readreq_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_8_req/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="iic_addr_1_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="7"/>
<pin id="214" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_1_read/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_9_req/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="iic_addr_2_read_read_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="7"/>
<pin id="226" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_2_read/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="iic_addr_3_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="7"/>
<pin id="231" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_3_read/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="iic_addr_4_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="7"/>
<pin id="236" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_4_read/13 "/>
</bind>
</comp>

<comp id="238" class="1004" name="iic_addr_5_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="7"/>
<pin id="241" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_5_read/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="iic_addr_6_read_read_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="7"/>
<pin id="246" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_6_read/15 "/>
</bind>
</comp>

<comp id="248" class="1004" name="iic_addr_7_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="7"/>
<pin id="251" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_7_read/16 "/>
</bind>
</comp>

<comp id="253" class="1004" name="iic_addr_8_read_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="7"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_8_read/17 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_143_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="10"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/18 "/>
</bind>
</comp>

<comp id="265" class="1004" name="StgValue_144_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="9"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/18 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_145_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="8"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_145/18 "/>
</bind>
</comp>

<comp id="279" class="1004" name="StgValue_146_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="7"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_146/18 "/>
</bind>
</comp>

<comp id="286" class="1004" name="StgValue_147_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="6"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_147/18 "/>
</bind>
</comp>

<comp id="293" class="1004" name="StgValue_148_write_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="5"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/18 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_149_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="4"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_149/18 "/>
</bind>
</comp>

<comp id="307" class="1004" name="StgValue_150_write_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="3"/>
<pin id="311" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/18 "/>
</bind>
</comp>

<comp id="314" class="1004" name="StgValue_151_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="2"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_151/18 "/>
</bind>
</comp>

<comp id="321" class="1004" name="StgValue_152_write_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="1"/>
<pin id="325" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/18 "/>
</bind>
</comp>

<comp id="328" class="1004" name="StgValue_153_write_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_153/18 "/>
</bind>
</comp>

<comp id="336" class="1004" name="iic_addr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="iic_addr_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="30" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="iic_addr_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="30" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="iic_addr_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_3/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="iic_addr_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_4/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="iic_addr_5_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="30" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_5/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="iic_addr_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="30" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_6/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="iic_addr_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_7/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="iic_addr_8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_8/10 "/>
</bind>
</comp>

<comp id="399" class="1005" name="iic_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="iic_addr_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="iic_addr_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="iic_addr_3_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="iic_addr_4_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_4 "/>
</bind>
</comp>

<comp id="429" class="1005" name="iic_addr_5_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_5 "/>
</bind>
</comp>

<comp id="435" class="1005" name="iic_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="10"/>
<pin id="437" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="iic_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="iic_addr_6_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_6 "/>
</bind>
</comp>

<comp id="446" class="1005" name="iic_addr_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="9"/>
<pin id="448" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="iic_addr_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="iic_addr_7_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_7 "/>
</bind>
</comp>

<comp id="457" class="1005" name="iic_addr_1_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="8"/>
<pin id="459" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="iic_addr_1_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="iic_addr_8_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_8 "/>
</bind>
</comp>

<comp id="468" class="1005" name="iic_addr_2_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="7"/>
<pin id="470" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="iic_addr_2_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="iic_addr_3_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="6"/>
<pin id="475" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="iic_addr_3_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="iic_addr_4_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="5"/>
<pin id="480" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="iic_addr_4_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="iic_addr_5_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="4"/>
<pin id="485" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="iic_addr_5_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="iic_addr_6_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="3"/>
<pin id="490" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="iic_addr_6_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="iic_addr_7_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2"/>
<pin id="495" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_addr_7_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="iic_addr_8_read_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_8_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="6" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="12" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="375"><net_src comp="0" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="389"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="396"><net_src comp="0" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="392" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="402"><net_src comp="336" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="408"><net_src comp="343" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="414"><net_src comp="350" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="420"><net_src comp="357" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="426"><net_src comp="364" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="432"><net_src comp="371" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="438"><net_src comp="186" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="443"><net_src comp="378" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="449"><net_src comp="199" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="454"><net_src comp="385" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="460"><net_src comp="211" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="465"><net_src comp="392" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="471"><net_src comp="223" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="476"><net_src comp="228" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="481"><net_src comp="233" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="486"><net_src comp="238" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="491"><net_src comp="243" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="496"><net_src comp="248" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="501"><net_src comp="253" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="321" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outValue1 | {18 }
	Port: outValue2 | {18 }
	Port: outValue3 | {18 }
	Port: outValue4 | {18 }
	Port: outValue5 | {18 }
	Port: outValue6 | {18 }
	Port: outValue7 | {18 }
	Port: outValue8 | {18 }
	Port: outValue9 | {18 }
	Port: outValue10 | {18 }
	Port: outValue11 | {18 }
 - Input state : 
	Port: iiccomm3 : iic | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: iiccomm3 : outValue1 | {8 }
	Port: iiccomm3 : outValue2 | {8 }
	Port: iiccomm3 : outValue3 | {8 }
	Port: iiccomm3 : outValue4 | {8 }
	Port: iiccomm3 : outValue5 | {8 }
	Port: iiccomm3 : outValue6 | {8 }
	Port: iiccomm3 : outValue7 | {8 }
	Port: iiccomm3 : outValue8 | {8 }
	Port: iiccomm3 : outValue9 | {8 }
	Port: iiccomm3 : outValue10 | {8 }
  - Chain level:
	State 1
	State 2
		iic_load_1_req : 1
	State 3
		iic_load_2_req : 1
	State 4
		iic_load_3_req : 1
	State 5
		iic_load_4_req : 1
	State 6
		iic_load_5_req : 1
	State 7
		iic_load_6_req : 1
	State 8
		iic_load_7_req : 1
	State 9
		iic_load_8_req : 1
	State 10
		iic_load_9_req : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          |      grp_readreq_fu_76      |
|          |      grp_readreq_fu_84      |
|          |      grp_readreq_fu_91      |
|          |      grp_readreq_fu_98      |
|  readreq |      grp_readreq_fu_105     |
|          |      grp_readreq_fu_112     |
|          |      grp_readreq_fu_119     |
|          |      grp_readreq_fu_192     |
|          |      grp_readreq_fu_204     |
|          |      grp_readreq_fu_216     |
|----------|-----------------------------|
|          |  outValue1_load_read_fu_126 |
|          |  outValue2_load_read_fu_132 |
|          |  outValue3_load_read_fu_138 |
|          |  outValue4_load_read_fu_144 |
|          |  outValue5_load_read_fu_150 |
|          |  outValue6_load_read_fu_156 |
|          |  outValue7_load_read_fu_162 |
|          |  outValue8_load_read_fu_168 |
|          |  outValue9_load_read_fu_174 |
|   read   | outValue10_load_read_fu_180 |
|          |     iic_read_read_fu_186    |
|          |  iic_addr_read_read_fu_199  |
|          | iic_addr_1_read_read_fu_211 |
|          | iic_addr_2_read_read_fu_223 |
|          | iic_addr_3_read_read_fu_228 |
|          | iic_addr_4_read_read_fu_233 |
|          | iic_addr_5_read_read_fu_238 |
|          | iic_addr_6_read_read_fu_243 |
|          | iic_addr_7_read_read_fu_248 |
|          | iic_addr_8_read_read_fu_253 |
|----------|-----------------------------|
|          |  StgValue_143_write_fu_258  |
|          |  StgValue_144_write_fu_265  |
|          |  StgValue_145_write_fu_272  |
|          |  StgValue_146_write_fu_279  |
|          |  StgValue_147_write_fu_286  |
|   write  |  StgValue_148_write_fu_293  |
|          |  StgValue_149_write_fu_300  |
|          |  StgValue_150_write_fu_307  |
|          |  StgValue_151_write_fu_314  |
|          |  StgValue_152_write_fu_321  |
|          |  StgValue_153_write_fu_328  |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|iic_addr_1_read_reg_457|   32   |
|   iic_addr_1_reg_405  |   32   |
|iic_addr_2_read_reg_468|   32   |
|   iic_addr_2_reg_411  |   32   |
|iic_addr_3_read_reg_473|   32   |
|   iic_addr_3_reg_417  |   32   |
|iic_addr_4_read_reg_478|   32   |
|   iic_addr_4_reg_423  |   32   |
|iic_addr_5_read_reg_483|   32   |
|   iic_addr_5_reg_429  |   32   |
|iic_addr_6_read_reg_488|   32   |
|   iic_addr_6_reg_440  |   32   |
|iic_addr_7_read_reg_493|   32   |
|   iic_addr_7_reg_451  |   32   |
|iic_addr_8_read_reg_498|   32   |
|   iic_addr_8_reg_462  |   32   |
| iic_addr_read_reg_446 |   32   |
|    iic_addr_reg_399   |   32   |
|    iic_read_reg_435   |   32   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_84 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_91 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_98 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_119 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_192 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_204 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_216 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   576  ||  15.921 ||    81   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   81   |
|  Register |    -   |   608  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   608  |   81   |
+-----------+--------+--------+--------+
