// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Og2ForVector(
  input          clock,
  input          reset,
  input          io_flush_valid,
  input          io_flush_bits_robIdx_flag,
  input  [7:0]   io_flush_bits_robIdx_value,
  input          io_flush_bits_level,
  output         io_fromOg1NoReg_2_0_ready,
  input          io_fromOg1NoReg_2_0_valid,
  input  [34:0]  io_fromOg1NoReg_2_0_bits_fuType,
  input  [8:0]   io_fromOg1NoReg_2_0_bits_fuOpType,
  input  [127:0] io_fromOg1NoReg_2_0_bits_src_0,
  input  [127:0] io_fromOg1NoReg_2_0_bits_src_1,
  input  [127:0] io_fromOg1NoReg_2_0_bits_src_2,
  input  [127:0] io_fromOg1NoReg_2_0_bits_src_3,
  input  [127:0] io_fromOg1NoReg_2_0_bits_src_4,
  input          io_fromOg1NoReg_2_0_bits_robIdx_flag,
  input  [7:0]   io_fromOg1NoReg_2_0_bits_robIdx_value,
  input  [6:0]   io_fromOg1NoReg_2_0_bits_pdest,
  input          io_fromOg1NoReg_2_0_bits_vecWen,
  input          io_fromOg1NoReg_2_0_bits_v0Wen,
  input          io_fromOg1NoReg_2_0_bits_fpu_wflags,
  input          io_fromOg1NoReg_2_0_bits_vpu_vma,
  input          io_fromOg1NoReg_2_0_bits_vpu_vta,
  input  [1:0]   io_fromOg1NoReg_2_0_bits_vpu_vsew,
  input  [2:0]   io_fromOg1NoReg_2_0_bits_vpu_vlmul,
  input          io_fromOg1NoReg_2_0_bits_vpu_vm,
  input  [7:0]   io_fromOg1NoReg_2_0_bits_vpu_vstart,
  input  [6:0]   io_fromOg1NoReg_2_0_bits_vpu_vuopIdx,
  input          io_fromOg1NoReg_2_0_bits_vpu_isExt,
  input          io_fromOg1NoReg_2_0_bits_vpu_isNarrow,
  input          io_fromOg1NoReg_2_0_bits_vpu_isDstMask,
  input          io_fromOg1NoReg_2_0_bits_vpu_isOpMask,
  input  [3:0]   io_fromOg1NoReg_2_0_bits_dataSources_0_value,
  input  [3:0]   io_fromOg1NoReg_2_0_bits_dataSources_1_value,
  input  [3:0]   io_fromOg1NoReg_2_0_bits_dataSources_2_value,
  input  [3:0]   io_fromOg1NoReg_2_0_bits_dataSources_3_value,
  input  [3:0]   io_fromOg1NoReg_2_0_bits_dataSources_4_value,
  output         io_fromOg1NoReg_1_1_ready,
  input          io_fromOg1NoReg_1_1_valid,
  input  [34:0]  io_fromOg1NoReg_1_1_bits_fuType,
  input  [8:0]   io_fromOg1NoReg_1_1_bits_fuOpType,
  input  [127:0] io_fromOg1NoReg_1_1_bits_src_0,
  input  [127:0] io_fromOg1NoReg_1_1_bits_src_1,
  input  [127:0] io_fromOg1NoReg_1_1_bits_src_2,
  input  [127:0] io_fromOg1NoReg_1_1_bits_src_3,
  input  [127:0] io_fromOg1NoReg_1_1_bits_src_4,
  input          io_fromOg1NoReg_1_1_bits_robIdx_flag,
  input  [7:0]   io_fromOg1NoReg_1_1_bits_robIdx_value,
  input  [7:0]   io_fromOg1NoReg_1_1_bits_pdest,
  input          io_fromOg1NoReg_1_1_bits_fpWen,
  input          io_fromOg1NoReg_1_1_bits_vecWen,
  input          io_fromOg1NoReg_1_1_bits_v0Wen,
  input          io_fromOg1NoReg_1_1_bits_fpu_wflags,
  input          io_fromOg1NoReg_1_1_bits_vpu_vma,
  input          io_fromOg1NoReg_1_1_bits_vpu_vta,
  input  [1:0]   io_fromOg1NoReg_1_1_bits_vpu_vsew,
  input  [2:0]   io_fromOg1NoReg_1_1_bits_vpu_vlmul,
  input          io_fromOg1NoReg_1_1_bits_vpu_vm,
  input  [7:0]   io_fromOg1NoReg_1_1_bits_vpu_vstart,
  input          io_fromOg1NoReg_1_1_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromOg1NoReg_1_1_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromOg1NoReg_1_1_bits_vpu_fpu_isFoldTo1_8,
  input  [6:0]   io_fromOg1NoReg_1_1_bits_vpu_vuopIdx,
  input          io_fromOg1NoReg_1_1_bits_vpu_lastUop,
  input          io_fromOg1NoReg_1_1_bits_vpu_isNarrow,
  input          io_fromOg1NoReg_1_1_bits_vpu_isDstMask,
  input  [3:0]   io_fromOg1NoReg_1_1_bits_dataSources_0_value,
  input  [3:0]   io_fromOg1NoReg_1_1_bits_dataSources_1_value,
  input  [3:0]   io_fromOg1NoReg_1_1_bits_dataSources_2_value,
  input  [3:0]   io_fromOg1NoReg_1_1_bits_dataSources_3_value,
  input  [3:0]   io_fromOg1NoReg_1_1_bits_dataSources_4_value,
  output         io_fromOg1NoReg_1_0_ready,
  input          io_fromOg1NoReg_1_0_valid,
  input  [34:0]  io_fromOg1NoReg_1_0_bits_fuType,
  input  [8:0]   io_fromOg1NoReg_1_0_bits_fuOpType,
  input  [127:0] io_fromOg1NoReg_1_0_bits_src_0,
  input  [127:0] io_fromOg1NoReg_1_0_bits_src_1,
  input  [127:0] io_fromOg1NoReg_1_0_bits_src_2,
  input  [127:0] io_fromOg1NoReg_1_0_bits_src_3,
  input  [127:0] io_fromOg1NoReg_1_0_bits_src_4,
  input          io_fromOg1NoReg_1_0_bits_robIdx_flag,
  input  [7:0]   io_fromOg1NoReg_1_0_bits_robIdx_value,
  input  [6:0]   io_fromOg1NoReg_1_0_bits_pdest,
  input          io_fromOg1NoReg_1_0_bits_vecWen,
  input          io_fromOg1NoReg_1_0_bits_v0Wen,
  input          io_fromOg1NoReg_1_0_bits_fpu_wflags,
  input          io_fromOg1NoReg_1_0_bits_vpu_vma,
  input          io_fromOg1NoReg_1_0_bits_vpu_vta,
  input  [1:0]   io_fromOg1NoReg_1_0_bits_vpu_vsew,
  input  [2:0]   io_fromOg1NoReg_1_0_bits_vpu_vlmul,
  input          io_fromOg1NoReg_1_0_bits_vpu_vm,
  input  [7:0]   io_fromOg1NoReg_1_0_bits_vpu_vstart,
  input  [6:0]   io_fromOg1NoReg_1_0_bits_vpu_vuopIdx,
  input          io_fromOg1NoReg_1_0_bits_vpu_isExt,
  input          io_fromOg1NoReg_1_0_bits_vpu_isNarrow,
  input          io_fromOg1NoReg_1_0_bits_vpu_isDstMask,
  input          io_fromOg1NoReg_1_0_bits_vpu_isOpMask,
  input  [3:0]   io_fromOg1NoReg_1_0_bits_dataSources_0_value,
  input  [3:0]   io_fromOg1NoReg_1_0_bits_dataSources_1_value,
  input  [3:0]   io_fromOg1NoReg_1_0_bits_dataSources_2_value,
  input  [3:0]   io_fromOg1NoReg_1_0_bits_dataSources_3_value,
  input  [3:0]   io_fromOg1NoReg_1_0_bits_dataSources_4_value,
  output         io_fromOg1NoReg_0_1_ready,
  input          io_fromOg1NoReg_0_1_valid,
  input  [34:0]  io_fromOg1NoReg_0_1_bits_fuType,
  input  [8:0]   io_fromOg1NoReg_0_1_bits_fuOpType,
  input  [127:0] io_fromOg1NoReg_0_1_bits_src_0,
  input  [127:0] io_fromOg1NoReg_0_1_bits_src_1,
  input  [127:0] io_fromOg1NoReg_0_1_bits_src_2,
  input  [127:0] io_fromOg1NoReg_0_1_bits_src_3,
  input  [127:0] io_fromOg1NoReg_0_1_bits_src_4,
  input          io_fromOg1NoReg_0_1_bits_robIdx_flag,
  input  [7:0]   io_fromOg1NoReg_0_1_bits_robIdx_value,
  input  [7:0]   io_fromOg1NoReg_0_1_bits_pdest,
  input          io_fromOg1NoReg_0_1_bits_rfWen,
  input          io_fromOg1NoReg_0_1_bits_fpWen,
  input          io_fromOg1NoReg_0_1_bits_vecWen,
  input          io_fromOg1NoReg_0_1_bits_v0Wen,
  input          io_fromOg1NoReg_0_1_bits_vlWen,
  input          io_fromOg1NoReg_0_1_bits_fpu_wflags,
  input          io_fromOg1NoReg_0_1_bits_vpu_vma,
  input          io_fromOg1NoReg_0_1_bits_vpu_vta,
  input  [1:0]   io_fromOg1NoReg_0_1_bits_vpu_vsew,
  input  [2:0]   io_fromOg1NoReg_0_1_bits_vpu_vlmul,
  input          io_fromOg1NoReg_0_1_bits_vpu_vm,
  input  [7:0]   io_fromOg1NoReg_0_1_bits_vpu_vstart,
  input          io_fromOg1NoReg_0_1_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromOg1NoReg_0_1_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromOg1NoReg_0_1_bits_vpu_fpu_isFoldTo1_8,
  input  [6:0]   io_fromOg1NoReg_0_1_bits_vpu_vuopIdx,
  input          io_fromOg1NoReg_0_1_bits_vpu_lastUop,
  input          io_fromOg1NoReg_0_1_bits_vpu_isNarrow,
  input          io_fromOg1NoReg_0_1_bits_vpu_isDstMask,
  input  [3:0]   io_fromOg1NoReg_0_1_bits_dataSources_0_value,
  input  [3:0]   io_fromOg1NoReg_0_1_bits_dataSources_1_value,
  input  [3:0]   io_fromOg1NoReg_0_1_bits_dataSources_2_value,
  input  [3:0]   io_fromOg1NoReg_0_1_bits_dataSources_3_value,
  input  [3:0]   io_fromOg1NoReg_0_1_bits_dataSources_4_value,
  output         io_fromOg1NoReg_0_0_ready,
  input          io_fromOg1NoReg_0_0_valid,
  input  [34:0]  io_fromOg1NoReg_0_0_bits_fuType,
  input  [8:0]   io_fromOg1NoReg_0_0_bits_fuOpType,
  input  [127:0] io_fromOg1NoReg_0_0_bits_src_0,
  input  [127:0] io_fromOg1NoReg_0_0_bits_src_1,
  input  [127:0] io_fromOg1NoReg_0_0_bits_src_2,
  input  [127:0] io_fromOg1NoReg_0_0_bits_src_3,
  input  [127:0] io_fromOg1NoReg_0_0_bits_src_4,
  input          io_fromOg1NoReg_0_0_bits_robIdx_flag,
  input  [7:0]   io_fromOg1NoReg_0_0_bits_robIdx_value,
  input  [6:0]   io_fromOg1NoReg_0_0_bits_pdest,
  input          io_fromOg1NoReg_0_0_bits_vecWen,
  input          io_fromOg1NoReg_0_0_bits_v0Wen,
  input          io_fromOg1NoReg_0_0_bits_fpu_wflags,
  input          io_fromOg1NoReg_0_0_bits_vpu_vma,
  input          io_fromOg1NoReg_0_0_bits_vpu_vta,
  input  [1:0]   io_fromOg1NoReg_0_0_bits_vpu_vsew,
  input  [2:0]   io_fromOg1NoReg_0_0_bits_vpu_vlmul,
  input          io_fromOg1NoReg_0_0_bits_vpu_vm,
  input  [7:0]   io_fromOg1NoReg_0_0_bits_vpu_vstart,
  input  [6:0]   io_fromOg1NoReg_0_0_bits_vpu_vuopIdx,
  input          io_fromOg1NoReg_0_0_bits_vpu_isExt,
  input          io_fromOg1NoReg_0_0_bits_vpu_isNarrow,
  input          io_fromOg1NoReg_0_0_bits_vpu_isDstMask,
  input          io_fromOg1NoReg_0_0_bits_vpu_isOpMask,
  input  [3:0]   io_fromOg1NoReg_0_0_bits_dataSources_0_value,
  input  [3:0]   io_fromOg1NoReg_0_0_bits_dataSources_1_value,
  input  [3:0]   io_fromOg1NoReg_0_0_bits_dataSources_2_value,
  input  [3:0]   io_fromOg1NoReg_0_0_bits_dataSources_3_value,
  input  [3:0]   io_fromOg1NoReg_0_0_bits_dataSources_4_value,
  input  [31:0]  io_fromOg1ImmInfo_1_imm,
  input  [3:0]   io_fromOg1ImmInfo_1_immType,
  input          io_toVfExu_2_0_ready,
  output         io_toVfExu_2_0_valid,
  output [34:0]  io_toVfExu_2_0_bits_fuType,
  output [8:0]   io_toVfExu_2_0_bits_fuOpType,
  output [127:0] io_toVfExu_2_0_bits_src_0,
  output [127:0] io_toVfExu_2_0_bits_src_1,
  output [127:0] io_toVfExu_2_0_bits_src_2,
  output [127:0] io_toVfExu_2_0_bits_src_3,
  output [127:0] io_toVfExu_2_0_bits_src_4,
  output         io_toVfExu_2_0_bits_robIdx_flag,
  output [7:0]   io_toVfExu_2_0_bits_robIdx_value,
  output [6:0]   io_toVfExu_2_0_bits_pdest,
  output         io_toVfExu_2_0_bits_vecWen,
  output         io_toVfExu_2_0_bits_v0Wen,
  output         io_toVfExu_2_0_bits_fpu_wflags,
  output         io_toVfExu_2_0_bits_vpu_vma,
  output         io_toVfExu_2_0_bits_vpu_vta,
  output [1:0]   io_toVfExu_2_0_bits_vpu_vsew,
  output [2:0]   io_toVfExu_2_0_bits_vpu_vlmul,
  output         io_toVfExu_2_0_bits_vpu_vm,
  output [7:0]   io_toVfExu_2_0_bits_vpu_vstart,
  output [6:0]   io_toVfExu_2_0_bits_vpu_vuopIdx,
  output         io_toVfExu_2_0_bits_vpu_isExt,
  output         io_toVfExu_2_0_bits_vpu_isNarrow,
  output         io_toVfExu_2_0_bits_vpu_isDstMask,
  output         io_toVfExu_2_0_bits_vpu_isOpMask,
  output [3:0]   io_toVfExu_2_0_bits_dataSources_0_value,
  output [3:0]   io_toVfExu_2_0_bits_dataSources_1_value,
  output [3:0]   io_toVfExu_2_0_bits_dataSources_2_value,
  output [3:0]   io_toVfExu_2_0_bits_dataSources_3_value,
  output [3:0]   io_toVfExu_2_0_bits_dataSources_4_value,
  output         io_toVfExu_1_1_valid,
  output [34:0]  io_toVfExu_1_1_bits_fuType,
  output [8:0]   io_toVfExu_1_1_bits_fuOpType,
  output [127:0] io_toVfExu_1_1_bits_src_0,
  output [127:0] io_toVfExu_1_1_bits_src_1,
  output [127:0] io_toVfExu_1_1_bits_src_2,
  output [127:0] io_toVfExu_1_1_bits_src_3,
  output [127:0] io_toVfExu_1_1_bits_src_4,
  output         io_toVfExu_1_1_bits_robIdx_flag,
  output [7:0]   io_toVfExu_1_1_bits_robIdx_value,
  output [7:0]   io_toVfExu_1_1_bits_pdest,
  output         io_toVfExu_1_1_bits_fpWen,
  output         io_toVfExu_1_1_bits_vecWen,
  output         io_toVfExu_1_1_bits_v0Wen,
  output         io_toVfExu_1_1_bits_fpu_wflags,
  output         io_toVfExu_1_1_bits_vpu_vma,
  output         io_toVfExu_1_1_bits_vpu_vta,
  output [1:0]   io_toVfExu_1_1_bits_vpu_vsew,
  output [2:0]   io_toVfExu_1_1_bits_vpu_vlmul,
  output         io_toVfExu_1_1_bits_vpu_vm,
  output [7:0]   io_toVfExu_1_1_bits_vpu_vstart,
  output         io_toVfExu_1_1_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVfExu_1_1_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVfExu_1_1_bits_vpu_fpu_isFoldTo1_8,
  output [6:0]   io_toVfExu_1_1_bits_vpu_vuopIdx,
  output         io_toVfExu_1_1_bits_vpu_lastUop,
  output         io_toVfExu_1_1_bits_vpu_isNarrow,
  output         io_toVfExu_1_1_bits_vpu_isDstMask,
  output [3:0]   io_toVfExu_1_1_bits_dataSources_0_value,
  output [3:0]   io_toVfExu_1_1_bits_dataSources_1_value,
  output [3:0]   io_toVfExu_1_1_bits_dataSources_2_value,
  output [3:0]   io_toVfExu_1_1_bits_dataSources_3_value,
  output [3:0]   io_toVfExu_1_1_bits_dataSources_4_value,
  input          io_toVfExu_1_0_ready,
  output         io_toVfExu_1_0_valid,
  output [34:0]  io_toVfExu_1_0_bits_fuType,
  output [8:0]   io_toVfExu_1_0_bits_fuOpType,
  output [127:0] io_toVfExu_1_0_bits_src_0,
  output [127:0] io_toVfExu_1_0_bits_src_1,
  output [127:0] io_toVfExu_1_0_bits_src_2,
  output [127:0] io_toVfExu_1_0_bits_src_3,
  output [127:0] io_toVfExu_1_0_bits_src_4,
  output         io_toVfExu_1_0_bits_robIdx_flag,
  output [7:0]   io_toVfExu_1_0_bits_robIdx_value,
  output [6:0]   io_toVfExu_1_0_bits_pdest,
  output         io_toVfExu_1_0_bits_vecWen,
  output         io_toVfExu_1_0_bits_v0Wen,
  output         io_toVfExu_1_0_bits_fpu_wflags,
  output         io_toVfExu_1_0_bits_vpu_vma,
  output         io_toVfExu_1_0_bits_vpu_vta,
  output [1:0]   io_toVfExu_1_0_bits_vpu_vsew,
  output [2:0]   io_toVfExu_1_0_bits_vpu_vlmul,
  output         io_toVfExu_1_0_bits_vpu_vm,
  output [7:0]   io_toVfExu_1_0_bits_vpu_vstart,
  output [6:0]   io_toVfExu_1_0_bits_vpu_vuopIdx,
  output         io_toVfExu_1_0_bits_vpu_isExt,
  output         io_toVfExu_1_0_bits_vpu_isNarrow,
  output         io_toVfExu_1_0_bits_vpu_isDstMask,
  output         io_toVfExu_1_0_bits_vpu_isOpMask,
  output [3:0]   io_toVfExu_1_0_bits_dataSources_0_value,
  output [3:0]   io_toVfExu_1_0_bits_dataSources_1_value,
  output [3:0]   io_toVfExu_1_0_bits_dataSources_2_value,
  output [3:0]   io_toVfExu_1_0_bits_dataSources_3_value,
  output [3:0]   io_toVfExu_1_0_bits_dataSources_4_value,
  output         io_toVfExu_0_1_valid,
  output [34:0]  io_toVfExu_0_1_bits_fuType,
  output [8:0]   io_toVfExu_0_1_bits_fuOpType,
  output [127:0] io_toVfExu_0_1_bits_src_0,
  output [127:0] io_toVfExu_0_1_bits_src_1,
  output [127:0] io_toVfExu_0_1_bits_src_2,
  output [127:0] io_toVfExu_0_1_bits_src_3,
  output [127:0] io_toVfExu_0_1_bits_src_4,
  output         io_toVfExu_0_1_bits_robIdx_flag,
  output [7:0]   io_toVfExu_0_1_bits_robIdx_value,
  output [7:0]   io_toVfExu_0_1_bits_pdest,
  output         io_toVfExu_0_1_bits_rfWen,
  output         io_toVfExu_0_1_bits_fpWen,
  output         io_toVfExu_0_1_bits_vecWen,
  output         io_toVfExu_0_1_bits_v0Wen,
  output         io_toVfExu_0_1_bits_vlWen,
  output         io_toVfExu_0_1_bits_fpu_wflags,
  output         io_toVfExu_0_1_bits_vpu_vma,
  output         io_toVfExu_0_1_bits_vpu_vta,
  output [1:0]   io_toVfExu_0_1_bits_vpu_vsew,
  output [2:0]   io_toVfExu_0_1_bits_vpu_vlmul,
  output         io_toVfExu_0_1_bits_vpu_vm,
  output [7:0]   io_toVfExu_0_1_bits_vpu_vstart,
  output         io_toVfExu_0_1_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVfExu_0_1_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVfExu_0_1_bits_vpu_fpu_isFoldTo1_8,
  output [6:0]   io_toVfExu_0_1_bits_vpu_vuopIdx,
  output         io_toVfExu_0_1_bits_vpu_lastUop,
  output         io_toVfExu_0_1_bits_vpu_isNarrow,
  output         io_toVfExu_0_1_bits_vpu_isDstMask,
  output [3:0]   io_toVfExu_0_1_bits_dataSources_0_value,
  output [3:0]   io_toVfExu_0_1_bits_dataSources_1_value,
  output [3:0]   io_toVfExu_0_1_bits_dataSources_2_value,
  output [3:0]   io_toVfExu_0_1_bits_dataSources_3_value,
  output [3:0]   io_toVfExu_0_1_bits_dataSources_4_value,
  input          io_toVfExu_0_0_ready,
  output         io_toVfExu_0_0_valid,
  output [34:0]  io_toVfExu_0_0_bits_fuType,
  output [8:0]   io_toVfExu_0_0_bits_fuOpType,
  output [127:0] io_toVfExu_0_0_bits_src_0,
  output [127:0] io_toVfExu_0_0_bits_src_1,
  output [127:0] io_toVfExu_0_0_bits_src_2,
  output [127:0] io_toVfExu_0_0_bits_src_3,
  output [127:0] io_toVfExu_0_0_bits_src_4,
  output         io_toVfExu_0_0_bits_robIdx_flag,
  output [7:0]   io_toVfExu_0_0_bits_robIdx_value,
  output [6:0]   io_toVfExu_0_0_bits_pdest,
  output         io_toVfExu_0_0_bits_vecWen,
  output         io_toVfExu_0_0_bits_v0Wen,
  output         io_toVfExu_0_0_bits_fpu_wflags,
  output         io_toVfExu_0_0_bits_vpu_vma,
  output         io_toVfExu_0_0_bits_vpu_vta,
  output [1:0]   io_toVfExu_0_0_bits_vpu_vsew,
  output [2:0]   io_toVfExu_0_0_bits_vpu_vlmul,
  output         io_toVfExu_0_0_bits_vpu_vm,
  output [7:0]   io_toVfExu_0_0_bits_vpu_vstart,
  output [6:0]   io_toVfExu_0_0_bits_vpu_vuopIdx,
  output         io_toVfExu_0_0_bits_vpu_isExt,
  output         io_toVfExu_0_0_bits_vpu_isNarrow,
  output         io_toVfExu_0_0_bits_vpu_isDstMask,
  output         io_toVfExu_0_0_bits_vpu_isOpMask,
  output [3:0]   io_toVfExu_0_0_bits_dataSources_0_value,
  output [3:0]   io_toVfExu_0_0_bits_dataSources_1_value,
  output [3:0]   io_toVfExu_0_0_bits_dataSources_2_value,
  output [3:0]   io_toVfExu_0_0_bits_dataSources_3_value,
  output [3:0]   io_toVfExu_0_0_bits_dataSources_4_value,
  output         io_toVfIQ_2_0_valid,
  output [1:0]   io_toVfIQ_2_0_bits_resp,
  output         io_toVfIQ_1_1_valid,
  output [1:0]   io_toVfIQ_1_1_bits_resp,
  output         io_toVfIQ_1_0_valid,
  output [1:0]   io_toVfIQ_1_0_bits_resp,
  output         io_toVfIQ_0_1_valid,
  output [1:0]   io_toVfIQ_0_1_bits_resp,
  output         io_toVfIQ_0_0_valid,
  output [1:0]   io_toVfIQ_0_0_bits_resp,
  output [31:0]  io_toVfImmInfo_1_imm,
  output [3:0]   io_toVfImmInfo_1_immType
);

  reg          s2_toVfExuValid_0_0;
  reg          s2_toVfExuValid_1_0;
  reg          s2_toVfExuValid_2_0;
  wire         toVfExuFire_0_0 = io_toVfExu_0_0_ready & s2_toVfExuValid_0_0;
  wire         toVfExuFire_1_0 = io_toVfExu_1_0_ready & s2_toVfExuValid_1_0;
  wire         toVfExuFire_2_0 = io_toVfExu_2_0_ready & s2_toVfExuValid_2_0;
  reg          s2_toVfExuValid_1_1;
  reg          s2_toVfExuValid_0_1;
  reg  [34:0]  s2_toVfExuData_2_0_fuType;
  reg  [8:0]   s2_toVfExuData_2_0_fuOpType;
  reg  [127:0] s2_toVfExuData_2_0_src_0;
  reg  [127:0] s2_toVfExuData_2_0_src_1;
  reg  [127:0] s2_toVfExuData_2_0_src_2;
  reg  [127:0] s2_toVfExuData_2_0_src_3;
  reg  [127:0] s2_toVfExuData_2_0_src_4;
  reg          s2_toVfExuData_2_0_robIdx_flag;
  reg  [7:0]   s2_toVfExuData_2_0_robIdx_value;
  reg  [6:0]   s2_toVfExuData_2_0_pdest;
  reg          s2_toVfExuData_2_0_vecWen;
  reg          s2_toVfExuData_2_0_v0Wen;
  reg          s2_toVfExuData_2_0_fpu_wflags;
  reg          s2_toVfExuData_2_0_vpu_vma;
  reg          s2_toVfExuData_2_0_vpu_vta;
  reg  [1:0]   s2_toVfExuData_2_0_vpu_vsew;
  reg  [2:0]   s2_toVfExuData_2_0_vpu_vlmul;
  reg          s2_toVfExuData_2_0_vpu_vm;
  reg  [7:0]   s2_toVfExuData_2_0_vpu_vstart;
  reg  [6:0]   s2_toVfExuData_2_0_vpu_vuopIdx;
  reg          s2_toVfExuData_2_0_vpu_isExt;
  reg          s2_toVfExuData_2_0_vpu_isNarrow;
  reg          s2_toVfExuData_2_0_vpu_isDstMask;
  reg          s2_toVfExuData_2_0_vpu_isOpMask;
  reg  [3:0]   s2_toVfExuData_2_0_dataSources_0_value;
  reg  [3:0]   s2_toVfExuData_2_0_dataSources_1_value;
  reg  [3:0]   s2_toVfExuData_2_0_dataSources_2_value;
  reg  [3:0]   s2_toVfExuData_2_0_dataSources_3_value;
  reg  [3:0]   s2_toVfExuData_2_0_dataSources_4_value;
  reg  [34:0]  s2_toVfExuData_1_1_fuType;
  reg  [8:0]   s2_toVfExuData_1_1_fuOpType;
  reg  [127:0] s2_toVfExuData_1_1_src_0;
  reg  [127:0] s2_toVfExuData_1_1_src_1;
  reg  [127:0] s2_toVfExuData_1_1_src_2;
  reg  [127:0] s2_toVfExuData_1_1_src_3;
  reg  [127:0] s2_toVfExuData_1_1_src_4;
  reg          s2_toVfExuData_1_1_robIdx_flag;
  reg  [7:0]   s2_toVfExuData_1_1_robIdx_value;
  reg  [7:0]   s2_toVfExuData_1_1_pdest;
  reg          s2_toVfExuData_1_1_fpWen;
  reg          s2_toVfExuData_1_1_vecWen;
  reg          s2_toVfExuData_1_1_v0Wen;
  reg          s2_toVfExuData_1_1_fpu_wflags;
  reg          s2_toVfExuData_1_1_vpu_vma;
  reg          s2_toVfExuData_1_1_vpu_vta;
  reg  [1:0]   s2_toVfExuData_1_1_vpu_vsew;
  reg  [2:0]   s2_toVfExuData_1_1_vpu_vlmul;
  reg          s2_toVfExuData_1_1_vpu_vm;
  reg  [7:0]   s2_toVfExuData_1_1_vpu_vstart;
  reg          s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_2;
  reg          s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_4;
  reg          s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_8;
  reg  [6:0]   s2_toVfExuData_1_1_vpu_vuopIdx;
  reg          s2_toVfExuData_1_1_vpu_lastUop;
  reg          s2_toVfExuData_1_1_vpu_isNarrow;
  reg          s2_toVfExuData_1_1_vpu_isDstMask;
  reg  [3:0]   s2_toVfExuData_1_1_dataSources_0_value;
  reg  [3:0]   s2_toVfExuData_1_1_dataSources_1_value;
  reg  [3:0]   s2_toVfExuData_1_1_dataSources_2_value;
  reg  [3:0]   s2_toVfExuData_1_1_dataSources_3_value;
  reg  [3:0]   s2_toVfExuData_1_1_dataSources_4_value;
  reg  [34:0]  s2_toVfExuData_1_0_fuType;
  reg  [8:0]   s2_toVfExuData_1_0_fuOpType;
  reg  [127:0] s2_toVfExuData_1_0_src_0;
  reg  [127:0] s2_toVfExuData_1_0_src_1;
  reg  [127:0] s2_toVfExuData_1_0_src_2;
  reg  [127:0] s2_toVfExuData_1_0_src_3;
  reg  [127:0] s2_toVfExuData_1_0_src_4;
  reg          s2_toVfExuData_1_0_robIdx_flag;
  reg  [7:0]   s2_toVfExuData_1_0_robIdx_value;
  reg  [6:0]   s2_toVfExuData_1_0_pdest;
  reg          s2_toVfExuData_1_0_vecWen;
  reg          s2_toVfExuData_1_0_v0Wen;
  reg          s2_toVfExuData_1_0_fpu_wflags;
  reg          s2_toVfExuData_1_0_vpu_vma;
  reg          s2_toVfExuData_1_0_vpu_vta;
  reg  [1:0]   s2_toVfExuData_1_0_vpu_vsew;
  reg  [2:0]   s2_toVfExuData_1_0_vpu_vlmul;
  reg          s2_toVfExuData_1_0_vpu_vm;
  reg  [7:0]   s2_toVfExuData_1_0_vpu_vstart;
  reg  [6:0]   s2_toVfExuData_1_0_vpu_vuopIdx;
  reg          s2_toVfExuData_1_0_vpu_isExt;
  reg          s2_toVfExuData_1_0_vpu_isNarrow;
  reg          s2_toVfExuData_1_0_vpu_isDstMask;
  reg          s2_toVfExuData_1_0_vpu_isOpMask;
  reg  [3:0]   s2_toVfExuData_1_0_dataSources_0_value;
  reg  [3:0]   s2_toVfExuData_1_0_dataSources_1_value;
  reg  [3:0]   s2_toVfExuData_1_0_dataSources_2_value;
  reg  [3:0]   s2_toVfExuData_1_0_dataSources_3_value;
  reg  [3:0]   s2_toVfExuData_1_0_dataSources_4_value;
  reg  [34:0]  s2_toVfExuData_0_1_fuType;
  reg  [8:0]   s2_toVfExuData_0_1_fuOpType;
  reg  [127:0] s2_toVfExuData_0_1_src_0;
  reg  [127:0] s2_toVfExuData_0_1_src_1;
  reg  [127:0] s2_toVfExuData_0_1_src_2;
  reg  [127:0] s2_toVfExuData_0_1_src_3;
  reg  [127:0] s2_toVfExuData_0_1_src_4;
  reg          s2_toVfExuData_0_1_robIdx_flag;
  reg  [7:0]   s2_toVfExuData_0_1_robIdx_value;
  reg  [7:0]   s2_toVfExuData_0_1_pdest;
  reg          s2_toVfExuData_0_1_rfWen;
  reg          s2_toVfExuData_0_1_fpWen;
  reg          s2_toVfExuData_0_1_vecWen;
  reg          s2_toVfExuData_0_1_v0Wen;
  reg          s2_toVfExuData_0_1_vlWen;
  reg          s2_toVfExuData_0_1_fpu_wflags;
  reg          s2_toVfExuData_0_1_vpu_vma;
  reg          s2_toVfExuData_0_1_vpu_vta;
  reg  [1:0]   s2_toVfExuData_0_1_vpu_vsew;
  reg  [2:0]   s2_toVfExuData_0_1_vpu_vlmul;
  reg          s2_toVfExuData_0_1_vpu_vm;
  reg  [7:0]   s2_toVfExuData_0_1_vpu_vstart;
  reg          s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_2;
  reg          s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_4;
  reg          s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_8;
  reg  [6:0]   s2_toVfExuData_0_1_vpu_vuopIdx;
  reg          s2_toVfExuData_0_1_vpu_lastUop;
  reg          s2_toVfExuData_0_1_vpu_isNarrow;
  reg          s2_toVfExuData_0_1_vpu_isDstMask;
  reg  [3:0]   s2_toVfExuData_0_1_dataSources_0_value;
  reg  [3:0]   s2_toVfExuData_0_1_dataSources_1_value;
  reg  [3:0]   s2_toVfExuData_0_1_dataSources_2_value;
  reg  [3:0]   s2_toVfExuData_0_1_dataSources_3_value;
  reg  [3:0]   s2_toVfExuData_0_1_dataSources_4_value;
  reg  [34:0]  s2_toVfExuData_0_0_fuType;
  reg  [8:0]   s2_toVfExuData_0_0_fuOpType;
  reg  [127:0] s2_toVfExuData_0_0_src_0;
  reg  [127:0] s2_toVfExuData_0_0_src_1;
  reg  [127:0] s2_toVfExuData_0_0_src_2;
  reg  [127:0] s2_toVfExuData_0_0_src_3;
  reg  [127:0] s2_toVfExuData_0_0_src_4;
  reg          s2_toVfExuData_0_0_robIdx_flag;
  reg  [7:0]   s2_toVfExuData_0_0_robIdx_value;
  reg  [6:0]   s2_toVfExuData_0_0_pdest;
  reg          s2_toVfExuData_0_0_vecWen;
  reg          s2_toVfExuData_0_0_v0Wen;
  reg          s2_toVfExuData_0_0_fpu_wflags;
  reg          s2_toVfExuData_0_0_vpu_vma;
  reg          s2_toVfExuData_0_0_vpu_vta;
  reg  [1:0]   s2_toVfExuData_0_0_vpu_vsew;
  reg  [2:0]   s2_toVfExuData_0_0_vpu_vlmul;
  reg          s2_toVfExuData_0_0_vpu_vm;
  reg  [7:0]   s2_toVfExuData_0_0_vpu_vstart;
  reg  [6:0]   s2_toVfExuData_0_0_vpu_vuopIdx;
  reg          s2_toVfExuData_0_0_vpu_isExt;
  reg          s2_toVfExuData_0_0_vpu_isNarrow;
  reg          s2_toVfExuData_0_0_vpu_isDstMask;
  reg          s2_toVfExuData_0_0_vpu_isOpMask;
  reg  [3:0]   s2_toVfExuData_0_0_dataSources_0_value;
  reg  [3:0]   s2_toVfExuData_0_0_dataSources_1_value;
  reg  [3:0]   s2_toVfExuData_0_0_dataSources_2_value;
  reg  [3:0]   s2_toVfExuData_0_0_dataSources_3_value;
  reg  [3:0]   s2_toVfExuData_0_0_dataSources_4_value;
  reg          s2_flush_next_valid_last_REG;
  reg          s2_flush_next_bits_r_robIdx_flag;
  reg  [7:0]   s2_flush_next_bits_r_robIdx_value;
  reg          s2_flush_next_bits_r_level;
  wire         og2Failed = s2_toVfExuValid_0_0 & ~toVfExuFire_0_0;
  wire         io_fromOg1NoReg_0_0_ready_0 =
    (io_toVfExu_0_0_ready | ~io_fromOg1NoReg_0_0_valid) & ~og2Failed;
  reg          s2_flush_next_valid_last_REG_1;
  reg          s2_flush_next_bits_r_1_robIdx_flag;
  reg  [7:0]   s2_flush_next_bits_r_1_robIdx_value;
  reg          s2_flush_next_bits_r_1_level;
  reg          s2_flush_next_valid_last_REG_2;
  reg          s2_flush_next_bits_r_2_robIdx_flag;
  reg  [7:0]   s2_flush_next_bits_r_2_robIdx_value;
  reg          s2_flush_next_bits_r_2_level;
  wire         og2Failed_2 = s2_toVfExuValid_1_0 & ~toVfExuFire_1_0;
  wire         io_fromOg1NoReg_1_0_ready_0 =
    (io_toVfExu_1_0_ready | ~io_fromOg1NoReg_1_0_valid) & ~og2Failed_2;
  reg          s2_flush_next_valid_last_REG_3;
  reg          s2_flush_next_bits_r_3_robIdx_flag;
  reg  [7:0]   s2_flush_next_bits_r_3_robIdx_value;
  reg          s2_flush_next_bits_r_3_level;
  reg          s2_flush_next_valid_last_REG_4;
  reg          s2_flush_next_bits_r_4_robIdx_flag;
  reg  [7:0]   s2_flush_next_bits_r_4_robIdx_value;
  reg          s2_flush_next_bits_r_4_level;
  wire         og2Failed_4 = s2_toVfExuValid_2_0 & ~toVfExuFire_2_0;
  wire         io_fromOg1NoReg_2_0_ready_0 =
    (io_toVfExu_2_0_ready | ~io_fromOg1NoReg_2_0_valid) & ~og2Failed_4;
  reg  [31:0]  r_1_imm;
  reg  [3:0]   r_1_immType;
  wire [8:0]   _s2_flush_flushItself_T_5 =
    {io_fromOg1NoReg_0_0_bits_robIdx_flag, io_fromOg1NoReg_0_0_bits_robIdx_value};
  wire [8:0]   _s2_flush_flushItself_T_34 =
    {io_flush_bits_robIdx_flag, io_flush_bits_robIdx_value};
  wire         _GEN =
    io_fromOg1NoReg_0_0_valid & io_fromOg1NoReg_0_0_ready_0
    & {s2_flush_next_valid_last_REG
         & (s2_flush_next_bits_r_level
            & _s2_flush_flushItself_T_5 == {s2_flush_next_bits_r_robIdx_flag,
                                            s2_flush_next_bits_r_robIdx_value}
            | io_fromOg1NoReg_0_0_bits_robIdx_flag ^ s2_flush_next_bits_r_robIdx_flag
            ^ io_fromOg1NoReg_0_0_bits_robIdx_value > s2_flush_next_bits_r_robIdx_value),
       io_flush_valid
         & (io_flush_bits_level & _s2_flush_flushItself_T_5 == _s2_flush_flushItself_T_34
            | io_fromOg1NoReg_0_0_bits_robIdx_flag ^ io_flush_bits_robIdx_flag
            ^ io_fromOg1NoReg_0_0_bits_robIdx_value > io_flush_bits_robIdx_value)} == 2'h0
    & ~og2Failed;
  wire [8:0]   _s2_flush_flushItself_T_13 =
    {io_fromOg1NoReg_0_1_bits_robIdx_flag, io_fromOg1NoReg_0_1_bits_robIdx_value};
  wire         _GEN_0 =
    io_fromOg1NoReg_0_1_valid
    & {s2_flush_next_valid_last_REG_1
         & (s2_flush_next_bits_r_1_level
            & _s2_flush_flushItself_T_13 == {s2_flush_next_bits_r_1_robIdx_flag,
                                             s2_flush_next_bits_r_1_robIdx_value}
            | io_fromOg1NoReg_0_1_bits_robIdx_flag ^ s2_flush_next_bits_r_1_robIdx_flag
            ^ io_fromOg1NoReg_0_1_bits_robIdx_value > s2_flush_next_bits_r_1_robIdx_value),
       io_flush_valid
         & (io_flush_bits_level & _s2_flush_flushItself_T_13 == _s2_flush_flushItself_T_34
            | io_fromOg1NoReg_0_1_bits_robIdx_flag ^ io_flush_bits_robIdx_flag
            ^ io_fromOg1NoReg_0_1_bits_robIdx_value > io_flush_bits_robIdx_value)} == 2'h0;
  wire [8:0]   _s2_flush_flushItself_T_21 =
    {io_fromOg1NoReg_1_0_bits_robIdx_flag, io_fromOg1NoReg_1_0_bits_robIdx_value};
  wire         _GEN_1 =
    io_fromOg1NoReg_1_0_valid & io_fromOg1NoReg_1_0_ready_0
    & {s2_flush_next_valid_last_REG_2
         & (s2_flush_next_bits_r_2_level
            & _s2_flush_flushItself_T_21 == {s2_flush_next_bits_r_2_robIdx_flag,
                                             s2_flush_next_bits_r_2_robIdx_value}
            | io_fromOg1NoReg_1_0_bits_robIdx_flag ^ s2_flush_next_bits_r_2_robIdx_flag
            ^ io_fromOg1NoReg_1_0_bits_robIdx_value > s2_flush_next_bits_r_2_robIdx_value),
       io_flush_valid
         & (io_flush_bits_level & _s2_flush_flushItself_T_21 == _s2_flush_flushItself_T_34
            | io_fromOg1NoReg_1_0_bits_robIdx_flag ^ io_flush_bits_robIdx_flag
            ^ io_fromOg1NoReg_1_0_bits_robIdx_value > io_flush_bits_robIdx_value)} == 2'h0
    & ~og2Failed_2;
  wire [8:0]   _s2_flush_flushItself_T_29 =
    {io_fromOg1NoReg_1_1_bits_robIdx_flag, io_fromOg1NoReg_1_1_bits_robIdx_value};
  wire         _GEN_2 =
    io_fromOg1NoReg_1_1_valid
    & {s2_flush_next_valid_last_REG_3
         & (s2_flush_next_bits_r_3_level
            & _s2_flush_flushItself_T_29 == {s2_flush_next_bits_r_3_robIdx_flag,
                                             s2_flush_next_bits_r_3_robIdx_value}
            | io_fromOg1NoReg_1_1_bits_robIdx_flag ^ s2_flush_next_bits_r_3_robIdx_flag
            ^ io_fromOg1NoReg_1_1_bits_robIdx_value > s2_flush_next_bits_r_3_robIdx_value),
       io_flush_valid
         & (io_flush_bits_level & _s2_flush_flushItself_T_29 == _s2_flush_flushItself_T_34
            | io_fromOg1NoReg_1_1_bits_robIdx_flag ^ io_flush_bits_robIdx_flag
            ^ io_fromOg1NoReg_1_1_bits_robIdx_value > io_flush_bits_robIdx_value)} == 2'h0;
  wire [8:0]   _s2_flush_flushItself_T_37 =
    {io_fromOg1NoReg_2_0_bits_robIdx_flag, io_fromOg1NoReg_2_0_bits_robIdx_value};
  wire         _GEN_3 =
    io_fromOg1NoReg_2_0_valid & io_fromOg1NoReg_2_0_ready_0
    & {s2_flush_next_valid_last_REG_4
         & (s2_flush_next_bits_r_4_level
            & _s2_flush_flushItself_T_37 == {s2_flush_next_bits_r_4_robIdx_flag,
                                             s2_flush_next_bits_r_4_robIdx_value}
            | io_fromOg1NoReg_2_0_bits_robIdx_flag ^ s2_flush_next_bits_r_4_robIdx_flag
            ^ io_fromOg1NoReg_2_0_bits_robIdx_value > s2_flush_next_bits_r_4_robIdx_value),
       io_flush_valid
         & (io_flush_bits_level & _s2_flush_flushItself_T_37 == _s2_flush_flushItself_T_34
            | io_fromOg1NoReg_2_0_bits_robIdx_flag ^ io_flush_bits_robIdx_flag
            ^ io_fromOg1NoReg_2_0_bits_robIdx_value > io_flush_bits_robIdx_value)} == 2'h0
    & ~og2Failed_4;
  always @(posedge clock) begin
    s2_toVfExuValid_2_0 <= _GEN_3 & io_fromOg1NoReg_2_0_valid;
    s2_toVfExuValid_1_1 <= _GEN_2 & io_fromOg1NoReg_1_1_valid;
    s2_toVfExuValid_1_0 <= _GEN_1 & io_fromOg1NoReg_1_0_valid;
    s2_toVfExuValid_0_1 <= _GEN_0 & io_fromOg1NoReg_0_1_valid;
    s2_toVfExuValid_0_0 <= _GEN & io_fromOg1NoReg_0_0_valid;
    if (_GEN_3) begin
      s2_toVfExuData_2_0_fuType <= io_fromOg1NoReg_2_0_bits_fuType;
      s2_toVfExuData_2_0_fuOpType <= io_fromOg1NoReg_2_0_bits_fuOpType;
      s2_toVfExuData_2_0_src_0 <= io_fromOg1NoReg_2_0_bits_src_0;
      s2_toVfExuData_2_0_src_1 <= io_fromOg1NoReg_2_0_bits_src_1;
      s2_toVfExuData_2_0_src_2 <= io_fromOg1NoReg_2_0_bits_src_2;
      s2_toVfExuData_2_0_src_3 <= io_fromOg1NoReg_2_0_bits_src_3;
      s2_toVfExuData_2_0_src_4 <= io_fromOg1NoReg_2_0_bits_src_4;
      s2_toVfExuData_2_0_robIdx_flag <= io_fromOg1NoReg_2_0_bits_robIdx_flag;
      s2_toVfExuData_2_0_robIdx_value <= io_fromOg1NoReg_2_0_bits_robIdx_value;
      s2_toVfExuData_2_0_pdest <= io_fromOg1NoReg_2_0_bits_pdest;
      s2_toVfExuData_2_0_vecWen <= io_fromOg1NoReg_2_0_bits_vecWen;
      s2_toVfExuData_2_0_v0Wen <= io_fromOg1NoReg_2_0_bits_v0Wen;
      s2_toVfExuData_2_0_fpu_wflags <= io_fromOg1NoReg_2_0_bits_fpu_wflags;
      s2_toVfExuData_2_0_vpu_vma <= io_fromOg1NoReg_2_0_bits_vpu_vma;
      s2_toVfExuData_2_0_vpu_vta <= io_fromOg1NoReg_2_0_bits_vpu_vta;
      s2_toVfExuData_2_0_vpu_vsew <= io_fromOg1NoReg_2_0_bits_vpu_vsew;
      s2_toVfExuData_2_0_vpu_vlmul <= io_fromOg1NoReg_2_0_bits_vpu_vlmul;
      s2_toVfExuData_2_0_vpu_vm <= io_fromOg1NoReg_2_0_bits_vpu_vm;
      s2_toVfExuData_2_0_vpu_vstart <= io_fromOg1NoReg_2_0_bits_vpu_vstart;
      s2_toVfExuData_2_0_vpu_vuopIdx <= io_fromOg1NoReg_2_0_bits_vpu_vuopIdx;
      s2_toVfExuData_2_0_vpu_isExt <= io_fromOg1NoReg_2_0_bits_vpu_isExt;
      s2_toVfExuData_2_0_vpu_isNarrow <= io_fromOg1NoReg_2_0_bits_vpu_isNarrow;
      s2_toVfExuData_2_0_vpu_isDstMask <= io_fromOg1NoReg_2_0_bits_vpu_isDstMask;
      s2_toVfExuData_2_0_vpu_isOpMask <= io_fromOg1NoReg_2_0_bits_vpu_isOpMask;
      s2_toVfExuData_2_0_dataSources_0_value <=
        io_fromOg1NoReg_2_0_bits_dataSources_0_value;
      s2_toVfExuData_2_0_dataSources_1_value <=
        io_fromOg1NoReg_2_0_bits_dataSources_1_value;
      s2_toVfExuData_2_0_dataSources_2_value <=
        io_fromOg1NoReg_2_0_bits_dataSources_2_value;
      s2_toVfExuData_2_0_dataSources_3_value <=
        io_fromOg1NoReg_2_0_bits_dataSources_3_value;
      s2_toVfExuData_2_0_dataSources_4_value <=
        io_fromOg1NoReg_2_0_bits_dataSources_4_value;
    end
    if (_GEN_2) begin
      s2_toVfExuData_1_1_fuType <= io_fromOg1NoReg_1_1_bits_fuType;
      s2_toVfExuData_1_1_fuOpType <= io_fromOg1NoReg_1_1_bits_fuOpType;
      s2_toVfExuData_1_1_src_0 <= io_fromOg1NoReg_1_1_bits_src_0;
      s2_toVfExuData_1_1_src_1 <= io_fromOg1NoReg_1_1_bits_src_1;
      s2_toVfExuData_1_1_src_2 <= io_fromOg1NoReg_1_1_bits_src_2;
      s2_toVfExuData_1_1_src_3 <= io_fromOg1NoReg_1_1_bits_src_3;
      s2_toVfExuData_1_1_src_4 <= io_fromOg1NoReg_1_1_bits_src_4;
      s2_toVfExuData_1_1_robIdx_flag <= io_fromOg1NoReg_1_1_bits_robIdx_flag;
      s2_toVfExuData_1_1_robIdx_value <= io_fromOg1NoReg_1_1_bits_robIdx_value;
      s2_toVfExuData_1_1_pdest <= io_fromOg1NoReg_1_1_bits_pdest;
      s2_toVfExuData_1_1_fpWen <= io_fromOg1NoReg_1_1_bits_fpWen;
      s2_toVfExuData_1_1_vecWen <= io_fromOg1NoReg_1_1_bits_vecWen;
      s2_toVfExuData_1_1_v0Wen <= io_fromOg1NoReg_1_1_bits_v0Wen;
      s2_toVfExuData_1_1_fpu_wflags <= io_fromOg1NoReg_1_1_bits_fpu_wflags;
      s2_toVfExuData_1_1_vpu_vma <= io_fromOg1NoReg_1_1_bits_vpu_vma;
      s2_toVfExuData_1_1_vpu_vta <= io_fromOg1NoReg_1_1_bits_vpu_vta;
      s2_toVfExuData_1_1_vpu_vsew <= io_fromOg1NoReg_1_1_bits_vpu_vsew;
      s2_toVfExuData_1_1_vpu_vlmul <= io_fromOg1NoReg_1_1_bits_vpu_vlmul;
      s2_toVfExuData_1_1_vpu_vm <= io_fromOg1NoReg_1_1_bits_vpu_vm;
      s2_toVfExuData_1_1_vpu_vstart <= io_fromOg1NoReg_1_1_bits_vpu_vstart;
      s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_2 <=
        io_fromOg1NoReg_1_1_bits_vpu_fpu_isFoldTo1_2;
      s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_4 <=
        io_fromOg1NoReg_1_1_bits_vpu_fpu_isFoldTo1_4;
      s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_8 <=
        io_fromOg1NoReg_1_1_bits_vpu_fpu_isFoldTo1_8;
      s2_toVfExuData_1_1_vpu_vuopIdx <= io_fromOg1NoReg_1_1_bits_vpu_vuopIdx;
      s2_toVfExuData_1_1_vpu_lastUop <= io_fromOg1NoReg_1_1_bits_vpu_lastUop;
      s2_toVfExuData_1_1_vpu_isNarrow <= io_fromOg1NoReg_1_1_bits_vpu_isNarrow;
      s2_toVfExuData_1_1_vpu_isDstMask <= io_fromOg1NoReg_1_1_bits_vpu_isDstMask;
      s2_toVfExuData_1_1_dataSources_0_value <=
        io_fromOg1NoReg_1_1_bits_dataSources_0_value;
      s2_toVfExuData_1_1_dataSources_1_value <=
        io_fromOg1NoReg_1_1_bits_dataSources_1_value;
      s2_toVfExuData_1_1_dataSources_2_value <=
        io_fromOg1NoReg_1_1_bits_dataSources_2_value;
      s2_toVfExuData_1_1_dataSources_3_value <=
        io_fromOg1NoReg_1_1_bits_dataSources_3_value;
      s2_toVfExuData_1_1_dataSources_4_value <=
        io_fromOg1NoReg_1_1_bits_dataSources_4_value;
    end
    if (_GEN_1) begin
      s2_toVfExuData_1_0_fuType <= io_fromOg1NoReg_1_0_bits_fuType;
      s2_toVfExuData_1_0_fuOpType <= io_fromOg1NoReg_1_0_bits_fuOpType;
      s2_toVfExuData_1_0_src_0 <= io_fromOg1NoReg_1_0_bits_src_0;
      s2_toVfExuData_1_0_src_1 <= io_fromOg1NoReg_1_0_bits_src_1;
      s2_toVfExuData_1_0_src_2 <= io_fromOg1NoReg_1_0_bits_src_2;
      s2_toVfExuData_1_0_src_3 <= io_fromOg1NoReg_1_0_bits_src_3;
      s2_toVfExuData_1_0_src_4 <= io_fromOg1NoReg_1_0_bits_src_4;
      s2_toVfExuData_1_0_robIdx_flag <= io_fromOg1NoReg_1_0_bits_robIdx_flag;
      s2_toVfExuData_1_0_robIdx_value <= io_fromOg1NoReg_1_0_bits_robIdx_value;
      s2_toVfExuData_1_0_pdest <= io_fromOg1NoReg_1_0_bits_pdest;
      s2_toVfExuData_1_0_vecWen <= io_fromOg1NoReg_1_0_bits_vecWen;
      s2_toVfExuData_1_0_v0Wen <= io_fromOg1NoReg_1_0_bits_v0Wen;
      s2_toVfExuData_1_0_fpu_wflags <= io_fromOg1NoReg_1_0_bits_fpu_wflags;
      s2_toVfExuData_1_0_vpu_vma <= io_fromOg1NoReg_1_0_bits_vpu_vma;
      s2_toVfExuData_1_0_vpu_vta <= io_fromOg1NoReg_1_0_bits_vpu_vta;
      s2_toVfExuData_1_0_vpu_vsew <= io_fromOg1NoReg_1_0_bits_vpu_vsew;
      s2_toVfExuData_1_0_vpu_vlmul <= io_fromOg1NoReg_1_0_bits_vpu_vlmul;
      s2_toVfExuData_1_0_vpu_vm <= io_fromOg1NoReg_1_0_bits_vpu_vm;
      s2_toVfExuData_1_0_vpu_vstart <= io_fromOg1NoReg_1_0_bits_vpu_vstart;
      s2_toVfExuData_1_0_vpu_vuopIdx <= io_fromOg1NoReg_1_0_bits_vpu_vuopIdx;
      s2_toVfExuData_1_0_vpu_isExt <= io_fromOg1NoReg_1_0_bits_vpu_isExt;
      s2_toVfExuData_1_0_vpu_isNarrow <= io_fromOg1NoReg_1_0_bits_vpu_isNarrow;
      s2_toVfExuData_1_0_vpu_isDstMask <= io_fromOg1NoReg_1_0_bits_vpu_isDstMask;
      s2_toVfExuData_1_0_vpu_isOpMask <= io_fromOg1NoReg_1_0_bits_vpu_isOpMask;
      s2_toVfExuData_1_0_dataSources_0_value <=
        io_fromOg1NoReg_1_0_bits_dataSources_0_value;
      s2_toVfExuData_1_0_dataSources_1_value <=
        io_fromOg1NoReg_1_0_bits_dataSources_1_value;
      s2_toVfExuData_1_0_dataSources_2_value <=
        io_fromOg1NoReg_1_0_bits_dataSources_2_value;
      s2_toVfExuData_1_0_dataSources_3_value <=
        io_fromOg1NoReg_1_0_bits_dataSources_3_value;
      s2_toVfExuData_1_0_dataSources_4_value <=
        io_fromOg1NoReg_1_0_bits_dataSources_4_value;
    end
    if (_GEN_0) begin
      s2_toVfExuData_0_1_fuType <= io_fromOg1NoReg_0_1_bits_fuType;
      s2_toVfExuData_0_1_fuOpType <= io_fromOg1NoReg_0_1_bits_fuOpType;
      s2_toVfExuData_0_1_src_0 <= io_fromOg1NoReg_0_1_bits_src_0;
      s2_toVfExuData_0_1_src_1 <= io_fromOg1NoReg_0_1_bits_src_1;
      s2_toVfExuData_0_1_src_2 <= io_fromOg1NoReg_0_1_bits_src_2;
      s2_toVfExuData_0_1_src_3 <= io_fromOg1NoReg_0_1_bits_src_3;
      s2_toVfExuData_0_1_src_4 <= io_fromOg1NoReg_0_1_bits_src_4;
      s2_toVfExuData_0_1_robIdx_flag <= io_fromOg1NoReg_0_1_bits_robIdx_flag;
      s2_toVfExuData_0_1_robIdx_value <= io_fromOg1NoReg_0_1_bits_robIdx_value;
      s2_toVfExuData_0_1_pdest <= io_fromOg1NoReg_0_1_bits_pdest;
      s2_toVfExuData_0_1_rfWen <= io_fromOg1NoReg_0_1_bits_rfWen;
      s2_toVfExuData_0_1_fpWen <= io_fromOg1NoReg_0_1_bits_fpWen;
      s2_toVfExuData_0_1_vecWen <= io_fromOg1NoReg_0_1_bits_vecWen;
      s2_toVfExuData_0_1_v0Wen <= io_fromOg1NoReg_0_1_bits_v0Wen;
      s2_toVfExuData_0_1_vlWen <= io_fromOg1NoReg_0_1_bits_vlWen;
      s2_toVfExuData_0_1_fpu_wflags <= io_fromOg1NoReg_0_1_bits_fpu_wflags;
      s2_toVfExuData_0_1_vpu_vma <= io_fromOg1NoReg_0_1_bits_vpu_vma;
      s2_toVfExuData_0_1_vpu_vta <= io_fromOg1NoReg_0_1_bits_vpu_vta;
      s2_toVfExuData_0_1_vpu_vsew <= io_fromOg1NoReg_0_1_bits_vpu_vsew;
      s2_toVfExuData_0_1_vpu_vlmul <= io_fromOg1NoReg_0_1_bits_vpu_vlmul;
      s2_toVfExuData_0_1_vpu_vm <= io_fromOg1NoReg_0_1_bits_vpu_vm;
      s2_toVfExuData_0_1_vpu_vstart <= io_fromOg1NoReg_0_1_bits_vpu_vstart;
      s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_2 <=
        io_fromOg1NoReg_0_1_bits_vpu_fpu_isFoldTo1_2;
      s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_4 <=
        io_fromOg1NoReg_0_1_bits_vpu_fpu_isFoldTo1_4;
      s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_8 <=
        io_fromOg1NoReg_0_1_bits_vpu_fpu_isFoldTo1_8;
      s2_toVfExuData_0_1_vpu_vuopIdx <= io_fromOg1NoReg_0_1_bits_vpu_vuopIdx;
      s2_toVfExuData_0_1_vpu_lastUop <= io_fromOg1NoReg_0_1_bits_vpu_lastUop;
      s2_toVfExuData_0_1_vpu_isNarrow <= io_fromOg1NoReg_0_1_bits_vpu_isNarrow;
      s2_toVfExuData_0_1_vpu_isDstMask <= io_fromOg1NoReg_0_1_bits_vpu_isDstMask;
      s2_toVfExuData_0_1_dataSources_0_value <=
        io_fromOg1NoReg_0_1_bits_dataSources_0_value;
      s2_toVfExuData_0_1_dataSources_1_value <=
        io_fromOg1NoReg_0_1_bits_dataSources_1_value;
      s2_toVfExuData_0_1_dataSources_2_value <=
        io_fromOg1NoReg_0_1_bits_dataSources_2_value;
      s2_toVfExuData_0_1_dataSources_3_value <=
        io_fromOg1NoReg_0_1_bits_dataSources_3_value;
      s2_toVfExuData_0_1_dataSources_4_value <=
        io_fromOg1NoReg_0_1_bits_dataSources_4_value;
    end
    if (_GEN) begin
      s2_toVfExuData_0_0_fuType <= io_fromOg1NoReg_0_0_bits_fuType;
      s2_toVfExuData_0_0_fuOpType <= io_fromOg1NoReg_0_0_bits_fuOpType;
      s2_toVfExuData_0_0_src_0 <= io_fromOg1NoReg_0_0_bits_src_0;
      s2_toVfExuData_0_0_src_1 <= io_fromOg1NoReg_0_0_bits_src_1;
      s2_toVfExuData_0_0_src_2 <= io_fromOg1NoReg_0_0_bits_src_2;
      s2_toVfExuData_0_0_src_3 <= io_fromOg1NoReg_0_0_bits_src_3;
      s2_toVfExuData_0_0_src_4 <= io_fromOg1NoReg_0_0_bits_src_4;
      s2_toVfExuData_0_0_robIdx_flag <= io_fromOg1NoReg_0_0_bits_robIdx_flag;
      s2_toVfExuData_0_0_robIdx_value <= io_fromOg1NoReg_0_0_bits_robIdx_value;
      s2_toVfExuData_0_0_pdest <= io_fromOg1NoReg_0_0_bits_pdest;
      s2_toVfExuData_0_0_vecWen <= io_fromOg1NoReg_0_0_bits_vecWen;
      s2_toVfExuData_0_0_v0Wen <= io_fromOg1NoReg_0_0_bits_v0Wen;
      s2_toVfExuData_0_0_fpu_wflags <= io_fromOg1NoReg_0_0_bits_fpu_wflags;
      s2_toVfExuData_0_0_vpu_vma <= io_fromOg1NoReg_0_0_bits_vpu_vma;
      s2_toVfExuData_0_0_vpu_vta <= io_fromOg1NoReg_0_0_bits_vpu_vta;
      s2_toVfExuData_0_0_vpu_vsew <= io_fromOg1NoReg_0_0_bits_vpu_vsew;
      s2_toVfExuData_0_0_vpu_vlmul <= io_fromOg1NoReg_0_0_bits_vpu_vlmul;
      s2_toVfExuData_0_0_vpu_vm <= io_fromOg1NoReg_0_0_bits_vpu_vm;
      s2_toVfExuData_0_0_vpu_vstart <= io_fromOg1NoReg_0_0_bits_vpu_vstart;
      s2_toVfExuData_0_0_vpu_vuopIdx <= io_fromOg1NoReg_0_0_bits_vpu_vuopIdx;
      s2_toVfExuData_0_0_vpu_isExt <= io_fromOg1NoReg_0_0_bits_vpu_isExt;
      s2_toVfExuData_0_0_vpu_isNarrow <= io_fromOg1NoReg_0_0_bits_vpu_isNarrow;
      s2_toVfExuData_0_0_vpu_isDstMask <= io_fromOg1NoReg_0_0_bits_vpu_isDstMask;
      s2_toVfExuData_0_0_vpu_isOpMask <= io_fromOg1NoReg_0_0_bits_vpu_isOpMask;
      s2_toVfExuData_0_0_dataSources_0_value <=
        io_fromOg1NoReg_0_0_bits_dataSources_0_value;
      s2_toVfExuData_0_0_dataSources_1_value <=
        io_fromOg1NoReg_0_0_bits_dataSources_1_value;
      s2_toVfExuData_0_0_dataSources_2_value <=
        io_fromOg1NoReg_0_0_bits_dataSources_2_value;
      s2_toVfExuData_0_0_dataSources_3_value <=
        io_fromOg1NoReg_0_0_bits_dataSources_3_value;
      s2_toVfExuData_0_0_dataSources_4_value <=
        io_fromOg1NoReg_0_0_bits_dataSources_4_value;
    end
    if (io_flush_valid) begin
      s2_flush_next_bits_r_robIdx_flag <= io_flush_bits_robIdx_flag;
      s2_flush_next_bits_r_robIdx_value <= io_flush_bits_robIdx_value;
      s2_flush_next_bits_r_level <= io_flush_bits_level;
      s2_flush_next_bits_r_1_robIdx_flag <= io_flush_bits_robIdx_flag;
      s2_flush_next_bits_r_1_robIdx_value <= io_flush_bits_robIdx_value;
      s2_flush_next_bits_r_1_level <= io_flush_bits_level;
      s2_flush_next_bits_r_2_robIdx_flag <= io_flush_bits_robIdx_flag;
      s2_flush_next_bits_r_2_robIdx_value <= io_flush_bits_robIdx_value;
      s2_flush_next_bits_r_2_level <= io_flush_bits_level;
      s2_flush_next_bits_r_3_robIdx_flag <= io_flush_bits_robIdx_flag;
      s2_flush_next_bits_r_3_robIdx_value <= io_flush_bits_robIdx_value;
      s2_flush_next_bits_r_3_level <= io_flush_bits_level;
      s2_flush_next_bits_r_4_robIdx_flag <= io_flush_bits_robIdx_flag;
      s2_flush_next_bits_r_4_robIdx_value <= io_flush_bits_robIdx_value;
      s2_flush_next_bits_r_4_level <= io_flush_bits_level;
    end
    if (io_fromOg1NoReg_0_1_valid) begin
      r_1_imm <= io_fromOg1ImmInfo_1_imm;
      r_1_immType <= io_fromOg1ImmInfo_1_immType;
    end
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      s2_flush_next_valid_last_REG <= 1'h0;
      s2_flush_next_valid_last_REG_1 <= 1'h0;
      s2_flush_next_valid_last_REG_2 <= 1'h0;
      s2_flush_next_valid_last_REG_3 <= 1'h0;
      s2_flush_next_valid_last_REG_4 <= 1'h0;
    end
    else begin
      s2_flush_next_valid_last_REG <= io_flush_valid;
      s2_flush_next_valid_last_REG_1 <= io_flush_valid;
      s2_flush_next_valid_last_REG_2 <= io_flush_valid;
      s2_flush_next_valid_last_REG_3 <= io_flush_valid;
      s2_flush_next_valid_last_REG_4 <= io_flush_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:318];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h13F; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s2_toVfExuValid_2_0 = _RANDOM[9'h0][0];
        s2_toVfExuValid_1_1 = _RANDOM[9'h0][1];
        s2_toVfExuValid_1_0 = _RANDOM[9'h0][2];
        s2_toVfExuValid_0_1 = _RANDOM[9'h0][3];
        s2_toVfExuValid_0_0 = _RANDOM[9'h0][4];
        s2_toVfExuData_2_0_fuType = {_RANDOM[9'h0][31:5], _RANDOM[9'h1][7:0]};
        s2_toVfExuData_2_0_fuOpType = _RANDOM[9'h1][16:8];
        s2_toVfExuData_2_0_src_0 =
          {_RANDOM[9'h1][31:17],
           _RANDOM[9'h2],
           _RANDOM[9'h3],
           _RANDOM[9'h4],
           _RANDOM[9'h5][16:0]};
        s2_toVfExuData_2_0_src_1 =
          {_RANDOM[9'h5][31:17],
           _RANDOM[9'h6],
           _RANDOM[9'h7],
           _RANDOM[9'h8],
           _RANDOM[9'h9][16:0]};
        s2_toVfExuData_2_0_src_2 =
          {_RANDOM[9'h9][31:17],
           _RANDOM[9'hA],
           _RANDOM[9'hB],
           _RANDOM[9'hC],
           _RANDOM[9'hD][16:0]};
        s2_toVfExuData_2_0_src_3 =
          {_RANDOM[9'hD][31:17],
           _RANDOM[9'hE],
           _RANDOM[9'hF],
           _RANDOM[9'h10],
           _RANDOM[9'h11][16:0]};
        s2_toVfExuData_2_0_src_4 =
          {_RANDOM[9'h11][31:17],
           _RANDOM[9'h12],
           _RANDOM[9'h13],
           _RANDOM[9'h14],
           _RANDOM[9'h15][16:0]};
        s2_toVfExuData_2_0_robIdx_flag = _RANDOM[9'h16][17];
        s2_toVfExuData_2_0_robIdx_value = _RANDOM[9'h16][25:18];
        s2_toVfExuData_2_0_pdest = {_RANDOM[9'h16][31], _RANDOM[9'h17][5:0]};
        s2_toVfExuData_2_0_vecWen = _RANDOM[9'h17][6];
        s2_toVfExuData_2_0_v0Wen = _RANDOM[9'h17][7];
        s2_toVfExuData_2_0_fpu_wflags = _RANDOM[9'h17][12];
        s2_toVfExuData_2_0_vpu_vma = _RANDOM[9'h17][28];
        s2_toVfExuData_2_0_vpu_vta = _RANDOM[9'h17][29];
        s2_toVfExuData_2_0_vpu_vsew = _RANDOM[9'h17][31:30];
        s2_toVfExuData_2_0_vpu_vlmul = _RANDOM[9'h18][2:0];
        s2_toVfExuData_2_0_vpu_vm = _RANDOM[9'h18][11];
        s2_toVfExuData_2_0_vpu_vstart = _RANDOM[9'h18][19:12];
        s2_toVfExuData_2_0_vpu_vuopIdx = _RANDOM[9'h19][6:0];
        s2_toVfExuData_2_0_vpu_isExt = _RANDOM[9'h1D][22];
        s2_toVfExuData_2_0_vpu_isNarrow = _RANDOM[9'h1D][23];
        s2_toVfExuData_2_0_vpu_isDstMask = _RANDOM[9'h1D][24];
        s2_toVfExuData_2_0_vpu_isOpMask = _RANDOM[9'h1D][25];
        s2_toVfExuData_2_0_dataSources_0_value =
          {_RANDOM[9'h1D][31:29], _RANDOM[9'h1E][0]};
        s2_toVfExuData_2_0_dataSources_1_value = _RANDOM[9'h1E][4:1];
        s2_toVfExuData_2_0_dataSources_2_value = _RANDOM[9'h1E][8:5];
        s2_toVfExuData_2_0_dataSources_3_value = _RANDOM[9'h1E][12:9];
        s2_toVfExuData_2_0_dataSources_4_value = _RANDOM[9'h1E][16:13];
        s2_toVfExuData_1_1_fuType = {_RANDOM[9'h30][31:18], _RANDOM[9'h31][20:0]};
        s2_toVfExuData_1_1_fuOpType = _RANDOM[9'h31][29:21];
        s2_toVfExuData_1_1_src_0 =
          {_RANDOM[9'h31][31:30],
           _RANDOM[9'h32],
           _RANDOM[9'h33],
           _RANDOM[9'h34],
           _RANDOM[9'h35][29:0]};
        s2_toVfExuData_1_1_src_1 =
          {_RANDOM[9'h35][31:30],
           _RANDOM[9'h36],
           _RANDOM[9'h37],
           _RANDOM[9'h38],
           _RANDOM[9'h39][29:0]};
        s2_toVfExuData_1_1_src_2 =
          {_RANDOM[9'h39][31:30],
           _RANDOM[9'h3A],
           _RANDOM[9'h3B],
           _RANDOM[9'h3C],
           _RANDOM[9'h3D][29:0]};
        s2_toVfExuData_1_1_src_3 =
          {_RANDOM[9'h3D][31:30],
           _RANDOM[9'h3E],
           _RANDOM[9'h3F],
           _RANDOM[9'h40],
           _RANDOM[9'h41][29:0]};
        s2_toVfExuData_1_1_src_4 =
          {_RANDOM[9'h41][31:30],
           _RANDOM[9'h42],
           _RANDOM[9'h43],
           _RANDOM[9'h44],
           _RANDOM[9'h45][29:0]};
        s2_toVfExuData_1_1_robIdx_flag = _RANDOM[9'h46][30];
        s2_toVfExuData_1_1_robIdx_value = {_RANDOM[9'h46][31], _RANDOM[9'h47][6:0]};
        s2_toVfExuData_1_1_pdest = _RANDOM[9'h47][19:12];
        s2_toVfExuData_1_1_fpWen = _RANDOM[9'h47][20];
        s2_toVfExuData_1_1_vecWen = _RANDOM[9'h47][21];
        s2_toVfExuData_1_1_v0Wen = _RANDOM[9'h47][22];
        s2_toVfExuData_1_1_fpu_wflags = _RANDOM[9'h47][27];
        s2_toVfExuData_1_1_vpu_vma = _RANDOM[9'h48][11];
        s2_toVfExuData_1_1_vpu_vta = _RANDOM[9'h48][12];
        s2_toVfExuData_1_1_vpu_vsew = _RANDOM[9'h48][14:13];
        s2_toVfExuData_1_1_vpu_vlmul = _RANDOM[9'h48][17:15];
        s2_toVfExuData_1_1_vpu_vm = _RANDOM[9'h48][26];
        s2_toVfExuData_1_1_vpu_vstart = {_RANDOM[9'h48][31:27], _RANDOM[9'h49][2:0]};
        s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_2 = _RANDOM[9'h49][10];
        s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_4 = _RANDOM[9'h49][11];
        s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_8 = _RANDOM[9'h49][12];
        s2_toVfExuData_1_1_vpu_vuopIdx = _RANDOM[9'h49][21:15];
        s2_toVfExuData_1_1_vpu_lastUop = _RANDOM[9'h49][22];
        s2_toVfExuData_1_1_vpu_isNarrow = _RANDOM[9'h4E][6];
        s2_toVfExuData_1_1_vpu_isDstMask = _RANDOM[9'h4E][7];
        s2_toVfExuData_1_1_dataSources_0_value = _RANDOM[9'h4E][15:12];
        s2_toVfExuData_1_1_dataSources_1_value = _RANDOM[9'h4E][19:16];
        s2_toVfExuData_1_1_dataSources_2_value = _RANDOM[9'h4E][23:20];
        s2_toVfExuData_1_1_dataSources_3_value = _RANDOM[9'h4E][27:24];
        s2_toVfExuData_1_1_dataSources_4_value = _RANDOM[9'h4E][31:28];
        s2_toVfExuData_1_0_fuType = {_RANDOM[9'h61][31:1], _RANDOM[9'h62][3:0]};
        s2_toVfExuData_1_0_fuOpType = _RANDOM[9'h62][12:4];
        s2_toVfExuData_1_0_src_0 =
          {_RANDOM[9'h62][31:13],
           _RANDOM[9'h63],
           _RANDOM[9'h64],
           _RANDOM[9'h65],
           _RANDOM[9'h66][12:0]};
        s2_toVfExuData_1_0_src_1 =
          {_RANDOM[9'h66][31:13],
           _RANDOM[9'h67],
           _RANDOM[9'h68],
           _RANDOM[9'h69],
           _RANDOM[9'h6A][12:0]};
        s2_toVfExuData_1_0_src_2 =
          {_RANDOM[9'h6A][31:13],
           _RANDOM[9'h6B],
           _RANDOM[9'h6C],
           _RANDOM[9'h6D],
           _RANDOM[9'h6E][12:0]};
        s2_toVfExuData_1_0_src_3 =
          {_RANDOM[9'h6E][31:13],
           _RANDOM[9'h6F],
           _RANDOM[9'h70],
           _RANDOM[9'h71],
           _RANDOM[9'h72][12:0]};
        s2_toVfExuData_1_0_src_4 =
          {_RANDOM[9'h72][31:13],
           _RANDOM[9'h73],
           _RANDOM[9'h74],
           _RANDOM[9'h75],
           _RANDOM[9'h76][12:0]};
        s2_toVfExuData_1_0_robIdx_flag = _RANDOM[9'h77][13];
        s2_toVfExuData_1_0_robIdx_value = _RANDOM[9'h77][21:14];
        s2_toVfExuData_1_0_pdest = {_RANDOM[9'h77][31:27], _RANDOM[9'h78][1:0]};
        s2_toVfExuData_1_0_vecWen = _RANDOM[9'h78][2];
        s2_toVfExuData_1_0_v0Wen = _RANDOM[9'h78][3];
        s2_toVfExuData_1_0_fpu_wflags = _RANDOM[9'h78][8];
        s2_toVfExuData_1_0_vpu_vma = _RANDOM[9'h78][24];
        s2_toVfExuData_1_0_vpu_vta = _RANDOM[9'h78][25];
        s2_toVfExuData_1_0_vpu_vsew = _RANDOM[9'h78][27:26];
        s2_toVfExuData_1_0_vpu_vlmul = _RANDOM[9'h78][30:28];
        s2_toVfExuData_1_0_vpu_vm = _RANDOM[9'h79][7];
        s2_toVfExuData_1_0_vpu_vstart = _RANDOM[9'h79][15:8];
        s2_toVfExuData_1_0_vpu_vuopIdx = {_RANDOM[9'h79][31:28], _RANDOM[9'h7A][2:0]};
        s2_toVfExuData_1_0_vpu_isExt = _RANDOM[9'h7E][18];
        s2_toVfExuData_1_0_vpu_isNarrow = _RANDOM[9'h7E][19];
        s2_toVfExuData_1_0_vpu_isDstMask = _RANDOM[9'h7E][20];
        s2_toVfExuData_1_0_vpu_isOpMask = _RANDOM[9'h7E][21];
        s2_toVfExuData_1_0_dataSources_0_value = _RANDOM[9'h7E][28:25];
        s2_toVfExuData_1_0_dataSources_1_value =
          {_RANDOM[9'h7E][31:29], _RANDOM[9'h7F][0]};
        s2_toVfExuData_1_0_dataSources_2_value = _RANDOM[9'h7F][4:1];
        s2_toVfExuData_1_0_dataSources_3_value = _RANDOM[9'h7F][8:5];
        s2_toVfExuData_1_0_dataSources_4_value = _RANDOM[9'h7F][12:9];
        s2_toVfExuData_0_1_fuType = {_RANDOM[9'h91][31:14], _RANDOM[9'h92][16:0]};
        s2_toVfExuData_0_1_fuOpType = _RANDOM[9'h92][25:17];
        s2_toVfExuData_0_1_src_0 =
          {_RANDOM[9'h92][31:26],
           _RANDOM[9'h93],
           _RANDOM[9'h94],
           _RANDOM[9'h95],
           _RANDOM[9'h96][25:0]};
        s2_toVfExuData_0_1_src_1 =
          {_RANDOM[9'h96][31:26],
           _RANDOM[9'h97],
           _RANDOM[9'h98],
           _RANDOM[9'h99],
           _RANDOM[9'h9A][25:0]};
        s2_toVfExuData_0_1_src_2 =
          {_RANDOM[9'h9A][31:26],
           _RANDOM[9'h9B],
           _RANDOM[9'h9C],
           _RANDOM[9'h9D],
           _RANDOM[9'h9E][25:0]};
        s2_toVfExuData_0_1_src_3 =
          {_RANDOM[9'h9E][31:26],
           _RANDOM[9'h9F],
           _RANDOM[9'hA0],
           _RANDOM[9'hA1],
           _RANDOM[9'hA2][25:0]};
        s2_toVfExuData_0_1_src_4 =
          {_RANDOM[9'hA2][31:26],
           _RANDOM[9'hA3],
           _RANDOM[9'hA4],
           _RANDOM[9'hA5],
           _RANDOM[9'hA6][25:0]};
        s2_toVfExuData_0_1_robIdx_flag = _RANDOM[9'hA7][26];
        s2_toVfExuData_0_1_robIdx_value = {_RANDOM[9'hA7][31:27], _RANDOM[9'hA8][2:0]};
        s2_toVfExuData_0_1_pdest = _RANDOM[9'hA8][15:8];
        s2_toVfExuData_0_1_rfWen = _RANDOM[9'hA8][16];
        s2_toVfExuData_0_1_fpWen = _RANDOM[9'hA8][17];
        s2_toVfExuData_0_1_vecWen = _RANDOM[9'hA8][18];
        s2_toVfExuData_0_1_v0Wen = _RANDOM[9'hA8][19];
        s2_toVfExuData_0_1_vlWen = _RANDOM[9'hA8][20];
        s2_toVfExuData_0_1_fpu_wflags = _RANDOM[9'hA8][25];
        s2_toVfExuData_0_1_vpu_vma = _RANDOM[9'hA9][9];
        s2_toVfExuData_0_1_vpu_vta = _RANDOM[9'hA9][10];
        s2_toVfExuData_0_1_vpu_vsew = _RANDOM[9'hA9][12:11];
        s2_toVfExuData_0_1_vpu_vlmul = _RANDOM[9'hA9][15:13];
        s2_toVfExuData_0_1_vpu_vm = _RANDOM[9'hA9][24];
        s2_toVfExuData_0_1_vpu_vstart = {_RANDOM[9'hA9][31:25], _RANDOM[9'hAA][0]};
        s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_2 = _RANDOM[9'hAA][8];
        s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_4 = _RANDOM[9'hAA][9];
        s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_8 = _RANDOM[9'hAA][10];
        s2_toVfExuData_0_1_vpu_vuopIdx = _RANDOM[9'hAA][19:13];
        s2_toVfExuData_0_1_vpu_lastUop = _RANDOM[9'hAA][20];
        s2_toVfExuData_0_1_vpu_isNarrow = _RANDOM[9'hAF][4];
        s2_toVfExuData_0_1_vpu_isDstMask = _RANDOM[9'hAF][5];
        s2_toVfExuData_0_1_dataSources_0_value = _RANDOM[9'hAF][13:10];
        s2_toVfExuData_0_1_dataSources_1_value = _RANDOM[9'hAF][17:14];
        s2_toVfExuData_0_1_dataSources_2_value = _RANDOM[9'hAF][21:18];
        s2_toVfExuData_0_1_dataSources_3_value = _RANDOM[9'hAF][25:22];
        s2_toVfExuData_0_1_dataSources_4_value = _RANDOM[9'hAF][29:26];
        s2_toVfExuData_0_0_fuType =
          {_RANDOM[9'hC1][31], _RANDOM[9'hC2], _RANDOM[9'hC3][1:0]};
        s2_toVfExuData_0_0_fuOpType = _RANDOM[9'hC3][10:2];
        s2_toVfExuData_0_0_src_0 =
          {_RANDOM[9'hC3][31:11],
           _RANDOM[9'hC4],
           _RANDOM[9'hC5],
           _RANDOM[9'hC6],
           _RANDOM[9'hC7][10:0]};
        s2_toVfExuData_0_0_src_1 =
          {_RANDOM[9'hC7][31:11],
           _RANDOM[9'hC8],
           _RANDOM[9'hC9],
           _RANDOM[9'hCA],
           _RANDOM[9'hCB][10:0]};
        s2_toVfExuData_0_0_src_2 =
          {_RANDOM[9'hCB][31:11],
           _RANDOM[9'hCC],
           _RANDOM[9'hCD],
           _RANDOM[9'hCE],
           _RANDOM[9'hCF][10:0]};
        s2_toVfExuData_0_0_src_3 =
          {_RANDOM[9'hCF][31:11],
           _RANDOM[9'hD0],
           _RANDOM[9'hD1],
           _RANDOM[9'hD2],
           _RANDOM[9'hD3][10:0]};
        s2_toVfExuData_0_0_src_4 =
          {_RANDOM[9'hD3][31:11],
           _RANDOM[9'hD4],
           _RANDOM[9'hD5],
           _RANDOM[9'hD6],
           _RANDOM[9'hD7][10:0]};
        s2_toVfExuData_0_0_robIdx_flag = _RANDOM[9'hD8][11];
        s2_toVfExuData_0_0_robIdx_value = _RANDOM[9'hD8][19:12];
        s2_toVfExuData_0_0_pdest = _RANDOM[9'hD8][31:25];
        s2_toVfExuData_0_0_vecWen = _RANDOM[9'hD9][0];
        s2_toVfExuData_0_0_v0Wen = _RANDOM[9'hD9][1];
        s2_toVfExuData_0_0_fpu_wflags = _RANDOM[9'hD9][6];
        s2_toVfExuData_0_0_vpu_vma = _RANDOM[9'hD9][22];
        s2_toVfExuData_0_0_vpu_vta = _RANDOM[9'hD9][23];
        s2_toVfExuData_0_0_vpu_vsew = _RANDOM[9'hD9][25:24];
        s2_toVfExuData_0_0_vpu_vlmul = _RANDOM[9'hD9][28:26];
        s2_toVfExuData_0_0_vpu_vm = _RANDOM[9'hDA][5];
        s2_toVfExuData_0_0_vpu_vstart = _RANDOM[9'hDA][13:6];
        s2_toVfExuData_0_0_vpu_vuopIdx = {_RANDOM[9'hDA][31:26], _RANDOM[9'hDB][0]};
        s2_toVfExuData_0_0_vpu_isExt = _RANDOM[9'hDF][16];
        s2_toVfExuData_0_0_vpu_isNarrow = _RANDOM[9'hDF][17];
        s2_toVfExuData_0_0_vpu_isDstMask = _RANDOM[9'hDF][18];
        s2_toVfExuData_0_0_vpu_isOpMask = _RANDOM[9'hDF][19];
        s2_toVfExuData_0_0_dataSources_0_value = _RANDOM[9'hDF][26:23];
        s2_toVfExuData_0_0_dataSources_1_value = _RANDOM[9'hDF][30:27];
        s2_toVfExuData_0_0_dataSources_2_value =
          {_RANDOM[9'hDF][31], _RANDOM[9'hE0][2:0]};
        s2_toVfExuData_0_0_dataSources_3_value = _RANDOM[9'hE0][6:3];
        s2_toVfExuData_0_0_dataSources_4_value = _RANDOM[9'hE0][10:7];
        s2_flush_next_valid_last_REG = _RANDOM[9'hF2][12];
        s2_flush_next_bits_r_robIdx_flag = _RANDOM[9'hF2][14];
        s2_flush_next_bits_r_robIdx_value = _RANDOM[9'hF2][22:15];
        s2_flush_next_bits_r_level = _RANDOM[9'hF3][2];
        s2_flush_next_valid_last_REG_1 = _RANDOM[9'h101][4];
        s2_flush_next_bits_r_1_robIdx_flag = _RANDOM[9'h101][6];
        s2_flush_next_bits_r_1_robIdx_value = _RANDOM[9'h101][14:7];
        s2_flush_next_bits_r_1_level = _RANDOM[9'h101][26];
        s2_flush_next_valid_last_REG_2 = _RANDOM[9'h10F][28];
        s2_flush_next_bits_r_2_robIdx_flag = _RANDOM[9'h10F][30];
        s2_flush_next_bits_r_2_robIdx_value = {_RANDOM[9'h10F][31], _RANDOM[9'h110][6:0]};
        s2_flush_next_bits_r_2_level = _RANDOM[9'h110][18];
        s2_flush_next_valid_last_REG_3 = _RANDOM[9'h11E][20];
        s2_flush_next_bits_r_3_robIdx_flag = _RANDOM[9'h11E][22];
        s2_flush_next_bits_r_3_robIdx_value = _RANDOM[9'h11E][30:23];
        s2_flush_next_bits_r_3_level = _RANDOM[9'h11F][10];
        s2_flush_next_valid_last_REG_4 = _RANDOM[9'h12D][12];
        s2_flush_next_bits_r_4_robIdx_flag = _RANDOM[9'h12D][14];
        s2_flush_next_bits_r_4_robIdx_value = _RANDOM[9'h12D][22:15];
        s2_flush_next_bits_r_4_level = _RANDOM[9'h12E][2];
        r_1_imm = {_RANDOM[9'h13D][31:8], _RANDOM[9'h13E][7:0]};
        r_1_immType = _RANDOM[9'h13E][11:8];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        s2_flush_next_valid_last_REG = 1'h0;
        s2_flush_next_valid_last_REG_1 = 1'h0;
        s2_flush_next_valid_last_REG_2 = 1'h0;
        s2_flush_next_valid_last_REG_3 = 1'h0;
        s2_flush_next_valid_last_REG_4 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fromOg1NoReg_2_0_ready = io_fromOg1NoReg_2_0_ready_0;
  assign io_fromOg1NoReg_1_1_ready = 1'h1;
  assign io_fromOg1NoReg_1_0_ready = io_fromOg1NoReg_1_0_ready_0;
  assign io_fromOg1NoReg_0_1_ready = 1'h1;
  assign io_fromOg1NoReg_0_0_ready = io_fromOg1NoReg_0_0_ready_0;
  assign io_toVfExu_2_0_valid = s2_toVfExuValid_2_0;
  assign io_toVfExu_2_0_bits_fuType = s2_toVfExuData_2_0_fuType;
  assign io_toVfExu_2_0_bits_fuOpType = s2_toVfExuData_2_0_fuOpType;
  assign io_toVfExu_2_0_bits_src_0 = s2_toVfExuData_2_0_src_0;
  assign io_toVfExu_2_0_bits_src_1 = s2_toVfExuData_2_0_src_1;
  assign io_toVfExu_2_0_bits_src_2 = s2_toVfExuData_2_0_src_2;
  assign io_toVfExu_2_0_bits_src_3 = s2_toVfExuData_2_0_src_3;
  assign io_toVfExu_2_0_bits_src_4 = s2_toVfExuData_2_0_src_4;
  assign io_toVfExu_2_0_bits_robIdx_flag = s2_toVfExuData_2_0_robIdx_flag;
  assign io_toVfExu_2_0_bits_robIdx_value = s2_toVfExuData_2_0_robIdx_value;
  assign io_toVfExu_2_0_bits_pdest = s2_toVfExuData_2_0_pdest;
  assign io_toVfExu_2_0_bits_vecWen = s2_toVfExuData_2_0_vecWen;
  assign io_toVfExu_2_0_bits_v0Wen = s2_toVfExuData_2_0_v0Wen;
  assign io_toVfExu_2_0_bits_fpu_wflags = s2_toVfExuData_2_0_fpu_wflags;
  assign io_toVfExu_2_0_bits_vpu_vma = s2_toVfExuData_2_0_vpu_vma;
  assign io_toVfExu_2_0_bits_vpu_vta = s2_toVfExuData_2_0_vpu_vta;
  assign io_toVfExu_2_0_bits_vpu_vsew = s2_toVfExuData_2_0_vpu_vsew;
  assign io_toVfExu_2_0_bits_vpu_vlmul = s2_toVfExuData_2_0_vpu_vlmul;
  assign io_toVfExu_2_0_bits_vpu_vm = s2_toVfExuData_2_0_vpu_vm;
  assign io_toVfExu_2_0_bits_vpu_vstart = s2_toVfExuData_2_0_vpu_vstart;
  assign io_toVfExu_2_0_bits_vpu_vuopIdx = s2_toVfExuData_2_0_vpu_vuopIdx;
  assign io_toVfExu_2_0_bits_vpu_isExt = s2_toVfExuData_2_0_vpu_isExt;
  assign io_toVfExu_2_0_bits_vpu_isNarrow = s2_toVfExuData_2_0_vpu_isNarrow;
  assign io_toVfExu_2_0_bits_vpu_isDstMask = s2_toVfExuData_2_0_vpu_isDstMask;
  assign io_toVfExu_2_0_bits_vpu_isOpMask = s2_toVfExuData_2_0_vpu_isOpMask;
  assign io_toVfExu_2_0_bits_dataSources_0_value = s2_toVfExuData_2_0_dataSources_0_value;
  assign io_toVfExu_2_0_bits_dataSources_1_value = s2_toVfExuData_2_0_dataSources_1_value;
  assign io_toVfExu_2_0_bits_dataSources_2_value = s2_toVfExuData_2_0_dataSources_2_value;
  assign io_toVfExu_2_0_bits_dataSources_3_value = s2_toVfExuData_2_0_dataSources_3_value;
  assign io_toVfExu_2_0_bits_dataSources_4_value = s2_toVfExuData_2_0_dataSources_4_value;
  assign io_toVfExu_1_1_valid = s2_toVfExuValid_1_1;
  assign io_toVfExu_1_1_bits_fuType = s2_toVfExuData_1_1_fuType;
  assign io_toVfExu_1_1_bits_fuOpType = s2_toVfExuData_1_1_fuOpType;
  assign io_toVfExu_1_1_bits_src_0 = s2_toVfExuData_1_1_src_0;
  assign io_toVfExu_1_1_bits_src_1 = s2_toVfExuData_1_1_src_1;
  assign io_toVfExu_1_1_bits_src_2 = s2_toVfExuData_1_1_src_2;
  assign io_toVfExu_1_1_bits_src_3 = s2_toVfExuData_1_1_src_3;
  assign io_toVfExu_1_1_bits_src_4 = s2_toVfExuData_1_1_src_4;
  assign io_toVfExu_1_1_bits_robIdx_flag = s2_toVfExuData_1_1_robIdx_flag;
  assign io_toVfExu_1_1_bits_robIdx_value = s2_toVfExuData_1_1_robIdx_value;
  assign io_toVfExu_1_1_bits_pdest = s2_toVfExuData_1_1_pdest;
  assign io_toVfExu_1_1_bits_fpWen = s2_toVfExuData_1_1_fpWen;
  assign io_toVfExu_1_1_bits_vecWen = s2_toVfExuData_1_1_vecWen;
  assign io_toVfExu_1_1_bits_v0Wen = s2_toVfExuData_1_1_v0Wen;
  assign io_toVfExu_1_1_bits_fpu_wflags = s2_toVfExuData_1_1_fpu_wflags;
  assign io_toVfExu_1_1_bits_vpu_vma = s2_toVfExuData_1_1_vpu_vma;
  assign io_toVfExu_1_1_bits_vpu_vta = s2_toVfExuData_1_1_vpu_vta;
  assign io_toVfExu_1_1_bits_vpu_vsew = s2_toVfExuData_1_1_vpu_vsew;
  assign io_toVfExu_1_1_bits_vpu_vlmul = s2_toVfExuData_1_1_vpu_vlmul;
  assign io_toVfExu_1_1_bits_vpu_vm = s2_toVfExuData_1_1_vpu_vm;
  assign io_toVfExu_1_1_bits_vpu_vstart = s2_toVfExuData_1_1_vpu_vstart;
  assign io_toVfExu_1_1_bits_vpu_fpu_isFoldTo1_2 = s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_2;
  assign io_toVfExu_1_1_bits_vpu_fpu_isFoldTo1_4 = s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_4;
  assign io_toVfExu_1_1_bits_vpu_fpu_isFoldTo1_8 = s2_toVfExuData_1_1_vpu_fpu_isFoldTo1_8;
  assign io_toVfExu_1_1_bits_vpu_vuopIdx = s2_toVfExuData_1_1_vpu_vuopIdx;
  assign io_toVfExu_1_1_bits_vpu_lastUop = s2_toVfExuData_1_1_vpu_lastUop;
  assign io_toVfExu_1_1_bits_vpu_isNarrow = s2_toVfExuData_1_1_vpu_isNarrow;
  assign io_toVfExu_1_1_bits_vpu_isDstMask = s2_toVfExuData_1_1_vpu_isDstMask;
  assign io_toVfExu_1_1_bits_dataSources_0_value = s2_toVfExuData_1_1_dataSources_0_value;
  assign io_toVfExu_1_1_bits_dataSources_1_value = s2_toVfExuData_1_1_dataSources_1_value;
  assign io_toVfExu_1_1_bits_dataSources_2_value = s2_toVfExuData_1_1_dataSources_2_value;
  assign io_toVfExu_1_1_bits_dataSources_3_value = s2_toVfExuData_1_1_dataSources_3_value;
  assign io_toVfExu_1_1_bits_dataSources_4_value = s2_toVfExuData_1_1_dataSources_4_value;
  assign io_toVfExu_1_0_valid = s2_toVfExuValid_1_0;
  assign io_toVfExu_1_0_bits_fuType = s2_toVfExuData_1_0_fuType;
  assign io_toVfExu_1_0_bits_fuOpType = s2_toVfExuData_1_0_fuOpType;
  assign io_toVfExu_1_0_bits_src_0 = s2_toVfExuData_1_0_src_0;
  assign io_toVfExu_1_0_bits_src_1 = s2_toVfExuData_1_0_src_1;
  assign io_toVfExu_1_0_bits_src_2 = s2_toVfExuData_1_0_src_2;
  assign io_toVfExu_1_0_bits_src_3 = s2_toVfExuData_1_0_src_3;
  assign io_toVfExu_1_0_bits_src_4 = s2_toVfExuData_1_0_src_4;
  assign io_toVfExu_1_0_bits_robIdx_flag = s2_toVfExuData_1_0_robIdx_flag;
  assign io_toVfExu_1_0_bits_robIdx_value = s2_toVfExuData_1_0_robIdx_value;
  assign io_toVfExu_1_0_bits_pdest = s2_toVfExuData_1_0_pdest;
  assign io_toVfExu_1_0_bits_vecWen = s2_toVfExuData_1_0_vecWen;
  assign io_toVfExu_1_0_bits_v0Wen = s2_toVfExuData_1_0_v0Wen;
  assign io_toVfExu_1_0_bits_fpu_wflags = s2_toVfExuData_1_0_fpu_wflags;
  assign io_toVfExu_1_0_bits_vpu_vma = s2_toVfExuData_1_0_vpu_vma;
  assign io_toVfExu_1_0_bits_vpu_vta = s2_toVfExuData_1_0_vpu_vta;
  assign io_toVfExu_1_0_bits_vpu_vsew = s2_toVfExuData_1_0_vpu_vsew;
  assign io_toVfExu_1_0_bits_vpu_vlmul = s2_toVfExuData_1_0_vpu_vlmul;
  assign io_toVfExu_1_0_bits_vpu_vm = s2_toVfExuData_1_0_vpu_vm;
  assign io_toVfExu_1_0_bits_vpu_vstart = s2_toVfExuData_1_0_vpu_vstart;
  assign io_toVfExu_1_0_bits_vpu_vuopIdx = s2_toVfExuData_1_0_vpu_vuopIdx;
  assign io_toVfExu_1_0_bits_vpu_isExt = s2_toVfExuData_1_0_vpu_isExt;
  assign io_toVfExu_1_0_bits_vpu_isNarrow = s2_toVfExuData_1_0_vpu_isNarrow;
  assign io_toVfExu_1_0_bits_vpu_isDstMask = s2_toVfExuData_1_0_vpu_isDstMask;
  assign io_toVfExu_1_0_bits_vpu_isOpMask = s2_toVfExuData_1_0_vpu_isOpMask;
  assign io_toVfExu_1_0_bits_dataSources_0_value = s2_toVfExuData_1_0_dataSources_0_value;
  assign io_toVfExu_1_0_bits_dataSources_1_value = s2_toVfExuData_1_0_dataSources_1_value;
  assign io_toVfExu_1_0_bits_dataSources_2_value = s2_toVfExuData_1_0_dataSources_2_value;
  assign io_toVfExu_1_0_bits_dataSources_3_value = s2_toVfExuData_1_0_dataSources_3_value;
  assign io_toVfExu_1_0_bits_dataSources_4_value = s2_toVfExuData_1_0_dataSources_4_value;
  assign io_toVfExu_0_1_valid = s2_toVfExuValid_0_1;
  assign io_toVfExu_0_1_bits_fuType = s2_toVfExuData_0_1_fuType;
  assign io_toVfExu_0_1_bits_fuOpType = s2_toVfExuData_0_1_fuOpType;
  assign io_toVfExu_0_1_bits_src_0 = s2_toVfExuData_0_1_src_0;
  assign io_toVfExu_0_1_bits_src_1 = s2_toVfExuData_0_1_src_1;
  assign io_toVfExu_0_1_bits_src_2 = s2_toVfExuData_0_1_src_2;
  assign io_toVfExu_0_1_bits_src_3 = s2_toVfExuData_0_1_src_3;
  assign io_toVfExu_0_1_bits_src_4 = s2_toVfExuData_0_1_src_4;
  assign io_toVfExu_0_1_bits_robIdx_flag = s2_toVfExuData_0_1_robIdx_flag;
  assign io_toVfExu_0_1_bits_robIdx_value = s2_toVfExuData_0_1_robIdx_value;
  assign io_toVfExu_0_1_bits_pdest = s2_toVfExuData_0_1_pdest;
  assign io_toVfExu_0_1_bits_rfWen = s2_toVfExuData_0_1_rfWen;
  assign io_toVfExu_0_1_bits_fpWen = s2_toVfExuData_0_1_fpWen;
  assign io_toVfExu_0_1_bits_vecWen = s2_toVfExuData_0_1_vecWen;
  assign io_toVfExu_0_1_bits_v0Wen = s2_toVfExuData_0_1_v0Wen;
  assign io_toVfExu_0_1_bits_vlWen = s2_toVfExuData_0_1_vlWen;
  assign io_toVfExu_0_1_bits_fpu_wflags = s2_toVfExuData_0_1_fpu_wflags;
  assign io_toVfExu_0_1_bits_vpu_vma = s2_toVfExuData_0_1_vpu_vma;
  assign io_toVfExu_0_1_bits_vpu_vta = s2_toVfExuData_0_1_vpu_vta;
  assign io_toVfExu_0_1_bits_vpu_vsew = s2_toVfExuData_0_1_vpu_vsew;
  assign io_toVfExu_0_1_bits_vpu_vlmul = s2_toVfExuData_0_1_vpu_vlmul;
  assign io_toVfExu_0_1_bits_vpu_vm = s2_toVfExuData_0_1_vpu_vm;
  assign io_toVfExu_0_1_bits_vpu_vstart = s2_toVfExuData_0_1_vpu_vstart;
  assign io_toVfExu_0_1_bits_vpu_fpu_isFoldTo1_2 = s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_2;
  assign io_toVfExu_0_1_bits_vpu_fpu_isFoldTo1_4 = s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_4;
  assign io_toVfExu_0_1_bits_vpu_fpu_isFoldTo1_8 = s2_toVfExuData_0_1_vpu_fpu_isFoldTo1_8;
  assign io_toVfExu_0_1_bits_vpu_vuopIdx = s2_toVfExuData_0_1_vpu_vuopIdx;
  assign io_toVfExu_0_1_bits_vpu_lastUop = s2_toVfExuData_0_1_vpu_lastUop;
  assign io_toVfExu_0_1_bits_vpu_isNarrow = s2_toVfExuData_0_1_vpu_isNarrow;
  assign io_toVfExu_0_1_bits_vpu_isDstMask = s2_toVfExuData_0_1_vpu_isDstMask;
  assign io_toVfExu_0_1_bits_dataSources_0_value = s2_toVfExuData_0_1_dataSources_0_value;
  assign io_toVfExu_0_1_bits_dataSources_1_value = s2_toVfExuData_0_1_dataSources_1_value;
  assign io_toVfExu_0_1_bits_dataSources_2_value = s2_toVfExuData_0_1_dataSources_2_value;
  assign io_toVfExu_0_1_bits_dataSources_3_value = s2_toVfExuData_0_1_dataSources_3_value;
  assign io_toVfExu_0_1_bits_dataSources_4_value = s2_toVfExuData_0_1_dataSources_4_value;
  assign io_toVfExu_0_0_valid = s2_toVfExuValid_0_0;
  assign io_toVfExu_0_0_bits_fuType = s2_toVfExuData_0_0_fuType;
  assign io_toVfExu_0_0_bits_fuOpType = s2_toVfExuData_0_0_fuOpType;
  assign io_toVfExu_0_0_bits_src_0 = s2_toVfExuData_0_0_src_0;
  assign io_toVfExu_0_0_bits_src_1 = s2_toVfExuData_0_0_src_1;
  assign io_toVfExu_0_0_bits_src_2 = s2_toVfExuData_0_0_src_2;
  assign io_toVfExu_0_0_bits_src_3 = s2_toVfExuData_0_0_src_3;
  assign io_toVfExu_0_0_bits_src_4 = s2_toVfExuData_0_0_src_4;
  assign io_toVfExu_0_0_bits_robIdx_flag = s2_toVfExuData_0_0_robIdx_flag;
  assign io_toVfExu_0_0_bits_robIdx_value = s2_toVfExuData_0_0_robIdx_value;
  assign io_toVfExu_0_0_bits_pdest = s2_toVfExuData_0_0_pdest;
  assign io_toVfExu_0_0_bits_vecWen = s2_toVfExuData_0_0_vecWen;
  assign io_toVfExu_0_0_bits_v0Wen = s2_toVfExuData_0_0_v0Wen;
  assign io_toVfExu_0_0_bits_fpu_wflags = s2_toVfExuData_0_0_fpu_wflags;
  assign io_toVfExu_0_0_bits_vpu_vma = s2_toVfExuData_0_0_vpu_vma;
  assign io_toVfExu_0_0_bits_vpu_vta = s2_toVfExuData_0_0_vpu_vta;
  assign io_toVfExu_0_0_bits_vpu_vsew = s2_toVfExuData_0_0_vpu_vsew;
  assign io_toVfExu_0_0_bits_vpu_vlmul = s2_toVfExuData_0_0_vpu_vlmul;
  assign io_toVfExu_0_0_bits_vpu_vm = s2_toVfExuData_0_0_vpu_vm;
  assign io_toVfExu_0_0_bits_vpu_vstart = s2_toVfExuData_0_0_vpu_vstart;
  assign io_toVfExu_0_0_bits_vpu_vuopIdx = s2_toVfExuData_0_0_vpu_vuopIdx;
  assign io_toVfExu_0_0_bits_vpu_isExt = s2_toVfExuData_0_0_vpu_isExt;
  assign io_toVfExu_0_0_bits_vpu_isNarrow = s2_toVfExuData_0_0_vpu_isNarrow;
  assign io_toVfExu_0_0_bits_vpu_isDstMask = s2_toVfExuData_0_0_vpu_isDstMask;
  assign io_toVfExu_0_0_bits_vpu_isOpMask = s2_toVfExuData_0_0_vpu_isOpMask;
  assign io_toVfExu_0_0_bits_dataSources_0_value = s2_toVfExuData_0_0_dataSources_0_value;
  assign io_toVfExu_0_0_bits_dataSources_1_value = s2_toVfExuData_0_0_dataSources_1_value;
  assign io_toVfExu_0_0_bits_dataSources_2_value = s2_toVfExuData_0_0_dataSources_2_value;
  assign io_toVfExu_0_0_bits_dataSources_3_value = s2_toVfExuData_0_0_dataSources_3_value;
  assign io_toVfExu_0_0_bits_dataSources_4_value = s2_toVfExuData_0_0_dataSources_4_value;
  assign io_toVfIQ_2_0_valid = s2_toVfExuValid_2_0;
  assign io_toVfIQ_2_0_bits_resp = s2_toVfExuValid_2_0 & ~toVfExuFire_2_0 ? 2'h0 : 2'h3;
  assign io_toVfIQ_1_1_valid = s2_toVfExuValid_1_1;
  assign io_toVfIQ_1_1_bits_resp = 2'h3;
  assign io_toVfIQ_1_0_valid = s2_toVfExuValid_1_0;
  assign io_toVfIQ_1_0_bits_resp = s2_toVfExuValid_1_0 & ~toVfExuFire_1_0 ? 2'h0 : 2'h3;
  assign io_toVfIQ_0_1_valid = s2_toVfExuValid_0_1;
  assign io_toVfIQ_0_1_bits_resp = 2'h3;
  assign io_toVfIQ_0_0_valid = s2_toVfExuValid_0_0;
  assign io_toVfIQ_0_0_bits_resp = s2_toVfExuValid_0_0 & ~toVfExuFire_0_0 ? 2'h0 : 2'h3;
  assign io_toVfImmInfo_1_imm = r_1_imm;
  assign io_toVfImmInfo_1_immType = r_1_immType;
endmodule

