Classic Timing Analyzer report for hardware
Fri Apr 27 15:15:18 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.440 ns                         ; reset                           ; controlador:ctrl|state[5]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 34.872 ns                        ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[29]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.184 ns                        ; reset                           ; controlador:ctrl|state[3]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.71 MHz ( period = 28.810 ns ) ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.71 MHz ( period = 28.810 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.574 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.791 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.551 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.791 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.551 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.786 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.542 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.786 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.542 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.786 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.542 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.786 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.542 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.762 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.526 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.743 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.503 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.743 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.503 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.738 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.738 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.738 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.738 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.704 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.464 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.685 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.441 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.685 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.441 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.432 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.432 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.432 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.432 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.575 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.339 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.556 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.316 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.556 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.316 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.307 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.307 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.307 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.307 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.507 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.259 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.507 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.259 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.499 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.252 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.499 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.252 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.264 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.264 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.264 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.487 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.486 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.260 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.486 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.260 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.480 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.480 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.479 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.237 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.459 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.211 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.459 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.211 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.204 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.204 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.446 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.210 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.216 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.216 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.216 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.439 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.198 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.194 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.197 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.432 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.207 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.432 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.207 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.431 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.189 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.187 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.187 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.178 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.178 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.178 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.178 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.418 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.171 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.174 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.171 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.174 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.162 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.165 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.162 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.165 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.162 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.165 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.162 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.165 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.401 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.149 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.401 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.149 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.393 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.142 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.393 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.142 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.383 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.383 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.383 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.381 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.136 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.380 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.380 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.374 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.145 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.374 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.145 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.373 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.127 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.140 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.312 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.078 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.291 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.055 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.280 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.040 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.274 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.035 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.272 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.032 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.272 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.032 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.272 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.024 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.272 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.024 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.265 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.032 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.265 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.032 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.265 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.032 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.264 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.017 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.264 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.017 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.261 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.017 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.261 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.017 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.256 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.008 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.256 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.008 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.256 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.008 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.256 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.008 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.255 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.012 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.255 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.012 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.254 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.029 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.254 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.029 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.254 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.029 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.011 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.251 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.025 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.251 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.025 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.245 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.020 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.245 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.020 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.002 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.239 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.999 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.220 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.976 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.220 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.976 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.217 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.984 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.217 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.984 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.217 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.984 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.215 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.967 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.215 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.967 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.215 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.967 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.215 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.967 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.201 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.961 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.183 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.953 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.182 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.938 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.182 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.938 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.940 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.929 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.929 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.929 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.929 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.173 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.934 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.902 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.902 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.902 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.902 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.902 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.169 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.902 ns               ;
; N/A                                     ; 35.51 MHz ( period = 28.160 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.917 ns               ;
; N/A                                     ; 35.51 MHz ( period = 28.160 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.917 ns               ;
; N/A                                     ; 35.51 MHz ( period = 28.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.922 ns               ;
; N/A                                     ; 35.51 MHz ( period = 28.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.922 ns               ;
; N/A                                     ; 35.51 MHz ( period = 28.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.922 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.886 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.889 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.886 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.889 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.886 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.889 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.886 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.889 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.886 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.889 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.886 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.889 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.155 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.908 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.155 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.908 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.155 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.908 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.155 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.908 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.911 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 6.440 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 4.876 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 4.204 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 3.966 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 3.719 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 3.492 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 34.872 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.824 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.766 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.738 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.690 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.637 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.632 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.554 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.508 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.506 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.503 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.495 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.495 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.448 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.374 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.361 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.361 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.353 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.342 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.336 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.319 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.301 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.263 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.241 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.235 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.219 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.208 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.202 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.190 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.177 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.177 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.167 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.144 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.129 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.107 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.101 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.035 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.024 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.018 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.010 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.005 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.983 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.957 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.945 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.923 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.917 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.899 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.873 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.867 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.832 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.826 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.770 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.739 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.733 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.698 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.641 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.628 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.628 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.555 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.514 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.486 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.475 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.469 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.434 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.396 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.374 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.368 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.277 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.006 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.000 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.965 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.218 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.170 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.112 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.993 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.983 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.859 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.854 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.841 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.841 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.699 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.688 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.682 ns  ; controlador:ctrl|state[5]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.675 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.647 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.609 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.587 ns  ; controlador:ctrl|state[1]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.581 ns  ; controlador:ctrl|state[0]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.546 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.498 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.490 ns  ; controlador:ctrl|state[2]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.440 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.382 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.334 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.311 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.276 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.219 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.213 ns  ; controlador:ctrl|state[4]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.209 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.182 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.178 ns  ; controlador:ctrl|state[3]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.169 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.169 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.168 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.163 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.147 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.126 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.122 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.120 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.110 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.075 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.074 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.062 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.029 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.027 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.018 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.016 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.016 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.010 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.005 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.005 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.976 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.975 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.937 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.933 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.916 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.915 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.909 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.891 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.887 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.863 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.852 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.846 ns  ; controlador:ctrl|state[5]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.845 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.818 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.811 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.804 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.792 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.791 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.791 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.782 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.773 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.758 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.751 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.745 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.745 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.745 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.654 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.649 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.638 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.632 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.603 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.598 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.597 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.592 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.586 ns  ; controlador:ctrl|state[5]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.559 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.551 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.547 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.541 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.537 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.531 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.513 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.506 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.491 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.485 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.440 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.431 ns  ; Registrador:B|Saida[4]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.394 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.383 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.377 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.342 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.342 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.297 ns  ; Registrador:B|Saida[4]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.296 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.263 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.243 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.175 ns  ; Registrador:A|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.169 ns  ; Registrador:B|Saida[3]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.169 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.163 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.129 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.128 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.123 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.117 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.113 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.082 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.049 ns  ; Registrador:B|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.041 ns  ; Registrador:A|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.035 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.991 ns  ; Registrador:A|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.986 ns  ; Registrador:PCreg|Saida[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.945 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.934 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.857 ns  ; Registrador:A|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.857 ns  ; Registrador:A|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.852 ns  ; Registrador:PCreg|Saida[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.851 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.800 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[31] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.184 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -2.408 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -2.543 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -2.654 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -3.769 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -5.583 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 27 15:15:17 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.71 MHz between source register "Instr_Reg:inst_reg|Instr15_0[0]" and destination register "Registrador:PCreg|Saida[24]" (period= 28.81 ns)
    Info: + Longest register to register delay is 28.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y33_N17; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
        Info: 2: + IC(0.395 ns) + CELL(0.545 ns) = 0.940 ns; Loc. = LCCOMB_X39_Y33_N8; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr0~0'
        Info: 3: + IC(0.829 ns) + CELL(0.322 ns) = 2.091 ns; Loc. = LCCOMB_X43_Y33_N8; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~17'
        Info: 4: + IC(0.295 ns) + CELL(0.521 ns) = 2.907 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~20'
        Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 3.387 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector11~0'
        Info: 6: + IC(0.300 ns) + CELL(0.322 ns) = 4.009 ns; Loc. = LCCOMB_X43_Y33_N10; Fanout = 3; COMB Node = 'controlador:ctrl|Selector11~1'
        Info: 7: + IC(0.327 ns) + CELL(0.512 ns) = 4.848 ns; Loc. = LCCOMB_X43_Y33_N20; Fanout = 90; COMB Node = 'AluControl:AluControl|Mux0~1'
        Info: 8: + IC(0.835 ns) + CELL(0.521 ns) = 6.204 ns; Loc. = LCCOMB_X40_Y33_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.294 ns) + CELL(0.178 ns) = 6.676 ns; Loc. = LCCOMB_X40_Y33_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 10: + IC(0.314 ns) + CELL(0.178 ns) = 7.168 ns; Loc. = LCCOMB_X40_Y33_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 11: + IC(0.895 ns) + CELL(0.178 ns) = 8.241 ns; Loc. = LCCOMB_X41_Y32_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.295 ns) + CELL(0.178 ns) = 8.714 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 13: + IC(0.302 ns) + CELL(0.178 ns) = 9.194 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.295 ns) + CELL(0.178 ns) = 9.667 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 15: + IC(0.305 ns) + CELL(0.178 ns) = 10.150 ns; Loc. = LCCOMB_X41_Y32_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.294 ns) + CELL(0.178 ns) = 10.622 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 17: + IC(0.302 ns) + CELL(0.178 ns) = 11.102 ns; Loc. = LCCOMB_X41_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.297 ns) + CELL(0.178 ns) = 11.577 ns; Loc. = LCCOMB_X41_Y32_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 19: + IC(0.309 ns) + CELL(0.319 ns) = 12.205 ns; Loc. = LCCOMB_X41_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.531 ns) + CELL(0.178 ns) = 12.914 ns; Loc. = LCCOMB_X40_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 21: + IC(0.314 ns) + CELL(0.178 ns) = 13.406 ns; Loc. = LCCOMB_X40_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.299 ns) + CELL(0.178 ns) = 13.883 ns; Loc. = LCCOMB_X40_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 23: + IC(0.302 ns) + CELL(0.178 ns) = 14.363 ns; Loc. = LCCOMB_X40_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.294 ns) + CELL(0.178 ns) = 14.835 ns; Loc. = LCCOMB_X40_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 25: + IC(0.304 ns) + CELL(0.178 ns) = 15.317 ns; Loc. = LCCOMB_X40_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(1.116 ns) + CELL(0.178 ns) = 16.611 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 27: + IC(0.301 ns) + CELL(0.319 ns) = 17.231 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.306 ns) + CELL(0.178 ns) = 17.715 ns; Loc. = LCCOMB_X35_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 29: + IC(0.307 ns) + CELL(0.178 ns) = 18.200 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.293 ns) + CELL(0.178 ns) = 18.671 ns; Loc. = LCCOMB_X35_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 31: + IC(0.316 ns) + CELL(0.178 ns) = 19.165 ns; Loc. = LCCOMB_X35_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 19.638 ns; Loc. = LCCOMB_X35_Y32_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 33: + IC(0.313 ns) + CELL(0.319 ns) = 20.270 ns; Loc. = LCCOMB_X35_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.303 ns) + CELL(0.319 ns) = 20.892 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 35: + IC(0.557 ns) + CELL(0.178 ns) = 21.627 ns; Loc. = LCCOMB_X36_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.860 ns) + CELL(0.178 ns) = 22.665 ns; Loc. = LCCOMB_X39_Y32_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 37: + IC(0.853 ns) + CELL(0.178 ns) = 23.696 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~0'
        Info: 38: + IC(0.836 ns) + CELL(0.177 ns) = 24.709 ns; Loc. = LCCOMB_X39_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 39: + IC(0.289 ns) + CELL(0.178 ns) = 25.176 ns; Loc. = LCCOMB_X39_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~12'
        Info: 40: + IC(0.301 ns) + CELL(0.178 ns) = 25.655 ns; Loc. = LCCOMB_X39_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|Equal0~11'
        Info: 41: + IC(0.307 ns) + CELL(0.178 ns) = 26.140 ns; Loc. = LCCOMB_X39_Y32_N12; Fanout = 2; COMB Node = 'comb~7'
        Info: 42: + IC(0.303 ns) + CELL(0.178 ns) = 26.621 ns; Loc. = LCCOMB_X39_Y32_N22; Fanout = 28; COMB Node = 'comb~9'
        Info: 43: + IC(1.195 ns) + CELL(0.758 ns) = 28.574 ns; Loc. = LCFF_X35_Y31_N29; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[24]'
        Info: Total cell delay = 10.294 ns ( 36.03 % )
        Info: Total interconnect delay = 18.280 ns ( 63.97 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.075 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.323 ns) + CELL(0.602 ns) = 3.075 ns; Loc. = LCFF_X35_Y31_N29; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[24]'
            Info: Total cell delay = 1.628 ns ( 52.94 % )
            Info: Total interconnect delay = 1.447 ns ( 47.06 % )
        Info: - Longest clock path from clock "clock" to source register is 3.072 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X39_Y33_N17; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
            Info: Total cell delay = 1.628 ns ( 52.99 % )
            Info: Total interconnect delay = 1.444 ns ( 47.01 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[5]" (data pin = "reset", clock pin = "clock") is 6.440 ns
    Info: + Longest pin to register delay is 9.553 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(2.645 ns) + CELL(0.322 ns) = 3.993 ns; Loc. = LCCOMB_X44_Y35_N4; Fanout = 6; COMB Node = 'controlador:ctrl|state~13'
        Info: 3: + IC(1.169 ns) + CELL(0.178 ns) = 5.340 ns; Loc. = LCCOMB_X42_Y33_N4; Fanout = 1; COMB Node = 'controlador:ctrl|state~20'
        Info: 4: + IC(1.129 ns) + CELL(0.178 ns) = 6.647 ns; Loc. = LCCOMB_X44_Y34_N26; Fanout = 1; COMB Node = 'controlador:ctrl|state~21'
        Info: 5: + IC(2.493 ns) + CELL(0.413 ns) = 9.553 ns; Loc. = LCFF_X43_Y33_N25; Fanout = 63; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 2.117 ns ( 22.16 % )
        Info: Total interconnect delay = 7.436 ns ( 77.84 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.075 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.323 ns) + CELL(0.602 ns) = 3.075 ns; Loc. = LCFF_X43_Y33_N25; Fanout = 63; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.628 ns ( 52.94 % )
        Info: Total interconnect delay = 1.447 ns ( 47.06 % )
Info: tco from clock "clock" to destination pin "Alu[29]" through register "Instr_Reg:inst_reg|Instr15_0[0]" is 34.872 ns
    Info: + Longest clock path from clock "clock" to source register is 3.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X39_Y33_N17; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
        Info: Total cell delay = 1.628 ns ( 52.99 % )
        Info: Total interconnect delay = 1.444 ns ( 47.01 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 31.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y33_N17; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
        Info: 2: + IC(0.395 ns) + CELL(0.545 ns) = 0.940 ns; Loc. = LCCOMB_X39_Y33_N8; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr0~0'
        Info: 3: + IC(0.829 ns) + CELL(0.322 ns) = 2.091 ns; Loc. = LCCOMB_X43_Y33_N8; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~17'
        Info: 4: + IC(0.295 ns) + CELL(0.521 ns) = 2.907 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~20'
        Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 3.387 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector11~0'
        Info: 6: + IC(0.300 ns) + CELL(0.322 ns) = 4.009 ns; Loc. = LCCOMB_X43_Y33_N10; Fanout = 3; COMB Node = 'controlador:ctrl|Selector11~1'
        Info: 7: + IC(0.327 ns) + CELL(0.512 ns) = 4.848 ns; Loc. = LCCOMB_X43_Y33_N20; Fanout = 90; COMB Node = 'AluControl:AluControl|Mux0~1'
        Info: 8: + IC(0.835 ns) + CELL(0.521 ns) = 6.204 ns; Loc. = LCCOMB_X40_Y33_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.294 ns) + CELL(0.178 ns) = 6.676 ns; Loc. = LCCOMB_X40_Y33_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 10: + IC(0.314 ns) + CELL(0.178 ns) = 7.168 ns; Loc. = LCCOMB_X40_Y33_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 11: + IC(0.895 ns) + CELL(0.178 ns) = 8.241 ns; Loc. = LCCOMB_X41_Y32_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.295 ns) + CELL(0.178 ns) = 8.714 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 13: + IC(0.302 ns) + CELL(0.178 ns) = 9.194 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.295 ns) + CELL(0.178 ns) = 9.667 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 15: + IC(0.305 ns) + CELL(0.178 ns) = 10.150 ns; Loc. = LCCOMB_X41_Y32_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.294 ns) + CELL(0.178 ns) = 10.622 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 17: + IC(0.302 ns) + CELL(0.178 ns) = 11.102 ns; Loc. = LCCOMB_X41_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.297 ns) + CELL(0.178 ns) = 11.577 ns; Loc. = LCCOMB_X41_Y32_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 19: + IC(0.309 ns) + CELL(0.319 ns) = 12.205 ns; Loc. = LCCOMB_X41_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.531 ns) + CELL(0.178 ns) = 12.914 ns; Loc. = LCCOMB_X40_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 21: + IC(0.314 ns) + CELL(0.178 ns) = 13.406 ns; Loc. = LCCOMB_X40_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.299 ns) + CELL(0.178 ns) = 13.883 ns; Loc. = LCCOMB_X40_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 23: + IC(0.302 ns) + CELL(0.178 ns) = 14.363 ns; Loc. = LCCOMB_X40_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.294 ns) + CELL(0.178 ns) = 14.835 ns; Loc. = LCCOMB_X40_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 25: + IC(0.304 ns) + CELL(0.178 ns) = 15.317 ns; Loc. = LCCOMB_X40_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(1.116 ns) + CELL(0.178 ns) = 16.611 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 27: + IC(0.301 ns) + CELL(0.319 ns) = 17.231 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.306 ns) + CELL(0.178 ns) = 17.715 ns; Loc. = LCCOMB_X35_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 29: + IC(0.307 ns) + CELL(0.178 ns) = 18.200 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.293 ns) + CELL(0.178 ns) = 18.671 ns; Loc. = LCCOMB_X35_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 31: + IC(0.316 ns) + CELL(0.178 ns) = 19.165 ns; Loc. = LCCOMB_X35_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 19.638 ns; Loc. = LCCOMB_X35_Y32_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 33: + IC(0.313 ns) + CELL(0.319 ns) = 20.270 ns; Loc. = LCCOMB_X35_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.303 ns) + CELL(0.319 ns) = 20.892 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 35: + IC(0.557 ns) + CELL(0.178 ns) = 21.627 ns; Loc. = LCCOMB_X36_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.860 ns) + CELL(0.178 ns) = 22.665 ns; Loc. = LCCOMB_X39_Y32_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 37: + IC(0.314 ns) + CELL(0.178 ns) = 23.157 ns; Loc. = LCCOMB_X39_Y32_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[28]~32'
        Info: 38: + IC(0.547 ns) + CELL(0.322 ns) = 24.026 ns; Loc. = LCCOMB_X38_Y32_N30; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[29]~1'
        Info: 39: + IC(4.677 ns) + CELL(2.820 ns) = 31.523 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'Alu[29]'
        Info: Total cell delay = 11.789 ns ( 37.40 % )
        Info: Total interconnect delay = 19.734 ns ( 62.60 % )
Info: th for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is -1.184 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.057 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.305 ns) + CELL(0.602 ns) = 3.057 ns; Loc. = LCFF_X44_Y35_N17; Fanout = 62; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 53.25 % )
        Info: Total interconnect delay = 1.429 ns ( 46.75 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.527 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(2.643 ns) + CELL(0.278 ns) = 3.947 ns; Loc. = LCCOMB_X44_Y35_N26; Fanout = 3; COMB Node = 'controlador:ctrl|state[2]~33'
        Info: 3: + IC(0.306 ns) + CELL(0.178 ns) = 4.431 ns; Loc. = LCCOMB_X44_Y35_N16; Fanout = 1; COMB Node = 'controlador:ctrl|state~55'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.527 ns; Loc. = LCFF_X44_Y35_N17; Fanout = 62; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.578 ns ( 34.86 % )
        Info: Total interconnect delay = 2.949 ns ( 65.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Fri Apr 27 15:15:18 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


