*
*---- act defproc: cell::gx1<> -----
* raw ports:  in[0] in[1] in[2] in[3] in[4] in[5] in[6] in[7] out[0] out[1]
*
.subckt _8_8cell_8_8gx1 in_20_3 in_21_3 in_22_3 in_23_3 in_24_3 in_25_3 in_26_3 in_27_3 out_20_3 out_21_3
*.PININFO in_20_3:I in_21_3:I in_22_3:I in_23_3:I in_24_3:I in_25_3:I in_26_3:I in_27_3:I out_20_3:O out_21_3:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out_21_3 (combinational)
* out_20_3 (combinational)
*
* --- end node flags ---
*
M0_ #3 in_20_3 GND GND nch W=0.15U L=0.06U
M1_ #2 in_21_3 #3 GND nch W=0.15U L=0.06U
M2_ #6 in_23_3 #2 GND nch W=0.15U L=0.06U
M3_ #8 in_22_3 #2 GND nch W=0.15U L=0.06U
M4_ #10 in_25_3 #6 GND nch W=0.15U L=0.06U
M5_ #10 in_24_3 #8 GND nch W=0.15U L=0.06U
M6_ out_21_3 in_24_3 #8 GND nch W=0.15U L=0.06U
M7_ out_20_3 in_25_3 #8 GND nch W=0.15U L=0.06U
M8_ out_21_3 in_27_3 #10 GND nch W=0.15U L=0.06U
M9_ out_20_3 in_26_3 #10 GND nch W=0.15U L=0.06U
.ends
*---- end of process: gx1<> -----
.subckt foo
xcpx0 en de a1 a0 b0 b1 c1 c0 __d1 __d0 _8_8cell_8_8gx1
.ends
