library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity MasterMind is

	port(	KEY		:	in std_logic_vector(3 downto 0);
			SW			:	in std_logic_vector(0 downto 0);
			CLOCK_50	:	in std_logic;
			HEX7		:	out std_logic_vector(6 downto 0);
			HEX6		:	out std_logic_vector(6 downto 0);
			HEX5		:	out std_logic_vector(6 downto 0);
			HEX4		:	out std_logic_vector(6 downto 0);
			HEX3		:	out std_logic_vector(6 downto 0);
			HEX2		:	out std_logic_vector(6 downto 0);
			HEX1		:	out std_logic_vector(6 downto 0);
			HEX0		:	out std_logic_vector(6 downto 0));

end MasterMind;


architecture Shell of MasterMind is


begin

