# ffvdd
layered testbench verification of a lift controller FSM


# Elevator_FSM
Verilog HDL design code and testbench for an elevator FSM. Reports of the coverage and waveforms have also been provided along with the code. 

![Screenshot from 2023-10-19 14-04-02](https://github.com/adharsh10/Elevator_FSM/assets/93504705/a38192a8-998c-4f3d-8531-f2413a51bdd0)
![Screenshot from 2023-10-19 14-03-39](https://github.com/adharsh10/Elevator_FSM/assets/93504705/3e48d7c5-21e3-4d09-9c65-58801f1676a9)

![Output_updated](https://github.com/adharsh10/Elevator_FSM/assets/93504705/71cb21e8-defe-4d42-926b-52c32ac51fbd)

