[2025-09-15 17:07:21] START suite=spec trace=444.namd-120B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-120B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2033892 heartbeat IPC: 4.917 cumulative IPC: 4.917 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4061340 heartbeat IPC: 4.932 cumulative IPC: 4.924 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4061340 cumulative IPC: 4.924 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4061340 cumulative IPC: 4.924 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 7132433 heartbeat IPC: 3.256 cumulative IPC: 3.256 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 10017084 heartbeat IPC: 3.467 cumulative IPC: 3.358 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 13248826 heartbeat IPC: 3.094 cumulative IPC: 3.265 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 16340659 heartbeat IPC: 3.234 cumulative IPC: 3.258 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 19306468 heartbeat IPC: 3.372 cumulative IPC: 3.28 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 22219695 heartbeat IPC: 3.433 cumulative IPC: 3.304 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 25040907 heartbeat IPC: 3.545 cumulative IPC: 3.337 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 27807300 heartbeat IPC: 3.615 cumulative IPC: 3.369 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 30714839 heartbeat IPC: 3.439 cumulative IPC: 3.377 (Simulation time: 00 hr 06 min 43 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 29582438 cumulative IPC: 3.38 (Simulation time: 00 hr 07 min 19 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 29582438 cumulative IPC: 3.38 (Simulation time: 00 hr 07 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-120B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.38 instructions: 100000003 cycles: 29582438
CPU 0 Branch Prediction Accuracy: 95.27% MPKI: 2.739 Average ROB Occupancy at Mispredict: 58.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.738
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1260682
LQ_STALL: 0
SQ_STALL: 23


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 517.4216
REPLAY_LOAD: 93.44118
NON_REPLAY_LOAD: 2.287135

== Total ==
ADDR_TRANS: 52777
REPLAY_LOAD: 9531
NON_REPLAY_LOAD: 1198374

== Counts ==
ADDR_TRANS: 102
REPLAY_LOAD: 102
NON_REPLAY_LOAD: 523963

cpu0->cpu0_STLB TOTAL        ACCESS:       9359 HIT:       9082 MISS:        277 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       9359 HIT:       9082 MISS:        277 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 590.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     241981 HIT:     227131 MISS:      14850 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     191647 HIT:     177219 MISS:      14428 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       9883 HIT:       9838 MISS:         45 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      40055 HIT:      40055 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        396 HIT:         19 MISS:        377 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14767018 HIT:   14766987 MISS:         31 MSHR_MERGE:         11
cpu0->cpu0_L1I LOAD         ACCESS:   14767018 HIT:   14766987 MISS:         31 MSHR_MERGE:         11
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 130.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21919729 HIT:   21543082 MISS:     376647 MSHR_MERGE:     174731
cpu0->cpu0_L1D LOAD         ACCESS:   18411311 HIT:   18086950 MISS:     324361 MSHR_MERGE:     132731
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3507864 HIT:    3455976 MISS:      51888 MSHR_MERGE:      41998
cpu0->cpu0_L1D TRANSLATION  ACCESS:        554 HIT:        156 MISS:        398 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10572662 HIT:   10572662 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10572662 HIT:   10572662 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21650954 HIT:   21637620 MISS:      13334 MSHR_MERGE:       3975
cpu0->cpu0_DTLB LOAD         ACCESS:   21650954 HIT:   21637620 MISS:      13334 MSHR_MERGE:       3975
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.52 cycles
cpu0->LLC TOTAL        ACCESS:      17280 HIT:       5250 MISS:      12030 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      14428 HIT:       2781 MISS:      11647 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         45 HIT:         39 MISS:          6 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       2430 HIT:       2430 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        377 HIT:          0 MISS:        377 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 77.12 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2866
  ROW_BUFFER_MISS:       9164
  AVG DBUS CONGESTED CYCLE: 2.652
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       2465
[2025-09-15 17:14:41] END   suite=spec trace=444.namd-120B (rc=0)
