<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64AdvSIMDScalarPass.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64AdvSIMDScalarPass.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64AdvSIMDScalarPass_8cpp__incl.svg" width="4435" height="1007"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64AdvSIMDScalarPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f0a0714da67eeb613f55cd5bff739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td></tr>
<tr class="separator:a155f0a0714da67eeb613f55cd5bff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acac1bf58543704f4241435547bb846d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#acac1bf58543704f4241435547bb846d7">STATISTIC</a> (NumScalarInsnsUsed, &quot;Number of scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> used&quot;)</td></tr>
<tr class="separator:acac1bf58543704f4241435547bb846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a7fc7b14f41e8cf70fccd79f6c967fed9">STATISTIC</a> (NumCopiesDeleted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;)</td></tr>
<tr class="separator:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a8da651b52638af71198c22c0df32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a323a8da651b52638af71198c22c0df32">STATISTIC</a> (NumCopiesInserted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;)</td></tr>
<tr class="separator:a323a8da651b52638af71198c22c0df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f9183f21b42d44056b2dfb0a872d20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a34f9183f21b42d44056b2dfb0a872d20">INITIALIZE_PASS</a> (AArch64AdvSIMDScalar, &quot;aarch64-simd-scalar&quot;, AARCH64_ADVSIMD_NAME, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) static <a class="el" href="classbool.html">bool</a> isGPR64(<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a34f9183f21b42d44056b2dfb0a872d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb944a33b354e4709fb99864f82b9c16"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#afb944a33b354e4709fb99864f82b9c16">if</a> (Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) return <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> -&gt; <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td></tr>
<tr class="separator:afb944a33b354e4709fb99864f82b9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memItemLeft" align="right" valign="top">return AArch64::GPR64RegClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ddee154305e17ed2acb0303fe4f80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ac67ddee154305e17ed2acb0303fe4f80">isFPR64</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ac67ddee154305e17ed2acb0303fe4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab954785c416c5262ea6c87d47ff75712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ab954785c416c5262ea6c87d47ff75712">getSrcFromCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:ab954785c416c5262ea6c87d47ff75712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e13637d0c20d7511db31722e34afd5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aa5e13637d0c20d7511db31722e34afd5">getTransformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa5e13637d0c20d7511db31722e34afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71ce362681a4722b85397b9b7e8c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a73b71ce362681a4722b85397b9b7e8c8">isTransformable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a73b71ce362681a4722b85397b9b7e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ac2d2179f849614e6b44f8ad507304"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a36ac2d2179f849614e6b44f8ad507304">insertCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Dst, <a class="el" href="classunsigned.html">unsigned</a> Src, <a class="el" href="classbool.html">bool</a> IsKill)</td></tr>
<tr class="separator:a36ac2d2179f849614e6b44f8ad507304"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a55af2e39dd0923857899a4f2024d56bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a55af2e39dd0923857899a4f2024d56bb">TransformAll</a> (&quot;aarch64-simd-scalar-force-all&quot;, cl::desc(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> of AdvSIMD scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> everywhere&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td></tr>
<tr class="separator:a55af2e39dd0923857899a4f2024d56bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></td></tr>
<tr class="separator:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></td></tr>
<tr class="separator:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a155f0a0714da67eeb613f55cd5bff739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f0a0714da67eeb613f55cd5bff739">&#9670;&nbsp;</a></span>AARCH64_ADVSIMD_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_ADVSIMD_NAME&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00062">62</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1112b818386ec01ddfdf3a5d0024eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112b818386ec01ddfdf3a5d0024eb17">&#9670;&nbsp;</a></span>contains()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return AArch64::GPR64RegClass contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="LoopInfoImpl_8h_source.html#l00241">llvm::LoopBase&lt; BlockT, LoopT &gt;::addBasicBlockToLoop()</a>, <a class="el" href="X86Operand_8h_source.html#l00530">llvm::X86Operand::addGR16orGR32orGR64Operands()</a>, <a class="el" href="X86Operand_8h_source.html#l00522">llvm::X86Operand::addGR32orGR64Operands()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02239">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00067">llvm::SystemZFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02304">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05284">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05237">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00117">canBeFeederToNewValueJump()</a>, <a class="el" href="X86AsmParser_8cpp_source.html#l01274">CheckBaseRegAndIndexRegAndScale()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02091">computeCalleeSaveRegisterPairs()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00121">llvm::RegionBase&lt; Tr &gt;::contains()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00121">llvm::RegionBase&lt; RegionTraits&lt; MachineFunction &gt; &gt;::contains()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00281">llvm::ARCInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00889">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00038">llvm::Thumb1InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00152">llvm::Thumb2InstrInfo::copyPhysReg()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00031">llvm::BPFInstrInfo::copyPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00812">llvm::HexagonInstrInfo::copyPhysReg()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00090">llvm::MSP430InstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01676">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00770">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00090">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00038">llvm::R600InstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00661">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">llvm::Mips16InstrInfo::copyPhysReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">llvm::MipsSEInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03441">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00034">llvm::LanaiInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03365">CopyToFromAsymmetricReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08402">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02540">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01658">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00628">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00133">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00160">llvm::ARCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00254">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00710">llvm::X86RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00413">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01653">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02969">llvm::PPCInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00585">llvm::R600InstrInfo::fitsConstReadLimitations()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01101">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00359">llvm::RegionBase&lt; Tr &gt;::getBBNode()</a>, <a class="el" href="ValueLattice_8h_source.html#l00452">llvm::ValueLatticeElement::getCompare()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03326">llvm::HexagonInstrInfo::getCompoundCandidateGroup()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03816">llvm::HexagonInstrInfo::getDuplexCandidateGroup()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00163">llvm::RegionBase&lt; Tr &gt;::getEnteringBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00061">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitBlocks()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00147">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitEdges()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00147">llvm::LoopBase&lt; MachineBasicBlock, MachineLoop &gt;::getExitEdges()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00204">llvm::RegionBase&lt; Tr &gt;::getExitingBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00033">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00181">llvm::RegionBase&lt; Tr &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00459">llvm::RegionBase&lt; Tr &gt;::getExpandedRegion()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00066">getHexagonRegisterPair()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00215">llvm::LoopBase&lt; BlockT, LoopT &gt;::getLoopLatch()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00194">llvm::LoopBase&lt; BlockT, LoopT &gt;::getLoopPredecessor()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00049">getMFHiLoOpc()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04315">getNextRegister()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00375">llvm::RegionBase&lt; Tr &gt;::getNode()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00309">getPairedGPR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05223">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00029">getRC32()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00217">getRegClassFromGRPhysReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00764">llvm::SystemZFrameLowering::getRegSpillOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00204">llvm::SIRegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02729">getSVECalleeSaveSlotRange()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00091">llvm::LoopBase&lt; BlockT, LoopT &gt;::hasDedicatedExits()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00072">llvm::LoopBase&lt; MachineBasicBlock, MachineLoop &gt;::hasNoExitBlocks()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00512">indirectCopyToAGPR()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00161">is16BitMemOperand()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00457">isCSRestore()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00230">isEvenReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01882">llvm::AArch64InstrInfo::isFPRCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01852">llvm::AArch64InstrInfo::isGPRCopy()</a>, <a class="el" href="SystemZRegisterInfo_8h_source.html#l00034">llvm::SystemZ::isHighReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02445">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00132">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06509">mapArgRegToOffsetAIX()</a>, <a class="el" href="CorrelatedValuePropagation_8cpp_source.html#l00585">narrowSDivOrSRem()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03222">nextReg()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00143">llvm::RegionBase&lt; Tr &gt;::outermostLoopInRegion()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00407">printAsmMRegister()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00449">printAsmVRegister()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00328">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01981">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00215">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00048">llvm::AArch64RegisterInfo::regNeedsCFI()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00259">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00930">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02510">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00199">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00809">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02409">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00271">llvm::AVRRegisterInfo::splitReg()</a>, and <a class="el" href="CFGPrinter_8cpp_source.html#l00245">llvm::Function::viewCFG()</a>.</p>

</div>
</div>
<a id="ab954785c416c5262ea6c87d47ff75712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954785c416c5262ea6c87d47ff75712">&#9670;&nbsp;</a></span>getSrcFromCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* getSrcFromCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">127</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="aa5e13637d0c20d7511db31722e34afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e13637d0c20d7511db31722e34afd5">&#9670;&nbsp;</a></span>getTransformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getTransformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">164</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="afb944a33b354e4709fb99864f82b9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb944a33b354e4709fb99864f82b9c16">&#9670;&nbsp;</a></span>if()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> -&gt;  <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="regcomp_8c_source.html#l01194">allocset()</a>, <a class="el" href="SwitchLoweringUtils_8cpp_source.html#l00364">llvm::SwitchCG::SwitchLowering::buildBitTests()</a>, <a class="el" href="NVPTXISelDAGToDAG_8cpp_source.html#l00676">canLowerToLDG()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02960">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="DbiStreamBuilder_8cpp_source.html#l00385">llvm::pdb::DbiStreamBuilder::commit()</a>, <a class="el" href="IRSimilarityIdentifier_8cpp_source.html#l00497">llvm::IRSimilarity::IRSimilarityCandidate::compareNonCommutativeOperandMapping()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l02472">computePointerICmp()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00121">llvm::DWARFLocationTable::dumpLocationList()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01159">llvm::AsmPrinter::emitFunctionBody()</a>, <a class="el" href="MCDwarf_8cpp_source.html#l00687">llvm::MCDwarfLineAddr::Encode()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00079">llvm::SystemZPostRASchedStrategy::enterMBB()</a>, <a class="el" href="InstCombinePHI_8cpp_source.html#l00105">llvm::InstCombinerImpl::foldIntegerTypedPHI()</a>, <a class="el" href="LoopUnrollPass_8cpp_source.html#l00185">llvm::gatherUnrollingPreferences()</a>, <a class="el" href="DirectiveEmitter_8h_source.html#l00146">llvm::Clause::getFormattedParserClassName()</a>, <a class="el" href="PPCTargetTransformInfo_8cpp_source.html#l01100">llvm::PPCTTIImpl::getMemoryOpCost()</a>, <a class="el" href="Attributor_8h_source.html#l00805">llvm::InformationCache::initializeModuleSlice()</a>, <a class="el" href="CodeMoverUtils_8cpp_source.html#l00310">llvm::isSafeToMoveBefore()</a>, <a class="el" href="LoopUnrollAndJam_8cpp_source.html#l00846">llvm::isSafeToUnrollAndJam()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14337">lowerV4I32Shuffle()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00491">llvm::AMDGPUSubtarget::makeLIDRangeMetadata()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00069">llvm::MipsLegalizerInfo::MipsLegalizerInfo()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03374">llvm::AArch64FrameLowering::orderFrameObjects()</a>, <a class="el" href="OptimizedStructLayout_8cpp_source.html#l00042">llvm::performOptimizedStructLayout()</a>, <a class="el" href="CallGraph_8cpp_source.html#l00118">llvm::CallGraph::print()</a>, <a class="el" href="JSON_8cpp_source.html#l00304">llvm::json::Path::Root::printErrorContext()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00174">llvm::printRegClassOrBank()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00453">registerPartialPipelineCallback()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00242">llvm::SystemZPostRASchedStrategy::schedNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="FunctionImport_8cpp_source.html#l00171">selectCallee()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02649">llvm::GenericSchedulerBase::setPolicy()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l01119">sortGlobalExprs()</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l01881">translateImmediate()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00282">llvm::mca::RegisterFile::tryEliminateMove()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00170">llvm::DWARFLocationTable::visitAbsoluteLocationList()</a>, and <a class="el" href="CoverageMappingWriter_8cpp_source.html#l00155">llvm::coverage::CoverageMappingWriter::write()</a>.</p>

</div>
</div>
<a id="a34f9183f21b42d44056b2dfb0a872d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f9183f21b42d44056b2dfb0a872d20">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64AdvSIMDScalar&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simd-scalar&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ac2d2179f849614e6b44f8ad507304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ac2d2179f849614e6b44f8ad507304">&#9670;&nbsp;</a></span>insertCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* insertCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">274</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00489">llvm::getKillRegState()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

</div>
</div>
<a id="ac67ddee154305e17ed2acb0303fe4f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ddee154305e17ed2acb0303fe4f80">&#9670;&nbsp;</a></span>isFPR64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFPR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>.</p>

</div>
</div>
<a id="a73b71ce362681a4722b85397b9b7e8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b71ce362681a4722b85397b9b7e8c8">&#9670;&nbsp;</a></span>isTransformable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTransformable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">184</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a7fc7b14f41e8cf70fccd79f6c967fed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc7b14f41e8cf70fccd79f6c967fed9">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesDeleted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a8da651b52638af71198c22c0df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a8da651b52638af71198c22c0df32">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesInserted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac1bf58543704f4241435547bb846d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1bf58543704f4241435547bb846d7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScalarInsnsUsed&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> used&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aacd2ab195054a3e6a74bfbb9d5d571c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2ab195054a3e6a74bfbb9d5d571c8">&#9670;&nbsp;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line">    <span class="keywordflow">return</span> <span class="keyword">false</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AliasSetTracker_8cpp_source.html#l00458">llvm::AliasSetTracker::add()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00172">addCalleeSavedRegs()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00073">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00059">addHints()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00931">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00659">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00584">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00634">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00253">llvm::addLiveIns()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00298">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00207">llvm::MachineInstr::addOperand()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00672">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02717">addVSetVL()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02291">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00948">llvm::RegPressureTracker::advance()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01948">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00608">allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00264">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01790">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00355">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00260">allPhiOperandsUndefined()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05404">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00537">applyAdjustICmpImmAndPred()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00230">AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00438">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01522">llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01233">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01280">llvm::AMDGPURegisterBankInfo::applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00727">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01155">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01403">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00178">AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat()</a>, <a class="el" href="ARMAsmBackendDarwin_8h_source.html#l00022">llvm::ARMAsmBackendDarwin::ARMAsmBackendDarwin()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00929">attemptDebugCopyProp()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00139">llvm::LivePhysRegs::available()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00180">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00171">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00161">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00868">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03953">buildAddr64RSrc()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00240">buildAnyextOrCopy()</a>, <a class="el" href="X86PreTileConfig_8cpp_source.html#l00101">buildConfigMI()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00399">buildDefCFAReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04322">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04354">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03962">buildOffsetSrc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06839">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03910">buildRSRC()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00794">buildScratchExecCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01847">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01043">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00052">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00031">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04174">canCombine()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00238">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00444">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00541">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00607">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01526">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00533">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03305">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02430">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00435">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00650">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00179">llvm::canReplaceReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03414">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="LICM_8cpp_source.html#l01128">llvm::canSinkOrHoistInst()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02210">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00138">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="FunctionAttrs_8cpp_source.html#l00110">checkFunctionMemoryAccess()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00179">llvm::clearMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00185">llvm::clearMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00182">llvm::clearRef()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00415">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00214">collectVirtualRegUses()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00104">CombineCVTAToLocal()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03684">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02562">computeIndirectRegIndex()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11554">llvm::SITargetLowering::computeKnownAlignForTargetInstr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11512">llvm::SITargetLowering::computeKnownBitsForTargetInstr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00242">llvm::computeLiveIns()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01627">computeLiveOuts()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04583">llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00422">llvm::ConstantFoldBinOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00549">llvm::ConstantFoldExtOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01493">constantFoldFpUnary()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00047">llvm::constrainOperandRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01097">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00037">llvm::constrainRegToClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00133">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="Context_8h_source.html#l00056">llvm::mca::Context::Context()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00099">convertImplicitDefToConstZero()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06825">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06850">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03632">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00045">copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00056">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00778">copySubReg()</a>, <a class="el" href="AArch64AsmBackend_8cpp_source.html#l00746">llvm::createAArch64leAsmBackend()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00244">createAArch64MCAsmInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00267">createAArch64MCInstPrinter()</a>, <a class="el" href="AMDGPUMCTargetDesc_8cpp_source.html#l00081">createAMDGPUMCInstPrinter()</a>, <a class="el" href="ARCMCTargetDesc_8cpp_source.html#l00066">createARCMCInstPrinter()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01283">createARMAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01311">llvm::createARMBEAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01304">llvm::createARMLEAsmBackend()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00338">createARMMCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00377">createARMMCInstPrinter()</a>, <a class="el" href="AVRMCTargetDesc_8cpp_source.html#l00059">createAVRMCInstPrinter()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00599">createBBSelectReg()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00081">llvm::createBPFbeMCCodeEmitter()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00075">llvm::createBPFMCCodeEmitter()</a>, <a class="el" href="BPFMCTargetDesc_8cpp_source.html#l00061">createBPFMCInstPrinter()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00031">createCSKYMCAsmInfo()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00133">llvm::LiveIntervalCalc::createDeadDefs()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00287">createHexagonMCAsmInfo()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00300">createHexagonMCInstPrinter()</a>, <a class="el" href="LanaiMCTargetDesc_8cpp_source.html#l00074">createLanaiMCInstPrinter()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00417">createLaneMaskReg()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04103">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00407">llvm::Target::createMCAsmBackend()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00339">llvm::Target::createMCAsmInfo()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00454">llvm::Target::createMCCodeEmitter()</a>, <a class="el" href="WebAssemblyMCTargetDesc_8cpp_source.html#l00055">createMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00444">llvm::Target::createMCInstPrinter()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00563">llvm::createMemLibcall()</a>, <a class="el" href="MipsAsmBackend_8cpp_source.html#l00584">llvm::createMipsAsmBackend()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00083">createMipsMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00095">createMipsMCInstPrinter()</a>, <a class="el" href="MSP430MCTargetDesc_8cpp_source.html#l00050">createMSP430MCInstPrinter()</a>, <a class="el" href="NVPTXMCTargetDesc_8cpp_source.html#l00052">createNVPTXMCInstPrinter()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02751">createPostIncLoadStore()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00094">createPPCMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00340">createPPCMCInstPrinter()</a>, <a class="el" href="R600MCCodeEmitter_8cpp_source.html#l00086">llvm::createR600MCCodeEmitter()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00053">createRISCVMCAsmInfo()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00073">createRISCVMCInstPrinter()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00078">llvm::createSIMCCodeEmitter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00035">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00086">createSparcMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00045">createSparcV9MCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00149">createSystemZMCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00177">createSystemZMCInstPrinter()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00035">createVEMCAsmInfo()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00075">createVEMCInstPrinter()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02013">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00697">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01568">llvm::createX86_32AsmBackend()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01587">llvm::createX86_64AsmBackend()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00319">createX86MCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00366">createX86MCInstPrinter()</a>, <a class="el" href="XCoreMCTargetDesc_8cpp_source.html#l00069">createXCoreMCInstPrinter()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00068">llvm::ShapeT::deduceImm()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02540">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01658">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02124">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00078">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00527">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00715">llvm::RegPressureTracker::discoverLiveInOrOut()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01361">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00139">dominatesAllUsesOf()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00185">llvm::DWARFDebugLoc::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00323">llvm::dwarf::CIE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00360">llvm::dwarf::FDE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00296">llvm::dwarf::CFIProgram::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00109">dumpExpression()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00072">dumpLocation()</a>, <a class="el" href="DWARFContext_8cpp_source.html#l00305">dumpLoclistsSection()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01565">llvm::MachineInstr::dumpr()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00387">llvm::DWARFDebugLoclists::dumpRange()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00192">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00154">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00431">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00104">emitCallSPUpdate()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11087">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02085">llvm::VETargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10945">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01954">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00527">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01080">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00276">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01911">llvm::X86FrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03374">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03704">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03618">emitIndirectSrc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00264">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03808">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10983">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33782">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03424">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04806">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11221">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00837">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00115">llvm::ARCFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00336">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00147">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00042">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00413">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00206">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00067">emitPrologueEpilogueSPUpdate()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02152">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00185">llvm::emitThumbRegPlusImmediate()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31681">emitXBegin()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00682">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07268">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07235">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01869">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01002">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00724">extractParts()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04997">extractRsrcPtr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00543">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11450">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="MVEVPTOptimisationsPass_8cpp_source.html#l00102">findLoopComponents()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00377">findOnlyInterestingUse()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02166">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00526">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00286">findSingleRegDef()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00264">findSingleRegUse()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00184">findStartOfTree()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00360">findSurvivorBackwards()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01995">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01224">findUseBetween()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03613">llvm::AMDGPULegalizerInfo::fixStoreSourceType()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03304">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01112">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l05930">fixupPHIOpBanks()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03423">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02633">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03277">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02102">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00609">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00546">llvm::VEInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00062">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07361">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07043">forceReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00894">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04864">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04675">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04739">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04768">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04785">genFusedMultiplyIdx()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04795">genFusedMultiplyIdxNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04749">genNeg()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00486">llvm::LegalizerInfo::getAction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06949">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03380">llvm::AMDGPURegisterBankInfo::getAGPROpMapping()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01695">getBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00761">llvm::getBuildVectorConstantSplat()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00534">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00364">llvm::getConstantFPVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00276">llvm::getConstantVRegSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00265">llvm::getConstantVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00284">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04226">getConstantZext32Val()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02136">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00141">getCopyRegClasses()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03228">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03204">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00389">llvm::getDefIgnoringCopies()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00182">getDefRegMask()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00372">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00367">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02956">getFoldableImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00515">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03247">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00565">getImmedFromMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01015">getImmOrMaterializedImm()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03459">llvm::AMDGPULegalizerInfo::getImplicitArgPtr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01157">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03599">getIndirectSGPRIdx()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00277">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00460">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00278">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00335">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00375">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00537">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00216">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00426">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00162">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00489">llvm::RISCVInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00422">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01255">llvm::RegPressureTracker::getLastUsedLanes()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00239">llvm::getLiveLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00450">getLiveLanesAt()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01245">llvm::RegPressureTracker::getLiveLanesAt()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00205">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00258">llvm::getLiveRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01266">llvm::RegPressureTracker::getLiveThroughAt()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00087">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00158">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03152">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, <a class="el" href="Context_8h_source.html#l00060">llvm::mca::Context::getMCRegisterInfo()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01088">getMemsetValue()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00335">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01117">getNewSource()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00403">llvm::getOpcodeDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00166">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04279">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00681">getPHIDeps()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00029">getRC32()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00318">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00076">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00885">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00403">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00112">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">llvm::AMDGPURegisterBankInfo::getRegBankID()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00804">getRegClassesForCopy()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02027">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00251">llvm::SIRegisterInfo::getRegClassForTypeOnBank()</a>, <a class="el" href="LiveRangeCalc_8h_source.html#l00168">llvm::LiveRangeCalc::getRegInfo()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00093">llvm::VirtRegMap::getRegInfo()</a>, <a class="el" href="MCContext_8h_source.html#l00370">llvm::MCContext::getRegisterInfo()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00112">llvm::LLVMDisasmContext::getRegisterInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01461">llvm::AMDGPU::getRegOperandSize()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00255">llvm::getRegPressure()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00490">getRegSeqInit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00491">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00981">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01703">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03361">llvm::AMDGPURegisterBankInfo::getSGPROpMapping()</a>, <a class="el" href="X86PreTileConfig_8cpp_source.html#l00128">getShape()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00203">getSingleDef()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01307">getSrcRegIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00396">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00421">getSubRegForIndex()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01266">getTestBitReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00861">getTileShape()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00400">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01510">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00194">getUsedRegMask()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03291">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04199">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01648">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01674">getVectorSHLImm()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03372">llvm::AMDGPURegisterBankInfo::getVGPROpMapping()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00271">getVRegDef()</a>, <a class="el" href="MIParser_8cpp_source.html#l00324">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07200">llvm::getVRegSubRegDef()</a>, <a class="el" href="X86WinAllocaExpander_8cpp_source.html#l00080">getWinAllocaAmount()</a>, <a class="el" href="CSEInfo_8h_source.html#l00172">llvm::GISelInstProfileBuilder::GISelInstProfileBuilder()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01670">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03557">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01488">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01504">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00596">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00033">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01346">hasOneNonDBGUseInst()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00289">hasOneUse()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00703">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02501">hasTiedDef()</a>, <a class="el" href="FastISel_8cpp_source.html#l00241">llvm::FastISel::hasTrivialKill()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00351">hasUseAfterLoop()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00127">hasVectorOperands()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00703">llvm::SIInstrInfo::hasVGPRUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00971">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00393">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00084">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00059">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00426">llvm::MIRParserImpl::initializeMachineFunction()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00063">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00221">llvm::ARM_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00075">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00024">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01188">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01131">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02078">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00414">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01144">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00119">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00761">insertPHI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02472">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00656">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01564">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00567">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03342">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00510">llvm::CallLowering::insertSRetIncomingArgument()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00449">llvm::CallLowering::insertSRetLoads()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00479">llvm::CallLowering::insertSRetStores()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01005">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp.html#ad299727e45d144c27843f00d849cdc2c">InstReorderLimit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02039">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00750">isBackwardPropagatableCopy()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00045">llvm::InstructionSelector::isBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00787">llvm::isBuildVectorAllOnes()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00782">llvm::isBuildVectorAllZeros()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00744">isBuildVectorConstantSplat()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l01018">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00149">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00073">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00297">isDefLiveOut()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02776">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">isImplicitlyDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00251">isImplicitlyDefined()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00984">isInvariantStore()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00330">isKilled()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00477">llvm::isKnownNeverNaN()</a>, <a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00215">llvm::isKnownNeverSNaN()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00566">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00516">llvm::LegalizerInfo::isLegal()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00521">llvm::LegalizerInfo::isLegalOrCustom()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04383">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04410">llvm::SIInstrInfo::isLegalVSrcOperand()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00720">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00283">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02690">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02718">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00152">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00149">llvm::isModAndRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00146">llvm::isModOrRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00153">llvm::isModSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00159">llvm::isMustSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00142">llvm::isNoModRef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02641">isNot()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01091">llvm::isOfRegClass()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00036">llvm::InstructionSelector::isOperandImmEqual()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00872">isOperandKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04421">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00748">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00966">llvm::X86InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00156">llvm::isRefSet()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00318">isSafeToMove()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03170">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11659">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01867">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00108">isSignExtended()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05170">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00186">isSimpleIf()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00325">isSSA()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03786">isTerminalReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00193">llvm::isTriviallyDead()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00745">isValidCopy()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00214">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02032">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00695">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00488">isVRegCompatibleReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00384">isVShiftRImm()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01752">isZero()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00114">isZeroExtended()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01762">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02464">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03726">llvm::AMDGPULegalizerInfo::legalizeBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03636">llvm::AMDGPULegalizerInfo::legalizeBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02623">llvm::AMDGPULegalizerInfo::legalizeBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04550">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00697">llvm::AArch64LegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01630">llvm::AMDGPULegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00331">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02076">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03043">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03092">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01884">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02746">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03129">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03194">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03263">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02565">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02442">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02024">llvm::AMDGPULegalizerInfo::legalizeFPTOI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01912">llvm::AMDGPULegalizerInfo::legalizeFrem()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01858">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04759">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02249">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04077">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03478">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02108">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04622">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01946">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03495">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01991">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02362">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>, <a class="el" href="Legalizer_8cpp_source.html#l00168">llvm::Legalizer::legalizeMachineFunction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05039">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04744">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04724">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04483">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04595">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04296">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03385">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02998">llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02141">llvm::AMDGPULegalizerInfo::legalizeShuffleVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02161">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04502">llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02975">llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM()</a>, <a class="el" href="LiveRangeEdit_8h_source.html#l00138">llvm::LiveRangeEdit::LiveRangeEdit()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00046">LLVMCreateDisasmCPUFeatures()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00085">llvm::LLVMDisasmContext::LLVMDisasmContext()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00302">LLVMSetDisasmOptions()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03516">loadM0FromVGPR()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00209">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01498">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MVEVPTOptimisationsPass_8cpp_source.html#l00091">LookThroughCOPY()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00514">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00536">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00212">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02853">llvm::LegalizerHelper::lower()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00906">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01211">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00502">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00376">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00323">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00848">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00442">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00325">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00753">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01371">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00659">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00336">LowerFPToInt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00519">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00274">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="BitTracker_8h_source.html#l00393">llvm::BitTracker::MachineEvaluator::MachineEvaluator()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00739">llvm::machineFunctionIsIllegal()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00194">llvm::MIPatternMatch::bind_ty&lt; Class &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00122">llvm::MIPatternMatch::And&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00140">llvm::MIPatternMatch::Or&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00217">llvm::MIPatternMatch::BinaryOp_match&lt; LHS_P, RHS_P, Opcode, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00315">llvm::MIPatternMatch::UnaryOp_match&lt; SrcTy, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00403">llvm::MIPatternMatch::CompareOp_match&lt; Pred_P, LHS_P, RHS_P, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00451">llvm::MIPatternMatch::TernaryOp_match&lt; Src0Ty, Src1Ty, Src2Ty, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00032">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00046">llvm::MIPatternMatch::OneNonDBGUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00059">llvm::MIPatternMatch::ConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00074">llvm::MIPatternMatch::SpecificConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00435">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00119">matchAArch64MulConstCombine()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00524">matchAdjustICmpImmAndPred()</a>, <a class="el" href="MCInstPrinter_8cpp_source.html#l00062">matchAliasCondition()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00202">AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00319">matchDup()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00303">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00264">matchDupFromInsertVectorElt()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00552">matchDupLane()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00336">matchEXT()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00048">matchExtractVecEltPairwiseAdd()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00032">matchFConstantToConstant()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00071">AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02735">MatchingStackOffset()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03288">matchLoadAndBytePosition()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00181">matchREV()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00468">matchSwap()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00210">matchTRN()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00159">AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00231">matchUZP()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00397">matchVAshrLshrImm()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03456">matchZeroExtendFromS32()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">matchZip()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00535">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00423">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00644">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01378">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00944">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00060">maybeRewriteToDrop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03202">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00738">mergeVectorRegsToResultRegs()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00023">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="ModuloSchedule_8h_source.html#l00261">llvm::ModuloScheduleExpander::ModuloScheduleExpander()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00631">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00518">moveForSingleUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00194">moveOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05372">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00203">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01579">needToReserveScavengingSpillSlots()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00435">oneUseDominatesOtherUses()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00149">optimizeCall()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01431">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02979">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04136">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02352">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05739">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00178">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04417">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00493">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02329">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00185">llvm::CallLowering::packRegs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00775">packSplitRegsToOrigType()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00614">llvm::CallLowering::parametersInCSRMatch()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00078">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01031">llvm::AMDGPUCallLowering::passSpecialInputs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01875">peekThroughBitcast()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01585">llvm::HexagonInstrInfo::PredicateInstruction()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01799">llvm::VETargetLowering::prepareMBB()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01848">llvm::VETargetLowering::prepareSymbol()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00224">llvm::prettyPrintRegisterOp()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00631">llvm::MIPrinter::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01590">llvm::MachineInstr::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00330">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00734">llvm::MachineOperand::print()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00500">llvm::DWARFExpression::printCompact()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00396">llvm::printCompactDWARFExpr()</a>, <a class="el" href="X86WinCOFFTargetStreamer_8cpp_source.html#l00290">printFPOReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00023">llvm::printLivesAt()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00883">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00110">llvm::printReg()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00033">printRegister()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00316">llvm::SystemZFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01830">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00300">propagateLocalCopies()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01180">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04682">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00810">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00765">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00950">regIsPICBase()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01882">reinsertVectorIndexAdd()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00563">rematerializeCheapDef()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00528">removeCopies()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00303">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00485">llvm::LegalizationArtifactCombiner::replaceRegOrBuildCopy()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00333">replaceRegUsesAfterLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11841">llvm::SITargetLowering::requiresUniformRegister()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00134">rescheduleCanonically()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02054">reservePrivateMemoryRegs()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01403">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00520">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00067">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00411">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00062">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="WebAssemblyAsmPrinter_8h_source.html#l00054">llvm::WebAssemblyAsmPrinter::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00733">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00659">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00606">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00829">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00231">selectMergeValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01770">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00262">selectUnmergeValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01319">setBufferOffsets()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00101">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00163">llvm::setMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00175">llvm::setModAndRef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00171">llvm::setMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00167">llvm::setRef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00691">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00438">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">setRegsToType()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00622">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00033">llvm::ShapeT::ShapeT()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00854">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02250">llvm::TargetLoweringBase::shouldLocalize()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00613">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00068">llvm::TargetRegisterInfo::shouldRegionSplitForVirtReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00309">shrinkScalarLogicOp()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00515">llvm::SMSchedule::SMSchedule()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02279">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00809">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02291">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02409">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00669">spillVGPRtoAGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00661">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00988">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01714">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00062">llvm::stableHashValue()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00114">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00166">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01365">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02554">stripAnySourceMods()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01095">toggleKills()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00339">tryAddToFoldList()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00428">tryAdjustICmpImmAndPred()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00175">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00727">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00780">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00158">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00200">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00521">llvm::LegalizationArtifactCombiner::tryCombineUnmergeValues()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01036">tryConstantFoldOp()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00303">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00339">llvm::LegalizationArtifactCombiner::tryFoldUnmergeCast()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00523">tryToFoldACImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00090">tryToGetTargetInfo()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00368">unpackRegsToOrigType()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00771">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00592">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00989">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00195">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01178">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05302">updateOperandRegConstraints()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00056">updatePHIs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00373">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03531">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01085">llvm::LiveInterval::verify()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02650">verifyCFIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03616">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00305">verifyLeafProcRegUse()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00074">llvm::VirtRegMap::VirtRegMap()</a>, <a class="el" href="MIRVRegNamerUtils_8h_source.html#l00085">llvm::VRegRenamer::VRegRenamer()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00474">X86SelectAddress()</a>, and <a class="el" href="LiveRangeEdit_8h_source.html#l00148">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="a92a6b0a9b7228d190b0a7d8ae3ef03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6b0a9b7228d190b0a7d8ae3ef03c7">&#9670;&nbsp;</a></span>SubReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SubReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">104</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBuilder_8h_source.html#l00117">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00124">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04322">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04354">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00052">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02871">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00778">copySubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00788">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03704">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03618">emitIndirectSrc()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01592">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03287">extractSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02166">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00563">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05681">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00157">llvm::RegScavenger::forward()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00296">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00301">llvm::SIRegisterInfo::getNumChannelsFromSubReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00849">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07163">llvm::getRegSequenceSubReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00515">llvm::X86RegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01096">llvm::SuperRegClassIterator::getSubReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00526">getSubRegForClass()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">llvm::MCRegisterInfo::getSubRegIndex()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00194">getUsedRegMask()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00761">insertPHI()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03314">insertSubReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00388">instAccessReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00414">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00408">instReadsReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00149">isCrossCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03606">isSubRegOf()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00731">narrowIfNeeded()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01104">llvm::SuperRegClassIterator::operator++()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00734">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01256">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00829">selectCopy()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00279">llvm::AVRRegisterInfo::shouldCoalesce()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00561">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01947">swapRegAndNonRegOperand()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00989">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00259">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00978">Widen()</a>.</p>

</div>
</div>
<a id="a55af2e39dd0923857899a4f2024d56bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55af2e39dd0923857899a4f2024d56bb">&#9670;&nbsp;</a></span>TransformAll</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; TransformAll(&quot;aarch64-simd-scalar-force-all&quot;, cl::desc(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> of AdvSIMD scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> everywhere&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-simd-scalar-force-all&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> of AdvSIMD scalar <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> everywhere&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:04:00 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
