Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep  7 14:18:47 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_fpga_wrapper_control_sets_placed.rpt
| Design       : design_fpga_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   267 |
|    Minimum number of control sets                        |   267 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   565 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   267 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |   118 |
| >= 10 to < 12      |    45 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             213 |           84 |
| No           | No                    | Yes                    |             110 |           66 |
| No           | Yes                   | No                     |             155 |           59 |
| Yes          | No                    | No                     |             818 |          272 |
| Yes          | No                    | Yes                    |             615 |          212 |
| Yes          | Yes                   | No                     |            1028 |          278 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_trig/count[3]_i_1_n_0                                                                         | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              4 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_fpga_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_1_n_0                                                    | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              4 |         1.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           |                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/I2C/data_wr_buf                                                                                                | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_arready0                                                                                                   | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/cpt_ms0                                                                                    |                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/I2C/current_state[3]_i_1_n_0                                                                                   | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                3 |              4 |         1.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state[3]_i_1_n_0                                                                      |                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_14[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_15[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/RX_DV                                                                                                       | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise[3]_i_1_n_0                                                                                     |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_awready0                                                                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_arready0                                                                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms[4]_i_1_n_0                                                                                          | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_17[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_12[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr_reg[1]_1[0]                                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt0                                                                         | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt[4]_i_1_n_0                                                      |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/E[0]                                                                         |                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_9[0]                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr0                                                                  | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr[4]_i_1_n_0                                               |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_16[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                3 |              5 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_18[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_7[0]                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/E[0]                                                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_13[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_4[0]                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_11[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_5[0]                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_6[0]                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_19[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_10[0]                                      | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_8[0]                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/time_pulse_0/U0/cpt_1min                                                                                                                            | design_fpga_i/time_pulse_0/U0/pulse_1us_i_2_n_0                                                                                                          |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count[5]_i_1_n_0                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                3 |              6 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/cpt_time0                                                                                  | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/cpt_time[5]_i_1_n_0                                                               |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/cpt_us0                                                                                    |                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/n_command[5]_i_1_n_0                                                                       | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              6 |         1.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/len_r[5]_i_1_n_0                                                                           | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/n_data[5]_i_1_n_0                                                                          | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              6 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_fpga_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/cpt_time[6]_i_2_n_0                                                                                  | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/cpt_time[6]_i_1_n_0                                                                         |                2 |              7 |         3.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/I2C/data_wr_buf0                                                                                               |                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                1 |              7 |         7.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                            | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                           | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[7]_24                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                           | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                           | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[6]_23                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/I2C/data_rd[7]_i_1_n_0                                                                                         | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/buff[7]_i_1_n_0                                                                                            | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[14]_30                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[8]_25                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[38][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[37][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[36][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[21]_37                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[12]_28                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[17]_33                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[13]_29                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[11][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[27][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                          | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                         | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                         | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                         | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[35][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[15]_31                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[31]_43                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[33]_44                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[23]_38                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[19]_35                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/E[0]                                                                                       |                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[19]_63                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[18]_62                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[10]_54                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[20][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[13]_57                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[16]_60                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[3]_47                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[14]_58                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[15]_59                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[12]_56                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[1]_45                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[0][7]_i_1_n_0                                                                         | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[17]_61                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[2]_46                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[5]_49                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[6]_50                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[7]_51                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[4]_48                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[11]_55                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[8]_52                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                5 |              8 |         1.60 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff[9]_53                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                5 |              8 |         1.60 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result[7]_i_1_n_0                                                                     | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[22][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[10]_27                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[16]_32                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[26][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[30]_42                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[32][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[34][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                      | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[28]_40                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                      | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                      | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_1_n_0                                                                               | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[18]_34                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[20]_36                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[9]_26                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[25][7]_i_1_n_0                                                                        | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[24]_39                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[29]_41                                                                                | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[4]_21                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data[5]_22                                                                                 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                     | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                1 |              8 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RX/r_Clk_Count[10]_i_1__0_n_0                                                                        |                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | design_fpga_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              9 |         4.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_1                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_14                                                            |                                                                                                                                                          |                7 |             10 |         1.43 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_0                                                             |                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_18                                                            |                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_6                                                             |                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_0                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_4                                                             |                                                                                                                                                          |                8 |             10 |         1.25 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_4                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_7                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_11                                                            |                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_13                                                            |                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_17                                                            |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_22                                                            |                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_10                                                            |                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_2                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_6                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_23                                                            |                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_9                                                             |                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_5                                                             |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_20                                                            |                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_21                                                            |                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_1                                                             |                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_12                                                            |                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_3                                                             |                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_8                                                             |                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_15                                                            |                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_5                                                             |                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node                                                                   | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_0                                                                  | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/time_pulse_0/U0/pulse_1ms_i_1_n_0                                                                                                                   | design_fpga_i/time_pulse_0/U0/pulse_1us_i_2_n_0                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/time_pulse_0/U0/cpt_1us1                                                                                                                            | design_fpga_i/time_pulse_0/U0/pulse_1us_i_2_n_0                                                                                                          |                3 |             10 |         3.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/addr_i2c[3]_i_1_n_0                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_7                                                             |                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/time_pulse_0/U0/pulse_1us_i_2_n_0                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/duration0                                                                                   |                2 |             10 |         5.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_16                                                            |                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_19                                                            |                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]_2                                                             |                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]_3                                                             |                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |         2.75 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_DV                                                                                     | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/data_2_0                                                                                    |                2 |             11 |         5.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/TX/r_Clk_Count                                                                                       | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/TX/Q[0]                                                                                     |                3 |             11 |         3.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/E[0]                                                                                                | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/ult0[15]_i_1_n_0                                                                                |                4 |             12 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Clk_Count[12]_i_2_n_0                                                                                     | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Clk_Count[12]_i_1_n_0                                                                            |                6 |             12 |         2.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_nb_ult_reg[1]_2[0]                                                                                | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/ult0[15]_i_1_n_0                                                                                |                2 |             12 |         6.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_nb_ult_reg[0]_1[0]                                                                                | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/ult0[15]_i_1_n_0                                                                                |                3 |             12 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_nb_ult_reg[0]_2[0]                                                                                | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/ult0[15]_i_1_n_0                                                                                |                5 |             12 |         2.40 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_nb_ult_reg[1]_1[0]                                                                                | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/ult0[15]_i_1_n_0                                                                                |                3 |             12 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count[0]_i_1_n_0                                                                         | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |                4 |             13 |         3.25 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |                6 |             13 |         2.17 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_0[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                2 |             16 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_6[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                3 |             16 |         5.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_2[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                2 |             16 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/E[0]                                                                                                       | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                4 |             16 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                   | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                6 |             16 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_4[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                2 |             16 |         8.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_1[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                4 |             16 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_7[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                5 |             16 |         3.20 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_5[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                4 |             16 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb_reg[1]_3[0]                                                                                        | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                4 |             16 |         4.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                              |                                                                                                                                                          |                9 |             17 |         1.89 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                          |                6 |             17 |         2.83 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             18 |         3.00 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2                                                                       |                8 |             20 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                          |                8 |             20 |         2.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_nb[3]_i_1_n_0                                                                                         | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |                6 |             21 |         3.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             21 |         2.62 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |               13 |             24 |         1.85 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                9 |             25 |         2.78 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                6 |             28 |         4.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                   | design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |               14 |             32 |         2.29 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/SR[0]                                                                             |               13 |             32 |         2.46 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/slv_reg_rden                                                                                       | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |               12 |             32 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | design_fpga_i/Timer_ronde_0/U0/Timer_ronde_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               15 |             32 |         2.13 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn_0                                                               |               12 |             32 |         2.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                          |                9 |             34 |         3.78 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                          |                8 |             34 |         4.25 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                          |                6 |             35 |         5.83 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |               23 |             38 |         1.65 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/SR[0]                                                                                             |               27 |             42 |         1.56 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                9 |             44 |         4.89 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |               12 |             44 |         3.67 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |               10 |             44 |         4.40 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                8 |             44 |         5.50 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                          |                9 |             47 |         5.22 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 | design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |               11 |             47 |         4.27 |
|  design_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                                          |               85 |            214 |         2.52 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


