{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.06552,
	"cts__clock__skew__setup__pre_repair": 0.196917,
	"cts__clock__skew__hold__pre_repair": 0.196917,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.135156,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.108215,
	"cts__timing__drv__max_cap__pre_repair": 2,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0458931,
	"cts__power__switching__total__pre_repair": 0.0172586,
	"cts__power__leakage__total__pre_repair": 0.00937202,
	"cts__power__total__pre_repair": 0.0725238,
	"cts__design__io__pre_repair": 3029,
	"cts__design__die__area__pre_repair": 560000,
	"cts__design__core__area__pre_repair": 528365,
	"cts__design__instance__count__pre_repair": 53391,
	"cts__design__instance__area__pre_repair": 253052,
	"cts__design__instance__count__stdcell__pre_repair": 53381,
	"cts__design__instance__area__stdcell__pre_repair": 109106,
	"cts__design__instance__count__macros__pre_repair": 10,
	"cts__design__instance__area__macros__pre_repair": 143946,
	"cts__design__instance__utilization__pre_repair": 0.478933,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.28382,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.06552,
	"cts__clock__skew__setup__post_repair": 0.196917,
	"cts__clock__skew__hold__post_repair": 0.196917,
	"cts__timing__drv__max_slew_limit__post_repair": 0.135156,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.108215,
	"cts__timing__drv__max_cap__post_repair": 2,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0458931,
	"cts__power__switching__total__post_repair": 0.0172586,
	"cts__power__leakage__total__post_repair": 0.00937202,
	"cts__power__total__post_repair": 0.0725238,
	"cts__design__io__post_repair": 3029,
	"cts__design__die__area__post_repair": 560000,
	"cts__design__core__area__post_repair": 528365,
	"cts__design__instance__count__post_repair": 53391,
	"cts__design__instance__area__post_repair": 253052,
	"cts__design__instance__count__stdcell__post_repair": 53381,
	"cts__design__instance__area__stdcell__post_repair": 109106,
	"cts__design__instance__count__macros__post_repair": 10,
	"cts__design__instance__area__macros__post_repair": 143946,
	"cts__design__instance__utilization__post_repair": 0.478933,
	"cts__design__instance__utilization__stdcell__post_repair": 0.28382,
	"cts__design__instance__displacement__total": 1734.94,
	"cts__design__instance__displacement__mean": 0.032,
	"cts__design__instance__displacement__max": 48.028,
	"cts__route__wirelength__estimated": 2.14518e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 2.14518e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.05982,
	"cts__clock__skew__setup": 0.192395,
	"cts__clock__skew__hold": 0.192395,
	"cts__timing__drv__max_slew_limit": 0.135484,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.110118,
	"cts__timing__drv__max_cap": 2,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0458936,
	"cts__power__switching__total": 0.0173187,
	"cts__power__leakage__total": 0.00937202,
	"cts__power__total": 0.0725843,
	"cts__design__io": 3029,
	"cts__design__die__area": 560000,
	"cts__design__core__area": 528365,
	"cts__design__instance__count": 53391,
	"cts__design__instance__area": 253052,
	"cts__design__instance__count__stdcell": 53381,
	"cts__design__instance__area__stdcell": 109106,
	"cts__design__instance__count__macros": 10,
	"cts__design__instance__area__macros": 143946,
	"cts__design__instance__utilization": 0.478933,
	"cts__design__instance__utilization__stdcell": 0.28382
}