#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56545c2c0180 .scope module, "clk_divider" "clk_divider" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "reset_in"
    .port_info 2 /INPUT 1 "en_in"
    .port_info 3 /OUTPUT 1 "clk_out"
P_0x56545c2bd510 .param/l "RATIO" 0 2 2, +C4<00000000000000000011000011010011>;
P_0x56545c2bd550 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000001110>;
o0x7fca45d57018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56545c2c0420_0 .net "clk_in", 0 0, o0x7fca45d57018;  0 drivers
v0x56545c31ab80_0 .var "clk_out", 0 0;
v0x56545c31ac40_0 .var "counter", 13 0;
o0x7fca45d570a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56545c31ad30_0 .net "en_in", 0 0, o0x7fca45d570a8;  0 drivers
o0x7fca45d570d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56545c31adf0_0 .net "reset_in", 0 0, o0x7fca45d570d8;  0 drivers
E_0x56545c2f5960 .event posedge, v0x56545c31adf0_0, v0x56545c31ab80_0;
    .scope S_0x56545c2c0180;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56545c31ab80_0, 0, 1;
    %pushi/vec4 12499, 0, 14;
    %store/vec4 v0x56545c31ac40_0, 0, 14;
    %end;
    .thread T_0;
    .scope S_0x56545c2c0180;
T_1 ;
    %wait E_0x56545c2f5960;
    %load/vec4 v0x56545c31adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56545c31ab80_0, 0;
    %pushi/vec4 12499, 0, 14;
    %assign/vec4 v0x56545c31ac40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56545c31ad30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56545c31ab80_0;
    %assign/vec4 v0x56545c31ab80_0, 0;
    %pushi/vec4 12499, 0, 14;
    %assign/vec4 v0x56545c31ac40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x56545c31ac40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x56545c31ab80_0;
    %inv;
    %assign/vec4 v0x56545c31ab80_0, 0;
    %pushi/vec4 12499, 0, 14;
    %assign/vec4 v0x56545c31ac40_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x56545c31ac40_0;
    %subi 1, 0, 14;
    %assign/vec4 v0x56545c31ac40_0, 0;
    %load/vec4 v0x56545c31ab80_0;
    %assign/vec4 v0x56545c31ab80_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/fpgamy/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/clk_divider.v";
