library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity mux is
	generic(N: integer := 8);
	port(i: in std_logic_vector(N-1 downto 0);
		  sel: in unsigned(ceil(log2(N))-1 downto 0);
		  y: out std_logic);
end mux;

architecture comportamento of mux is

begin
	y <= i(sel);

end comportamento;