INFO: [VRFC 10-163] Analyzing VHDL file "/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/zbrajalo_sim/new/ALU_full_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_full_tb'
