<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p254" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_254{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_254{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_254{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_254{left:69px;bottom:1084px;}
#t5_254{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t6_254{left:69px;bottom:1061px;}
#t7_254{left:95px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t8_254{left:69px;bottom:1040px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t9_254{left:69px;bottom:1024px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#ta_254{left:69px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_254{left:69px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_254{left:69px;bottom:965px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_254{left:69px;bottom:541px;letter-spacing:-0.09px;}
#te_254{left:155px;bottom:541px;letter-spacing:-0.1px;}
#tf_254{left:69px;bottom:517px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tg_254{left:69px;bottom:500px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_254{left:69px;bottom:484px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_254{left:69px;bottom:459px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tj_254{left:69px;bottom:442px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tk_254{left:69px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_254{left:69px;bottom:401px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_254{left:69px;bottom:384px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#tn_254{left:69px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_254{left:69px;bottom:343px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_254{left:69px;bottom:326px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tq_254{left:69px;bottom:276px;letter-spacing:-0.09px;}
#tr_254{left:154px;bottom:276px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ts_254{left:69px;bottom:252px;letter-spacing:-0.2px;word-spacing:-1.03px;}
#tt_254{left:69px;bottom:235px;letter-spacing:-0.2px;word-spacing:-0.48px;}
#tu_254{left:69px;bottom:218px;letter-spacing:-0.19px;word-spacing:-0.54px;}
#tv_254{left:69px;bottom:168px;letter-spacing:-0.09px;}
#tw_254{left:154px;bottom:168px;letter-spacing:-0.11px;}
#tx_254{left:69px;bottom:144px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#ty_254{left:69px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_254{left:69px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_254{left:307px;bottom:589px;letter-spacing:0.12px;word-spacing:0.02px;}
#t11_254{left:399px;bottom:589px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t12_254{left:295px;bottom:923px;letter-spacing:0.04px;}
#t13_254{left:489px;bottom:923px;letter-spacing:0.04px;}
#t14_254{left:214px;bottom:783px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t15_254{left:214px;bottom:769px;letter-spacing:0.1px;}
#t16_254{left:214px;bottom:755px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t17_254{left:214px;bottom:740px;letter-spacing:0.1px;}
#t18_254{left:214px;bottom:726px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t19_254{left:214px;bottom:712px;letter-spacing:0.1px;}
#t1a_254{left:214px;bottom:698px;letter-spacing:0.1px;}
#t1b_254{left:214px;bottom:798px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1c_254{left:214px;bottom:841px;letter-spacing:0.09px;}
#t1d_254{left:214px;bottom:827px;letter-spacing:0.1px;}
#t1e_254{left:502px;bottom:922px;letter-spacing:0.04px;}
#t1f_254{left:528px;bottom:922px;letter-spacing:0.04px;}
#t1g_254{left:514px;bottom:922px;letter-spacing:0.13px;}
#t1h_254{left:541px;bottom:922px;letter-spacing:-0.13px;word-spacing:1.64px;}
#t1i_254{left:595px;bottom:922px;}
#t1j_254{left:608px;bottom:922px;}
#t1k_254{left:621px;bottom:922px;}
#t1l_254{left:634px;bottom:922px;}
#t1m_254{left:647px;bottom:922px;}
#t1n_254{left:660px;bottom:922px;}
#t1o_254{left:672px;bottom:922px;}
#t1p_254{left:685px;bottom:922px;}
#t1q_254{left:698px;bottom:922px;}
#t1r_254{left:214px;bottom:813px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1s_254{left:214px;bottom:683px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1t_254{left:214px;bottom:669px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1u_254{left:214px;bottom:655px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1v_254{left:214px;bottom:641px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1w_254{left:504px;bottom:904px;}
#t1x_254{left:504px;bottom:894px;}
#t1y_254{left:523px;bottom:898px;}
#t1z_254{left:523px;bottom:888px;}
#t20_254{left:543px;bottom:898px;}
#t21_254{left:543px;bottom:888px;}
#t22_254{left:672px;bottom:898px;}
#t23_254{left:672px;bottom:888px;}
#t24_254{left:659px;bottom:898px;}
#t25_254{left:659px;bottom:888px;}
#t26_254{left:647px;bottom:898px;}
#t27_254{left:647px;bottom:888px;}
#t28_254{left:633px;bottom:898px;}
#t29_254{left:633px;bottom:888px;}
#t2a_254{left:610px;bottom:898px;}
#t2b_254{left:608px;bottom:888px;}
#t2c_254{left:595px;bottom:898px;}
#t2d_254{left:594px;bottom:888px;}
#t2e_254{left:582px;bottom:898px;}
#t2f_254{left:582px;bottom:888px;}
#t2g_254{left:569px;bottom:898px;}
#t2h_254{left:569px;bottom:888px;}
#t2i_254{left:556px;bottom:898px;}
#t2j_254{left:555px;bottom:888px;}
#t2k_254{left:366px;bottom:890px;letter-spacing:0.08px;}
#t2l_254{left:684px;bottom:898px;}
#t2m_254{left:685px;bottom:887px;letter-spacing:5.87px;}
#t2n_254{left:699px;bottom:898px;}
#t2o_254{left:621px;bottom:902px;}
#t2p_254{left:621px;bottom:893px;}
#t2q_254{left:621px;bottom:882px;}
#t2r_254{left:212px;bottom:620px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t2s_254{left:504px;bottom:883px;}

.s1_254{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_254{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_254{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_254{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_254{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_254{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_254{font-size:9px;font-family:Arial_b5v;color:#000;}
.s8_254{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts254" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg254Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg254" style="-webkit-user-select: none;"><object width="935" height="1210" data="254/254.svg" type="image/svg+xml" id="pdf254" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_254" class="t s1_254">10-4 </span><span id="t2_254" class="t s1_254">Vol. 1 </span>
<span id="t3_254" class="t s2_254">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_254" class="t s3_254">• </span><span id="t5_254" class="t s4_254">Flush-to-zero flag that provides a means of controlling underflow conditions on SIMD floating-point operations. </span>
<span id="t6_254" class="t s3_254">• </span><span id="t7_254" class="t s4_254">Denormals-are-zeros flag that controls how SIMD floating-point instructions handle denormal source operands. </span>
<span id="t8_254" class="t s4_254">The contents of this register can be loaded from memory with the LDMXCSR and FXRSTOR instructions and stored </span>
<span id="t9_254" class="t s4_254">in memory with STMXCSR and FXSAVE. </span>
<span id="ta_254" class="t s4_254">Bits 16 through 31 of the MXCSR register are reserved and are cleared on a power-up or reset of the processor; </span>
<span id="tb_254" class="t s4_254">attempting to write a non-zero value to these bits, using either the FXRSTOR or LDMXCSR instructions, will result </span>
<span id="tc_254" class="t s4_254">in a general-protection exception (#GP) being generated. </span>
<span id="td_254" class="t s5_254">10.2.3.1 </span><span id="te_254" class="t s5_254">SIMD Floating-Point Mask and Flag Bits </span>
<span id="tf_254" class="t s4_254">Bits 0 through 5 of the MXCSR register indicate whether a SIMD floating-point exception has been detected. They </span>
<span id="tg_254" class="t s4_254">are “sticky” flags. That is, after a flag is set, it remains set until explicitly cleared. To clear these flags, use the </span>
<span id="th_254" class="t s4_254">LDMXCSR or the FXRSTOR instruction to write zeroes to them. </span>
<span id="ti_254" class="t s4_254">Bits 7 through 12 provide individual mask bits for the SIMD floating-point exceptions. An exception type is masked </span>
<span id="tj_254" class="t s4_254">if the corresponding mask bit is set, and it is unmasked if the bit is clear. These mask bits are set upon a power-up </span>
<span id="tk_254" class="t s4_254">or reset. This causes all SIMD floating-point exceptions to be initially masked. </span>
<span id="tl_254" class="t s4_254">If LDMXCSR or FXRSTOR clears a mask bit and sets the corresponding exception flag bit, a SIMD floating-point </span>
<span id="tm_254" class="t s4_254">exception will not be generated as a result of this change. The unmasked exception will be generated only upon the </span>
<span id="tn_254" class="t s4_254">execution of the next SSE/SSE2/SSE3 instruction that detects the unmasked exception condition. </span>
<span id="to_254" class="t s4_254">For more information about the use of the SIMD floating-point exception mask and flag bits, see Section 11.5, </span>
<span id="tp_254" class="t s4_254">“Intel® SSE, SSE2, and SSE3 Exceptions,” and Section 12.8, “Intel® SSE3, SSSE3, And Intel® SSE4 Exceptions.” </span>
<span id="tq_254" class="t s5_254">10.2.3.2 </span><span id="tr_254" class="t s5_254">SIMD Floating-Point Rounding Control Field </span>
<span id="ts_254" class="t s4_254">Bits 13 and 14 of the MXCSR register (the rounding control [RC] field) control how the results of SIMD floating-point </span>
<span id="tt_254" class="t s4_254">instructions are rounded. See Section 4.8.4, “Rounding,” for a description of the function and encoding of the </span>
<span id="tu_254" class="t s4_254">rounding control bits. </span>
<span id="tv_254" class="t s5_254">10.2.3.3 </span><span id="tw_254" class="t s5_254">Flush-To-Zero </span>
<span id="tx_254" class="t s4_254">Bit 15 (FTZ) of the MXCSR register enables the flush-to-zero mode, which controls the masked response to a SIMD </span>
<span id="ty_254" class="t s4_254">floating-point underflow condition. When the underflow exception is masked and the flush-to-zero mode is </span>
<span id="tz_254" class="t s4_254">enabled, the processor performs the following operations when it detects a floating-point underflow condition. </span>
<span id="t10_254" class="t s6_254">Figure 10-3. </span><span id="t11_254" class="t s6_254">MXCSR Control/Status Register </span>
<span id="t12_254" class="t s7_254">31 </span><span id="t13_254" class="t s7_254">16 </span>
<span id="t14_254" class="t s8_254">Overflow Mask </span>
<span id="t15_254" class="t s8_254">Divide-by-Zero Mask </span>
<span id="t16_254" class="t s8_254">Denormal Operation Mask </span>
<span id="t17_254" class="t s8_254">Invalid Operation Mask </span>
<span id="t18_254" class="t s8_254">Denormals Are Zeros* </span>
<span id="t19_254" class="t s8_254">Precision Flag </span>
<span id="t1a_254" class="t s8_254">Underflow Flag </span>
<span id="t1b_254" class="t s8_254">Underflow Mask </span>
<span id="t1c_254" class="t s8_254">Flush to Zero </span>
<span id="t1d_254" class="t s8_254">Rounding Control </span>
<span id="t1e_254" class="t s7_254">15 </span><span id="t1f_254" class="t s7_254">13 </span><span id="t1g_254" class="t s7_254">14 </span><span id="t1h_254" class="t s7_254">12 11 10 9 </span><span id="t1i_254" class="t s7_254">8 </span><span id="t1j_254" class="t s7_254">7 </span><span id="t1k_254" class="t s7_254">6 </span><span id="t1l_254" class="t s7_254">5 </span><span id="t1m_254" class="t s7_254">4 </span><span id="t1n_254" class="t s7_254">3 </span><span id="t1o_254" class="t s7_254">2 </span><span id="t1p_254" class="t s7_254">1 </span><span id="t1q_254" class="t s7_254">0 </span>
<span id="t1r_254" class="t s8_254">Precision Mask </span>
<span id="t1s_254" class="t s8_254">Overflow Flag </span>
<span id="t1t_254" class="t s8_254">Divide-by-Zero Flag </span>
<span id="t1u_254" class="t s8_254">Denormal Flag </span>
<span id="t1v_254" class="t s8_254">Invalid Operation Flag </span>
<span id="t1w_254" class="t s7_254">F </span>
<span id="t1x_254" class="t s7_254">T </span>
<span id="t1y_254" class="t s7_254">R </span>
<span id="t1z_254" class="t s7_254">C </span>
<span id="t20_254" class="t s7_254">P </span>
<span id="t21_254" class="t s7_254">M </span>
<span id="t22_254" class="t s7_254">Z </span>
<span id="t23_254" class="t s7_254">E </span>
<span id="t24_254" class="t s7_254">O </span>
<span id="t25_254" class="t s7_254">E </span>
<span id="t26_254" class="t s7_254">U </span>
<span id="t27_254" class="t s7_254">E </span>
<span id="t28_254" class="t s7_254">P </span>
<span id="t29_254" class="t s7_254">E </span>
<span id="t2a_254" class="t s7_254">I </span>
<span id="t2b_254" class="t s7_254">M </span>
<span id="t2c_254" class="t s7_254">D </span>
<span id="t2d_254" class="t s7_254">M </span>
<span id="t2e_254" class="t s7_254">Z </span>
<span id="t2f_254" class="t s7_254">M </span>
<span id="t2g_254" class="t s7_254">O </span>
<span id="t2h_254" class="t s7_254">M </span>
<span id="t2i_254" class="t s7_254">U </span>
<span id="t2j_254" class="t s7_254">M </span>
<span id="t2k_254" class="t s7_254">Reserved </span>
<span id="t2l_254" class="t s7_254">D </span>
<span id="t2m_254" class="t s7_254">EE </span>
<span id="t2n_254" class="t s7_254">I </span>
<span id="t2o_254" class="t s7_254">D </span>
<span id="t2p_254" class="t s7_254">A </span>
<span id="t2q_254" class="t s7_254">Z </span>
<span id="t2r_254" class="t s8_254">* The denormals-are-zeros flag was introduced in the Pentium 4 and Intel Xeon processor. </span>
<span id="t2s_254" class="t s7_254">Z </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
