###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Mon Mar 28 22:09:35 2022
#  Design:            top
#  Command:           time_design -post_route
###############################################################
Path 1: MET (3.231 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.707 (P)          0.000 (I)
          Arrival:=          4.957              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.525
            Slack:=          3.231
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.318    1.490  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3451/Q                              -      B->Q    F     NO2X1           1  0.427   0.078    1.568  
  top_INST/CPU_REGS_regs_lo_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q    F     OR2X1           1  0.113   0.157    1.725  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.725  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.096    4.957  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.006    4.957  
#-----------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.237 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.706 (P)          0.000 (I)
          Arrival:=          4.956              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.956
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.520
            Slack:=          3.237
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.317    1.489  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3452/Q                              -      B->Q    F     NO2X1           1  0.427   0.072    1.562  
  top_INST/CPU_REGS_regs_lo_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q    F     OR2X1           1  0.107   0.158    1.720  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.720  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.096    4.956  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.005    4.956  
#-----------------------------------------------------------------------------------------------------------------------
Path 3: MET (3.239 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.528
            Slack:=          3.239
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.318    1.490  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3473/Q                              -      B->Q    F     NO2I1X1         1  0.427   0.076    1.566  
  top_INST/CPU_REGS_regs_lo_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q    F     OR2X1           1  0.112   0.162    1.728  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D       F     DLLQX1          1  0.064   0.000    1.728  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.241 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.707 (P)          0.000 (I)
          Arrival:=          4.957              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.516
            Slack:=          3.241
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.317    1.490  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3460/Q                              -      B->Q    F     NO2X1           1  0.427   0.072    1.562  
  top_INST/CPU_REGS_regs_lo_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q    F     OR2X1           1  0.106   0.154    1.716  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.716  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.097    4.957  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.006    4.957  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (3.242 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.525
            Slack:=          3.242
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.316    1.489  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3464/Q                              -      B->Q    F     NO2X1           1  0.427   0.079    1.568  
  top_INST/CPU_REGS_regs_lo_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q    F     OR2X1           1  0.114   0.157    1.725  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.725  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (3.243 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.524
            Slack:=          3.243
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.317    1.490  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3459/Q                              -      B->Q    F     NO2I1X1         1  0.427   0.072    1.562  
  top_INST/CPU_REGS_regs_lo_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q    F     OR2X1           1  0.108   0.163    1.724  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D       F     DLLQX1          1  0.066   0.000    1.724  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (3.246 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.521
            Slack:=          3.246
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.378   0.317    1.490  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3471/Q                              -      B->Q    F     NO2I1X1         1  0.427   0.077    1.567  
  top_INST/CPU_REGS_regs_lo_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q    F     OR2X1           1  0.112   0.155    1.721  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.721  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (3.265 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.710 (P)          0.000 (I)
          Arrival:=          4.960              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.960
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.494
            Slack:=          3.265
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.289    1.438  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3458/Q                              -      B->Q    F     NO2I1X1         1  0.382   0.094    1.532  
  top_INST/CPU_REGS_regs_hi_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q    F     OR2X1           1  0.123   0.162    1.694  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.694  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.009    4.960  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (3.273 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.486
            Slack:=          3.273
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.288    1.437  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3449/Q                              -      B->Q    F     NO2X1           1  0.382   0.078    1.516  
  top_INST/CPU_REGS_regs_hi_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q    F     OR2X1           1  0.107   0.171    1.686  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D       F     DLLQX1          1  0.075   0.000    1.686  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (3.285 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.474
            Slack:=          3.285
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.290    1.438  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3456/Q                              -      B->Q    F     NO2X1           1  0.382   0.076    1.515  
  top_INST/CPU_REGS_regs_hi_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q    F     OR2X1           1  0.105   0.159    1.674  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.674  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (3.287 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.473
            Slack:=          3.287
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.290    1.438  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3470/Q                              -      B->Q    F     NO2I1X1         1  0.382   0.069    1.508  
  top_INST/CPU_REGS_regs_hi_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q    F     OR2X1           1  0.099   0.165    1.673  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D       F     DLLQX1          1  0.071   0.000    1.673  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (3.288 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.707 (P)          0.000 (I)
          Arrival:=          4.957              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.468
            Slack:=          3.288
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.378   0.167    1.340  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3455/Q                              -      AN->Q   F     NO2I1X1         1  0.242   0.172    1.511  
  top_INST/CPU_REGS_regs_lo_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q    F     OR2X1           1  0.087   0.157    1.668  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D       F     DLLQX1          1  0.065   0.000    1.668  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.097    4.957  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.006    4.957  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (3.290 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.707 (P)          0.000 (I)
          Arrival:=          4.957              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.467
            Slack:=          3.290
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.378   0.166    1.339  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3453/Q                              -      B->Q    F     AND2X1          1  0.242   0.174    1.513  
  top_INST/CPU_REGS_regs_lo_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q    F     OR2X1           1  0.050   0.153    1.667  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D       F     DLLQX1          1  0.070   0.000    1.667  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.097    4.957  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.006    4.957  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (3.291 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.468
            Slack:=          3.291
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.290    1.438  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3472/Q                              -      B->Q    F     NO2I1X1         1  0.382   0.072    1.511  
  top_INST/CPU_REGS_regs_hi_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q    F     OR2X1           1  0.102   0.158    1.668  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.668  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (3.293 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.474
            Slack:=          3.293
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.378   0.167    1.339  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3474/Q                              -      AN->Q   F     NO2I1X1         1  0.242   0.179    1.519  
  top_INST/CPU_REGS_regs_lo_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q    F     OR2X1           1  0.093   0.155    1.674  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.674  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (3.296 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.707 (P)          0.000 (I)
          Arrival:=          4.957              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.461
            Slack:=          3.296
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.288    1.437  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3465/Q                              -      B->Q    F     NO2X1           1  0.382   0.073    1.510  
  top_INST/CPU_REGS_regs_hi_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q    F     OR2X1           1  0.101   0.152    1.661  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.661  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.097    4.957  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.007    4.957  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (3.299 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.459
            Slack:=          3.299
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.347   0.289    1.438  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3448/Q                              -      B->Q    F     NO2X1           1  0.382   0.070    1.508  
  top_INST/CPU_REGS_regs_hi_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q    F     OR2X1           1  0.098   0.151    1.659  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.659  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.098    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.007    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (3.300 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.707 (P)          0.000 (I)
          Arrival:=          4.957              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.456
            Slack:=          3.300
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.378   0.167    1.340  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3463/Q                              -      B->Q    F     AND2X1          1  0.242   0.173    1.513  
  top_INST/CPU_REGS_regs_lo_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q    F     OR2X1           1  0.049   0.144    1.656  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.656  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.096    4.957  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.006    4.957  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (3.301 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.710 (P)          0.000 (I)
          Arrival:=          4.960              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.960
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.459
            Slack:=          3.301
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.347   0.169    1.318  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3457/Q                              -      AN->Q   F     NO2I1X1         1  0.252   0.187    1.505  
  top_INST/CPU_REGS_regs_hi_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q    F     OR2X1           1  0.098   0.154    1.659  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.659  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.009    4.960  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (3.304 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.455
            Slack:=          3.304
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.347   0.169    1.318  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3466/Q                              -      B->Q    F     AND2X1          1  0.252   0.177    1.495  
  top_INST/CPU_REGS_regs_hi_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q    F     OR2X1           1  0.050   0.160    1.655  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D       F     DLLQX1          1  0.077   0.000    1.655  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (3.305 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.462
            Slack:=          3.305
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.378   0.166    1.339  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3467/Q                              -      B->Q    F     AND2X1          1  0.242   0.174    1.513  
  top_INST/CPU_REGS_regs_lo_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q    F     OR2X1           1  0.050   0.149    1.662  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D       F     DLLQX1          1  0.065   0.000    1.662  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (3.314 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.717 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.454
            Slack:=          3.314
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.278    1.173  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.378   0.167    1.340  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3469/Q                              -      B->Q    F     AND2X1          1  0.242   0.172    1.511  
  top_INST/CPU_REGS_regs_lo_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q    F     OR2X1           1  0.047   0.142    1.654  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.654  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.122   0.107    4.967  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         19  0.138   0.004    4.967  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (3.316 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.708 (P)          0.000 (I)
          Arrival:=          4.958              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.958
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.442
            Slack:=          3.316
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.347   0.169    1.318  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3454/Q                              -      AN->Q   F     NO2I1X1         1  0.252   0.176    1.494  
  top_INST/CPU_REGS_regs_hi_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q    F     OR2X1           1  0.088   0.148    1.642  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.642  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.098    4.958  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.007    4.958  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (3.320 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.439
            Slack:=          3.320
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.347   0.169    1.318  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3450/Q                              -      B->Q    F     AND2X1          1  0.252   0.178    1.496  
  top_INST/CPU_REGS_regs_hi_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q    F     OR2X1           1  0.052   0.143    1.639  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.639  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.098    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (3.321 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.709 (P)          0.000 (I)
          Arrival:=          4.959              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.959
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.438
            Slack:=          3.321
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.347   0.169    1.318  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3462/Q                              -      B->Q    F     AND2X1          1  0.252   0.177    1.495  
  top_INST/CPU_REGS_regs_hi_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.143    1.638  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.638  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.099    4.959  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.008    4.959  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (3.323 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.708 (P)          0.000 (I)
          Arrival:=          4.958              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.958
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.434
            Slack:=          3.323
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.107   0.129    0.896  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.253    1.149  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.347   0.169    1.318  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3468/Q                              -      B->Q    F     AND2X1          1  0.252   0.176    1.494  
  top_INST/CPU_REGS_regs_hi_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.049   0.140    1.635  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.635  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.122   0.098    4.958  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         19  0.122   0.007    4.958  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (3.366 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.405
            Slack:=          3.366
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  WAIT                                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                       -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                         -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                      -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                       -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                      -      B->Q    R     NA2X1           3  0.173   0.276    1.171  
  top_INST/CPU_REGS_n_8259                       -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3447/Q                      -      B->Q    F     NO2X1           2  0.378   0.114    1.284  
  top_INST/CPU_REGS_n_138                        -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3419/Q                      -      C->Q    F     AO21X1          1  0.142   0.178    1.462  
  top_INST/CPU_REGS_n_131                        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q    F     OR2X1           1  0.058   0.143    1.605  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.605  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  CLK                                             -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                         -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                           -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                  -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                    -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                  -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                                    -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#---------------------------------------------------------------------------------------------------------------
Path 28: MET (3.492 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.280
            Slack:=          3.492
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q                    -      B->Q    F     AND2X1          2  0.173   0.185    1.080  
  top_INST/n_1003                      -      -       -     (net)           2      -       -        -  
  top_INST/g13202/Q                    -      A->Q    R     INX1            1  0.085   0.045    1.125  
  top_INST/n_78                        -      -       -     (net)           1      -       -        -  
  top_INST/g13183/Q                    -      C->Q    F     ON21X1          2  0.050   0.062    1.187  
  top_INST/n_1032                      -      -       -     (net)           2      -       -        -  
  top_INST/g13182/Q                    -      A->Q    F     OR2X1           1  0.082   0.147    1.335  
  top_INST/n_1030                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.056   0.145    1.480  
  top_INST/RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.480  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#-----------------------------------------------------------------------------------------------------
Path 29: MET (3.629 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.142
            Slack:=          3.629
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q                    -      B->Q    F     AND2X1          2  0.173   0.185    1.080  
  top_INST/n_1003                      -      -       -     (net)           2      -       -        -  
  top_INST/g13202/Q                    -      A->Q    R     INX1            1  0.085   0.045    1.125  
  top_INST/n_78                        -      -       -     (net)           1      -       -        -  
  top_INST/g13183/Q                    -      C->Q    F     ON21X1          2  0.050   0.062    1.187  
  top_INST/n_1032                      -      -       -     (net)           2      -       -        -  
  top_INST/RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.082   0.154    1.342  
  top_INST/RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.342  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#-----------------------------------------------------------------------------------------------------
Path 30: MET (3.746 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.025
            Slack:=          3.746
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3497/Q                     -      C->Q    F     AND3X1          1  0.173   0.184    1.079  
  top_INST/CPU_REGS_n_151                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q    F     OR2X1           1  0.055   0.146    1.225  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.225  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (3.778 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.993
            Slack:=          3.778
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g38012/Q                    -      B->Q    F     AND2X1          1  0.173   0.156    1.052  
  top_INST/CPU_REGS_n_126                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q    F     OR2X1           1  0.050   0.141    1.193  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.193  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (3.779 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.992
            Slack:=          3.779
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3519/Q                     -      B->Q    F     AND2X1          1  0.173   0.155    1.050  
  top_INST/CPU_REGS_n_125                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q    F     OR2X1           1  0.048   0.142    1.192  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.192  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#--------------------------------------------------------------------------------------------------------------
Path 33: MET (3.792 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.979
            Slack:=          3.792
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g36557/Q                    -      C->Q    F     OA21X1          1  0.173   0.139    1.034  
  top_INST/n_1031                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.072   0.145    1.179  
  top_INST/RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.179  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#-----------------------------------------------------------------------------------------------------
Path 34: MET (3.906 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.865
            Slack:=          3.906
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.173   0.170    1.065  
  top_INST/RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.065  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#-----------------------------------------------------------------------------------------------------
Path 35: MET (3.956 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.815
            Slack:=          3.956
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.567    0.767  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/g37929/Q                             -      B->Q    F     NO3I1X1         1  0.107   0.071    0.838  
  top_INST/n_1244                               -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q    F     OR2X1           1  0.139   0.177    1.015  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D       F     DLLQX1          1  0.070   0.000    1.015  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (3.991 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.780
            Slack:=          3.991
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.567    0.767  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3496/Q                     -      C->Q    F     NO3I1X1         1  0.107   0.065    0.832  
  top_INST/CPU_REGS_n_143                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q    F     OR2X1           1  0.082   0.148    0.980  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    0.980  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.130   0.496    4.746  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.315   0.114    4.860  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.122   0.111    4.971  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         19  0.139   0.008    4.971  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (7.506 ns) Setup Check with Pin top_INST/FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.868 (P)          0.000 (I)
          Arrival:=          9.368              0.000
 
            Setup:-          0.504
    Required Time:=          8.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.158
            Slack:=          7.506
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  WAIT                       -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y   -      PAD->Y  R     ICP            10  0.207   0.566    0.766  
  WAIT_I                     -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q  -      A->Q    F     INX1            9  0.107   0.129    0.895  
  top_INST/CPU_REGS_n_8319   -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q          -      B->Q    F     AND2X1          2  0.173   0.185    1.080  
  top_INST/n_1003            -      -       -     (net)           2      -       -        -  
  top_INST/g13994/Q          -      B->Q    R     NO2X1           1  0.085   0.088    1.168  
  top_INST/n_28              -      -       -     (net)           1      -       -        -  
  top_INST/g13974/Q          -      A->Q    F     NO2X1           1  0.112   0.045    1.213  
  top_INST/n_44              -      -       -     (net)           1      -       -        -  
  top_INST/g13955/Q          -      D->Q    R     AN31X1          1  0.065   0.145    1.358  
  top_INST/n_58              -      -       -     (net)           1      -       -        -  
  top_INST/FNMI_reg/SE       -      SE      R     SDFRQX1         1  0.222   0.000    1.358  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.200   0.638    9.138  
  CLK_I                            -      -       -     (net)          39      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/Q  -      A->Q    R     AND2X4          1  0.310   0.128    9.267  
  top_INST/rc_gclk                 -      -       -     (net)           1      -       -        -  
  top_INST/rc_gclk__L1_I0/Q        -      A->Q    R     BUX8           18  0.070   0.101    9.368  
  top_INST/rc_gclk__L1_N0          -      -       -     (net)          18      -       -        -  
  top_INST/FNMI_reg/C              -      C       R     SDFRQX1        18  0.086   0.003    9.368  
#------------------------------------------------------------------------------------------------
Path 38: MET (7.750 ns) Setup Check with Pin top_INST/CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.847 (P)          0.000 (I)
          Arrival:=          9.347              0.000
 
            Setup:-          0.499
    Required Time:=          8.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.898
            Slack:=          7.750
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  WAIT                           -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y       -      PAD->Y  F     ICP            10  0.135   0.408    0.608  
  WAIT_I                         -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q      -      A->Q    R     INX1            9  0.108   0.141    0.749  
  top_INST/CPU_REGS_n_8319       -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q      -      B->Q    F     NA2X1           3  0.205   0.186    0.935  
  top_INST/CPU_REGS_n_8259       -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3447/Q      -      B->Q    R     NO2X1           2  0.260   0.162    1.098  
  top_INST/CPU_REGS_n_138        -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/SE  -      SE      R     SDFRQX1         2  0.198   0.000    1.098  
#----------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                           -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y       -      PAD->Y  R     ICP            39  0.200   0.652    9.152  
  CLK_I                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                -      A->Q    F     INX2            1  0.312   0.088    9.241  
  CLK_I__L1_N0                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                -      A->Q    R     INX6           19  0.112   0.106    9.347  
  CLK_I__L2_N0                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/C  -      C       R     SDFRQX1        19  0.139   0.007    9.347  
#---------------------------------------------------------------------------------------------
Path 39: MET (7.812 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[12][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[12][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.818 (P)          0.000 (I)
          Arrival:=          9.318              0.000
 
            Setup:-          0.140
    Required Time:=          9.178
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.166
            Slack:=          7.812
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[7]                                        -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                     -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                      -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                    -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                    -      C->Q    R     AO21X1         14  0.156   0.460    1.366  
  top_INST/CPU_REGS_n_4694                     -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][7]/D  -      D       R     DFRQX1         14  0.671   0.007    1.366  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.178    9.318  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][7]/C        -      C       R     DFRQX1          8  0.153   0.002    9.318  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (7.812 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[4][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[4][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.818 (P)          0.000 (I)
          Arrival:=          9.318              0.000
 
            Setup:-          0.140
    Required Time:=          9.178
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.166
            Slack:=          7.812
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[7]                                       -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                    -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                     -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                   -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                   -      C->Q    R     AO21X1         14  0.156   0.460    1.366  
  top_INST/CPU_REGS_n_4694                    -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][7]/D  -      D       R     DFRQX1         14  0.671   0.006    1.366  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.179    9.318  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][7]/C         -      C       R     DFRQX1          8  0.152   0.002    9.318  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (7.814 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[5][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[5][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.820 (P)          0.000 (I)
          Arrival:=          9.320              0.000
 
            Setup:-          0.140
    Required Time:=          9.180
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.166
            Slack:=          7.814
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[7]                                       -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                    -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                     -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                   -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                   -      C->Q    R     AO21X1         14  0.156   0.460    1.366  
  top_INST/CPU_REGS_n_4694                    -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][7]/D  -      D       R     DFRQX1         14  0.671   0.007    1.366  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.638    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.182    9.320  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][7]/C         -      C       R     DFRQX1          8  0.160   0.002    9.320  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (7.814 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[10][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[10][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.817 (P)          0.000 (I)
          Arrival:=          9.317              0.000
 
            Setup:-          0.140
    Required Time:=          9.177
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.163
            Slack:=          7.814
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[7]                                        -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                     -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                      -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                    -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                    -      C->Q    R     AO21X1         14  0.156   0.457    1.363  
  top_INST/CPU_REGS_n_4694                     -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][7]/D  -      D       R     DFRQX1         14  0.671   0.003    1.363  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.177    9.317  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][7]/C        -      C       R     DFRQX1          8  0.151   0.002    9.317  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (7.815 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[4][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[4][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.830 (P)          0.000 (I)
          Arrival:=          9.330              0.000
 
            Setup:-          0.142
    Required Time:=          9.188
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.173
            Slack:=          7.815
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[2]                                       -      DI[2]   R     (arrival)       1  0.207   0.000    0.200  
  DI[2]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_2/Y                    -      PAD->Y  R     ICP             3  0.207   0.556    0.756  
  DI_I[2]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1783/Q                   -      B->Q    R     AND2X1          2  0.085   0.139    0.895  
  top_INST/CPU_REGS_n_4802                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1754/Q                   -      C->Q    R     AO21X1         13  0.128   0.478    1.373  
  top_INST/CPU_REGS_n_4766                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[4][2]/D  -      D       R     DFRQX1         13  0.745   0.008    1.373  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q    R     AND2X4          8  0.312   0.175    9.330  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2139             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[4][2]/C         -      C       R     DFRQX1          8  0.146   0.001    9.330  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (7.816 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[2][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[2][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.822 (P)          0.000 (I)
          Arrival:=          9.322              0.000
 
            Setup:-          0.140
    Required Time:=          9.182
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.166
            Slack:=          7.816
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[7]                                       -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                    -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                     -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                   -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                   -      C->Q    R     AO21X1         14  0.156   0.460    1.366  
  top_INST/CPU_REGS_n_4694                    -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][7]/D  -      D       R     DFRQX1         14  0.671   0.007    1.366  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.182    9.322  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][7]/C         -      C       R     DFRQX1          8  0.160   0.003    9.322  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (7.816 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[11][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[11][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.819 (P)          0.000 (I)
          Arrival:=          9.319              0.000
 
            Setup:-          0.140
    Required Time:=          9.179
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.163
            Slack:=          7.816
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[7]                                        -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                     -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                      -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                    -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                    -      C->Q    R     AO21X1         14  0.156   0.457    1.363  
  top_INST/CPU_REGS_n_4694                     -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][7]/D  -      D       R     DFRQX1         14  0.671   0.003    1.363  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.179    9.319  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][7]/C        -      C       R     DFRQX1          8  0.155   0.002    9.319  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (7.816 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[5][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[5][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.832 (P)          0.000 (I)
          Arrival:=          9.332              0.000
 
            Setup:-          0.142
    Required Time:=          9.190
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.173
            Slack:=          7.816
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[2]                                       -      DI[2]   R     (arrival)       1  0.207   0.000    0.200  
  DI[2]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_2/Y                    -      PAD->Y  R     ICP             3  0.207   0.556    0.756  
  DI_I[2]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1783/Q                   -      B->Q    R     AND2X1          2  0.085   0.139    0.895  
  top_INST/CPU_REGS_n_4802                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1754/Q                   -      C->Q    R     AO21X1         13  0.128   0.478    1.373  
  top_INST/CPU_REGS_n_4766                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[5][2]/D  -      D       R     DFRQX1         13  0.745   0.009    1.373  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q    R     AND2X4          8  0.312   0.176    9.332  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2141             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[5][2]/C         -      C       R     DFRQX1          8  0.151   0.002    9.332  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (7.816 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[0][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[0][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.822 (P)          0.000 (I)
          Arrival:=          9.323              0.000
 
            Setup:-          0.140
    Required Time:=          9.182
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.166
            Slack:=          7.816
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[7]                                       -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                    -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                     -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                   -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                   -      C->Q    R     AO21X1         14  0.156   0.460    1.366  
  top_INST/CPU_REGS_n_4694                    -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[0][7]/D  -      D       R     DFRQX1         14  0.671   0.007    1.366  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.183    9.323  
  top_INST/CPU_REGS_regs_hi_rc_gclk                  -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[0][7]/C         -      C       R     DFRQX1          8  0.164   0.002    9.323  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (7.817 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[6][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[6][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.823 (P)          0.000 (I)
          Arrival:=          9.323              0.000
 
            Setup:-          0.140
    Required Time:=          9.183
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.166
            Slack:=          7.817
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[7]                                       -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                    -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                     -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                   -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                   -      C->Q    R     AO21X1         14  0.156   0.460    1.366  
  top_INST/CPU_REGS_n_4694                    -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[6][7]/D  -      D       R     DFRQX1         14  0.671   0.007    1.366  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.184    9.323  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[6][7]/C         -      C       R     DFRQX1          8  0.162   0.003    9.323  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (7.818 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[13][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[13][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.820 (P)          0.000 (I)
          Arrival:=          9.320              0.000
 
            Setup:-          0.140
    Required Time:=          9.180
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.163
            Slack:=          7.818
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[7]                                        -      DI[7]   R     (arrival)       1  0.207   0.000    0.200  
  DI[7]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_7/Y                     -      PAD->Y  R     ICP             4  0.207   0.541    0.741  
  DI_I[7]                                      -      -       -     (net)           4      -       -        -  
  top_INST/CPU_REGS_g1779/Q                    -      B->Q    R     AND2X1          2  0.072   0.165    0.906  
  top_INST/CPU_REGS_n_4798                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1745/Q                    -      C->Q    R     AO21X1         14  0.156   0.456    1.363  
  top_INST/CPU_REGS_n_4694                     -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[13][7]/D  -      D       R     DFRQX1         14  0.671   0.003    1.363  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.181    9.320  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2137             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[13][7]/C        -      C       R     DFRQX1          8  0.157   0.002    9.320  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (7.818 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[12][0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[0]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[12][0]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.818 (P)          0.000 (I)
          Arrival:=          9.318              0.000
 
            Setup:-          0.141
    Required Time:=          9.177
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.159
            Slack:=          7.818
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[0]                                        -      DI[0]   R     (arrival)       1  0.207   0.000    0.200  
  DI[0]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_0/Y                     -      PAD->Y  R     ICP             3  0.207   0.584    0.784  
  DI_I[0]                                      -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1782/Q                    -      B->Q    R     AND2X1          2  0.113   0.124    0.908  
  top_INST/CPU_REGS_n_4801                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1752/Q                    -      C->Q    R     AO21X1         14  0.103   0.451    1.359  
  top_INST/CPU_REGS_n_4752                     -      -       -     (net)          14      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][0]/D  -      D       R     DFRQX1         14  0.701   0.008    1.359  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/Q  -      A->Q    R     AND2X4          8  0.310   0.178    9.318  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][0]/C        -      C       R     DFRQX1          8  0.153   0.002    9.318  
#------------------------------------------------------------------------------------------------------------------

