<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003671A1-20030102-D00000.TIF SYSTEM "US20030003671A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003671A1-20030102-D00001.TIF SYSTEM "US20030003671A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003671A1-20030102-D00002.TIF SYSTEM "US20030003671A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003671A1-20030102-D00003.TIF SYSTEM "US20030003671A1-20030102-D00003.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003671</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10142404</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020509</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-0038738</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/336</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>303000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>299000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Method for manufacturing synchronous DRAM device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Yang-Soo</given-name>
<family-name>Sung</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Hynix Semiconductor, Inc.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>MARSHALL, GERSTEIN &amp; BORUN</name-1>
<name-2></name-2>
<address>
<address-1>6300 SEARS TOWER</address-1>
<address-2>233 SOUTH WACKER</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-6357</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The present invention provides a method of synchronous dynamic random access memory (SDRAM), including the steps of: preparing a semiconductor substrate on which a gate insulating layer, a stacked gate having a polysilicon layer and a metal layer obtaining tungsten, and an insulating layer are formed; forming a first oxide layer on the semiconductor substrate and sidewalls of the polysilicon layer, whereby a resulting structure is formed; forming a first nitride layer on the resulting structure; forming first nitride spacers on sidewalls of the metal layer, on the first oxide layer and on the gate insulating layer by applying a blanket etching process to the first nitride layer; injecting dopants into the semiconductor substrate exposed at both sides of the first nitride layer spacers; forming source/drain regions by activating the dopants through a thermal treatment in an O<highlight><subscript>2 </subscript></highlight>atmosphere and simultaneously forming a second oxide layer on the surface of the substrate; and forming second nitride layer spacers on sidewalls of the first nitride layer and on the second oxide layer. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a method for manufacturing a semiconductor device. More particularly, the invention relates to a synchronous dynamic random access memory (SDRAM) capable of decreasing a leakage current generated from a cell transistor, without an additional process. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Brief Description of Related Technology </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view illustrating a conventional method for manufacturing synchronous dynamic random access memory (SDRAM). </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in a semiconductor substrate <highlight><bold>10</bold></highlight>, an active region is defined by a field oxide layer <highlight><bold>12</bold></highlight> and a well is formed. A gate insulating layer <highlight><bold>14</bold></highlight> is formed on the semiconductor substrate <highlight><bold>10</bold></highlight> and a polysilicon layer <highlight><bold>16</bold></highlight> and a metal layer <highlight><bold>18</bold></highlight> containing tungsten are successively formed on the gate insulating layer <highlight><bold>14</bold></highlight>, as gate materials. The metal layer <highlight><bold>18</bold></highlight> is a stacked layer (W/W&times;N) of a tungsten layer and a tungsten nitride layer. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> After the formation of the metal layer <highlight><bold>18</bold></highlight>, an insulating layer <highlight><bold>20</bold></highlight> for a hard mask is formed on the metal layer <highlight><bold>18</bold></highlight>, and a gate G is formed by etching the metal layer <highlight><bold>18</bold></highlight>, the polysilicon layer <highlight><bold>16</bold></highlight> and the gate insulating layer <highlight><bold>14</bold></highlight> using the insulating layer <highlight><bold>20</bold></highlight> as a mask. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Subsequently, using a selective oxidation, an oxide layer <highlight><bold>22</bold></highlight> is formed on a surface of the semiconductor substrate <highlight><bold>10</bold></highlight> and on sidewalls of the polysilicon layer at a thickness of 20 &angst;, and a first nitride layer is deposited on a resulting structure at a thickness of 50 &angst;. Thereafter, first nitride layer spacers <highlight><bold>24</bold></highlight> are formed on sidewalls of the metal layer, the oxide layer <highlight><bold>22</bold></highlight> and the insulating layer <highlight><bold>20</bold></highlight> by blanket etching the first nitride layer, thereby to expose a portion of the surface of a semiconductor substrate <highlight><bold>10</bold></highlight>. The first nitride layer spacers <highlight><bold>24</bold></highlight> prevent blowup of the metal layer <highlight><bold>18</bold></highlight> generated by an oxidation in a post thermal treatment. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Next, dopants are injected into the semiconductor substrate <highlight><bold>10</bold></highlight> exposed at both sides of the first nitride layer spacer <highlight><bold>24</bold></highlight> and a source/drain regions <highlight><bold>26</bold></highlight> are formed by carrying out the rapid thermal process (RTP) to activate the injected dopants at a temperature of about 1000&deg; C. for about 10 seconds in a N<highlight><subscript>2 </subscript></highlight>atmosphere. Then, a second nitride spacer <highlight><bold>28</bold></highlight> is formed on a resulting substrate at a thickness of about 150 &angst;. The second nitride layer spacer <highlight><bold>28</bold></highlight> functions as an etching stopper when forming a contact hole for a cell contact. Deep source drains <highlight><bold>30</bold></highlight>, which are deeper than the source drain regions <highlight><bold>26</bold></highlight>, are formed by injecting dopants into the semiconductor substrate <highlight><bold>10</bold></highlight> exposed at both sides of the second nitride layer spacer <highlight><bold>28</bold></highlight>. Cell contacts <highlight><bold>32</bold></highlight> with deep source/drain regions <highlight><bold>26</bold></highlight> are formed by carrying out a polysilicon plug formation process. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> However, as shown in a circle &ldquo;A&rdquo; of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in the above-mentioned conventional SDRAM, the semiconductor substrate <highlight><bold>10</bold></highlight> undergoes a stress because of the second nitride layer spacer <highlight><bold>28</bold></highlight>, which is directly in contact with the semiconductor substrate <highlight><bold>10</bold></highlight> and the stress results in defects, etc. Accordingly, a leakage current and a gate induced drain leakage current (GIDL), etc., are increased in a cell transistor, thereby to deteriorate refresh characteristic of the SDRAMs. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> It would be desirable to provide a method of manufacturing synchronous dynamic random access memory (SDRAM) capable of decreasing a leakage current generated in a cell transistor, which is caused by a nitride layer stress. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Accordingly, disclosed herein is a method for manufacturing a synchronous dynamic random access memory (SDRAM), comprising the steps of: (a) preparing a semiconductor substrate on which a gate insulating layer, a stacked gate having a polysilicon layer and a metal layer containing tungsten, and an insulating layer are formed; (b) forming a first oxide layer on the semiconductor substrate and sidewalls of the polysilicon layer, whereby a resulting structure is formed; (c) forming a first nitride layer on the resulting structure; (d) forming first nitride spacers on sidewalls of the metal layer, on the first oxide layer and on the gate insulating layer by applying a blanket etching process to the first nitride layer; (e) injecting dopants into the semiconductor substrate exposed at both sides of the first nitride layer spacers; (f) forming source/drain regions by activating the dopants through a thermal treatment in an O<highlight><subscript>2 </subscript></highlight>atmosphere and simultaneously forming a second oxide layer on a surface of the substrate; and (g) forming second nitride layer spacers on sidewalls of the first nitride layer and on the second oxide layer. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The second oxide layer is formed to act as a buffer layer to the second nitride layer spacer, and it is preferably formed at a thickness of about 50 &angst;. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Also, thermal treatment is carried out at a temperature of about 1000&deg; C. for about 10 seconds.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWING FIGURES </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Other features of the invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, in which: </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view illustrating a conventional method for manufacturing a synchronous dynamic random access memory (SDRAM); and </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> are cross-sectional views showing a method for manufacturing a synchronous dynamic random access memory (SDRAM) in accordance with an embodiment of the present invention. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Hereinafter, a method for manufacturing synchronous dynamic random access memory (DRAM) device according to the present invention will be described in detail referring to the accompanying drawing. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> are cross-sectional views showing a method for manufacturing a synchronous dynamic random access memory (SDRAM) in accordance with an embodiment of the present invention. In <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> only a transistor part of a cell region will be illustrated. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> First, referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A, in a semiconductor substrate <highlight><bold>40</bold></highlight>, an active region is defined by a field oxide layer <highlight><bold>42</bold></highlight> and a well is formed. A gate insulating layer <highlight><bold>44</bold></highlight> is formed on the semiconductor substrate <highlight><bold>40</bold></highlight> and a polysilicon layer <highlight><bold>46</bold></highlight> and a metal layer <highlight><bold>48</bold></highlight> containing tungsten are successively formed on the gate insulating layer <highlight><bold>44</bold></highlight>, as gate materials. The metal layer <highlight><bold>48</bold></highlight> is a tungsten layer or a stacked layer (W/W&times;N) of a tungsten layer and a tungsten nitride layer. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> After the formation of the metal layer <highlight><bold>48</bold></highlight>, an insulating layer <highlight><bold>50</bold></highlight> for a hard mask is formed on the metal layer <highlight><bold>48</bold></highlight>, and a gate G is formed by etching the metal layer <highlight><bold>48</bold></highlight>, the polysilicon layer <highlight><bold>46</bold></highlight> and the gate insulating layer <highlight><bold>44</bold></highlight> using the insulating layer <highlight><bold>50</bold></highlight> as a hard mask. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Subsequently, a first oxide layer <highlight><bold>52</bold></highlight> is formed on a surface of the semiconductor substrate <highlight><bold>40</bold></highlight> and on sidewalls of the polysilicon layer <highlight><bold>46</bold></highlight> at a thickness of about 20 &angst;, and a first nitride layer is deposited on a resulting structure at a thickness of about 50 &angst;. Then, first nitride layer spacers <highlight><bold>54</bold></highlight> are formed on sidewalls of metal layer <highlight><bold>48</bold></highlight>, on the first oxide layer <highlight><bold>52</bold></highlight> and on the insulating layer <highlight><bold>50</bold></highlight> by blanket etching the first nitride layer, thereby to expose a portion of the surface of a semiconductor substrate <highlight><bold>40</bold></highlight>. The first nitride layer spacer <highlight><bold>54</bold></highlight> prevents blowup of the metal layer <highlight><bold>48</bold></highlight> generated by an oxidation in a post thermal treatment process. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Next, referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, dopants are injected into the semiconductor substrate <highlight><bold>40</bold></highlight> exposed at both sides of the first nitride spacer <highlight><bold>54</bold></highlight> and the rapid thermal process (RTP) is carried out to activate the injected dopants. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> At this time, source/drain regions <highlight><bold>56</bold></highlight> are formed by carrying out the RTP at a temperature of about 1000&deg; C. for about 10 seconds in an O<highlight><subscript>2 </subscript></highlight>atmosphere and, simultaneously, a second oxide layer <highlight><bold>58</bold></highlight> is formed on the surface of an exposed semiconductor substrate <highlight><bold>40</bold></highlight> at a thickness of about 50 &angst;. The second oxide layer <highlight><bold>58</bold></highlight> acts as a buffer layer to a second nitride spacer <highlight><bold>60</bold></highlight>, which is formed later. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, after the formation of the second oxide layer <highlight><bold>58</bold></highlight>, the second nitride spacer <highlight><bold>60</bold></highlight> is formed at a thickness of about 150 &angst; on the sidewalls of the first nitride layer <highlight><bold>54</bold></highlight> and the second oxide layer <highlight><bold>58</bold></highlight> forming a contact hole for a cell contact. The second nitride layer spacer <highlight><bold>60</bold></highlight> this acts as an etching stopper. Finally, source/drain regions <highlight><bold>62</bold></highlight>, which are deeper than the source/drain regions <highlight><bold>56</bold></highlight>, are formed by injecting dopants into the semiconductor substrate <highlight><bold>40</bold></highlight>. Then, a cell contact <highlight><bold>64</bold></highlight> with the source/drain <highlight><bold>56</bold></highlight> is formed by carrying out a polysilicon plug formation process with a well-known method. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> According to the above-mentioned present invention, a thermal treatment for forming a source/drain is carried out in an O<highlight><subscript>2 </subscript></highlight>atmosphere, instead of in a N<highlight><subscript>2 </subscript></highlight>atmosphere. Accordingly, the second oxide layer <highlight><bold>58</bold></highlight> is formed on a surface of a substrate before forming a second nitride layer spacer, without an additional processing step. Therefore, the direct contact between the substrate and the nitride layer is prevented, and any stress imparted to a substrate is reduced because the second oxide layer works as a buffer layer to the nitride layer. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> With the above-mentioned process, a contact leakage current and a leakage current, such as a gate induced drain leakage current (GIDL), is effectively decreased, so that a refresh characteristic of a SDRAM is improved. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed herein and in the accompanying claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for manufacturing a synchronous dynamic random access memory (SDRAM), comprising the steps of: 
<claim-text>a) preparing a semiconductor substrate on which a gate insulating layer, a stacked gate having a polysilicon layer and a metal layer containing tungsten, and an insulating layer are formed; </claim-text>
<claim-text>b) forming a first oxide layer on the semiconductor substrate and sidewalls of the polysilicon layer, whereby a resulting structure is formed; </claim-text>
<claim-text>c) forming a first nitride layer on the resulting structure; </claim-text>
<claim-text>d) forming first nitride spacers on sidewalls of the metal layer, on the first oxide layer and on the gate insulating layer by applying a blanket etching process to the first nitride layer; </claim-text>
<claim-text>e) injecting dopants into the semiconductor substrate exposed at both sides of the first nitride layer spacers; </claim-text>
<claim-text>f) forming source/drain regions by activating the dopants through a thermal treatment in an O<highlight><subscript>2 </subscript></highlight>atmosphere and simultaneously forming a second oxide layer on a surface of the substrate; and </claim-text>
<claim-text>g) forming second nitride layer spacers on sidewalls of the first nitride layer and on the second oxide layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second oxide layer is a buffer layer to decrease stress caused by the second nitride layer spacers. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second oxide layer has a thickness of about 50 &angst;. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the thermal treatment is carried out at a temperature of about 1000&deg; C. for about 10 seconds. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the metal layer is formed with a tungsten layer or a stacked layer (W/W&times;N) having a tungsten nitride layer.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2B</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003671A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003671A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003671A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003671A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
