vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/nco_test.qip
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/nco_test.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/sid_2c_1p.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_nco_fxx.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_gar.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_nco_apr_dxx.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_dxx_g.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_nco_as_m_cen.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_altqmcpipe.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_nco_mob_rw.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_nco_isdr.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/segment_arr_tdl.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_nco_pxx.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/segment_sel.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_dxx.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_xnqg.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0_sin.hex
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0_cos.hex
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/nco_test_nco_ii_0.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_altq.ocp
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_altqmcash.ocp
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/module/synthesis/submodules/asj_altqmcpipe.ocp
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/NCO.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/tlv5618a_interface.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/tlv5618a_device.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/PLL.qip
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/module/PLL.v
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/testbench/NCO_tb.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/pll_altpll.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/add_sub_88h.tdf
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/add_sub_v4i.tdf
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/add_sub_a8h.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/altsyncram_g9a1.tdf
source_file = 1, nco_test_nco_ii_0_sin.hex
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/altsyncram_b9a1.tdf
source_file = 1, nco_test_nco_ii_0_cos.hex
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class09_NCO/db/cntr_asi.tdf
design_name = NCO
instance = comp, \dac_sclk~output , dac_sclk~output, NCO, 1
instance = comp, \dac_din~output , dac_din~output, NCO, 1
instance = comp, \dac_csn~output , dac_csn~output, NCO, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, NCO, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, NCO, 1
instance = comp, \rst~input , rst~input, NCO, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, NCO, 1
instance = comp, \clk~input , clk~input, NCO, 1
instance = comp, \PLL1|altpll_component|auto_generated|pll1 , PLL1|altpll_component|auto_generated|pll1, NCO, 1
instance = comp, \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[0]~10 , tlv5618a_device1|tlv5618a_interface1|cnt[0]~10, NCO, 1
instance = comp, \~GND , ~GND, NCO, 1
instance = comp, \PLL1|altpll_component|auto_generated|pll_lock_sync~feeder , PLL1|altpll_component|auto_generated|pll_lock_sync~feeder, NCO, 1
instance = comp, \PLL1|altpll_component|auto_generated|pll_lock_sync , PLL1|altpll_component|auto_generated|pll_lock_sync, NCO, 1
instance = comp, \PLL1|altpll_component|auto_generated|locked , PLL1|altpll_component|auto_generated|locked, NCO, 1
instance = comp, \PLL1|altpll_component|auto_generated|locked~clkctrl , PLL1|altpll_component|auto_generated|locked~clkctrl, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|busy~feeder , tlv5618a_device1|tlv5618a_interface1|busy~feeder, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|busy , tlv5618a_device1|tlv5618a_interface1|busy, NCO, 1
instance = comp, \tlv5618a_device1|flag~0 , tlv5618a_device1|flag~0, NCO, 1
instance = comp, \tlv5618a_device1|flag , tlv5618a_device1|flag, NCO, 1
instance = comp, \tlv5618a_device1|start~0 , tlv5618a_device1|start~0, NCO, 1
instance = comp, \tlv5618a_device1|start , tlv5618a_device1|start, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Equal0~0 , tlv5618a_device1|tlv5618a_interface1|Equal0~0, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|flag~0 , tlv5618a_device1|tlv5618a_interface1|flag~0, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|flag , tlv5618a_device1|tlv5618a_interface1|flag, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Equal0~2 , tlv5618a_device1|tlv5618a_interface1|Equal0~2, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt~26 , tlv5618a_device1|tlv5618a_interface1|cnt~26, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[0] , tlv5618a_device1|tlv5618a_interface1|cnt[0], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[1]~12 , tlv5618a_device1|tlv5618a_interface1|cnt[1]~12, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[1] , tlv5618a_device1|tlv5618a_interface1|cnt[1], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[2]~14 , tlv5618a_device1|tlv5618a_interface1|cnt[2]~14, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[2] , tlv5618a_device1|tlv5618a_interface1|cnt[2], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[3]~16 , tlv5618a_device1|tlv5618a_interface1|cnt[3]~16, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[3] , tlv5618a_device1|tlv5618a_interface1|cnt[3], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[4]~18 , tlv5618a_device1|tlv5618a_interface1|cnt[4]~18, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[4] , tlv5618a_device1|tlv5618a_interface1|cnt[4], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[5]~20 , tlv5618a_device1|tlv5618a_interface1|cnt[5]~20, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[5] , tlv5618a_device1|tlv5618a_interface1|cnt[5], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[6]~22 , tlv5618a_device1|tlv5618a_interface1|cnt[6]~22, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[6] , tlv5618a_device1|tlv5618a_interface1|cnt[6], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[7]~24 , tlv5618a_device1|tlv5618a_interface1|cnt[7]~24, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|cnt[7] , tlv5618a_device1|tlv5618a_interface1|cnt[7], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Equal0~1 , tlv5618a_device1|tlv5618a_interface1|Equal0~1, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_sclk~0 , tlv5618a_device1|tlv5618a_interface1|dac_sclk~0, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_sclk , tlv5618a_device1|tlv5618a_interface1|dac_sclk, NCO, 1
instance = comp, \tlv5618a_device1|ab~0 , tlv5618a_device1|ab~0, NCO, 1
instance = comp, \tlv5618a_device1|ab , tlv5618a_device1|ab, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3 , nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0] , nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2 , nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0] , nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1 , nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0] , nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0 , nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0] , nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder , nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11] , nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0 , nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|phi_int_arr_reg[11] , nco_test1|nco_ii_0|ux000|phi_int_arr_reg[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~3 , nco_test1|nco_ii_0|ux001|lsfr_reg~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[13] , nco_test1|nco_ii_0|ux001|lsfr_reg[13], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~2 , nco_test1|nco_ii_0|ux001|lsfr_reg~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[14] , nco_test1|nco_ii_0|ux001|lsfr_reg[14], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~1 , nco_test1|nco_ii_0|ux001|lsfr_reg~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[15] , nco_test1|nco_ii_0|ux001|lsfr_reg[15], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~16 , nco_test1|nco_ii_0|ux001|lsfr_reg~16, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder , nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[0] , nco_test1|nco_ii_0|ux001|lsfr_reg[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~15 , nco_test1|nco_ii_0|ux001|lsfr_reg~15, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[1] , nco_test1|nco_ii_0|ux001|lsfr_reg[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~14 , nco_test1|nco_ii_0|ux001|lsfr_reg~14, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[2] , nco_test1|nco_ii_0|ux001|lsfr_reg[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~13 , nco_test1|nco_ii_0|ux001|lsfr_reg~13, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[3] , nco_test1|nco_ii_0|ux001|lsfr_reg[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~12 , nco_test1|nco_ii_0|ux001|lsfr_reg~12, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[4] , nco_test1|nco_ii_0|ux001|lsfr_reg[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~11 , nco_test1|nco_ii_0|ux001|lsfr_reg~11, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[5] , nco_test1|nco_ii_0|ux001|lsfr_reg[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~10 , nco_test1|nco_ii_0|ux001|lsfr_reg~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[6] , nco_test1|nco_ii_0|ux001|lsfr_reg[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~9 , nco_test1|nco_ii_0|ux001|lsfr_reg~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[7] , nco_test1|nco_ii_0|ux001|lsfr_reg[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~8 , nco_test1|nco_ii_0|ux001|lsfr_reg~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[8] , nco_test1|nco_ii_0|ux001|lsfr_reg[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~7 , nco_test1|nco_ii_0|ux001|lsfr_reg~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[9] , nco_test1|nco_ii_0|ux001|lsfr_reg[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~6 , nco_test1|nco_ii_0|ux001|lsfr_reg~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[10] , nco_test1|nco_ii_0|ux001|lsfr_reg[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~5 , nco_test1|nco_ii_0|ux001|lsfr_reg~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[11] , nco_test1|nco_ii_0|ux001|lsfr_reg[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~4 , nco_test1|nco_ii_0|ux001|lsfr_reg~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg[12] , nco_test1|nco_ii_0|ux001|lsfr_reg[12], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|Add0~0 , nco_test1|nco_ii_0|ux001|Add0~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|dxxrv[3] , nco_test1|nco_ii_0|ux001|dxxrv[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|Add0~1 , nco_test1|nco_ii_0|ux001|Add0~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|dxxrv[2] , nco_test1|nco_ii_0|ux001|dxxrv[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|Add0~2 , nco_test1|nco_ii_0|ux001|Add0~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|dxxrv[1] , nco_test1|nco_ii_0|ux001|dxxrv[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|lsfr_reg~0 , nco_test1|nco_ii_0|ux001|lsfr_reg~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux001|dxxrv[0] , nco_test1|nco_ii_0|ux001|dxxrv[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[19], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~15 , nco_test1|nco_ii_0|ux002|dxxpdo~15, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[19] , nco_test1|nco_ii_0|ux002|dxxpdo[19], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[18], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~1 , nco_test1|nco_ii_0|ux002|dxxpdo~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[18] , nco_test1|nco_ii_0|ux002|dxxpdo[18], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[17], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~2 , nco_test1|nco_ii_0|ux002|dxxpdo~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[17] , nco_test1|nco_ii_0|ux002|dxxpdo[17], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[16], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~3 , nco_test1|nco_ii_0|ux002|dxxpdo~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[16] , nco_test1|nco_ii_0|ux002|dxxpdo[16], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[15], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~4 , nco_test1|nco_ii_0|ux002|dxxpdo~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[15] , nco_test1|nco_ii_0|ux002|dxxpdo[15], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[14], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~5 , nco_test1|nco_ii_0|ux002|dxxpdo~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[14] , nco_test1|nco_ii_0|ux002|dxxpdo[14], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[13], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~6 , nco_test1|nco_ii_0|ux002|dxxpdo~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[13] , nco_test1|nco_ii_0|ux002|dxxpdo[13], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[12], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~7 , nco_test1|nco_ii_0|ux002|dxxpdo~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[12] , nco_test1|nco_ii_0|ux002|dxxpdo[12], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~8 , nco_test1|nco_ii_0|ux002|dxxpdo~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[11] , nco_test1|nco_ii_0|ux002|dxxpdo[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~9 , nco_test1|nco_ii_0|ux002|dxxpdo~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[10] , nco_test1|nco_ii_0|ux002|dxxpdo[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~10 , nco_test1|nco_ii_0|ux002|dxxpdo~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[9] , nco_test1|nco_ii_0|ux002|dxxpdo[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~11 , nco_test1|nco_ii_0|ux002|dxxpdo~11, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[8] , nco_test1|nco_ii_0|ux002|dxxpdo[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~12 , nco_test1|nco_ii_0|ux002|dxxpdo~12, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[7] , nco_test1|nco_ii_0|ux002|dxxpdo[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~13 , nco_test1|nco_ii_0|ux002|dxxpdo~13, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[6] , nco_test1|nco_ii_0|ux002|dxxpdo[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~0 , nco_test1|nco_ii_0|ux002|dxxpdo~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[5] , nco_test1|nco_ii_0|ux002|dxxpdo[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~10 , nco_test1|nco_ii_0|tdl|segment_arr~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[0][1] , nco_test1|nco_ii_0|tdl|segment_arr[0][1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~7 , nco_test1|nco_ii_0|tdl|segment_arr~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[1][1] , nco_test1|nco_ii_0|tdl|segment_arr[1][1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~4 , nco_test1|nco_ii_0|tdl|segment_arr~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[2][1] , nco_test1|nco_ii_0|tdl|segment_arr[2][1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~1 , nco_test1|nco_ii_0|tdl|segment_arr~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[3][1] , nco_test1|nco_ii_0|tdl|segment_arr[3][1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|seg_rot~1 , nco_test1|nco_ii_0|tdl|seg_rot~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|seg_rot[1] , nco_test1|nco_ii_0|tdl|seg_rot[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~11 , nco_test1|nco_ii_0|tdl|segment_arr~11, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[0][0] , nco_test1|nco_ii_0|tdl|segment_arr[0][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~8 , nco_test1|nco_ii_0|tdl|segment_arr~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[1][0] , nco_test1|nco_ii_0|tdl|segment_arr[1][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~5 , nco_test1|nco_ii_0|tdl|segment_arr~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[2][0] , nco_test1|nco_ii_0|tdl|segment_arr[2][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~2 , nco_test1|nco_ii_0|tdl|segment_arr~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[3][0] , nco_test1|nco_ii_0|tdl|segment_arr[3][0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|seg_rot~2 , nco_test1|nco_ii_0|tdl|seg_rot~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|seg_rot[0] , nco_test1|nco_ii_0|tdl|seg_rot[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[10]~0 , nco_test1|nco_ii_0|rot|sin_o[10]~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~0 , nco_test1|nco_ii_0|ux007|rom_add~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[0] , nco_test1|nco_ii_0|ux007|rom_add[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~1 , nco_test1|nco_ii_0|ux007|rom_add~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[1] , nco_test1|nco_ii_0|ux007|rom_add[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~2 , nco_test1|nco_ii_0|ux007|rom_add~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[2] , nco_test1|nco_ii_0|ux007|rom_add[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~3 , nco_test1|nco_ii_0|ux007|rom_add~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[3] , nco_test1|nco_ii_0|ux007|rom_add[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~4 , nco_test1|nco_ii_0|ux007|rom_add~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[4] , nco_test1|nco_ii_0|ux007|rom_add[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~5 , nco_test1|nco_ii_0|ux007|rom_add~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[5] , nco_test1|nco_ii_0|ux007|rom_add[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~6 , nco_test1|nco_ii_0|ux007|rom_add~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[6] , nco_test1|nco_ii_0|ux007|rom_add[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~7 , nco_test1|nco_ii_0|ux007|rom_add~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[7] , nco_test1|nco_ii_0|ux007|rom_add[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~8 , nco_test1|nco_ii_0|ux007|rom_add~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[8] , nco_test1|nco_ii_0|ux007|rom_add[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~9 , nco_test1|nco_ii_0|ux007|rom_add~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[9] , nco_test1|nco_ii_0|ux007|rom_add[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~10 , nco_test1|nco_ii_0|ux007|rom_add~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[10] , nco_test1|nco_ii_0|ux007|rom_add[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~11 , nco_test1|nco_ii_0|ux007|rom_add~11, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[11] , nco_test1|nco_ii_0|ux007|rom_add[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add~12 , nco_test1|nco_ii_0|ux007|rom_add~12, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux007|rom_add[12] , nco_test1|nco_ii_0|ux007|rom_add[12], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~1 , nco_test1|nco_ii_0|sid2c|cos_reg~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[9] , nco_test1|nco_ii_0|sid2c|cos_reg[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~1 , nco_test1|nco_ii_0|sid2c|cos_rom_d~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[9] , nco_test1|nco_ii_0|sid2c|cos_rom_d[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~2 , nco_test1|nco_ii_0|sid2c|cos_reg~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[8] , nco_test1|nco_ii_0|sid2c|cos_reg[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~3 , nco_test1|nco_ii_0|sid2c|cos_reg~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[7] , nco_test1|nco_ii_0|sid2c|cos_reg[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~4 , nco_test1|nco_ii_0|sid2c|cos_reg~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[6] , nco_test1|nco_ii_0|sid2c|cos_reg[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~5 , nco_test1|nco_ii_0|sid2c|cos_reg~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[5] , nco_test1|nco_ii_0|sid2c|cos_reg[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~6 , nco_test1|nco_ii_0|sid2c|cos_reg~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[4] , nco_test1|nco_ii_0|sid2c|cos_reg[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~7 , nco_test1|nco_ii_0|sid2c|cos_reg~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[3] , nco_test1|nco_ii_0|sid2c|cos_reg[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~8 , nco_test1|nco_ii_0|sid2c|cos_reg~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[2] , nco_test1|nco_ii_0|sid2c|cos_reg[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~9 , nco_test1|nco_ii_0|sid2c|cos_reg~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[1] , nco_test1|nco_ii_0|sid2c|cos_reg[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~10 , nco_test1|nco_ii_0|sid2c|cos_reg~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[0] , nco_test1|nco_ii_0|sid2c|cos_reg[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82 , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] , nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56 , nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20] , nco_test1|nco_ii_0|ux002|phi_dither_out_w[20], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo~14 , nco_test1|nco_ii_0|ux002|dxxpdo~14, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux002|dxxpdo[20] , nco_test1|nco_ii_0|ux002|dxxpdo[20], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46 , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15] , nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~9 , nco_test1|nco_ii_0|tdl|segment_arr~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[0][2] , nco_test1|nco_ii_0|tdl|segment_arr[0][2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~6 , nco_test1|nco_ii_0|tdl|segment_arr~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[1][2] , nco_test1|nco_ii_0|tdl|segment_arr[1][2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~3 , nco_test1|nco_ii_0|tdl|segment_arr~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[2][2] , nco_test1|nco_ii_0|tdl|segment_arr[2][2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr~0 , nco_test1|nco_ii_0|tdl|segment_arr~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|segment_arr[3][2] , nco_test1|nco_ii_0|tdl|segment_arr[3][2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|seg_rot~0 , nco_test1|nco_ii_0|tdl|seg_rot~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|tdl|seg_rot[2] , nco_test1|nco_ii_0|tdl|seg_rot[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~1 , nco_test1|nco_ii_0|sid2c|sin_reg~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[9] , nco_test1|nco_ii_0|sid2c|sin_reg[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~2 , nco_test1|nco_ii_0|sid2c|sin_reg~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[8] , nco_test1|nco_ii_0|sid2c|sin_reg[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~3 , nco_test1|nco_ii_0|sid2c|sin_reg~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[7] , nco_test1|nco_ii_0|sid2c|sin_reg[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~4 , nco_test1|nco_ii_0|sid2c|sin_reg~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[6] , nco_test1|nco_ii_0|sid2c|sin_reg[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~5 , nco_test1|nco_ii_0|sid2c|sin_reg~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[5] , nco_test1|nco_ii_0|sid2c|sin_reg[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~6 , nco_test1|nco_ii_0|sid2c|sin_reg~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[4] , nco_test1|nco_ii_0|sid2c|sin_reg[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~7 , nco_test1|nco_ii_0|sid2c|sin_reg~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[3] , nco_test1|nco_ii_0|sid2c|sin_reg[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~8 , nco_test1|nco_ii_0|sid2c|sin_reg~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[2] , nco_test1|nco_ii_0|sid2c|sin_reg[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~9 , nco_test1|nco_ii_0|sid2c|sin_reg~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[1] , nco_test1|nco_ii_0|sid2c|sin_reg[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~10 , nco_test1|nco_ii_0|sid2c|sin_reg~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[0] , nco_test1|nco_ii_0|sid2c|sin_reg[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~1 , nco_test1|nco_ii_0|sid2c|sin_rom_d~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[9] , nco_test1|nco_ii_0|sid2c|sin_rom_d[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~3 , nco_test1|nco_ii_0|rot|sin_o~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~4 , nco_test1|nco_ii_0|rot|sin_o~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[9] , nco_test1|nco_ii_0|rot|sin_o[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~1 , nco_test1|nco_ii_0|ux122|data_out~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[9] , nco_test1|nco_ii_0|ux122|data_out[9], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~1 , tlv5618a_device1|BUFFER~1, NCO, 1
instance = comp, \tlv5618a_device1|R1~1 , tlv5618a_device1|R1~1, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[9] , tlv5618a_device1|BUFFER[9], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[15]~0 , tlv5618a_device1|tlv5618a_interface1|DATA[15]~0, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[9] , tlv5618a_device1|tlv5618a_interface1|DATA[9], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~2 , nco_test1|nco_ii_0|sid2c|sin_rom_d~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[8] , nco_test1|nco_ii_0|sid2c|sin_rom_d[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~2 , nco_test1|nco_ii_0|sid2c|cos_rom_d~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[8] , nco_test1|nco_ii_0|sid2c|cos_rom_d[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~5 , nco_test1|nco_ii_0|rot|sin_o~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~6 , nco_test1|nco_ii_0|rot|sin_o~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[8] , nco_test1|nco_ii_0|rot|sin_o[8], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~2 , nco_test1|nco_ii_0|ux122|data_out~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[8] , nco_test1|nco_ii_0|ux122|data_out[8], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~2 , tlv5618a_device1|BUFFER~2, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[8] , tlv5618a_device1|BUFFER[8], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[8] , tlv5618a_device1|tlv5618a_interface1|DATA[8], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~0 , tlv5618a_device1|tlv5618a_interface1|Mux0~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 , nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg~0 , nco_test1|nco_ii_0|sid2c|cos_reg~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_reg[10] , nco_test1|nco_ii_0|sid2c|cos_reg[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~0 , nco_test1|nco_ii_0|sid2c|cos_rom_d~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[10] , nco_test1|nco_ii_0|sid2c|cos_rom_d[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 , nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg~0 , nco_test1|nco_ii_0|sid2c|sin_reg~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_reg[10] , nco_test1|nco_ii_0|sid2c|sin_reg[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~0 , nco_test1|nco_ii_0|sid2c|sin_rom_d~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[10] , nco_test1|nco_ii_0|sid2c|sin_rom_d[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~1 , nco_test1|nco_ii_0|rot|sin_o~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~2 , nco_test1|nco_ii_0|rot|sin_o~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[10] , nco_test1|nco_ii_0|rot|sin_o[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~0 , nco_test1|nco_ii_0|ux122|data_out~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[10] , nco_test1|nco_ii_0|ux122|data_out[10], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~0 , tlv5618a_device1|BUFFER~0, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[10] , tlv5618a_device1|BUFFER[10], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder , tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[10] , tlv5618a_device1|tlv5618a_interface1|DATA[10], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34 , nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34 , nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|Mux0~0 , nco_test1|nco_ii_0|rot|Mux0~0, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[11] , nco_test1|nco_ii_0|rot|sin_o[11], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~3 , nco_test1|nco_ii_0|ux122|data_out~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[11] , nco_test1|nco_ii_0|ux122|data_out[11], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~3 , tlv5618a_device1|BUFFER~3, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[11] , tlv5618a_device1|BUFFER[11], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[11] , tlv5618a_device1|tlv5618a_interface1|DATA[11], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~1 , tlv5618a_device1|tlv5618a_interface1|Mux0~1, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~4 , nco_test1|nco_ii_0|sid2c|cos_rom_d~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[6] , nco_test1|nco_ii_0|sid2c|cos_rom_d[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~4 , nco_test1|nco_ii_0|sid2c|sin_rom_d~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[6] , nco_test1|nco_ii_0|sid2c|sin_rom_d[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~9 , nco_test1|nco_ii_0|rot|sin_o~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~10 , nco_test1|nco_ii_0|rot|sin_o~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[6] , nco_test1|nco_ii_0|rot|sin_o[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~5 , nco_test1|nco_ii_0|ux122|data_out~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[6] , nco_test1|nco_ii_0|ux122|data_out[6], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~5 , tlv5618a_device1|BUFFER~5, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[6] , tlv5618a_device1|BUFFER[6], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder , tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[6] , tlv5618a_device1|tlv5618a_interface1|DATA[6], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~5 , nco_test1|nco_ii_0|sid2c|cos_rom_d~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[4] , nco_test1|nco_ii_0|sid2c|cos_rom_d[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~5 , nco_test1|nco_ii_0|sid2c|sin_rom_d~5, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[4] , nco_test1|nco_ii_0|sid2c|sin_rom_d[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~11 , nco_test1|nco_ii_0|rot|sin_o~11, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~12 , nco_test1|nco_ii_0|rot|sin_o~12, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[4] , nco_test1|nco_ii_0|rot|sin_o[4], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~6 , nco_test1|nco_ii_0|ux122|data_out~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[4] , nco_test1|nco_ii_0|ux122|data_out[4], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~6 , tlv5618a_device1|BUFFER~6, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[4] , tlv5618a_device1|BUFFER[4], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[4] , tlv5618a_device1|tlv5618a_interface1|DATA[4], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~2 , tlv5618a_device1|tlv5618a_interface1|Mux0~2, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~6 , nco_test1|nco_ii_0|sid2c|cos_rom_d~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[7] , nco_test1|nco_ii_0|sid2c|cos_rom_d[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~6 , nco_test1|nco_ii_0|sid2c|sin_rom_d~6, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[7] , nco_test1|nco_ii_0|sid2c|sin_rom_d[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~13 , nco_test1|nco_ii_0|rot|sin_o~13, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~14 , nco_test1|nco_ii_0|rot|sin_o~14, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[7] , nco_test1|nco_ii_0|rot|sin_o[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~7 , nco_test1|nco_ii_0|ux122|data_out~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[7] , nco_test1|nco_ii_0|ux122|data_out[7], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~7 , tlv5618a_device1|BUFFER~7, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[7] , tlv5618a_device1|BUFFER[7], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[7] , tlv5618a_device1|tlv5618a_interface1|DATA[7], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~3 , nco_test1|nco_ii_0|sid2c|sin_rom_d~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[5] , nco_test1|nco_ii_0|sid2c|sin_rom_d[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~7 , nco_test1|nco_ii_0|rot|sin_o~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~3 , nco_test1|nco_ii_0|sid2c|cos_rom_d~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[5] , nco_test1|nco_ii_0|sid2c|cos_rom_d[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~8 , nco_test1|nco_ii_0|rot|sin_o~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[5] , nco_test1|nco_ii_0|rot|sin_o[5], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~4 , nco_test1|nco_ii_0|ux122|data_out~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[5] , nco_test1|nco_ii_0|ux122|data_out[5], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~4 , tlv5618a_device1|BUFFER~4, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[5] , tlv5618a_device1|BUFFER[5], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[5] , tlv5618a_device1|tlv5618a_interface1|DATA[5], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~3 , tlv5618a_device1|tlv5618a_interface1|Mux0~3, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~7 , nco_test1|nco_ii_0|sid2c|cos_rom_d~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[2] , nco_test1|nco_ii_0|sid2c|cos_rom_d[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~7 , nco_test1|nco_ii_0|sid2c|sin_rom_d~7, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[2] , nco_test1|nco_ii_0|sid2c|sin_rom_d[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~15 , nco_test1|nco_ii_0|rot|sin_o~15, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~16 , nco_test1|nco_ii_0|rot|sin_o~16, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[2] , nco_test1|nco_ii_0|rot|sin_o[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~8 , nco_test1|nco_ii_0|ux122|data_out~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[2] , nco_test1|nco_ii_0|ux122|data_out[2], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~8 , tlv5618a_device1|BUFFER~8, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[2] , tlv5618a_device1|BUFFER[2], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder , tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[2] , tlv5618a_device1|tlv5618a_interface1|DATA[2], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~8 , nco_test1|nco_ii_0|sid2c|sin_rom_d~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[1] , nco_test1|nco_ii_0|sid2c|sin_rom_d[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~17 , nco_test1|nco_ii_0|rot|sin_o~17, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~8 , nco_test1|nco_ii_0|sid2c|cos_rom_d~8, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[1] , nco_test1|nco_ii_0|sid2c|cos_rom_d[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~18 , nco_test1|nco_ii_0|rot|sin_o~18, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[1] , nco_test1|nco_ii_0|rot|sin_o[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~9 , nco_test1|nco_ii_0|ux122|data_out~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[1] , nco_test1|nco_ii_0|ux122|data_out[1], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~9 , tlv5618a_device1|BUFFER~9, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[1] , tlv5618a_device1|BUFFER[1], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[1] , tlv5618a_device1|tlv5618a_interface1|DATA[1], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~9 , nco_test1|nco_ii_0|sid2c|sin_rom_d~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[0] , nco_test1|nco_ii_0|sid2c|sin_rom_d[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~9 , nco_test1|nco_ii_0|sid2c|cos_rom_d~9, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[0] , nco_test1|nco_ii_0|sid2c|cos_rom_d[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~19 , nco_test1|nco_ii_0|rot|sin_o~19, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~20 , nco_test1|nco_ii_0|rot|sin_o~20, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[0] , nco_test1|nco_ii_0|rot|sin_o[0], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~10 , nco_test1|nco_ii_0|ux122|data_out~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[0] , nco_test1|nco_ii_0|ux122|data_out[0], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~10 , tlv5618a_device1|BUFFER~10, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[0] , tlv5618a_device1|BUFFER[0], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[0] , tlv5618a_device1|tlv5618a_interface1|DATA[0], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~4 , tlv5618a_device1|tlv5618a_interface1|Mux0~4, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3] , nco_test1|nco_ii_0|sid2c|sin_rom_2c[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d~10 , nco_test1|nco_ii_0|sid2c|sin_rom_d~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|sin_rom_d[3] , nco_test1|nco_ii_0|sid2c|sin_rom_d[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~21 , nco_test1|nco_ii_0|rot|sin_o~21, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d~10 , nco_test1|nco_ii_0|sid2c|cos_rom_d~10, NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_d[3] , nco_test1|nco_ii_0|sid2c|cos_rom_d[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3] , nco_test1|nco_ii_0|sid2c|cos_rom_2c[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o~22 , nco_test1|nco_ii_0|rot|sin_o~22, NCO, 1
instance = comp, \nco_test1|nco_ii_0|rot|sin_o[3] , nco_test1|nco_ii_0|rot|sin_o[3], NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out~11 , nco_test1|nco_ii_0|ux122|data_out~11, NCO, 1
instance = comp, \nco_test1|nco_ii_0|ux122|data_out[3] , nco_test1|nco_ii_0|ux122|data_out[3], NCO, 1
instance = comp, \tlv5618a_device1|BUFFER~11 , tlv5618a_device1|BUFFER~11, NCO, 1
instance = comp, \tlv5618a_device1|BUFFER[3] , tlv5618a_device1|BUFFER[3], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[3] , tlv5618a_device1|tlv5618a_interface1|DATA[3], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~5 , tlv5618a_device1|tlv5618a_interface1|Mux0~5, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~6 , tlv5618a_device1|tlv5618a_interface1|Mux0~6, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder , tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[14] , tlv5618a_device1|tlv5618a_interface1|DATA[14], NCO, 1
instance = comp, \tlv5618a_device1|R0~0 , tlv5618a_device1|R0~0, NCO, 1
instance = comp, \tlv5618a_device1|R0 , tlv5618a_device1|R0, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[12]~1 , tlv5618a_device1|tlv5618a_interface1|DATA[12]~1, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[12] , tlv5618a_device1|tlv5618a_interface1|DATA[12], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~7 , tlv5618a_device1|tlv5618a_interface1|Mux0~7, NCO, 1
instance = comp, \tlv5618a_device1|R1~0 , tlv5618a_device1|R1~0, NCO, 1
instance = comp, \tlv5618a_device1|R1 , tlv5618a_device1|R1, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|DATA[15] , tlv5618a_device1|tlv5618a_interface1|DATA[15], NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~8 , tlv5618a_device1|tlv5618a_interface1|Mux0~8, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|Mux0~9 , tlv5618a_device1|tlv5618a_interface1|Mux0~9, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_din~feeder , tlv5618a_device1|tlv5618a_interface1|dac_din~feeder, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_din~2 , tlv5618a_device1|tlv5618a_interface1|dac_din~2, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_din , tlv5618a_device1|tlv5618a_interface1|dac_din, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_csn~0 , tlv5618a_device1|tlv5618a_interface1|dac_csn~0, NCO, 1
instance = comp, \tlv5618a_device1|tlv5618a_interface1|dac_csn , tlv5618a_device1|tlv5618a_interface1|dac_csn, NCO, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, NCO, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, NCO, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, NCO, 1
