#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Tue Apr  9 19:09:58 2024
# Process ID: 16180
# Current directory: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.runs/synth_1
# Command line: vivado.exe -log axi_adrv9001.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_adrv9001.tcl
# Log file: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.runs/synth_1/axi_adrv9001.vds
# Journal file: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.runs/synth_1\vivado.jou
# Running On: ASUS_ROG, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 17028 MB
#-----------------------------------------------------------
source axi_adrv9001.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 462.906 ; gain = 186.707
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zedboard_adrv9002_project/adi_hdl_2022_r2/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/zedboard_adrv9002_project/adi_hdl_2022_r2/library' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.cache/ip 
Command: synth_design -top axi_adrv9001 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.633 ; gain = 438.629
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'adc_clk_div_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:205]
INFO: [Synth 8-11241] undeclared symbol 'rx_data16_1_paked_valid', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx_link.v:300]
INFO: [Synth 8-11241] undeclared symbol 'rx_data32_0_packed_osof', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx_link.v:313]
INFO: [Synth 8-11241] undeclared symbol 'dac_clk_div_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx.v:192]
INFO: [Synth 8-11241] undeclared symbol 'rx1_symb_op_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:254]
INFO: [Synth 8-11241] undeclared symbol 'rx1_symb_8_16b_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:254]
INFO: [Synth 8-11241] undeclared symbol 'rx1_sdr_ddr_n_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:254]
INFO: [Synth 8-11241] undeclared symbol 'rx1_single_lane_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:254]
INFO: [Synth 8-11241] undeclared symbol 'rx1_rst_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:254]
INFO: [Synth 8-11241] undeclared symbol 'tx1_symb_op_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:263]
INFO: [Synth 8-11241] undeclared symbol 'tx1_symb_8_16b_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:263]
INFO: [Synth 8-11241] undeclared symbol 'tx1_sdr_ddr_n_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:263]
INFO: [Synth 8-11241] undeclared symbol 'tx1_single_lane_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:263]
INFO: [Synth 8-11241] undeclared symbol 'tx1_rst_s', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:263]
INFO: [Synth 8-11241] undeclared symbol 'tdd_rx1_valid', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:396]
INFO: [Synth 8-11241] undeclared symbol 'tdd_rx2_valid', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:461]
INFO: [Synth 8-11241] undeclared symbol 'tdd_tx1_valid', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:534]
INFO: [Synth 8-11241] undeclared symbol 'dac_ext_sync_arm', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:538]
INFO: [Synth 8-11241] undeclared symbol 'tdd_tx2_valid', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:603]
INFO: [Synth 8-11241] undeclared symbol 'tdd_sync_cntr1', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:679]
INFO: [Synth 8-11241] undeclared symbol 'tdd_sync_cntr2', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:706]
INFO: [Synth 8-11241] undeclared symbol 'valid_seq_sel', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:252]
INFO: [Synth 8-11241] undeclared symbol 'tdd_rx1_rf_en', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:535]
INFO: [Synth 8-11241] undeclared symbol 'tdd_tx1_rf_en', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:536]
INFO: [Synth 8-11241] undeclared symbol 'tdd_if1_mode', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:537]
INFO: [Synth 8-11241] undeclared symbol 'tdd_rx2_rf_en', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:538]
INFO: [Synth 8-11241] undeclared symbol 'tdd_tx2_rf_en', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:539]
INFO: [Synth 8-11241] undeclared symbol 'tdd_if2_mode', assumed default net type 'wire' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:540]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_if' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_if.v:38]
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter RX_USE_BUFG bound to: 0 - type: integer 
	Parameter TX_USE_BUFG bound to: 0 - type: integer 
	Parameter DISABLE_RX2_SSI bound to: 0 - type: integer 
	Parameter DISABLE_TX2_SSI bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter USE_RX_CLK_FOR_TX bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adrv9001_rx' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:38]
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: 168'b011001000110010101110110010111110110100101100110010111110110010001100101011011000110000101111001010111110110011101110010011011110111010101110000010111110111001001111000 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1961]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1961]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1990]
	Parameter BUFGCE_DIVIDE bound to: 4 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1990]
INFO: [Synth 8-6157] synthesizing module 'ad_serdes_in' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter DDR_OR_SDR_N bound to: 1 - type: integer 
	Parameter SERDES_FACTOR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: 168'b011001000110010101110110010111110110100101100110010111110110010001100101011011000110000101111001010111110110011101110010011011110111010101110000010111110111001001111000 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'ad_serdes_in' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:38]
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_rx' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:38]
WARNING: [Synth 8-7071] port 'adc_clk_ratio' of module 'adrv9001_rx' is unconnected for instance 'i_rx_2_phy' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_if.v:283]
WARNING: [Synth 8-7023] instance 'i_rx_2_phy' of module 'adrv9001_rx' has 29 connections declared, but only 28 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_if.v:283]
INFO: [Synth 8-6157] synthesizing module 'adrv9001_rx_link' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx_link.v:38]
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adrv9001_aligner8' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_aligner8.v:38]
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_aligner8' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_aligner8.v:38]
WARNING: [Synth 8-7071] port 'ovalid' of module 'adrv9001_aligner8' is unconnected for instance 'i_rx_strobe_aligner' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx_link.v:271]
WARNING: [Synth 8-7023] instance 'i_rx_strobe_aligner' of module 'adrv9001_aligner8' has 7 connections declared, but only 6 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx_link.v:271]
INFO: [Synth 8-6157] synthesizing module 'adrv9001_pack' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_pack.v:52]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_pack' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_pack.v:52]
INFO: [Synth 8-6157] synthesizing module 'adrv9001_pack__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_pack.v:52]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_pack__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_pack.v:52]
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_rx_link' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx_link.v:38]
INFO: [Synth 8-6157] synthesizing module 'adrv9001_tx' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx.v:38]
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter USE_RX_CLK_FOR_TX bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_serdes_out' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_out.v:39]
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter DDR_OR_SDR_N bound to: 1 - type: integer 
	Parameter SERDES_FACTOR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93462]
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93462]
INFO: [Synth 8-6155] done synthesizing module 'ad_serdes_out' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_out.v:39]
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_tx' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx.v:38]
WARNING: [Synth 8-7071] port 'dac_clk_ratio' of module 'adrv9001_tx' is unconnected for instance 'i_tx_2_phy' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_if.v:418]
WARNING: [Synth 8-7023] instance 'i_tx_2_phy' of module 'adrv9001_tx' has 27 connections declared, but only 26 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_if.v:418]
INFO: [Synth 8-6157] synthesizing module 'adrv9001_tx_link' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:38]
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter CLK_DIV_IS_FAST_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_tx_link' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:38]
INFO: [Synth 8-6157] synthesizing module 'adrv9001_rx__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:38]
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: 168'b011001000110010101110110010111110110100101100110010111110110010001100101011011000110000101111001010111110110011101110010011011110111010101110000010111110111001001111000 
INFO: [Synth 8-6157] synthesizing module 'ad_serdes_in__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter DDR_OR_SDR_N bound to: 1 - type: integer 
	Parameter SERDES_FACTOR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: 168'b011001000110010101110110010111110110100101100110010111110110010001100101011011000110000101111001010111110110011101110010011011110111010101110000010111110111001001111000 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
	Parameter SIM_DEVICE bound to: UNSUPPORTED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'ad_serdes_in__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:38]
INFO: [Synth 8-6155] done synthesizing module 'adrv9001_rx__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_if' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_core' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter USE_RX_CLK_FOR_TX bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter INDEPENDENT_1R1T_SUPPORT bound to: 1 - type: integer 
	Parameter COMMON_2R2T_SUPPORT bound to: 1 - type: integer 
	Parameter DISABLE_RX2_SSI bound to: 0 - type: integer 
	Parameter DISABLE_TX2_SSI bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter EXT_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/util_cdc/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 6 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/util_cdc/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/util_cdc/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/util_cdc/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/util_cdc/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/util_cdc/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter ENABLED bound to: 1 - type: integer 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter COMMON_BASE_ADDR bound to: 6'b000000 
	Parameter CHANNEL_BASE_ADDR bound to: 6'b000001 
	Parameter MODE_R1 bound to: 1'b0 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_pngen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_pngen.v:40]
	Parameter POL_MASK bound to: 192 - type: integer 
	Parameter POL_W bound to: 7 - type: integer 
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pngen' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_pngen.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_pngen__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_pngen.v:40]
	Parameter POL_MASK bound to: 49152 - type: integer 
	Parameter POL_W bound to: 15 - type: integer 
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pngen__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_pngen.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OOS_THRESHOLD bound to: 8 - type: integer 
	Parameter ALLOW_ZERO_MASKING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 1'b0 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized1' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 1'b0 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized2' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 3 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 122 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter ENABLED bound to: 1'b1 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter COMMON_BASE_ADDR bound to: 6'b000100 
	Parameter CHANNEL_BASE_ADDR bound to: 6'b000101 
	Parameter MODE_R1 bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized3' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000101 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized3' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000101 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized3' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized3' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized4' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 6'b000101 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized4' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000101 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized4' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'adc_softspan' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 49 connections declared, but only 47 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:275]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized4' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized5' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000101 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized5' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_rx_channel__parameterized6' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 6'b000101 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx_channel__parameterized6' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 19 - type: integer 
	Parameter COMMON_ID bound to: 6'b000100 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_rx__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx.v:38]
WARNING: [Synth 8-7071] port 'up_adc_r1_mode' of module 'axi_adrv9001_rx' is unconnected for instance 'i_rx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
WARNING: [Synth 8-7071] port 'adc_enable_i1' of module 'axi_adrv9001_rx' is unconnected for instance 'i_rx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
WARNING: [Synth 8-7071] port 'adc_data_i1' of module 'axi_adrv9001_rx' is unconnected for instance 'i_rx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
WARNING: [Synth 8-7071] port 'adc_enable_q1' of module 'axi_adrv9001_rx' is unconnected for instance 'i_rx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
WARNING: [Synth 8-7071] port 'adc_data_q1' of module 'axi_adrv9001_rx' is unconnected for instance 'i_rx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
WARNING: [Synth 8-7071] port 'adc_sync' of module 'axi_adrv9001_rx' is unconnected for instance 'i_rx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
WARNING: [Synth 8-7023] instance 'i_rx2' of module 'axi_adrv9001_rx' has 41 connections declared, but only 35 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:458]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter ENABLED bound to: 1 - type: integer 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter USE_RX_CLK_FOR_TX bound to: 0 - type: integer 
	Parameter COMMON_BASE_ADDR bound to: 8 - type: integer 
	Parameter CHANNEL_BASE_ADDR bound to: 9 - type: integer 
	Parameter MODE_R1 bound to: 1'b0 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter EXT_SYNC bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN7_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7023] instance 'PN7_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN15_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
WARNING: [Synth 8-7023] instance 'PN15_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 177 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN7_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7023] instance 'PN7_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN15_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
WARNING: [Synth 8-7023] instance 'PN15_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DISABLE bound to: 1'b0 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN7_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7023] instance 'PN7_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN15_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
WARNING: [Synth 8-7023] instance 'PN15_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized1' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 1'b0 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN7_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7023] instance 'PN7_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN15_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
WARNING: [Synth 8-7023] instance 'PN15_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 9 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized2' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 1 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 8 - type: integer 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_common.v:38]
WARNING: [Synth 8-7071] port 'dac_ext_sync_disarm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
WARNING: [Synth 8-7071] port 'dac_ext_sync_manual_req' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
WARNING: [Synth 8-7071] port 'dac_sync_in_status' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 48 connections declared, but only 45 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter ENABLED bound to: 1'b1 
	Parameter CMOS_LVDS_N bound to: 0 - type: integer 
	Parameter USE_RX_CLK_FOR_TX bound to: 0 - type: integer 
	Parameter COMMON_BASE_ADDR bound to: 16 - type: integer 
	Parameter CHANNEL_BASE_ADDR bound to: 17 - type: integer 
	Parameter MODE_R1 bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter EXT_SYNC bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized3' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 17 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN7_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7023] instance 'PN7_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN15_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
WARNING: [Synth 8-7023] instance 'PN15_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized3' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 17 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized3' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized3' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized4' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 17 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN7_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7023] instance 'PN7_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:134]
WARNING: [Synth 8-7071] port 'pn_data_in' of module 'ad_pngen' is unconnected for instance 'PN15_gen' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
WARNING: [Synth 8-7023] instance 'PN15_gen' of module 'ad_pngen' has 6 connections declared, but only 5 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:146]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized4' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 17 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized4' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized4' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized5' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 17 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized5' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tx_channel__parameterized6' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
	Parameter COMMON_ID bound to: 17 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx_channel__parameterized6' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 17 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 16 - type: integer 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_common.v:38]
WARNING: [Synth 8-7071] port 'dac_ext_sync_disarm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
WARNING: [Synth 8-7071] port 'dac_ext_sync_manual_req' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
WARNING: [Synth 8-7071] port 'dac_sync_in_status' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 48 connections declared, but only 45 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:375]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tx__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx.v:38]
WARNING: [Synth 8-7071] port 'up_dac_r1_mode' of module 'axi_adrv9001_tx' is unconnected for instance 'i_tx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:578]
WARNING: [Synth 8-7071] port 'dac_ext_sync_arm' of module 'axi_adrv9001_tx' is unconnected for instance 'i_tx2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:578]
WARNING: [Synth 8-7023] instance 'i_tx2' of module 'axi_adrv9001_tx' has 38 connections declared, but only 36 given [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:578]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_delay_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000110 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tdd' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tdd.v:38]
	Parameter ENABLED bound to: 1'b1 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_tdd_cntrl.v:37]
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized2' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized2' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_tdd_control.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_addsub.v:42]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tdd' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9001_tdd__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tdd.v:38]
	Parameter ENABLED bound to: 1'b1 
	Parameter BASE_ADDRESS bound to: 6'b010011 
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl__parameterized0' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_tdd_cntrl.v:37]
	Parameter BASE_ADDRESS bound to: 6'b010011 
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_tdd__parameterized0' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tdd.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001_core' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_core.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9001' (0#1) [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.v:38]
WARNING: [Synth 8-3848] Net data_s0 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:60]
WARNING: [Synth 8-3848] Net data_s1 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:61]
WARNING: [Synth 8-3848] Net data_s2 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:62]
WARNING: [Synth 8-3848] Net data_s3 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:63]
WARNING: [Synth 8-3848] Net data_s4 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:64]
WARNING: [Synth 8-3848] Net data_s5 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:65]
WARNING: [Synth 8-3848] Net data_s6 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:66]
WARNING: [Synth 8-3848] Net data_s7 in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:67]
WARNING: [Synth 8-3848] Net up_drdata in module/entity ad_serdes_in does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:76]
WARNING: [Synth 8-3848] Net adc_data_2 in module/entity adrv9001_rx does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:65]
WARNING: [Synth 8-3848] Net adc_data_3 in module/entity adrv9001_rx does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:66]
WARNING: [Synth 8-3848] Net data_out_s in module/entity ad_serdes_out does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_out.v:85]
WARNING: [Synth 8-3848] Net data_t in module/entity ad_serdes_out does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_out.v:88]
WARNING: [Synth 8-6014] Unused sequential element data8_0_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:150]
WARNING: [Synth 8-6014] Unused sequential element data8_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:151]
WARNING: [Synth 8-6014] Unused sequential element data8_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:152]
WARNING: [Synth 8-6014] Unused sequential element data8_3_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:153]
WARNING: [Synth 8-6014] Unused sequential element valid_gen_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx_link.v:213]
WARNING: [Synth 8-3848] Net data_s0 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:60]
WARNING: [Synth 8-3848] Net data_s1 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:61]
WARNING: [Synth 8-3848] Net data_s2 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:62]
WARNING: [Synth 8-3848] Net data_s3 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:63]
WARNING: [Synth 8-3848] Net data_s4 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:64]
WARNING: [Synth 8-3848] Net data_s5 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:65]
WARNING: [Synth 8-3848] Net data_s6 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:66]
WARNING: [Synth 8-3848] Net data_s7 in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:67]
WARNING: [Synth 8-3848] Net up_drdata in module/entity ad_serdes_in__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:76]
WARNING: [Synth 8-3848] Net adc_data_2 in module/entity adrv9001_rx__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:65]
WARNING: [Synth 8-3848] Net adc_data_3 in module/entity adrv9001_rx__parameterized0 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:66]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:231]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:363]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:367]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:368]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:448]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:231]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:363]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:367]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:368]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:448]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:231]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:363]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:367]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:368]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:448]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:231]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:363]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:367]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:368]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:448]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_common.v:427]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:231]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:363]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:367]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:368]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:448]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:231]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:363]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:367]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:368]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_channel.v:448]
WARNING: [Synth 8-3848] Net adc_data_sel_s in module/entity axi_adrv9001_rx_channel__parameterized5 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:105]
WARNING: [Synth 8-3848] Net adc_data_sel_s in module/entity axi_adrv9001_rx_channel__parameterized6 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_rx_channel.v:105]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_adc_common.v:427]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:267]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:296]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:298]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:299]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:300]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:301]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:267]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:296]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:298]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:299]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:300]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:301]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:267]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:296]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:298]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:299]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:300]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:301]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:267]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:296]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:298]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:299]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/up_dac_channel.v:300]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net dac_data_iq_out in module/entity axi_adrv9001_tx_channel__parameterized5 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:58]
WARNING: [Synth 8-3848] Net dac_enable in module/entity axi_adrv9001_tx_channel__parameterized5 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:61]
WARNING: [Synth 8-3848] Net dac_data_iq_out in module/entity axi_adrv9001_tx_channel__parameterized6 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:58]
WARNING: [Synth 8-3848] Net dac_enable in module/entity axi_adrv9001_tx_channel__parameterized6 does not have driver. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_tx_channel.v:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/common/ad_addsub.v:99]
WARNING: [Synth 8-7129] Port up_axi_awaddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_awaddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[3] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[2] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdd_burst_count[7] in module ad_tdd_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdd_burst_count[6] in module ad_tdd_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[31] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[30] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[29] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[28] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[27] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[26] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[25] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[24] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[23] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[22] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[21] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[20] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[19] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[18] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[17] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[16] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[15] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[14] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[13] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[12] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[11] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[10] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[9] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[8] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[7] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[6] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[5] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[31] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[30] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[29] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[28] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[27] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[26] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[25] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[24] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[23] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[22] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[21] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[20] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[19] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[18] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[17] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[16] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[15] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[14] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[13] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[12] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[11] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[10] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[9] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[8] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[7] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[6] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[5] in module up_delay_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[31] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[30] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[29] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[28] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[27] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[26] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[25] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[24] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[23] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[22] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[21] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[20] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[19] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[18] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[17] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[16] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[15] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[14] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[13] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[12] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[11] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[10] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[9] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[8] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[7] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[6] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[5] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[4] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[3] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[2] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[1] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[0] in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_ready in module up_dac_common__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_enable in module axi_adrv9001_tx_channel__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_clk in module axi_adrv9001_tx_channel__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_rst in module axi_adrv9001_tx_channel__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1507.055 ; gain = 614.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1507.055 ; gain = 614.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1507.055 ; gain = 614.051
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'UNSUPPORTED' specified for property 'SIM_DEVICE'. Expecting type 'string' with possible values of '7SERIES,ULTRASCALE'. The system will either use the default value or the property value will be dropped. Please verify your source files. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:120]
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1507.375 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-180] Cell 'BUFGCE_DIV' is not a supported primitive for zynq part: xc7z020clg484-1.  4 instances of this cell will be treated as black boxes, not architecture primitives [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx.v:234]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_rx_1_phy/i_clk_buf_fast' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_rx_2_phy/i_clk_buf_fast' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_tx_1_phy/i_dac_clk_in_gbuf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_tx_2_phy/i_dac_clk_in_gbuf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc]
Finished Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc]
Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc]
Finished Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc]
Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc]
Finished Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc]
Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc]
Finished Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc]
Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc]
WARNING: [Vivado 12-508] No pins matched '*i_idelay/CNTVALUEOUT'. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hier *i_idelay/CNTVALUEOUT]'. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*i_idelay/CNTVALUEIN'. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hier *i_idelay/CNTVALUEIN]'. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc]
Sourcing Tcl File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/bd/bd.tcl]
Finished Sourcing Tcl File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_adrv9001_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_adrv9001_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1619.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  IBUFGDS => IBUFDS: 4 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS(x2)): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1619.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_2 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_tx_channel_3 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_0 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_tx_channel_1 /i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_delay_cntrl_rx2/i_delay_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_delay_cntrl_rx2/i_delay_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_core_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_core_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_core_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_core_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_core_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_core_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_core_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_core_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_delay_cntrl_rx2/i_delay_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_core_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_mmcm_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_core_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_mmcm_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_core_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_mmcm_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_core_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_mmcm_rst_reg/rst_sync_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/d_xfer_state_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_2 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_rx_channel_3 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_0 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_rx_channel_1 /i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_count_running_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m1_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m2_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m3_i. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_count_running_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/d_count_run_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/d_count_run_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/d_count_run_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/d_count_run_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/d_count_run_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/d_count_run_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/d_count_run_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/d_count_run_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/d_count_run_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/d_count_run_m1_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/d_count_run_m2_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/d_count_run_m3_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx1/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_rx2/\core_enabled.i_up_adc_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx1/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_core/i_tx2/\core_enabled.i_up_dac_common /i_clock_mon/up_d_count_reg. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/up_clock_mon_constr.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 44    
	   2 Input   16 Bit       Adders := 30    
	   2 Input    6 Bit       Adders := 42    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 92    
+---XORs : 
	               32 Bit    Wide XORs := 492   
+---Registers : 
	              177 Bit    Registers := 12    
	              144 Bit    Registers := 16    
	              122 Bit    Registers := 4     
	               81 Bit    Registers := 12    
	               63 Bit    Registers := 4     
	               44 Bit    Registers := 18    
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 4     
	               32 Bit    Registers := 52    
	               24 Bit    Registers := 294   
	               16 Bit    Registers := 178   
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 46    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 909   
+---Muxes : 
	   2 Input   44 Bit        Muxes := 6     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 26    
	  30 Input   32 Bit        Muxes := 2     
	  27 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 80    
	   2 Input   15 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 26    
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 18    
	  11 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 186   
	   3 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 18 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:18]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 18 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:18]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 21 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:21]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 21 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:21]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 26 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:26]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 26 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:26]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 29 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:29]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 29 of C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001_constr.xdc:29]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1619.457 ; gain = 726.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \i_if/i_rx_1_phy/i_div_clk_buf :O [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:261]
WARNING: [Synth 8-5410] Found another clock driver \i_if/i_rx_1_phy/i_clk_buf_fast :O [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:251]
WARNING: [Synth 8-5410] Found another clock driver \i_if/i_rx_2_phy/i_div_clk_buf :O [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:261]
WARNING: [Synth 8-5410] Found another clock driver \i_if/i_rx_2_phy/i_clk_buf_fast :O [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_rx.v:251]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23] | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23] | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_rx_on_2_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_rx_on_1_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_rx_off_1_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_rx_off_2_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_on_2_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_on_1_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_off_1_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_2/i_tdd_control/i_tx_off_2_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23] | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23] | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_rx_on_2_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_rx_on_1_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_rx_off_1_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_rx_off_2_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_on_2_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_on_1_comp/out_reg[23]     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_off_1_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_tdd_1/i_tdd_control/i_tx_off_2_comp/out_reg[23]    | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_adrv9001 | i_core/i_delay_cntrl_rx2/up_dlocked_reg                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_adrv9001 | i_core/i_delay_cntrl_rx1/up_dlocked_reg                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |BUFGCE     |     4|
|3     |BUFGCE_DIV |     4|
|4     |CARRY4     |   224|
|5     |IDELAYCTRL |     1|
|6     |LUT1       |   149|
|7     |LUT2       |   463|
|8     |LUT3       |   525|
|9     |LUT4       |   468|
|10    |LUT5       |   817|
|11    |LUT6       |  2264|
|12    |MUXF7      |     5|
|13    |SRL16E     |   578|
|14    |FDCE       |  4076|
|15    |FDPE       |    17|
|16    |FDRE       |  3828|
|17    |FDSE       |   297|
|18    |IBUF       |   172|
|19    |IBUFDS     |     6|
|20    |IBUFGDS    |     4|
|21    |OBUF       |   174|
|22    |OBUFTDS    |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 1630.395 ; gain = 737.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1630.395 ; gain = 624.988
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 1630.395 ; gain = 737.391
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'UNSUPPORTED' specified for property 'SIM_DEVICE'. Expecting type 'string' with possible values of '7SERIES,ULTRASCALE'. The system will either use the default value or the property value will be dropped. Please verify your source files. [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/xilinx/common/ad_serdes_in.v:120]
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1630.395 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-180] Cell 'BUFGCE_DIV' is not a supported primitive for zynq part: xc7z020clg484-1.  4 instances of this cell will be treated as black boxes, not architecture primitives [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/adrv9001_tx.v:234]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_rx_1_phy/i_clk_buf_fast' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_rx_2_phy/i_clk_buf_fast' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_tx_1_phy/i_dac_clk_in_gbuf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_if/i_tx_2_phy/i_dac_clk_in_gbuf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1646.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  IBUFGDS => IBUFDS: 4 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS(x2)): 8 instances

Synth Design complete | Checksum: 4f6f8401
INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 345 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:24 . Memory (MB): peak = 1646.398 ; gain = 1179.539
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1646.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/zedboard_adrv9002_project/adi_hdl_2022_r2/library/axi_adrv9001/axi_adrv9001.runs/synth_1/axi_adrv9001.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_adrv9001_utilization_synth.rpt -pb axi_adrv9001_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 19:12:33 2024...
