#Timing report of worst 8 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff4.Q[0] (dffsre at (19,1) clocked by clock0)
Endpoint  : out:ff4.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (19,1))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (19,1)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:36335 side:RIGHT (19,1))                                 0.000     2.951
| (CHANY:1194176 L4 length:3 (19,1)->(19,4))                     0.120     3.071
| (CHANY:1194376 L4 length:3 (19,3)->(19,6))                     0.120     3.191
| (CHANX:742654 L4 length:3 (20,4)->(23,4))                      0.120     3.311
| (CHANY:1213647 L4 length:3 (23,4)->(23,1))                     0.120     3.431
| (CHANX:720052 L4 length:3 (24,0)->(27,0))                      0.120     3.551
| (CHANY:1228188 L4 length:3 (26,1)->(26,4))                     0.120     3.671
| (CHANX:737424 L4 length:3 (27,3)->(30,3))                      0.120     3.791
| (CHANX:737640 L4 length:3 (30,3)->(33,3))                      0.120     3.911
| (CHANX:737856 L4 length:3 (33,3)->(36,3))                      0.120     4.031
| (CHANY:1272204 L4 length:3 (35,4)->(35,7))                     0.120     4.151
| (CHANX:755244 L4 length:3 (36,6)->(39,6))                      0.120     4.271
| (CHANX:755460 L4 length:3 (39,6)->(42,6))                      0.120     4.391
| (CHANX:755676 L4 length:3 (42,6)->(45,6))                      0.120     4.511
| (CHANX:755892 L4 length:3 (45,6)->(48,6))                      0.120     4.631
| (CHANX:756108 L4 length:3 (48,6)->(51,6))                      0.120     4.751
| (CHANX:756324 L4 length:3 (51,6)->(54,6))                      0.120     4.871
| (CHANX:756540 L4 length:3 (54,6)->(57,6))                      0.120     4.991
| (CHANX:756756 L4 length:3 (57,6)->(60,6))                      0.120     5.111
| (CHANX:756972 L4 length:3 (60,6)->(63,6))                      0.120     5.231
| (CHANX:757188 L4 length:3 (63,6)->(66,6))                      0.120     5.351
| (CHANX:757404 L4 length:3 (66,6)->(69,6))                      0.120     5.471
| (CHANX:757620 L4 length:3 (69,6)->(72,6))                      0.120     5.591
| (CHANY:1447380 L4 length:3 (71,7)->(71,10))                    0.120     5.711
| (CHANY:1447596 L4 length:3 (71,10)->(71,13))                   0.120     5.831
| (CHANY:1447812 L4 length:3 (71,13)->(71,16))                   0.120     5.951
| (CHANY:1448028 L4 length:3 (71,16)->(71,19))                   0.120     6.071
| (CHANY:1448244 L4 length:3 (71,19)->(71,22))                   0.120     6.191
| (CHANY:1448460 L4 length:3 (71,22)->(71,25))                   0.120     6.311
| (CHANY:1448676 L4 length:3 (71,25)->(71,28))                   0.120     6.431
| (CHANY:1448892 L4 length:3 (71,28)->(71,31))                   0.120     6.551
| (CHANY:1449108 L4 length:3 (71,31)->(71,34))                   0.120     6.671
| (CHANY:1449324 L4 length:3 (71,34)->(71,37))                   0.120     6.791
| (CHANY:1449540 L4 length:3 (71,37)->(71,40))                   0.120     6.911
| (CHANY:1449756 L4 length:3 (71,40)->(71,43))                   0.120     7.031
| (CHANY:1449972 L4 length:3 (71,43)->(71,46))                   0.120     7.151
| (CHANY:1450188 L4 length:3 (71,46)->(71,49))                   0.120     7.271
| (CHANY:1450404 L4 length:3 (71,49)->(71,52))                   0.120     7.391
| (CHANY:1450620 L4 length:3 (71,52)->(71,55))                   0.120     7.511
| (CHANY:1450836 L4 length:3 (71,55)->(71,58))                   0.120     7.631
| (CHANY:1451052 L4 length:3 (71,58)->(71,61))                   0.120     7.751
| (CHANY:1451268 L4 length:3 (71,61)->(71,64))                   0.120     7.871
| (CHANX:1078378 L4 length:3 (72,62)->(75,62))                   0.120     7.991
| (CHANX:1078590 L4 length:3 (75,62)->(78,62))                   0.120     8.111
| (CHANY:1485442 L4 length:3 (78,63)->(78,66))                   0.120     8.231
| (IPIN:686980 side:LEFT (79,66))                                0.164     8.395
| (intra 'io' routing)                                           0.118     8.512
out:ff4.outpad[0] (.output at (79,66))                           0.000     8.512
data arrival time                                                          8.512

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -8.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.712


#Path 2
Startpoint: ff2.Q[0] (dffsre at (7,1) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (7,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (7,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33219 side:RIGHT (7,1))                                  0.000     2.951
| (CHANY:1135856 L4 length:3 (7,1)->(7,4))                       0.120     3.071
| (CHANX:724610 L4 length:3 (8,1)->(11,1))                       0.120     3.191
| (CHANX:724756 L4 length:3 (10,1)->(13,1))                      0.120     3.311
| (CHANY:1165017 L4 length:0 (13,1)->(13,1))                     0.120     3.431
| (IPIN:34810 side:RIGHT (13,1))                                 0.164     3.595
| (intra 'clb' routing)                                          0.378     3.973
ff3.D[0] (dffsre at (13,1))                                      0.000     3.973
data arrival time                                                          3.973

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (13,1))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.973
--------------------------------------------------------------------------------
slack (MET)                                                                4.863


#Path 3
Startpoint: ff3.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (19,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (13,1))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (13,1)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:34777 side:RIGHT (13,1))                                 0.000     2.951
| (CHANY:1165016 L4 length:3 (13,1)->(13,4))                     0.120     3.071
| (CHANX:725042 L4 length:3 (14,1)->(17,1))                      0.120     3.191
| (CHANX:725188 L4 length:3 (16,1)->(19,1))                      0.120     3.311
| (CHANY:1194177 L4 length:0 (19,1)->(19,1))                     0.120     3.431
| (IPIN:36368 side:RIGHT (19,1))                                 0.164     3.595
| (intra 'clb' routing)                                          0.378     3.973
ff4.D[0] (dffsre at (19,1))                                      0.000     3.973
data arrival time                                                          3.973

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (19,1))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.973
--------------------------------------------------------------------------------
slack (MET)                                                                4.863


#Path 4
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (7,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (1,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.951
| (CHANY:1106696 L4 length:3 (1,1)->(1,4))                       0.120     3.071
| (CHANX:724178 L4 length:3 (2,1)->(5,1))                        0.120     3.191
| (CHANX:724324 L4 length:3 (4,1)->(7,1))                        0.120     3.311
| (IPIN:33226 side:TOP (7,1))                                    0.164     3.475
| (intra 'clb' routing)                                          0.378     3.853
ff2.D[0] (dffsre at (7,1))                                       0.000     3.853
data arrival time                                                          3.853

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (7,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.853
--------------------------------------------------------------------------------
slack (MET)                                                                4.983


#Path 5
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (7,1) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.099
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                                                          0.120     1.219
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                                                         0.120     1.339
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                                                          0.120     1.459
| (IPIN:31676 side:TOP (1,1))                                                                      0.164     1.623
| (intra 'clb' routing)                                                                            0.208     1.831
$abc$416$auto$simplemap.cc:333:simplemap_lut$408[1].in[0] (.names at (1,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                                         0.120     1.951
$abc$416$auto$simplemap.cc:333:simplemap_lut$408[1].out[0] (.names at (1,1))                       0.000     1.951
| (intra 'clb' routing)                                                                            0.149     2.100
| (OPIN:31660 side:RIGHT (1,1))                                                                    0.000     2.100
| (CHANY:1106730 L4 length:2 (1,1)->(1,3))                                                         0.120     2.220
| (CHANX:735541 L4 length:0 (1,3)->(1,3))                                                          0.120     2.340
| (CHANY:1101881 L4 length:2 (0,3)->(0,1))                                                         0.120     2.460
| (CHANX:729752 L4 length:3 (1,2)->(4,2))                                                          0.120     2.580
| (CHANX:730032 L4 length:3 (4,2)->(7,2))                                                          0.120     2.700
| (CHANY:1135795 L4 length:1 (7,2)->(7,1))                                                         0.120     2.820
| (IPIN:33269 side:RIGHT (7,1))                                                                    0.164     2.983
| (intra 'clb' routing)                                                                            0.020     3.004
ff2.R[0] (dffsre at (7,1))                                                                         0.000     3.004
data arrival time                                                                                            3.004

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff2.C[0] (dffsre at (7,1))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -3.004
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  5.983


#Path 6
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (19,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                    1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     1.099
| (OPIN:3032 side:TOP (8,0))                                                                                                                                                                                                            0.000     1.099
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                                                                                                                                                                                              0.120     1.219
| (CHANX:719118 L4 length:3 (11,0)->(14,0))                                                                                                                                                                                             0.120     1.339
| (CHANY:1169878 L4 length:2 (14,1)->(14,3))                                                                                                                                                                                            0.120     1.459
| (CHANX:725116 L4 length:3 (15,1)->(18,1))                                                                                                                                                                                             0.120     1.579
| (CHANX:725192 L4 length:3 (16,1)->(19,1))                                                                                                                                                                                             0.120     1.699
| (IPIN:36342 side:TOP (19,1))                                                                                                                                                                                                          0.164     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                 0.208     2.071
$abc$416$techmap$techmap407$abc$251$auto$blifparse.cc:362:parse_blif$252.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$342_Y.in[0] (.names at (19,1))                        0.000     2.071
| (primitive '.names' combinational delay)                                                                                                                                                                                              0.070     2.141
$abc$416$techmap$techmap407$abc$251$auto$blifparse.cc:362:parse_blif$252.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$342_Y.out[0] (.names at (19,1))                       0.000     2.141
| (intra 'clb' routing)                                                                                                                                                                                                                 0.149     2.290
| (OPIN:36325 side:TOP (19,1))                                                                                                                                                                                                          0.000     2.290
| (CHANX:725369 L1 length:0 (19,1)->(19,1))                                                                                                                                                                                             0.108     2.398
| (CHANY:1189406 L1 length:0 (18,2)->(18,2))                                                                                                                                                                                            0.108     2.506
| (CHANX:731122 L4 length:3 (19,2)->(22,2))                                                                                                                                                                                             0.120     2.626
| (CHANY:1194131 L4 length:1 (19,2)->(19,1))                                                                                                                                                                                            0.120     2.746
| (IPIN:36385 side:RIGHT (19,1))                                                                                                                                                                                                        0.164     2.909
| (intra 'clb' routing)                                                                                                                                                                                                                 0.020     2.930
ff4.R[0] (dffsre at (19,1))                                                                                                                                                                                                             0.000     2.930
data arrival time                                                                                                                                                                                                                                 2.930

clock clock0 (rise edge)                                                                                                                                                                                                                6.800     6.800
clock source latency                                                                                                                                                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                       0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                      0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                 2.000     8.899
ff4.C[0] (dffsre at (19,1))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                       0.000     8.899
cell setup time                                                                                                                                                                                                                         0.087     8.986
data required time                                                                                                                                                                                                                                8.986
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                8.986
data arrival time                                                                                                                                                                                                                                -2.930
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                       6.057


#Path 7
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                    1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     1.099
| (OPIN:3014 side:TOP (8,0))                                                                                                                                                                                                            0.000     1.099
| (CHANX:718896 L4 length:3 (8,0)->(11,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1145554 L4 length:2 (9,1)->(9,3))                                                                                                                                                                                              0.120     1.339
| (CHANX:724738 L4 length:3 (10,1)->(13,1))                                                                                                                                                                                             0.120     1.459
| (IPIN:34788 side:TOP (13,1))                                                                                                                                                                                                          0.164     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                 0.208     1.831
$abc$416$techmap$techmap406$abc$255$auto$blifparse.cc:362:parse_blif$256.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$342_Y.in[0] (.names at (13,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                                                                                                                                                                              0.070     1.901
$abc$416$techmap$techmap406$abc$255$auto$blifparse.cc:362:parse_blif$256.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$342_Y.out[0] (.names at (13,1))                       0.000     1.901
| (intra 'clb' routing)                                                                                                                                                                                                                 0.149     2.050
| (OPIN:34767 side:TOP (13,1))                                                                                                                                                                                                          0.000     2.050
| (CHANX:724937 L1 length:0 (13,1)->(13,1))                                                                                                                                                                                             0.108     2.158
| (CHANY:1160246 L1 length:0 (12,2)->(12,2))                                                                                                                                                                                            0.108     2.266
| (CHANX:730690 L4 length:3 (13,2)->(16,2))                                                                                                                                                                                             0.120     2.386
| (CHANY:1164971 L4 length:1 (13,2)->(13,1))                                                                                                                                                                                            0.120     2.506
| (IPIN:34827 side:RIGHT (13,1))                                                                                                                                                                                                        0.164     2.669
| (intra 'clb' routing)                                                                                                                                                                                                                 0.020     2.690
ff3.R[0] (dffsre at (13,1))                                                                                                                                                                                                             0.000     2.690
data arrival time                                                                                                                                                                                                                                 2.690

clock clock0 (rise edge)                                                                                                                                                                                                                6.800     6.800
clock source latency                                                                                                                                                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                       0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                      0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                 2.000     8.899
ff3.C[0] (dffsre at (13,1))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                       0.000     8.899
cell setup time                                                                                                                                                                                                                         0.087     8.986
data required time                                                                                                                                                                                                                                8.986
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                8.986
data arrival time                                                                                                                                                                                                                                -2.690
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                       6.297


#Path 8
Startpoint: start.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (9,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3402 side:TOP (9,0))                                     0.000     1.099
| (CHANX:718741 L4 length:3 (9,0)->(6,0))                        0.120     1.219
| (CHANX:718525 L4 length:3 (6,0)->(3,0))                        0.120     1.339
| (CHANY:1121218 L4 length:0 (4,1)->(4,1))                       0.120     1.459
| (CHANX:724003 L4 length:3 (4,1)->(1,1))                        0.120     1.579
| (IPIN:31668 side:TOP (1,1))                                    0.164     1.743
| (intra 'clb' routing)                                          0.208     1.951
$abc$259$li0_li0.in[0] (.names at (1,1))                         0.000     1.951
| (primitive '.names' combinational delay)                       0.280     2.231
$abc$259$li0_li0.out[0] (.names at (1,1))                        0.000     2.231
| (intra 'clb' routing)                                          0.000     2.231
ff1.D[0] (dffsre at (1,1))                                       0.000     2.231
data arrival time                                                          2.231

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (1,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.231
--------------------------------------------------------------------------------
slack (MET)                                                                6.605


#End of timing report
