{
  "module_name": "da9121-regulator.h",
  "hash_id": "84265604c1d51ea9bd35649812416e21fab268dd7f98166c9f39bd8ddfd37c63",
  "original_prompt": "Ingested from linux-6.6.14/drivers/regulator/da9121-regulator.h",
  "human_readable_source": " \n \n\n#ifndef __DA9121_REGISTERS_H__\n#define __DA9121_REGISTERS_H__\n\n \n#include <dt-bindings/regulator/dlg,da9121-regulator.h>\n\nenum da9121_variant {\n\tDA9121_TYPE_DA9121_DA9130,\n\tDA9121_TYPE_DA9220_DA9132,\n\tDA9121_TYPE_DA9122_DA9131,\n\tDA9121_TYPE_DA9217,\n\tDA9121_TYPE_DA9141,\n\tDA9121_TYPE_DA9142\n};\n\nenum da9121_subvariant {\n\tDA9121_SUBTYPE_DA9121,\n\tDA9121_SUBTYPE_DA9130,\n\tDA9121_SUBTYPE_DA9220,\n\tDA9121_SUBTYPE_DA9132,\n\tDA9121_SUBTYPE_DA9122,\n\tDA9121_SUBTYPE_DA9131,\n\tDA9121_SUBTYPE_DA9217,\n\tDA9121_SUBTYPE_DA9141,\n\tDA9121_SUBTYPE_DA9142\n};\n\n \n#define DA9121_DEFAULT_POLLING_PERIOD_MS\t3000\n#define DA9121_MAX_POLLING_PERIOD_MS\t\t10000\n#define DA9121_MIN_POLLING_PERIOD_MS\t\t1000\n\n \n\n#define DA9121_REG_SYS_STATUS_0\t\t0x01\n#define DA9121_REG_SYS_STATUS_1\t\t0x02\n#define DA9121_REG_SYS_STATUS_2\t\t0x03\n#define DA9121_REG_SYS_EVENT_0\t\t0x04\n#define DA9121_REG_SYS_EVENT_1\t\t0x05\n#define DA9121_REG_SYS_EVENT_2\t\t0x06\n#define DA9121_REG_SYS_MASK_0\t\t0x07\n#define DA9121_REG_SYS_MASK_1\t\t0x08\n#define DA9121_REG_SYS_MASK_2\t\t0x09\n#define DA9121_REG_SYS_MASK_3\t\t0x0A\n#define DA9121_REG_SYS_CONFIG_0\t\t0x0B\n#define DA9121_REG_SYS_CONFIG_1\t\t0x0C\n#define DA9121_REG_SYS_CONFIG_2\t\t0x0D\n#define DA9121_REG_SYS_CONFIG_3\t\t0x0E\n#define DA9121_REG_SYS_GPIO0_0\t\t0x10\n#define DA9121_REG_SYS_GPIO0_1\t\t0x11\n#define DA9121_REG_SYS_GPIO1_0\t\t0x12\n#define DA9121_REG_SYS_GPIO1_1\t\t0x13\n#define DA9121_REG_SYS_GPIO2_0\t\t0x14\n#define DA9121_REG_SYS_GPIO2_1\t\t0x15\n#define DA914x_REG_SYS_GPIO3_0\t\t0x16\n#define DA914x_REG_SYS_GPIO3_1\t\t0x17\n#define DA914x_REG_SYS_GPIO4_0\t\t0x18\n#define DA914x_REG_SYS_GPIO4_1\t\t0x19\n#define DA914x_REG_SYS_ADMUX1_0\t\t0x1A\n#define DA914x_REG_SYS_ADMUX1_1\t\t0x1B\n#define DA914x_REG_SYS_ADMUX2_0\t\t0x1C\n#define DA914x_REG_SYS_ADMUX2_1\t\t0x1D\n#define DA9121_REG_BUCK_BUCK1_0\t\t0x20\n#define DA9121_REG_BUCK_BUCK1_1\t\t0x21\n#define DA9121_REG_BUCK_BUCK1_2\t\t0x22\n#define DA9121_REG_BUCK_BUCK1_3\t\t0x23\n#define DA9121_REG_BUCK_BUCK1_4\t\t0x24\n#define DA9121_REG_BUCK_BUCK1_5\t\t0x25\n#define DA9121_REG_BUCK_BUCK1_6\t\t0x26\n#define DA9121_REG_BUCK_BUCK1_7\t\t0x27\n#define DA9xxx_REG_BUCK_BUCK2_0\t\t0x28\n#define DA9xxx_REG_BUCK_BUCK2_1\t\t0x29\n#define DA9xxx_REG_BUCK_BUCK2_2\t\t0x2A\n#define DA9xxx_REG_BUCK_BUCK2_3\t\t0x2B\n#define DA9xxx_REG_BUCK_BUCK2_4\t\t0x2C\n#define DA9xxx_REG_BUCK_BUCK2_5\t\t0x2D\n#define DA9xxx_REG_BUCK_BUCK2_6\t\t0x2E\n#define DA9xxx_REG_BUCK_BUCK2_7\t\t0x2F\n#define DA9121_REG_OTP_DEVICE_ID\t0x48\n#define DA9121_REG_OTP_VARIANT_ID\t0x49\n#define DA9121_REG_OTP_CUSTOMER_ID\t0x4A\n#define DA9121_REG_OTP_CONFIG_ID\t0x4B\n\n \n\n \n\n#define DA9xxx_MASK_SYS_STATUS_0_SG\t\t\tBIT(2)\n#define DA9121_MASK_SYS_STATUS_0_TEMP_CRIT\t\tBIT(1)\n#define DA9121_MASK_SYS_STATUS_0_TEMP_WARN\t\tBIT(0)\n\n \n\n#define DA9xxx_MASK_SYS_STATUS_1_PG2\t\t\tBIT(7)\n#define DA9xxx_MASK_SYS_STATUS_1_OV2\t\t\tBIT(6)\n#define DA9xxx_MASK_SYS_STATUS_1_UV2\t\t\tBIT(5)\n#define DA9xxx_MASK_SYS_STATUS_1_OC2\t\t\tBIT(4)\n#define DA9121_MASK_SYS_STATUS_1_PG1\t\t\tBIT(3)\n#define DA9121_MASK_SYS_STATUS_1_OV1\t\t\tBIT(2)\n#define DA9121_MASK_SYS_STATUS_1_UV1\t\t\tBIT(1)\n#define DA9121_MASK_SYS_STATUS_1_OC1\t\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_STATUS_2_GPIO2\t\t\tBIT(2)\n#define DA9121_MASK_SYS_STATUS_2_GPIO1\t\t\tBIT(1)\n#define DA9121_MASK_SYS_STATUS_2_GPIO0\t\t\tBIT(0)\n\n \n\n#define DA9xxx_MASK_SYS_EVENT_0_E_SG\t\t\tBIT(2)\n#define DA9121_MASK_SYS_EVENT_0_E_TEMP_CRIT\t\tBIT(1)\n#define DA9121_MASK_SYS_EVENT_0_E_TEMP_WARN\t\tBIT(0)\n\n \n\n#define DA9xxx_MASK_SYS_EVENT_1_E_PG2\t\t\tBIT(7)\n#define DA9xxx_MASK_SYS_EVENT_1_E_OV2\t\t\tBIT(6)\n#define DA9xxx_MASK_SYS_EVENT_1_E_UV2\t\t\tBIT(5)\n#define DA9xxx_MASK_SYS_EVENT_1_E_OC2\t\t\tBIT(4)\n#define DA9121_MASK_SYS_EVENT_1_E_PG1\t\t\tBIT(3)\n#define DA9121_MASK_SYS_EVENT_1_E_OV1\t\t\tBIT(2)\n#define DA9121_MASK_SYS_EVENT_1_E_UV1\t\t\tBIT(1)\n#define DA9121_MASK_SYS_EVENT_1_E_OC1\t\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_EVENT_2_E_GPIO2\t\t\tBIT(2)\n#define DA9121_MASK_SYS_EVENT_2_E_GPIO1\t\t\tBIT(1)\n#define DA9121_MASK_SYS_EVENT_2_E_GPIO0\t\t\tBIT(0)\n\n \n\n#define DA9xxx_MASK_SYS_MASK_0_M_SG\t\t\tBIT(2)\n#define DA9121_MASK_SYS_MASK_0_M_TEMP_CRIT\t\tBIT(1)\n#define DA9121_MASK_SYS_MASK_0_M_TEMP_WARN\t\tBIT(0)\n\n \n\n#define DA9xxx_MASK_SYS_MASK_1_M_PG2\t\t\tBIT(7)\n#define DA9xxx_MASK_SYS_MASK_1_M_OV2\t\t\tBIT(6)\n#define DA9xxx_MASK_SYS_MASK_1_M_UV2\t\t\tBIT(5)\n#define DA9xxx_MASK_SYS_MASK_1_M_OC2\t\t\tBIT(4)\n#define DA9121_MASK_SYS_MASK_1_M_PG1\t\t\tBIT(3)\n#define DA9121_MASK_SYS_MASK_1_M_OV1\t\t\tBIT(2)\n#define DA9121_MASK_SYS_MASK_1_M_UV1\t\t\tBIT(1)\n#define DA9121_MASK_SYS_MASK_1_M_OC1\t\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_MASK_2_M_GPIO2\t\t\tBIT(2)\n#define DA9121_MASK_SYS_MASK_2_M_GPIO1\t\t\tBIT(1)\n#define DA9121_MASK_SYS_MASK_2_M_GPIO0\t\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_MASK_3_M_VR_HOT\t\t\tBIT(3)\n#define DA9xxx_MASK_SYS_MASK_3_M_SG_STAT\t\tBIT(2)\n#define DA9xxx_MASK_SYS_MASK_3_M_PG2_STAT\t\tBIT(1)\n#define DA9121_MASK_SYS_MASK_3_M_PG1_STAT\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_CONFIG_0_CH1_DIS_DLY\t\t0xF0\n#define DA9121_MASK_SYS_CONFIG_0_CH1_EN_DLY\t\t0x0F\n\n \n\n#define DA9xxx_MASK_SYS_CONFIG_1_CH2_DIS_DLY\t\t0xF0\n#define DA9xxx_MASK_SYS_CONFIG_1_CH2_EN_DLY\t\t0x0F\n\n \n\n#define DA9121_MASK_SYS_CONFIG_2_OC_LATCHOFF\t\t0x60\n#define DA9121_MASK_SYS_CONFIG_2_OC_DVC_MASK\t\tBIT(4)\n#define DA9121_MASK_SYS_CONFIG_2_PG_DVC_MASK\t\t0x0C\n\n \n\n#define DA9121_MASK_SYS_CONFIG_3_OSC_TUNE\t\t0X70\n#define DA9121_MASK_SYS_CONFIG_3_I2C_TIMEOUT\t\tBIT(1)\n\n \n\n#define DA9121_MASK_SYS_GPIO0_0_GPIO0_MODE\t\t0X1E\n#define DA9121_MASK_SYS_GPIO0_0_GPIO0_OBUF\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_GPIO0_1_GPIO0_DEB_FALL\t\tBIT(7)\n#define DA9121_MASK_SYS_GPIO0_1_GPIO0_DEB_RISE\t\tBIT(6)\n#define DA9121_MASK_SYS_GPIO0_1_GPIO0_DEB\t\t0x30\n#define DA9121_MASK_SYS_GPIO0_1_GPIO0_PUPD\t\tBIT(3)\n#define DA9121_MASK_SYS_GPIO0_1_GPIO0_POL\t\tBIT(2)\n#define DA9121_MASK_SYS_GPIO0_1_GPIO0_TRIG\t\t0x03\n\n \n\n#define DA9121_MASK_SYS_GPIO1_0_GPIO1_MODE\t\t0x1E\n#define DA9121_MASK_SYS_GPIO1_0_GPIO1_OBUF\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_GPIO1_1_GPIO1_DEB_FALL\t\tBIT(7)\n#define DA9121_MASK_SYS_GPIO1_1_GPIO1_DEB_RISE\t\tBIT(6)\n#define DA9121_MASK_SYS_GPIO1_1_GPIO1_DEB\t\t0x30\n#define DA9121_MASK_SYS_GPIO1_1_GPIO1_PUPD\t\tBIT(3)\n#define DA9121_MASK_SYS_GPIO1_1_GPIO1_POL\t\tBIT(2)\n#define DA9121_MASK_SYS_GPIO1_1_GPIO1_TRIG\t\t0x03\n\n \n\n#define DA9121_MASK_SYS_GPIO2_0_GPIO2_MODE\t\t0x1E\n#define DA9121_MASK_SYS_GPIO2_0_GPIO2_OBUF\t\tBIT(0)\n\n \n\n#define DA9121_MASK_SYS_GPIO2_1_GPIO2_DEB_FALL\t\tBIT(7)\n#define DA9121_MASK_SYS_GPIO2_1_GPIO2_DEB_RISE\t\tBIT(6)\n#define DA9121_MASK_SYS_GPIO2_1_GPIO2_DEB\t\t0x30\n#define DA9121_MASK_SYS_GPIO2_1_GPIO2_PUPD\t\tBIT(3)\n#define DA9121_MASK_SYS_GPIO2_1_GPIO2_POL\t\tBIT(2)\n#define DA9121_MASK_SYS_GPIO2_1_GPIO2_TRIG\t\t0x03\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_0_CHx_SR_DVC_DWN\t\t0x70\n#define DA9121_MASK_BUCK_BUCKx_0_CHx_SR_DVC_UP\t\t0x0E\n#define DA9121_MASK_BUCK_BUCKx_0_CHx_EN\t\t\tBIT(0)\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_1_CHx_SR_SHDN\t\t0x70\n#define DA9121_MASK_BUCK_BUCKx_1_CHx_SR_STARTUP\t\t0x0E\n#define DA9121_MASK_BUCK_BUCKx_1_CHx_PD_DIS\t\tBIT(0)\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_2_CHx_ILIM\t\t0x0F\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_3_CHx_VMAX\t\t0xFF\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_4_CHx_VSEL\t\tBIT(4)\n#define DA9121_MASK_BUCK_BUCKx_4_CHx_B_MODE\t\t0x0C\n#define DA9121_MASK_BUCK_BUCKx_4_CHx_A_MODE\t\t0x03\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_5_CHx_A_VOUT\t\t0xFF\n\n \n\n#define DA9121_MASK_BUCK_BUCKx_6_CHx_B_VOUT\t\t0xFF\n\n \n\n#define DA9xxx_MASK_BUCK_BUCKx_7_CHx_RIPPLE_CANCEL\t0x03\n\n\n \n\n#define DA9121_MASK_OTP_DEVICE_ID_DEV_ID\t\t0xFF\n\n#define DA9121_DEVICE_ID\t0x05\n#define DA914x_DEVICE_ID\t0x26\n\n \n\n#define DA9121_SHIFT_OTP_VARIANT_ID_MRC\t\t\t4\n#define DA9121_MASK_OTP_VARIANT_ID_MRC\t\t\t0xF0\n#define DA9121_SHIFT_OTP_VARIANT_ID_VRC\t\t\t0\n#define DA9121_MASK_OTP_VARIANT_ID_VRC\t\t\t0x0F\n\n#define DA9121_VARIANT_MRC_BASE\t0x2\n#define DA9121_VARIANT_VRC\t0x1\n#define DA9220_VARIANT_VRC\t0x0\n#define DA9122_VARIANT_VRC\t0x2\n#define DA9217_VARIANT_VRC\t0x7\n#define DA9130_VARIANT_VRC\t0x0\n#define DA9131_VARIANT_VRC\t0x1\n#define DA9132_VARIANT_VRC\t0x2\n\n#define DA914x_VARIANT_MRC_BASE\t0x0\n#define DA9141_VARIANT_VRC\t0x1\n#define DA9142_VARIANT_VRC\t0x2\n\n \n\n#define DA9121_MASK_OTP_CUSTOMER_ID_CUST_ID\t\t0xFF\n\n \n\n#define DA9121_MASK_OTP_CONFIG_ID_CONFIG_REV\t\t0xFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}