

================================================================
== Vitis HLS Report for 'fifo_awb_17_17_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:10 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.449 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  2089046|  2089148|  6.894 ms|  6.894 ms|  2089047|  2089149|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_AWBhistogram_17_17_1080_1920_1_1_1024_s_fu_116      |AWBhistogram_17_17_1080_1920_1_1_1024_s      |     2060|  1047498|  6.798 us|  3.457 ms|     2060|  1047498|       no|
        |grp_AWBNormalization_17_17_1080_1920_1_1_1024_s_fu_157  |AWBNormalization_17_17_1080_1920_1_1_1024_s  |  2089046|  2089148|  6.894 ms|  6.894 ms|  2089046|  2089148|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.94>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read15 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 5 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_25 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 6 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%impop_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:217]   --->   Operation 7 'alloca' 'impop_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 8 [2/2] (0.94ns)   --->   "%call_ln228 = call void @AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>, i11 %p_read_25, i11 %p_read15, i30 %demosaic_out_data241, i30 %impop_data, i32 %hist0_0, i32 %hist0_1, i32 %hist0_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:228]   --->   Operation 8 'call' 'call_ln228' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln228 = call void @AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>, i11 %p_read_25, i11 %p_read15, i30 %demosaic_out_data241, i30 %impop_data, i32 %hist0_0, i32 %hist0_1, i32 %hist0_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:228]   --->   Operation 9 'call' 'call_ln228' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%thresh_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %thresh"   --->   Operation 10 'read' 'thresh_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%p_read37 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read3"   --->   Operation 11 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%p_read26 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read2"   --->   Operation 12 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (2.30ns)   --->   "%call_ln230 = call void @AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>, i30 %impop_data, i11 %p_read26, i11 %p_read37, i30 %ltm_in_data242, i32 %hist1_0, i32 %hist1_1, i32 %hist1_2, i32 %thresh_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:230]   --->   Operation 13 'call' 'call_ln230' <Predicate = true> <Delay = 2.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18"   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @impop_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i30 %impop_data, i30 %impop_data"   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln230 = call void @AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>, i30 %impop_data, i11 %p_read26, i11 %p_read37, i30 %ltm_in_data242, i32 %hist1_0, i32 %hist1_1, i32 %hist1_2, i32 %thresh_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:230]   --->   Operation 19 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln236 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:236]   --->   Operation 20 'ret' 'ret_ln236' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hist0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read15                 (read                ) [ 00100]
p_read_25                (read                ) [ 00100]
impop_data               (alloca              ) [ 01111]
call_ln228               (call                ) [ 00000]
thresh_read              (read                ) [ 00001]
p_read37                 (read                ) [ 00001]
p_read26                 (read                ) [ 00001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty                    (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln230               (call                ) [ 00000]
ret_ln236                (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hist0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="hist0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hist0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hist1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="hist1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="hist1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="thresh">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="impop_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="impop_data_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="impop_data/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read15_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_25_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="thresh_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thresh_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read37_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read26_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_AWBhistogram_17_17_1080_1920_1_1_1024_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="0" index="3" bw="30" slack="0"/>
<pin id="121" dir="0" index="4" bw="30" slack="0"/>
<pin id="122" dir="0" index="5" bw="32" slack="0"/>
<pin id="123" dir="0" index="6" bw="32" slack="0"/>
<pin id="124" dir="0" index="7" bw="32" slack="0"/>
<pin id="125" dir="0" index="8" bw="32" slack="0"/>
<pin id="126" dir="0" index="9" bw="32" slack="0"/>
<pin id="127" dir="0" index="10" bw="32" slack="0"/>
<pin id="128" dir="0" index="11" bw="32" slack="0"/>
<pin id="129" dir="0" index="12" bw="32" slack="0"/>
<pin id="130" dir="0" index="13" bw="32" slack="0"/>
<pin id="131" dir="0" index="14" bw="32" slack="0"/>
<pin id="132" dir="0" index="15" bw="32" slack="0"/>
<pin id="133" dir="0" index="16" bw="32" slack="0"/>
<pin id="134" dir="0" index="17" bw="32" slack="0"/>
<pin id="135" dir="0" index="18" bw="32" slack="0"/>
<pin id="136" dir="0" index="19" bw="32" slack="0"/>
<pin id="137" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln228/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_AWBNormalization_17_17_1080_1920_1_1_1024_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="30" slack="2"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="0" index="3" bw="11" slack="0"/>
<pin id="162" dir="0" index="4" bw="30" slack="0"/>
<pin id="163" dir="0" index="5" bw="32" slack="0"/>
<pin id="164" dir="0" index="6" bw="32" slack="0"/>
<pin id="165" dir="0" index="7" bw="32" slack="0"/>
<pin id="166" dir="0" index="8" bw="32" slack="0"/>
<pin id="167" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln230/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_read15_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="1"/>
<pin id="178" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_read_25_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="1"/>
<pin id="183" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_25 "/>
</bind>
</comp>

<comp id="186" class="1005" name="impop_data_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="30" slack="0"/>
<pin id="188" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="impop_data "/>
</bind>
</comp>

<comp id="192" class="1005" name="thresh_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thresh_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_read37_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="1"/>
<pin id="199" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_read26_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="1"/>
<pin id="204" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="52" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="50" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="139"><net_src comp="92" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="140"><net_src comp="86" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="116" pin=13"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="116" pin=14"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="116" pin=15"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="116" pin=16"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="116" pin=17"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="116" pin=18"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="116" pin=19"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="110" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="104" pin="2"/><net_sink comp="157" pin=3"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="157" pin=5"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="157" pin=7"/></net>

<net id="175"><net_src comp="98" pin="2"/><net_sink comp="157" pin=8"/></net>

<net id="179"><net_src comp="86" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="184"><net_src comp="92" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="189"><net_src comp="82" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="195"><net_src comp="98" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="157" pin=8"/></net>

<net id="200"><net_src comp="104" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="205"><net_src comp="110" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ltm_in_data242 | {3 4 }
	Port: hist0_0 | {1 2 }
	Port: hist0_1 | {1 2 }
	Port: hist0_2 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {1 2 }
 - Input state : 
	Port: fifo_awb<17, 17, 1080, 1920, 1> : p_read | {1 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : p_read1 | {1 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : demosaic_out_data241 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : p_read2 | {3 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : p_read3 | {3 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : hist1_0 | {3 4 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : hist1_1 | {3 4 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : hist1_2 | {3 4 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : thresh | {3 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {1 2 }
	Port: fifo_awb<17, 17, 1080, 1920, 1> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {1 2 }
  - Chain level:
	State 1
		call_ln228 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_AWBhistogram_17_17_1080_1920_1_1_1024_s_fu_116   |    12   |    0    |  11.823 |   1675  |   948   |
|          | grp_AWBNormalization_17_17_1080_1920_1_1_1024_s_fu_157 |    0    |    17   |  15.799 |   4863  |   3201  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   p_read15_read_fu_86                  |    0    |    0    |    0    |    0    |    0    |
|          |                  p_read_25_read_fu_92                  |    0    |    0    |    0    |    0    |    0    |
|   read   |                 thresh_read_read_fu_98                 |    0    |    0    |    0    |    0    |    0    |
|          |                  p_read37_read_fu_104                  |    0    |    0    |    0    |    0    |    0    |
|          |                  p_read26_read_fu_110                  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    12   |    17   |  27.622 |   6538  |   4149  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| impop_data_reg_186|   30   |
|  p_read15_reg_176 |   11   |
|  p_read26_reg_202 |   11   |
|  p_read37_reg_197 |   11   |
| p_read_25_reg_181 |   11   |
|thresh_read_reg_192|   32   |
+-------------------+--------+
|       Total       |   106  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|   grp_AWBhistogram_17_17_1080_1920_1_1_1024_s_fu_116   |  p1  |   2  |  11  |   22   ||    9    |
|   grp_AWBhistogram_17_17_1080_1920_1_1_1024_s_fu_116   |  p2  |   2  |  11  |   22   ||    9    |
| grp_AWBNormalization_17_17_1080_1920_1_1_1024_s_fu_157 |  p2  |   2  |  11  |   22   ||    9    |
| grp_AWBNormalization_17_17_1080_1920_1_1_1024_s_fu_157 |  p3  |   2  |  11  |   22   ||    9    |
| grp_AWBNormalization_17_17_1080_1920_1_1_1024_s_fu_157 |  p8  |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   152  ||  2.135  ||    45   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   12   |   17   |   27   |  6538  |  4149  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |    -   |   106  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   17   |   29   |  6644  |  4194  |
+-----------+--------+--------+--------+--------+--------+
