#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri May 23 15:15:44 2025
# Process ID: 83840
# Current directory: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent72780 D:\ASUS-PC\Desktop\temporary\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.xpr
# Log file: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/vivado.log
# Journal file: D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.xpr
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD1_SD1_IO {MIO 46 .. 51}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
validate_bd_design
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0} [current_project]
update_ip_catalog
validate_bd_design
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
update_ip_catalog -delete_ip xilinx.com:user:AM2302:1.0 -repo_path d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
update_ip_catalog -rebuild
validate_bd_design -force
validate_bd_design -force
set_property  ip_repo_paths  {d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/ASUS-PC/Desktop/Mini_ctrl_brd_zynq/ip_repo/AM2302_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name Pro_FPGA_ctrl_v1_0_project -directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.tmp/Pro_FPGA_ctrl_v1_0_project d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/ip_repo
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
reset_property IMPORTED_FROM [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/ip/system_Pro_FPGA_ctrl_0_1/system_Pro_FPGA_ctrl_0_1.xci]
validate_bd_design -force
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Pro_FPGA_ctrl:1.0 [get_ips  system_Pro_FPGA_ctrl_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_Pro_FPGA_ctrl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all system_Pro_FPGA_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_rst_ps7_0_125M_0_synth_1 system_Pro_FPGA_ctrl_0_1_synth_1 system_auto_pc_0_synth_1 -jobs 28
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_rst_ps7_0_125M_0_synth_1
wait_on_run system_Pro_FPGA_ctrl_0_1_synth_1
wait_on_run system_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { [ delete_ip_run [get_ips -all system_processing_system7_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_Pro_FPGA_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
launch_runs system_Pro_FPGA_ctrl_0_1_synth_1 system_auto_pc_0_synth_1 -jobs 28
wait_on_run system_Pro_FPGA_ctrl_0_1_synth_1
wait_on_run system_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -top
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -top
write_hw_platform -fixed -include_bit -force -file D:/ASUS-PC/Desktop/temporary/Mini_ctrl_brd_zynq/system_wrapper.xsa
