Analysis & Synthesis report for pulse_picker_div
Thu Dec 19 17:11:12 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Source assignments for lpm_counter:ratetmp_rtl_0
  9. Source assignments for lpm_counter:widetmp_rtl_1
 10. Source assignments for lpm_counter:delaytmp_rtl_2
 11. Parameter Settings for Inferred Entity Instance: lpm_counter:ratetmp_rtl_0
 12. Parameter Settings for Inferred Entity Instance: lpm_counter:widetmp_rtl_1
 13. Parameter Settings for Inferred Entity Instance: lpm_counter:delaytmp_rtl_2
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 19 17:11:12 2013    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; pulse_picker_div                         ;
; Top-level Entity Name       ; pulse_picker_div                         ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 119                                      ;
; Total pins                  ; 16                                       ;
+-----------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                        ;
+----------------------------------------------------------------+------------------+------------------+
; Option                                                         ; Setting          ; Default Value    ;
+----------------------------------------------------------------+------------------+------------------+
; Top-level entity name                                          ; pulse_picker_div ; pulse_picker_div ;
; Family name                                                    ; MAX7000S         ; Stratix II       ;
; Use smart compilation                                          ; Off              ; Off              ;
; Create Debugging Nodes for IP Cores                            ; Off              ; Off              ;
; Preserve fewer node names                                      ; On               ; On               ;
; Disable OpenCore Plus hardware evaluation                      ; Off              ; Off              ;
; Verilog Version                                                ; Verilog_2001     ; Verilog_2001     ;
; VHDL Version                                                   ; VHDL93           ; VHDL93           ;
; State Machine Processing                                       ; Auto             ; Auto             ;
; Safe State Machine                                             ; Off              ; Off              ;
; Extract Verilog State Machines                                 ; On               ; On               ;
; Extract VHDL State Machines                                    ; On               ; On               ;
; Ignore Verilog initial constructs                              ; Off              ; Off              ;
; Iteration limit for constant Verilog loops                     ; 5000             ; 5000             ;
; Iteration limit for non-constant Verilog loops                 ; 250              ; 250              ;
; Add Pass-Through Logic to Inferred RAMs                        ; On               ; On               ;
; Parallel Synthesis                                             ; Off              ; Off              ;
; NOT Gate Push-Back                                             ; On               ; On               ;
; Power-Up Don't Care                                            ; On               ; On               ;
; Remove Duplicate Registers                                     ; On               ; On               ;
; Ignore CARRY Buffers                                           ; Off              ; Off              ;
; Ignore CASCADE Buffers                                         ; Off              ; Off              ;
; Ignore GLOBAL Buffers                                          ; Off              ; Off              ;
; Ignore ROW GLOBAL Buffers                                      ; Off              ; Off              ;
; Ignore LCELL Buffers                                           ; Auto             ; Auto             ;
; Ignore SOFT Buffers                                            ; Off              ; Off              ;
; Limit AHDL Integers to 32 Bits                                 ; Off              ; Off              ;
; Optimization Technique                                         ; Speed            ; Speed            ;
; Allow XOR Gate Usage                                           ; On               ; On               ;
; Auto Logic Cell Insertion                                      ; On               ; On               ;
; Parallel Expander Chain Length                                 ; 4                ; 4                ;
; Auto Parallel Expanders                                        ; On               ; On               ;
; Auto Open-Drain Pins                                           ; On               ; On               ;
; Auto Resource Sharing                                          ; Off              ; Off              ;
; Maximum Fan-in Per Macrocell                                   ; 100              ; 100              ;
; Use LogicLock Constraints during Resource Balancing            ; On               ; On               ;
; Ignore translate_off and synthesis_off directives              ; Off              ; Off              ;
; Show Parameter Settings Tables in Synthesis Report             ; On               ; On               ;
; HDL message level                                              ; Level2           ; Level2           ;
; Suppress Register Optimization Related Messages                ; Off              ; Off              ;
; Number of Removed Registers Reported in Synthesis Report       ; 100              ; 100              ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100              ; 100              ;
; Block Design Naming                                            ; Auto             ; Auto             ;
; Synthesis Effort                                               ; Auto             ; Auto             ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On               ; On               ;
; Analysis & Synthesis Message Level                             ; Medium           ; Medium           ;
+----------------------------------------------------------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                            ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------+
; pulse_picker_div.vhd             ; yes             ; Auto-Found VHDL File  ; D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd                 ;
; lpm_counter.tdf                  ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction          ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 119                  ;
; Total registers      ; 60                   ;
; I/O pins             ; 16                   ;
; Shareable expanders  ; 23                   ;
; Parallel expanders   ; 4                    ;
; Maximum fan-out node ; mode                 ;
; Maximum fan-out      ; 36                   ;
; Total fan-out        ; 831                  ;
; Average fan-out      ; 5.26                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                               ;
+---------------------------------+------------+------+----------------------------------------------+--------------+
; Compilation Hierarchy Node      ; Macrocells ; Pins ; Full Hierarchy Name                          ; Library Name ;
+---------------------------------+------------+------+----------------------------------------------+--------------+
; |pulse_picker_div               ; 119        ; 16   ; |pulse_picker_div                            ; work         ;
;    |lpm_counter:delaytmp_rtl_2| ; 8          ; 0    ; |pulse_picker_div|lpm_counter:delaytmp_rtl_2 ; work         ;
;    |lpm_counter:ratetmp_rtl_0|  ; 45         ; 0    ; |pulse_picker_div|lpm_counter:ratetmp_rtl_0  ; work         ;
;    |lpm_counter:widetmp_rtl_1|  ; 21         ; 0    ; |pulse_picker_div|lpm_counter:widetmp_rtl_1  ; work         ;
+---------------------------------+------------+------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; delayflag[1]                                       ; delayflag[1]~0      ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------+
; Source assignments for lpm_counter:ratetmp_rtl_0 ;
+---------------------------+-------+------+-------+
; Assignment                ; Value ; From ; To    ;
+---------------------------+-------+------+-------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -     ;
+---------------------------+-------+------+-------+


+--------------------------------------------------+
; Source assignments for lpm_counter:widetmp_rtl_1 ;
+---------------------------+-------+------+-------+
; Assignment                ; Value ; From ; To    ;
+---------------------------+-------+------+-------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -     ;
+---------------------------+-------+------+-------+


+---------------------------------------------------+
; Source assignments for lpm_counter:delaytmp_rtl_2 ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -      ;
+---------------------------+-------+------+--------+


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:ratetmp_rtl_0 ;
+------------------------+-------------------+-------------------------------+
; Parameter Name         ; Value             ; Type                          ;
+------------------------+-------------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                ;
; LPM_WIDTH              ; 16                ; Untyped                       ;
; LPM_DIRECTION          ; UP                ; Untyped                       ;
; LPM_MODULUS            ; 0                 ; Untyped                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                       ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                       ;
+------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:widetmp_rtl_1 ;
+------------------------+-------------------+-------------------------------+
; Parameter Name         ; Value             ; Type                          ;
+------------------------+-------------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                ;
; LPM_WIDTH              ; 8                 ; Untyped                       ;
; LPM_DIRECTION          ; UP                ; Untyped                       ;
; LPM_MODULUS            ; 0                 ; Untyped                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                       ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                       ;
+------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:delaytmp_rtl_2 ;
+------------------------+-------------------+--------------------------------+
; Parameter Name         ; Value             ; Type                           ;
+------------------------+-------------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                 ;
; LPM_WIDTH              ; 8                 ; Untyped                        ;
; LPM_DIRECTION          ; UP                ; Untyped                        ;
; LPM_MODULUS            ; 0                 ; Untyped                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                        ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                        ;
+------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Dec 19 17:11:10 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pulse_picker_div -c pulse_picker_div
Warning: Using design file pulse_picker_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pulse_picker_div-a
    Info: Found entity 1: pulse_picker_div
Info: Elaborating entity "pulse_picker_div" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at pulse_picker_div.vhd(91): signal "delayflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pulse_picker_div.vhd(105): signal "flagtmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pulse_picker_div.vhd(109): signal "delaytmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at pulse_picker_div.vhd(101): inferring latch(es) for signal or variable "delayflag", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at pulse_picker_div.vhd(126): signal "delayflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "delayflag[0]" at pulse_picker_div.vhd(101)
Info (10041): Inferred latch for "delayflag[1]" at pulse_picker_div.vhd(101)
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: "ratetmp[0]~32"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "widetmp[0]~16"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "delaytmp[0]~16"
Info: Elaborated megafunction instantiation "lpm_counter:ratetmp_rtl_0"
Info: Instantiated megafunction "lpm_counter:ratetmp_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:widetmp_rtl_1"
Info: Instantiated megafunction "lpm_counter:widetmp_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:delaytmp_rtl_2"
Info: Instantiated megafunction "lpm_counter:delaytmp_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "CLK" to global clock signal
    Info: Promoted clock signal driven by pin "ENABLE" to global clock signal
Info: Implemented 158 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 2 output pins
    Info: Implemented 119 macrocells
    Info: Implemented 23 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Thu Dec 19 17:11:12 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


