### About me
- Hi, Iâ€™m Nelson Campos, a Senior Hardware Hardware Design Engineer working with Image Signal Processors at ARM in Manchester.
- I hold a BSc and MSc in EE and a PhD in CS. 
- Iâ€™m interested in Digital Hardware Design and Verification, Digital Signal Processing, Vision Systems and Computer Arithmetic.
- ðŸ“« You can reach me on Linkedin: https://linkedin.com/in/nelsoncsc
- ðŸŒŽ My personal blog: https://sistenix.com 

### GitHub Stats
<div>
  <a href="https://github.com/nelsoncsc">
  <img height="160em" src="https://gitreadmestats.ronilsonalves.com/api?username=nelsoncsc&layout=compact&show_icons=true&theme=dark&include_all_commits=true&count_private=true">
  <img height="160em" src="https://gitreadmestats.ronilsonalves.com/api/top-langs/?username=nelsoncsc&layout=compact&langs_count=7&theme=dark"></a>
</div>

### Publications
- [Framework for rapid hardware prototyping using custom floating-point arithmetic](https://e.pcloud.link/publink/show?code=XZLOsPZRDNJDUxbQ2Rvd3hNlCeMSpLmIez7) <br>
**Nelson Campos** PhD Thesis. <br> Loughborough University, United Kingdom.
- [FPGA Implementation of a Custom Floating-Point Library](https://sistenix.com/INTELLISYS_2022.pdf) <br>
**Nelson Campos**, Eran Edirisinghe, Shaheen Fatima, Slava Chesnokov, Alexis Lluis <br> Intellisys 2022. Springer, Cham.
- [FPGA Implementation of Custom Floating-Point Logarithm and Division](https://sistenix.com/ARC_2021.pdf) <br>
**Nelson Campos**, Slava Chesnokov, Eran Edirisinghe, Alexis Lluis <br> ARC 2021. Springer, Cham.
- [Uma metodologia de projeto e validaÃ§Ã£o de sistemas de detecÃ§Ã£o de faces](https://sistenix.com/MSc_Thesis.pdf) <br>
**Nelson Campos** MSc Thesis (in Portuguese). <br> Universidade Federal de Campina Grande, Brazil.
- [A Framework for Design and Validation of Face Detection Systems](https://sistenix.com/nelson_framework.pdf) <br>
**Nelson Campos**, Heron Monteiro, Alisson Brito, Antonio M. N. Lima, Elmar Melcher,
Marcos Morais <br> IEEE CHILECON 2017, PucÃ³n, Chile.
- [Energy Consumption Measurement of an FPGA Full-HD Video Processing Platform](https://sistenix.com/WCAS_2017.pdf) <br>
Heron A. Monteiro, **Nelson C. S**. Campos, Jozias P. Oliveira, Antonio Marcus N. Lima,
Alisson V. Brito, Elmar U. K. Melcher <br> WCAS 2017, Fortaleza, Brazil.
- [A 4-MHz parameterized Logarithm-Square Root IP-Core](https://sistenix.com/SQRTLOG_IPSOC_2016.pdf) <br>
**Nelson Campos**, Roberto Costa, Elton Costa, Gutemberg Junior, Elmar Melcher <br> IPSOC 2016, Grenoble, France.
