
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081dc  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080083a0  080083a0  000093a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087bc  080087bc  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080087bc  080087bc  000097bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087c4  080087c4  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087c4  080087c4  000097c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087c8  080087c8  000097c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  080087cc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  200401d4  080089a0  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040440  080089a0  0000a440  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010582  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023ff  00000000  00000000  0001a786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d28  00000000  00000000  0001cb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a01  00000000  00000000  0001d8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be4f  00000000  00000000  0001e2b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010632  00000000  00000000  0004a100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010f7c5  00000000  00000000  0005a732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169ef7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f4  00000000  00000000  00169f3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0016e530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008384 	.word	0x08008384

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	08008384 	.word	0x08008384

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
 8000f18:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f1a:	4b29      	ldr	r3, [pc, #164]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f1c:	4a29      	ldr	r2, [pc, #164]	@ (8000fc4 <MX_ADC1_Init+0xc0>)
 8000f1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f20:	4b27      	ldr	r3, [pc, #156]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f26:	4b26      	ldr	r3, [pc, #152]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2c:	4b24      	ldr	r3, [pc, #144]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f32:	4b23      	ldr	r3, [pc, #140]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f44:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f58:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f64:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f72:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f7a:	4811      	ldr	r0, [pc, #68]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f7c:	f001 f810 	bl	8001fa0 <HAL_ADC_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f86:	f000 fb91 	bl	80016ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <MX_ADC1_Init+0xc4>)
 8000f8c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f8e:	2306      	movs	r3, #6
 8000f90:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f96:	237f      	movs	r3, #127	@ 0x7f
 8000f98:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa2:	463b      	mov	r3, r7
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4806      	ldr	r0, [pc, #24]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000fa8:	f001 fa40 	bl	800242c <HAL_ADC_ConfigChannel>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb2:	f000 fb7b 	bl	80016ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200401f0 	.word	0x200401f0
 8000fc4:	50040000 	.word	0x50040000
 8000fc8:	04300002 	.word	0x04300002

08000fcc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b0b0      	sub	sp, #192	@ 0xc0
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	2294      	movs	r2, #148	@ 0x94
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f005 fb37 	bl	8006660 <memset>
  if(adcHandle->Instance==ADC1)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a42      	ldr	r2, [pc, #264]	@ (8001100 <HAL_ADC_MspInit+0x134>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d17d      	bne.n	80010f8 <HAL_ADC_MspInit+0x12c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ffc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001000:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001002:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001006:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800100a:	2301      	movs	r3, #1
 800100c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800100e:	2301      	movs	r3, #1
 8001010:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001012:	2308      	movs	r3, #8
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001016:	2302      	movs	r3, #2
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800101a:	2302      	movs	r3, #2
 800101c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800101e:	2302      	movs	r3, #2
 8001020:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001022:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001028:	f107 0318 	add.w	r3, r7, #24
 800102c:	4618      	mov	r0, r3
 800102e:	f003 f8a3 	bl	8004178 <HAL_RCCEx_PeriphCLKConfig>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001038:	f000 fb38 	bl	80016ac <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800103c:	4b31      	ldr	r3, [pc, #196]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800103e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001040:	4a30      	ldr	r2, [pc, #192]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001042:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001046:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001048:	4b2e      	ldr	r3, [pc, #184]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800104a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001054:	4b2b      	ldr	r3, [pc, #172]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001058:	4a2a      	ldr	r2, [pc, #168]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001060:	4b28      	ldr	r3, [pc, #160]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b25      	ldr	r3, [pc, #148]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001070:	4a24      	ldr	r2, [pc, #144]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001078:	4b22      	ldr	r3, [pc, #136]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001084:	4b1f      	ldr	r3, [pc, #124]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001088:	4a1e      	ldr	r2, [pc, #120]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800108a:	f043 0302 	orr.w	r3, r3, #2
 800108e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001090:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800109c:	233f      	movs	r3, #63	@ 0x3f
 800109e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010a2:	230b      	movs	r3, #11
 80010a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ae:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010b2:	4619      	mov	r1, r3
 80010b4:	4814      	ldr	r0, [pc, #80]	@ (8001108 <HAL_ADC_MspInit+0x13c>)
 80010b6:	f001 ff21 	bl	8002efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80010ba:	230a      	movs	r3, #10
 80010bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010c0:	230b      	movs	r3, #11
 80010c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010d0:	4619      	mov	r1, r3
 80010d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d6:	f001 ff11 	bl	8002efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010da:	2302      	movs	r3, #2
 80010dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010e0:	230b      	movs	r3, #11
 80010e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010f0:	4619      	mov	r1, r3
 80010f2:	4806      	ldr	r0, [pc, #24]	@ (800110c <HAL_ADC_MspInit+0x140>)
 80010f4:	f001 ff02 	bl	8002efc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010f8:	bf00      	nop
 80010fa:	37c0      	adds	r7, #192	@ 0xc0
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	50040000 	.word	0x50040000
 8001104:	40021000 	.word	0x40021000
 8001108:	48000800 	.word	0x48000800
 800110c:	48000400 	.word	0x48000400

08001110 <MX_GPIO_Init>:
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08e      	sub	sp, #56	@ 0x38
 8001114:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
 8001124:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001126:	4bb1      	ldr	r3, [pc, #708]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	4ab0      	ldr	r2, [pc, #704]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 800112c:	f043 0310 	orr.w	r3, r3, #16
 8001130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001132:	4bae      	ldr	r3, [pc, #696]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	623b      	str	r3, [r7, #32]
 800113c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	4bab      	ldr	r3, [pc, #684]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	4aaa      	ldr	r2, [pc, #680]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114a:	4ba8      	ldr	r3, [pc, #672]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	f003 0304 	and.w	r3, r3, #4
 8001152:	61fb      	str	r3, [r7, #28]
 8001154:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001156:	4ba5      	ldr	r3, [pc, #660]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	4aa4      	ldr	r2, [pc, #656]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 800115c:	f043 0320 	orr.w	r3, r3, #32
 8001160:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001162:	4ba2      	ldr	r3, [pc, #648]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	f003 0320 	and.w	r3, r3, #32
 800116a:	61bb      	str	r3, [r7, #24]
 800116c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800116e:	4b9f      	ldr	r3, [pc, #636]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	4a9e      	ldr	r2, [pc, #632]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001174:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800117a:	4b9c      	ldr	r3, [pc, #624]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b99      	ldr	r3, [pc, #612]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	4a98      	ldr	r2, [pc, #608]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001192:	4b96      	ldr	r3, [pc, #600]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	4b93      	ldr	r3, [pc, #588]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a92      	ldr	r2, [pc, #584]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b90      	ldr	r3, [pc, #576]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011b6:	4b8d      	ldr	r3, [pc, #564]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	4a8c      	ldr	r2, [pc, #560]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011bc:	f043 0308 	orr.w	r3, r3, #8
 80011c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c2:	4b8a      	ldr	r3, [pc, #552]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	f003 0308 	and.w	r3, r3, #8
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011ce:	4b87      	ldr	r3, [pc, #540]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d2:	4a86      	ldr	r2, [pc, #536]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011da:	4b84      	ldr	r3, [pc, #528]	@ (80013ec <MX_GPIO_Init+0x2dc>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80011e6:	f002 f8df 	bl	80033a8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011ea:	230c      	movs	r3, #12
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	2302      	movs	r3, #2
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80011fa:	230d      	movs	r3, #13
 80011fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001202:	4619      	mov	r1, r3
 8001204:	487a      	ldr	r0, [pc, #488]	@ (80013f0 <MX_GPIO_Init+0x2e0>)
 8001206:	f001 fe79 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800120a:	2307      	movs	r3, #7
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120e:	2312      	movs	r3, #18
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001216:	2303      	movs	r3, #3
 8001218:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800121a:	2304      	movs	r3, #4
 800121c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800121e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001222:	4619      	mov	r1, r3
 8001224:	4873      	ldr	r0, [pc, #460]	@ (80013f4 <MX_GPIO_Init+0x2e4>)
 8001226:	f001 fe69 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800123a:	230d      	movs	r3, #13
 800123c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800123e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001242:	4619      	mov	r1, r3
 8001244:	486b      	ldr	r0, [pc, #428]	@ (80013f4 <MX_GPIO_Init+0x2e4>)
 8001246:	f001 fe59 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800124a:	2301      	movs	r3, #1
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800125a:	2301      	movs	r3, #1
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001262:	4619      	mov	r1, r3
 8001264:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001268:	f001 fe48 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800126c:	23f0      	movs	r3, #240	@ 0xf0
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001278:	2303      	movs	r3, #3
 800127a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800127c:	2305      	movs	r3, #5
 800127e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800128a:	f001 fe37 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800128e:	2301      	movs	r3, #1
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800129e:	2302      	movs	r3, #2
 80012a0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a6:	4619      	mov	r1, r3
 80012a8:	4853      	ldr	r0, [pc, #332]	@ (80013f8 <MX_GPIO_Init+0x2e8>)
 80012aa:	f001 fe27 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80012ae:	2344      	movs	r3, #68	@ 0x44
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012b2:	2303      	movs	r3, #3
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012be:	4619      	mov	r1, r3
 80012c0:	484d      	ldr	r0, [pc, #308]	@ (80013f8 <MX_GPIO_Init+0x2e8>)
 80012c2:	f001 fe1b 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012c6:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012cc:	2302      	movs	r3, #2
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d4:	2300      	movs	r3, #0
 80012d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80012d8:	2301      	movs	r3, #1
 80012da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e0:	4619      	mov	r1, r3
 80012e2:	4843      	ldr	r0, [pc, #268]	@ (80013f0 <MX_GPIO_Init+0x2e0>)
 80012e4:	f001 fe0a 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80012e8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80012fa:	2303      	movs	r3, #3
 80012fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001302:	4619      	mov	r1, r3
 8001304:	483a      	ldr	r0, [pc, #232]	@ (80013f0 <MX_GPIO_Init+0x2e0>)
 8001306:	f001 fdf9 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800130a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800130e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800131c:	2301      	movs	r3, #1
 800131e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001320:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001324:	4619      	mov	r1, r3
 8001326:	4834      	ldr	r0, [pc, #208]	@ (80013f8 <MX_GPIO_Init+0x2e8>)
 8001328:	f001 fde8 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800132c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800133e:	230d      	movs	r3, #13
 8001340:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001342:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001346:	4619      	mov	r1, r3
 8001348:	482b      	ldr	r0, [pc, #172]	@ (80013f8 <MX_GPIO_Init+0x2e8>)
 800134a:	f001 fdd7 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800134e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001360:	230e      	movs	r3, #14
 8001362:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001368:	4619      	mov	r1, r3
 800136a:	4823      	ldr	r0, [pc, #140]	@ (80013f8 <MX_GPIO_Init+0x2e8>)
 800136c:	f001 fdc6 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001370:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001376:	2302      	movs	r3, #2
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137e:	2303      	movs	r3, #3
 8001380:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001382:	2307      	movs	r3, #7
 8001384:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800138a:	4619      	mov	r1, r3
 800138c:	481b      	ldr	r0, [pc, #108]	@ (80013fc <MX_GPIO_Init+0x2ec>)
 800138e:	f001 fdb5 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001392:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001398:	2302      	movs	r3, #2
 800139a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	2300      	movs	r3, #0
 80013a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80013a4:	2302      	movs	r3, #2
 80013a6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ac:	4619      	mov	r1, r3
 80013ae:	4813      	ldr	r0, [pc, #76]	@ (80013fc <MX_GPIO_Init+0x2ec>)
 80013b0:	f001 fda4 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013b4:	2340      	movs	r3, #64	@ 0x40
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	2302      	movs	r3, #2
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80013c4:	230d      	movs	r3, #13
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013cc:	4619      	mov	r1, r3
 80013ce:	480c      	ldr	r0, [pc, #48]	@ (8001400 <MX_GPIO_Init+0x2f0>)
 80013d0:	f001 fd94 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013d4:	2380      	movs	r3, #128	@ 0x80
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013e4:	2302      	movs	r3, #2
 80013e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80013e8:	e00c      	b.n	8001404 <MX_GPIO_Init+0x2f4>
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	48001000 	.word	0x48001000
 80013f4:	48001400 	.word	0x48001400
 80013f8:	48000400 	.word	0x48000400
 80013fc:	48000c00 	.word	0x48000c00
 8001400:	48000800 	.word	0x48000800
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001404:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001408:	4619      	mov	r1, r3
 800140a:	484c      	ldr	r0, [pc, #304]	@ (800153c <MX_GPIO_Init+0x42c>)
 800140c:	f001 fd76 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001410:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001416:	2302      	movs	r3, #2
 8001418:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001422:	230c      	movs	r3, #12
 8001424:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001426:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142a:	4619      	mov	r1, r3
 800142c:	4843      	ldr	r0, [pc, #268]	@ (800153c <MX_GPIO_Init+0x42c>)
 800142e:	f001 fd65 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001432:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001438:	2302      	movs	r3, #2
 800143a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001440:	2303      	movs	r3, #3
 8001442:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001444:	230a      	movs	r3, #10
 8001446:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800144c:	4619      	mov	r1, r3
 800144e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001452:	f001 fd53 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001456:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800145a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145c:	2300      	movs	r3, #0
 800145e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001468:	4619      	mov	r1, r3
 800146a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800146e:	f001 fd45 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001472:	2301      	movs	r3, #1
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001482:	2309      	movs	r3, #9
 8001484:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800148a:	4619      	mov	r1, r3
 800148c:	482c      	ldr	r0, [pc, #176]	@ (8001540 <MX_GPIO_Init+0x430>)
 800148e:	f001 fd35 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001492:	2304      	movs	r3, #4
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80014a2:	230c      	movs	r3, #12
 80014a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	4824      	ldr	r0, [pc, #144]	@ (8001540 <MX_GPIO_Init+0x430>)
 80014ae:	f001 fd25 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014b2:	2378      	movs	r3, #120	@ 0x78
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014be:	2303      	movs	r3, #3
 80014c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014c2:	2307      	movs	r3, #7
 80014c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ca:	4619      	mov	r1, r3
 80014cc:	481c      	ldr	r0, [pc, #112]	@ (8001540 <MX_GPIO_Init+0x430>)
 80014ce:	f001 fd15 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80014d2:	2338      	movs	r3, #56	@ 0x38
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	2302      	movs	r3, #2
 80014d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014de:	2303      	movs	r3, #3
 80014e0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014e2:	2306      	movs	r3, #6
 80014e4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ea:	4619      	mov	r1, r3
 80014ec:	4815      	ldr	r0, [pc, #84]	@ (8001544 <MX_GPIO_Init+0x434>)
 80014ee:	f001 fd05 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014f8:	2312      	movs	r3, #18
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001500:	2303      	movs	r3, #3
 8001502:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001504:	2304      	movs	r3, #4
 8001506:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800150c:	4619      	mov	r1, r3
 800150e:	480d      	ldr	r0, [pc, #52]	@ (8001544 <MX_GPIO_Init+0x434>)
 8001510:	f001 fcf4 	bl	8002efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001514:	2301      	movs	r3, #1
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001518:	2302      	movs	r3, #2
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001520:	2300      	movs	r3, #0
 8001522:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001524:	2302      	movs	r3, #2
 8001526:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001528:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800152c:	4619      	mov	r1, r3
 800152e:	4806      	ldr	r0, [pc, #24]	@ (8001548 <MX_GPIO_Init+0x438>)
 8001530:	f001 fce4 	bl	8002efc <HAL_GPIO_Init>

}
 8001534:	bf00      	nop
 8001536:	3738      	adds	r7, #56	@ 0x38
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	48000800 	.word	0x48000800
 8001540:	48000c00 	.word	0x48000c00
 8001544:	48000400 	.word	0x48000400
 8001548:	48001000 	.word	0x48001000

0800154c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  printf("Reading ADC Value...\r\n");
 8001550:	480a      	ldr	r0, [pc, #40]	@ (800157c <main+0x30>)
 8001552:	f004 ffa5 	bl	80064a0 <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f000 fab0 	bl	8001aba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f811 	bl	8001580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f7ff fdd7 	bl	8001110 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001562:	f000 f9d5 	bl	8001910 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001566:	f7ff fccd 	bl	8000f04 <MX_ADC1_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

    readVals(); 
 800156a:	f000 f861 	bl	8001630 <readVals>
    HAL_Delay(500);
 800156e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001572:	f000 fb17 	bl	8001ba4 <HAL_Delay>
    readVals(); 
 8001576:	bf00      	nop
 8001578:	e7f7      	b.n	800156a <main+0x1e>
 800157a:	bf00      	nop
 800157c:	080083a0 	.word	0x080083a0

08001580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b096      	sub	sp, #88	@ 0x58
 8001584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	2244      	movs	r2, #68	@ 0x44
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f005 f866 	bl	8006660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001594:	463b      	mov	r3, r7
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
 80015a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80015a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015a6:	f001 fe5b 	bl	8003260 <HAL_PWREx_ControlVoltageScaling>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80015b0:	f000 f87c 	bl	80016ac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80015b4:	2310      	movs	r3, #16
 80015b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80015c0:	2360      	movs	r3, #96	@ 0x60
 80015c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	4618      	mov	r0, r3
 80015ce:	f001 fefb 	bl	80033c8 <HAL_RCC_OscConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80015d8:	f000 f868 	bl	80016ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015dc:	230f      	movs	r3, #15
 80015de:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015f0:	463b      	mov	r3, r7
 80015f2:	2100      	movs	r1, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f002 fb01 	bl	8003bfc <HAL_RCC_ClockConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001600:	f000 f854 	bl	80016ac <Error_Handler>
  }
}
 8001604:	bf00      	nop
 8001606:	3758      	adds	r7, #88	@ 0x58
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <__io_putchar>:

/* USER CODE BEGIN 4 */
//Neded for printf to work over UART
int __io_putchar(int ch)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 8001614:	1d39      	adds	r1, r7, #4
 8001616:	230a      	movs	r3, #10
 8001618:	2201      	movs	r2, #1
 800161a:	4804      	ldr	r0, [pc, #16]	@ (800162c <__io_putchar+0x20>)
 800161c:	f003 fb14 	bl	8004c48 <HAL_UART_Transmit>
    return ch;
 8001620:	687b      	ldr	r3, [r7, #4]
}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	2004025c 	.word	0x2004025c

08001630 <readVals>:

void readVals(void){
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
	uint32_t adcVal = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
	float voltage;
	HAL_StatusTypeDef status;

	status = HAL_ADC_Start(&hadc1);
 800163a:	4818      	ldr	r0, [pc, #96]	@ (800169c <readVals+0x6c>)
 800163c:	f000 fdf6 	bl	800222c <HAL_ADC_Start>
 8001640:	4603      	mov	r3, r0
 8001642:	72fb      	strb	r3, [r7, #11]
      if (status != HAL_OK)
 8001644:	7afb      	ldrb	r3, [r7, #11]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <readVals+0x1e>
      {
        Error_Handler();
 800164a:	f000 f82f 	bl	80016ac <Error_Handler>
      }
      //poll for conversion complete
      if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800164e:	210a      	movs	r1, #10
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <readVals+0x6c>)
 8001652:	f000 fe4e 	bl	80022f2 <HAL_ADC_PollForConversion>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11a      	bne.n	8001692 <readVals+0x62>
      {
        //get the converted value
        adcVal = HAL_ADC_GetValue(&hadc1);
 800165c:	480f      	ldr	r0, [pc, #60]	@ (800169c <readVals+0x6c>)
 800165e:	f000 fed7 	bl	8002410 <HAL_ADC_GetValue>
 8001662:	60f8      	str	r0, [r7, #12]
        voltage = (adcVal / 4095.0f) * 3.3f; //assuming a 12-bit ADC and 3.3V reference
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	ee07 3a90 	vmov	s15, r3
 800166a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800166e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80016a0 <readVals+0x70>
 8001672:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001676:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80016a4 <readVals+0x74>
 800167a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800167e:	edc7 7a01 	vstr	s15, [r7, #4]
        printf("Printing voltage: %.2f V\r\n", voltage);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7fe ff78 	bl	8000578 <__aeabi_f2d>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4806      	ldr	r0, [pc, #24]	@ (80016a8 <readVals+0x78>)
 800168e:	f004 fe9f 	bl	80063d0 <iprintf>
      }
}
 8001692:	bf00      	nop
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200401f0 	.word	0x200401f0
 80016a0:	457ff000 	.word	0x457ff000
 80016a4:	40533333 	.word	0x40533333
 80016a8:	080083b8 	.word	0x080083b8

080016ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b0:	b672      	cpsid	i
}
 80016b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <Error_Handler+0x8>

080016b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <HAL_MspInit+0x44>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c2:	4a0e      	ldr	r2, [pc, #56]	@ (80016fc <HAL_MspInit+0x44>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80016ca:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <HAL_MspInit+0x44>)
 80016cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d6:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <HAL_MspInit+0x44>)
 80016d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016da:	4a08      	ldr	r2, [pc, #32]	@ (80016fc <HAL_MspInit+0x44>)
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80016e2:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <HAL_MspInit+0x44>)
 80016e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000

08001700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <NMI_Handler+0x4>

08001708 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <HardFault_Handler+0x4>

08001710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <MemManage_Handler+0x4>

08001718 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <BusFault_Handler+0x4>

08001720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <UsageFault_Handler+0x4>

08001728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001756:	f000 fa05 	bl	8001b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}

0800175e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  return 1;
 8001762:	2301      	movs	r3, #1
}
 8001764:	4618      	mov	r0, r3
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <_kill>:

int _kill(int pid, int sig)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001778:	f004 ffc4 	bl	8006704 <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	2216      	movs	r2, #22
 8001780:	601a      	str	r2, [r3, #0]
  return -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <_exit>:

void _exit (int status)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001796:	f04f 31ff 	mov.w	r1, #4294967295
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ffe7 	bl	800176e <_kill>
  while (1) {}    /* Make sure we hang here */
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <_exit+0x12>

080017a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	e00a      	b.n	80017cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017b6:	f3af 8000 	nop.w
 80017ba:	4601      	mov	r1, r0
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	b2ca      	uxtb	r2, r1
 80017c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	3301      	adds	r3, #1
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	dbf0      	blt.n	80017b6 <_read+0x12>
  }

  return len;
 80017d4:	687b      	ldr	r3, [r7, #4]
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	e009      	b.n	8001804 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	60ba      	str	r2, [r7, #8]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff ff07 	bl	800160c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	3301      	adds	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	429a      	cmp	r2, r3
 800180a:	dbf1      	blt.n	80017f0 <_write+0x12>
  }
  return len;
 800180c:	687b      	ldr	r3, [r7, #4]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_close>:

int _close(int file)
{
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800183e:	605a      	str	r2, [r3, #4]
  return 0;
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <_isatty>:

int _isatty(int file)
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001856:	2301      	movs	r3, #1
}
 8001858:	4618      	mov	r0, r3
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001888:	4a14      	ldr	r2, [pc, #80]	@ (80018dc <_sbrk+0x5c>)
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <_sbrk+0x60>)
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001894:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800189c:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <_sbrk+0x64>)
 800189e:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <_sbrk+0x68>)
 80018a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a2:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d207      	bcs.n	80018c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b0:	f004 ff28 	bl	8006704 <__errno>
 80018b4:	4603      	mov	r3, r0
 80018b6:	220c      	movs	r2, #12
 80018b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	e009      	b.n	80018d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c6:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	4a05      	ldr	r2, [pc, #20]	@ (80018e4 <_sbrk+0x64>)
 80018d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	200a0000 	.word	0x200a0000
 80018e0:	00000400 	.word	0x00000400
 80018e4:	20040258 	.word	0x20040258
 80018e8:	20040440 	.word	0x20040440

080018ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <SystemInit+0x20>)
 80018f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f6:	4a05      	ldr	r2, [pc, #20]	@ (800190c <SystemInit+0x20>)
 80018f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001914:	4b22      	ldr	r3, [pc, #136]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001916:	4a23      	ldr	r2, [pc, #140]	@ (80019a4 <MX_LPUART1_UART_Init+0x94>)
 8001918:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800191a:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800191c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001920:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b1d      	ldr	r3, [pc, #116]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800192e:	4b1c      	ldr	r3, [pc, #112]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001940:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001942:	2200      	movs	r2, #0
 8001944:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001946:	4b16      	ldr	r3, [pc, #88]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001948:	2200      	movs	r2, #0
 800194a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800194c:	4b14      	ldr	r3, [pc, #80]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800194e:	2200      	movs	r2, #0
 8001950:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001952:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 8001954:	2200      	movs	r2, #0
 8001956:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001958:	4811      	ldr	r0, [pc, #68]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800195a:	f003 f925 	bl	8004ba8 <HAL_UART_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001964:	f7ff fea2 	bl	80016ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001968:	2100      	movs	r1, #0
 800196a:	480d      	ldr	r0, [pc, #52]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800196c:	f003 ff4e 	bl	800580c <HAL_UARTEx_SetTxFifoThreshold>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001976:	f7ff fe99 	bl	80016ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800197a:	2100      	movs	r1, #0
 800197c:	4808      	ldr	r0, [pc, #32]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800197e:	f003 ff83 	bl	8005888 <HAL_UARTEx_SetRxFifoThreshold>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001988:	f7ff fe90 	bl	80016ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800198c:	4804      	ldr	r0, [pc, #16]	@ (80019a0 <MX_LPUART1_UART_Init+0x90>)
 800198e:	f003 ff04 	bl	800579a <HAL_UARTEx_DisableFifoMode>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001998:	f7ff fe88 	bl	80016ac <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	2004025c 	.word	0x2004025c
 80019a4:	40008000 	.word	0x40008000

080019a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b0ae      	sub	sp, #184	@ 0xb8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	2294      	movs	r2, #148	@ 0x94
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f004 fe49 	bl	8006660 <memset>
  if(uartHandle->Instance==LPUART1)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a22      	ldr	r2, [pc, #136]	@ (8001a5c <HAL_UART_MspInit+0xb4>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d13d      	bne.n	8001a54 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80019d8:	2320      	movs	r3, #32
 80019da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80019dc:	2300      	movs	r3, #0
 80019de:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e0:	f107 0310 	add.w	r3, r7, #16
 80019e4:	4618      	mov	r0, r3
 80019e6:	f002 fbc7 	bl	8004178 <HAL_RCCEx_PeriphCLKConfig>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019f0:	f7ff fe5c 	bl	80016ac <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80019f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a60 <HAL_UART_MspInit+0xb8>)
 80019f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f8:	4a19      	ldr	r2, [pc, #100]	@ (8001a60 <HAL_UART_MspInit+0xb8>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <HAL_UART_MspInit+0xb8>)
 8001a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a0c:	4b14      	ldr	r3, [pc, #80]	@ (8001a60 <HAL_UART_MspInit+0xb8>)
 8001a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a10:	4a13      	ldr	r2, [pc, #76]	@ (8001a60 <HAL_UART_MspInit+0xb8>)
 8001a12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a18:	4b11      	ldr	r3, [pc, #68]	@ (8001a60 <HAL_UART_MspInit+0xb8>)
 8001a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a20:	60bb      	str	r3, [r7, #8]
 8001a22:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001a24:	f001 fcc0 	bl	80033a8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001a28:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a30:	2302      	movs	r3, #2
 8001a32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a42:	2308      	movs	r3, #8
 8001a44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a48:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4805      	ldr	r0, [pc, #20]	@ (8001a64 <HAL_UART_MspInit+0xbc>)
 8001a50:	f001 fa54 	bl	8002efc <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001a54:	bf00      	nop
 8001a56:	37b8      	adds	r7, #184	@ 0xb8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40008000 	.word	0x40008000
 8001a60:	40021000 	.word	0x40021000
 8001a64:	48001800 	.word	0x48001800

08001a68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001aa0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a6c:	f7ff ff3e 	bl	80018ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a70:	480c      	ldr	r0, [pc, #48]	@ (8001aa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a72:	490d      	ldr	r1, [pc, #52]	@ (8001aa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a74:	4a0d      	ldr	r2, [pc, #52]	@ (8001aac <LoopForever+0xe>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a78:	e002      	b.n	8001a80 <LoopCopyDataInit>

08001a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7e:	3304      	adds	r3, #4

08001a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a84:	d3f9      	bcc.n	8001a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a88:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab4 <LoopForever+0x16>)
  movs r3, #0
 8001a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a8c:	e001      	b.n	8001a92 <LoopFillZerobss>

08001a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a90:	3204      	adds	r2, #4

08001a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a94:	d3fb      	bcc.n	8001a8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a96:	f004 fe3b 	bl	8006710 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a9a:	f7ff fd57 	bl	800154c <main>

08001a9e <LoopForever>:

LoopForever:
    b LoopForever
 8001a9e:	e7fe      	b.n	8001a9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001aa0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001aa4:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001aa8:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8001aac:	080087cc 	.word	0x080087cc
  ldr r2, =_sbss
 8001ab0:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8001ab4:	20040440 	.word	0x20040440

08001ab8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ab8:	e7fe      	b.n	8001ab8 <ADC1_IRQHandler>

08001aba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac4:	2003      	movs	r0, #3
 8001ac6:	f001 f9e5 	bl	8002e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001aca:	2000      	movs	r0, #0
 8001acc:	f000 f80e 	bl	8001aec <HAL_InitTick>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d002      	beq.n	8001adc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	71fb      	strb	r3, [r7, #7]
 8001ada:	e001      	b.n	8001ae0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001adc:	f7ff fdec 	bl	80016b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001af4:	2300      	movs	r3, #0
 8001af6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001af8:	4b17      	ldr	r3, [pc, #92]	@ (8001b58 <HAL_InitTick+0x6c>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d023      	beq.n	8001b48 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b00:	4b16      	ldr	r3, [pc, #88]	@ (8001b5c <HAL_InitTick+0x70>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b14      	ldr	r3, [pc, #80]	@ (8001b58 <HAL_InitTick+0x6c>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b16:	4618      	mov	r0, r3
 8001b18:	f001 f9e3 	bl	8002ee2 <HAL_SYSTICK_Config>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d10f      	bne.n	8001b42 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d809      	bhi.n	8001b3c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b30:	f001 f9bb 	bl	8002eaa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b34:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <HAL_InitTick+0x74>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	e007      	b.n	8001b4c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	e004      	b.n	8001b4c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	e001      	b.n	8001b4c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20040008 	.word	0x20040008
 8001b5c:	20040000 	.word	0x20040000
 8001b60:	20040004 	.word	0x20040004

08001b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <HAL_IncTick+0x20>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_IncTick+0x24>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <HAL_IncTick+0x24>)
 8001b76:	6013      	str	r3, [r2, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	20040008 	.word	0x20040008
 8001b88:	200402f0 	.word	0x200402f0

08001b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b90:	4b03      	ldr	r3, [pc, #12]	@ (8001ba0 <HAL_GetTick+0x14>)
 8001b92:	681b      	ldr	r3, [r3, #0]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	200402f0 	.word	0x200402f0

08001ba4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bac:	f7ff ffee 	bl	8001b8c <HAL_GetTick>
 8001bb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bbc:	d005      	beq.n	8001bca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <HAL_Delay+0x44>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bca:	bf00      	nop
 8001bcc:	f7ff ffde 	bl	8001b8c <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d8f7      	bhi.n	8001bcc <HAL_Delay+0x28>
  {
  }
}
 8001bdc:	bf00      	nop
 8001bde:	bf00      	nop
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20040008 	.word	0x20040008

08001bec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	609a      	str	r2, [r3, #8]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	431a      	orrs	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b087      	sub	sp, #28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
 8001c60:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	3360      	adds	r3, #96	@ 0x60
 8001c66:	461a      	mov	r2, r3
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <LL_ADC_SetOffset+0x44>)
 8001c76:	4013      	ands	r3, r2
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	4313      	orrs	r3, r2
 8001c84:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c8c:	bf00      	nop
 8001c8e:	371c      	adds	r7, #28
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	03fff000 	.word	0x03fff000

08001c9c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	3360      	adds	r3, #96	@ 0x60
 8001caa:	461a      	mov	r2, r3
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	3360      	adds	r3, #96	@ 0x60
 8001cd8:	461a      	mov	r2, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	431a      	orrs	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001cf2:	bf00      	nop
 8001cf4:	371c      	adds	r7, #28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
 8001d06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	615a      	str	r2, [r3, #20]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e000      	b.n	8001d3e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b087      	sub	sp, #28
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3330      	adds	r3, #48	@ 0x30
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	4413      	add	r3, r2
 8001d68:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	f003 031f 	and.w	r3, r3, #31
 8001d74:	211f      	movs	r1, #31
 8001d76:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	401a      	ands	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	0e9b      	lsrs	r3, r3, #26
 8001d82:	f003 011f 	and.w	r1, r3, #31
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d90:	431a      	orrs	r2, r3
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d96:	bf00      	nop
 8001d98:	371c      	adds	r7, #28
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b087      	sub	sp, #28
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	60f8      	str	r0, [r7, #12]
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	3314      	adds	r3, #20
 8001db2:	461a      	mov	r2, r3
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	0e5b      	lsrs	r3, r3, #25
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	4413      	add	r3, r2
 8001dc0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	0d1b      	lsrs	r3, r3, #20
 8001dca:	f003 031f 	and.w	r3, r3, #31
 8001dce:	2107      	movs	r1, #7
 8001dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	0d1b      	lsrs	r3, r3, #20
 8001ddc:	f003 031f 	and.w	r3, r3, #31
 8001de0:	6879      	ldr	r1, [r7, #4]
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	431a      	orrs	r2, r3
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001dec:	bf00      	nop
 8001dee:	371c      	adds	r7, #28
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e10:	43db      	mvns	r3, r3
 8001e12:	401a      	ands	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f003 0318 	and.w	r3, r3, #24
 8001e1a:	4908      	ldr	r1, [pc, #32]	@ (8001e3c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e1c:	40d9      	lsrs	r1, r3
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	400b      	ands	r3, r1
 8001e22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e26:	431a      	orrs	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e2e:	bf00      	nop
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	0007ffff 	.word	0x0007ffff

08001e40 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6093      	str	r3, [r2, #8]
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e78:	d101      	bne.n	8001e7e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e000      	b.n	8001e80 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001e9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ea0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ec8:	d101      	bne.n	8001ece <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e000      	b.n	8001ed0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001ece:	2300      	movs	r3, #0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001eec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ef0:	f043 0201 	orr.w	r2, r3, #1
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d101      	bne.n	8001f1c <LL_ADC_IsEnabled+0x18>
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e000      	b.n	8001f1e <LL_ADC_IsEnabled+0x1a>
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f3a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f3e:	f043 0204 	orr.w	r2, r3, #4
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d101      	bne.n	8001f6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0308 	and.w	r3, r3, #8
 8001f88:	2b08      	cmp	r3, #8
 8001f8a:	d101      	bne.n	8001f90 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e129      	b.n	800220e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d109      	bne.n	8001fdc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7fe ffff 	bl	8000fcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff3f 	bl	8001e64 <LL_ADC_IsDeepPowerDownEnabled>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d004      	beq.n	8001ff6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff ff25 	bl	8001e40 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff ff5a 	bl	8001eb4 <LL_ADC_IsInternalRegulatorEnabled>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d115      	bne.n	8002032 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff ff3e 	bl	8001e8c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002010:	4b81      	ldr	r3, [pc, #516]	@ (8002218 <HAL_ADC_Init+0x278>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	099b      	lsrs	r3, r3, #6
 8002016:	4a81      	ldr	r2, [pc, #516]	@ (800221c <HAL_ADC_Init+0x27c>)
 8002018:	fba2 2303 	umull	r2, r3, r2, r3
 800201c:	099b      	lsrs	r3, r3, #6
 800201e:	3301      	adds	r3, #1
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002024:	e002      	b.n	800202c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	3b01      	subs	r3, #1
 800202a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f9      	bne.n	8002026 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ff3c 	bl	8001eb4 <LL_ADC_IsInternalRegulatorEnabled>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10d      	bne.n	800205e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	f043 0210 	orr.w	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002052:	f043 0201 	orr.w	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff ff75 	bl	8001f52 <LL_ADC_REG_IsConversionOngoing>
 8002068:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	2b00      	cmp	r3, #0
 8002074:	f040 80c2 	bne.w	80021fc <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	2b00      	cmp	r3, #0
 800207c:	f040 80be 	bne.w	80021fc <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002084:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002088:	f043 0202 	orr.w	r2, r3, #2
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff35 	bl	8001f04 <LL_ADC_IsEnabled>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10b      	bne.n	80020b8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020a0:	485f      	ldr	r0, [pc, #380]	@ (8002220 <HAL_ADC_Init+0x280>)
 80020a2:	f7ff ff2f 	bl	8001f04 <LL_ADC_IsEnabled>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d105      	bne.n	80020b8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4619      	mov	r1, r3
 80020b2:	485c      	ldr	r0, [pc, #368]	@ (8002224 <HAL_ADC_Init+0x284>)
 80020b4:	f7ff fd9a 	bl	8001bec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7e5b      	ldrb	r3, [r3, #25]
 80020bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80020c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80020ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020d8:	4313      	orrs	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d106      	bne.n	80020f4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ea:	3b01      	subs	r3, #1
 80020ec:	045b      	lsls	r3, r3, #17
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d009      	beq.n	8002110 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002100:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002108:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	4b44      	ldr	r3, [pc, #272]	@ (8002228 <HAL_ADC_Init+0x288>)
 8002118:	4013      	ands	r3, r2
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	69b9      	ldr	r1, [r7, #24]
 8002120:	430b      	orrs	r3, r1
 8002122:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff25 	bl	8001f78 <LL_ADC_INJ_IsConversionOngoing>
 800212e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d140      	bne.n	80021b8 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d13d      	bne.n	80021b8 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	7e1b      	ldrb	r3, [r3, #24]
 8002144:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002146:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800214e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800215e:	f023 0306 	bic.w	r3, r3, #6
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6812      	ldr	r2, [r2, #0]
 8002166:	69b9      	ldr	r1, [r7, #24]
 8002168:	430b      	orrs	r3, r1
 800216a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002172:	2b01      	cmp	r3, #1
 8002174:	d118      	bne.n	80021a8 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002180:	f023 0304 	bic.w	r3, r3, #4
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800218c:	4311      	orrs	r1, r2
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002192:	4311      	orrs	r1, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002198:	430a      	orrs	r2, r1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	611a      	str	r2, [r3, #16]
 80021a6:	e007      	b.n	80021b8 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	691a      	ldr	r2, [r3, #16]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0201 	bic.w	r2, r2, #1
 80021b6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d10c      	bne.n	80021da <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	f023 010f 	bic.w	r1, r3, #15
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	1e5a      	subs	r2, r3, #1
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80021d8:	e007      	b.n	80021ea <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 020f 	bic.w	r2, r2, #15
 80021e8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80021fa:	e007      	b.n	800220c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002200:	f043 0210 	orr.w	r2, r3, #16
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800220c:	7ffb      	ldrb	r3, [r7, #31]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3720      	adds	r7, #32
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20040000 	.word	0x20040000
 800221c:	053e2d63 	.word	0x053e2d63
 8002220:	50040000 	.word	0x50040000
 8002224:	50040300 	.word	0x50040300
 8002228:	fff0c007 	.word	0xfff0c007

0800222c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff fe8a 	bl	8001f52 <LL_ADC_REG_IsConversionOngoing>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d14f      	bne.n	80022e4 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800224a:	2b01      	cmp	r3, #1
 800224c:	d101      	bne.n	8002252 <HAL_ADC_Start+0x26>
 800224e:	2302      	movs	r3, #2
 8002250:	e04b      	b.n	80022ea <HAL_ADC_Start+0xbe>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 fce2 	bl	8002c24 <ADC_Enable>
 8002260:	4603      	mov	r3, r0
 8002262:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d137      	bne.n	80022da <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800226e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002272:	f023 0301 	bic.w	r3, r3, #1
 8002276:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800228a:	d106      	bne.n	800229a <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002290:	f023 0206 	bic.w	r2, r3, #6
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002298:	e002      	b.n	80022a0 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	221c      	movs	r2, #28
 80022a6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff fe29 	bl	8001f2a <LL_ADC_REG_StartConversion>
 80022d8:	e006      	b.n	80022e8 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80022e2:	e001      	b.n	80022e8 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022e4:	2302      	movs	r3, #2
 80022e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
 80022fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	2b08      	cmp	r3, #8
 8002302:	d102      	bne.n	800230a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002304:	2308      	movs	r3, #8
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	e010      	b.n	800232c <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231c:	f043 0220 	orr.w	r2, r3, #32
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e06f      	b.n	8002408 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002328:	2304      	movs	r3, #4
 800232a:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800232c:	f7ff fc2e 	bl	8001b8c <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002332:	e021      	b.n	8002378 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800233a:	d01d      	beq.n	8002378 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800233c:	f7ff fc26 	bl	8001b8c <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	429a      	cmp	r2, r3
 800234a:	d302      	bcc.n	8002352 <HAL_ADC_PollForConversion+0x60>
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d112      	bne.n	8002378 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	4013      	ands	r3, r2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d10b      	bne.n	8002378 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002364:	f043 0204 	orr.w	r2, r3, #4
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e047      	b.n	8002408 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	4013      	ands	r3, r2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0d6      	beq.n	8002334 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fcc4 	bl	8001d24 <LL_ADC_REG_IsTriggerSourceSWStart>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d01c      	beq.n	80023dc <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	7e5b      	ldrb	r3, [r3, #25]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d118      	bne.n	80023dc <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d111      	bne.n	80023dc <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d105      	bne.n	80023dc <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	d104      	bne.n	80023f4 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2208      	movs	r2, #8
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	e008      	b.n	8002406 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d103      	bne.n	8002406 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	220c      	movs	r2, #12
 8002404:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
	...

0800242c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b0b6      	sub	sp, #216	@ 0xd8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002446:	2b01      	cmp	r3, #1
 8002448:	d101      	bne.n	800244e <HAL_ADC_ConfigChannel+0x22>
 800244a:	2302      	movs	r3, #2
 800244c:	e3d5      	b.n	8002bfa <HAL_ADC_ConfigChannel+0x7ce>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff fd79 	bl	8001f52 <LL_ADC_REG_IsConversionOngoing>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	f040 83ba 	bne.w	8002bdc <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b05      	cmp	r3, #5
 8002476:	d824      	bhi.n	80024c2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	3b02      	subs	r3, #2
 800247e:	2b03      	cmp	r3, #3
 8002480:	d81b      	bhi.n	80024ba <HAL_ADC_ConfigChannel+0x8e>
 8002482:	a201      	add	r2, pc, #4	@ (adr r2, 8002488 <HAL_ADC_ConfigChannel+0x5c>)
 8002484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002488:	08002499 	.word	0x08002499
 800248c:	080024a1 	.word	0x080024a1
 8002490:	080024a9 	.word	0x080024a9
 8002494:	080024b1 	.word	0x080024b1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002498:	230c      	movs	r3, #12
 800249a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800249e:	e010      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80024a0:	2312      	movs	r3, #18
 80024a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024a6:	e00c      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80024a8:	2318      	movs	r3, #24
 80024aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024ae:	e008      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80024b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024b8:	e003      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80024ba:	2306      	movs	r3, #6
 80024bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024c0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6818      	ldr	r0, [r3, #0]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80024d0:	f7ff fc3b 	bl	8001d4a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fd3a 	bl	8001f52 <LL_ADC_REG_IsConversionOngoing>
 80024de:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fd46 	bl	8001f78 <LL_ADC_INJ_IsConversionOngoing>
 80024ec:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f040 81bf 	bne.w	8002878 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f040 81ba 	bne.w	8002878 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800250c:	d10f      	bne.n	800252e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6818      	ldr	r0, [r3, #0]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2200      	movs	r2, #0
 8002518:	4619      	mov	r1, r3
 800251a:	f7ff fc42 	bl	8001da2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fbe9 	bl	8001cfe <LL_ADC_SetSamplingTimeCommonConfig>
 800252c:	e00e      	b.n	800254c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6819      	ldr	r1, [r3, #0]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	461a      	mov	r2, r3
 800253c:	f7ff fc31 	bl	8001da2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2100      	movs	r1, #0
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fbd9 	bl	8001cfe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	695a      	ldr	r2, [r3, #20]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	08db      	lsrs	r3, r3, #3
 8002558:	f003 0303 	and.w	r3, r3, #3
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	2b04      	cmp	r3, #4
 800256c:	d00a      	beq.n	8002584 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6818      	ldr	r0, [r3, #0]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	6919      	ldr	r1, [r3, #16]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800257e:	f7ff fb69 	bl	8001c54 <LL_ADC_SetOffset>
 8002582:	e179      	b.n	8002878 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2100      	movs	r1, #0
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fb86 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 8002590:	4603      	mov	r3, r0
 8002592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002596:	2b00      	cmp	r3, #0
 8002598:	d10a      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x184>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2100      	movs	r1, #0
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fb7b 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 80025a6:	4603      	mov	r3, r0
 80025a8:	0e9b      	lsrs	r3, r3, #26
 80025aa:	f003 021f 	and.w	r2, r3, #31
 80025ae:	e01e      	b.n	80025ee <HAL_ADC_ConfigChannel+0x1c2>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2100      	movs	r1, #0
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff fb70 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 80025bc:	4603      	mov	r3, r0
 80025be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80025c6:	fa93 f3a3 	rbit	r3, r3
 80025ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80025d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80025de:	2320      	movs	r3, #32
 80025e0:	e004      	b.n	80025ec <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80025e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025e6:	fab3 f383 	clz	r3, r3
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d105      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x1da>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	0e9b      	lsrs	r3, r3, #26
 8002600:	f003 031f 	and.w	r3, r3, #31
 8002604:	e018      	b.n	8002638 <HAL_ADC_ConfigChannel+0x20c>
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002612:	fa93 f3a3 	rbit	r3, r3
 8002616:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800261a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800261e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002622:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800262a:	2320      	movs	r3, #32
 800262c:	e004      	b.n	8002638 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800262e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002632:	fab3 f383 	clz	r3, r3
 8002636:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002638:	429a      	cmp	r2, r3
 800263a:	d106      	bne.n	800264a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2200      	movs	r2, #0
 8002642:	2100      	movs	r1, #0
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fb3f 	bl	8001cc8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2101      	movs	r1, #1
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff fb23 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 8002656:	4603      	mov	r3, r0
 8002658:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10a      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x24a>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2101      	movs	r1, #1
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fb18 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 800266c:	4603      	mov	r3, r0
 800266e:	0e9b      	lsrs	r3, r3, #26
 8002670:	f003 021f 	and.w	r2, r3, #31
 8002674:	e01e      	b.n	80026b4 <HAL_ADC_ConfigChannel+0x288>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2101      	movs	r1, #1
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fb0d 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 8002682:	4603      	mov	r3, r0
 8002684:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002688:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800268c:	fa93 f3a3 	rbit	r3, r3
 8002690:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002694:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002698:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800269c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80026a4:	2320      	movs	r3, #32
 80026a6:	e004      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80026a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80026ac:	fab3 f383 	clz	r3, r3
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d105      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x2a0>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	0e9b      	lsrs	r3, r3, #26
 80026c6:	f003 031f 	and.w	r3, r3, #31
 80026ca:	e018      	b.n	80026fe <HAL_ADC_ConfigChannel+0x2d2>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80026d8:	fa93 f3a3 	rbit	r3, r3
 80026dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80026e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80026e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80026f0:	2320      	movs	r3, #32
 80026f2:	e004      	b.n	80026fe <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80026f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026f8:	fab3 f383 	clz	r3, r3
 80026fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026fe:	429a      	cmp	r2, r3
 8002700:	d106      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2200      	movs	r2, #0
 8002708:	2101      	movs	r1, #1
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff fadc 	bl	8001cc8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2102      	movs	r1, #2
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fac0 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 800271c:	4603      	mov	r3, r0
 800271e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10a      	bne.n	800273c <HAL_ADC_ConfigChannel+0x310>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2102      	movs	r1, #2
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff fab5 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 8002732:	4603      	mov	r3, r0
 8002734:	0e9b      	lsrs	r3, r3, #26
 8002736:	f003 021f 	and.w	r2, r3, #31
 800273a:	e01e      	b.n	800277a <HAL_ADC_ConfigChannel+0x34e>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2102      	movs	r1, #2
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff faaa 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 8002748:	4603      	mov	r3, r0
 800274a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002752:	fa93 f3a3 	rbit	r3, r3
 8002756:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800275a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800275e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002762:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800276a:	2320      	movs	r3, #32
 800276c:	e004      	b.n	8002778 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800276e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002772:	fab3 f383 	clz	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002782:	2b00      	cmp	r3, #0
 8002784:	d105      	bne.n	8002792 <HAL_ADC_ConfigChannel+0x366>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	0e9b      	lsrs	r3, r3, #26
 800278c:	f003 031f 	and.w	r3, r3, #31
 8002790:	e014      	b.n	80027bc <HAL_ADC_ConfigChannel+0x390>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002798:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800279a:	fa93 f3a3 	rbit	r3, r3
 800279e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80027a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80027a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80027ae:	2320      	movs	r3, #32
 80027b0:	e004      	b.n	80027bc <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80027b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027b6:	fab3 f383 	clz	r3, r3
 80027ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027bc:	429a      	cmp	r2, r3
 80027be:	d106      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2200      	movs	r2, #0
 80027c6:	2102      	movs	r1, #2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fa7d 	bl	8001cc8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2103      	movs	r1, #3
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff fa61 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 80027da:	4603      	mov	r3, r0
 80027dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10a      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x3ce>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2103      	movs	r1, #3
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff fa56 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 80027f0:	4603      	mov	r3, r0
 80027f2:	0e9b      	lsrs	r3, r3, #26
 80027f4:	f003 021f 	and.w	r2, r3, #31
 80027f8:	e017      	b.n	800282a <HAL_ADC_ConfigChannel+0x3fe>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2103      	movs	r1, #3
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff fa4b 	bl	8001c9c <LL_ADC_GetOffsetChannel>
 8002806:	4603      	mov	r3, r0
 8002808:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800280c:	fa93 f3a3 	rbit	r3, r3
 8002810:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002814:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002816:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 800281c:	2320      	movs	r3, #32
 800281e:	e003      	b.n	8002828 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002822:	fab3 f383 	clz	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002832:	2b00      	cmp	r3, #0
 8002834:	d105      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x416>
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	0e9b      	lsrs	r3, r3, #26
 800283c:	f003 031f 	and.w	r3, r3, #31
 8002840:	e011      	b.n	8002866 <HAL_ADC_ConfigChannel+0x43a>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002850:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002852:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002854:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800285a:	2320      	movs	r3, #32
 800285c:	e003      	b.n	8002866 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800285e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002866:	429a      	cmp	r2, r3
 8002868:	d106      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2200      	movs	r2, #0
 8002870:	2103      	movs	r1, #3
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff fa28 	bl	8001cc8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fb41 	bl	8001f04 <LL_ADC_IsEnabled>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	f040 813f 	bne.w	8002b08 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6818      	ldr	r0, [r3, #0]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	6819      	ldr	r1, [r3, #0]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	461a      	mov	r2, r3
 8002898:	f7ff faae 	bl	8001df8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	4a8e      	ldr	r2, [pc, #568]	@ (8002adc <HAL_ADC_ConfigChannel+0x6b0>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	f040 8130 	bne.w	8002b08 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10b      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x4a4>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	0e9b      	lsrs	r3, r3, #26
 80028be:	3301      	adds	r3, #1
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	2b09      	cmp	r3, #9
 80028c6:	bf94      	ite	ls
 80028c8:	2301      	movls	r3, #1
 80028ca:	2300      	movhi	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	e019      	b.n	8002904 <HAL_ADC_ConfigChannel+0x4d8>
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80028de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80028e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80028e8:	2320      	movs	r3, #32
 80028ea:	e003      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80028ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028ee:	fab3 f383 	clz	r3, r3
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	3301      	adds	r3, #1
 80028f6:	f003 031f 	and.w	r3, r3, #31
 80028fa:	2b09      	cmp	r3, #9
 80028fc:	bf94      	ite	ls
 80028fe:	2301      	movls	r3, #1
 8002900:	2300      	movhi	r3, #0
 8002902:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002904:	2b00      	cmp	r3, #0
 8002906:	d079      	beq.n	80029fc <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002910:	2b00      	cmp	r3, #0
 8002912:	d107      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x4f8>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	0e9b      	lsrs	r3, r3, #26
 800291a:	3301      	adds	r3, #1
 800291c:	069b      	lsls	r3, r3, #26
 800291e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002922:	e015      	b.n	8002950 <HAL_ADC_ConfigChannel+0x524>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800292c:	fa93 f3a3 	rbit	r3, r3
 8002930:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002934:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002936:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 800293c:	2320      	movs	r3, #32
 800293e:	e003      	b.n	8002948 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002940:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	3301      	adds	r3, #1
 800294a:	069b      	lsls	r3, r3, #26
 800294c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002958:	2b00      	cmp	r3, #0
 800295a:	d109      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x544>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	0e9b      	lsrs	r3, r3, #26
 8002962:	3301      	adds	r3, #1
 8002964:	f003 031f 	and.w	r3, r3, #31
 8002968:	2101      	movs	r1, #1
 800296a:	fa01 f303 	lsl.w	r3, r1, r3
 800296e:	e017      	b.n	80029a0 <HAL_ADC_ConfigChannel+0x574>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002978:	fa93 f3a3 	rbit	r3, r3
 800297c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800297e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002980:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002982:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002988:	2320      	movs	r3, #32
 800298a:	e003      	b.n	8002994 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800298c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800298e:	fab3 f383 	clz	r3, r3
 8002992:	b2db      	uxtb	r3, r3
 8002994:	3301      	adds	r3, #1
 8002996:	f003 031f 	and.w	r3, r3, #31
 800299a:	2101      	movs	r1, #1
 800299c:	fa01 f303 	lsl.w	r3, r1, r3
 80029a0:	ea42 0103 	orr.w	r1, r2, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10a      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x59a>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	0e9b      	lsrs	r3, r3, #26
 80029b6:	3301      	adds	r3, #1
 80029b8:	f003 021f 	and.w	r2, r3, #31
 80029bc:	4613      	mov	r3, r2
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	4413      	add	r3, r2
 80029c2:	051b      	lsls	r3, r3, #20
 80029c4:	e018      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x5cc>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80029d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80029d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80029de:	2320      	movs	r3, #32
 80029e0:	e003      	b.n	80029ea <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80029e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029e4:	fab3 f383 	clz	r3, r3
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3301      	adds	r3, #1
 80029ec:	f003 021f 	and.w	r2, r3, #31
 80029f0:	4613      	mov	r3, r2
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	4413      	add	r3, r2
 80029f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f8:	430b      	orrs	r3, r1
 80029fa:	e080      	b.n	8002afe <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d107      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x5ec>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	0e9b      	lsrs	r3, r3, #26
 8002a0e:	3301      	adds	r3, #1
 8002a10:	069b      	lsls	r3, r3, #26
 8002a12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a16:	e015      	b.n	8002a44 <HAL_ADC_ConfigChannel+0x618>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a20:	fa93 f3a3 	rbit	r3, r3
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002a30:	2320      	movs	r3, #32
 8002a32:	e003      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	069b      	lsls	r3, r3, #26
 8002a40:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d109      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x638>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	0e9b      	lsrs	r3, r3, #26
 8002a56:	3301      	adds	r3, #1
 8002a58:	f003 031f 	and.w	r3, r3, #31
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a62:	e017      	b.n	8002a94 <HAL_ADC_ConfigChannel+0x668>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	fa93 f3a3 	rbit	r3, r3
 8002a70:	61bb      	str	r3, [r7, #24]
  return result;
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002a7c:	2320      	movs	r3, #32
 8002a7e:	e003      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	fab3 f383 	clz	r3, r3
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	f003 031f 	and.w	r3, r3, #31
 8002a8e:	2101      	movs	r1, #1
 8002a90:	fa01 f303 	lsl.w	r3, r1, r3
 8002a94:	ea42 0103 	orr.w	r1, r2, r3
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10d      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x694>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	0e9b      	lsrs	r3, r3, #26
 8002aaa:	3301      	adds	r3, #1
 8002aac:	f003 021f 	and.w	r2, r3, #31
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3b1e      	subs	r3, #30
 8002ab8:	051b      	lsls	r3, r3, #20
 8002aba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002abe:	e01d      	b.n	8002afc <HAL_ADC_ConfigChannel+0x6d0>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	fa93 f3a3 	rbit	r3, r3
 8002acc:	60fb      	str	r3, [r7, #12]
  return result;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d103      	bne.n	8002ae0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002ad8:	2320      	movs	r3, #32
 8002ada:	e005      	b.n	8002ae8 <HAL_ADC_ConfigChannel+0x6bc>
 8002adc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	fab3 f383 	clz	r3, r3
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	3301      	adds	r3, #1
 8002aea:	f003 021f 	and.w	r2, r3, #31
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	3b1e      	subs	r3, #30
 8002af6:	051b      	lsls	r3, r3, #20
 8002af8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002afc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b02:	4619      	mov	r1, r3
 8002b04:	f7ff f94d 	bl	8001da2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d06c      	beq.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b14:	483c      	ldr	r0, [pc, #240]	@ (8002c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b16:	f7ff f88f 	bl	8001c38 <LL_ADC_GetCommonPathInternalCh>
 8002b1a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a3a      	ldr	r2, [pc, #232]	@ (8002c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d127      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d121      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a35      	ldr	r2, [pc, #212]	@ (8002c10 <HAL_ADC_ConfigChannel+0x7e4>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d157      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b46:	4619      	mov	r1, r3
 8002b48:	482f      	ldr	r0, [pc, #188]	@ (8002c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b4a:	f7ff f862 	bl	8001c12 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b4e:	4b31      	ldr	r3, [pc, #196]	@ (8002c14 <HAL_ADC_ConfigChannel+0x7e8>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	099b      	lsrs	r3, r3, #6
 8002b54:	4a30      	ldr	r2, [pc, #192]	@ (8002c18 <HAL_ADC_ConfigChannel+0x7ec>)
 8002b56:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5a:	099b      	lsrs	r3, r3, #6
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	4613      	mov	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b68:	e002      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1f9      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b76:	e03a      	b.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a27      	ldr	r2, [pc, #156]	@ (8002c1c <HAL_ADC_ConfigChannel+0x7f0>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d113      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10d      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a1f      	ldr	r2, [pc, #124]	@ (8002c10 <HAL_ADC_ConfigChannel+0x7e4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d12a      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4819      	ldr	r0, [pc, #100]	@ (8002c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ba4:	f7ff f835 	bl	8001c12 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ba8:	e021      	b.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a1c      	ldr	r2, [pc, #112]	@ (8002c20 <HAL_ADC_ConfigChannel+0x7f4>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d11c      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002bb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d116      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a12      	ldr	r2, [pc, #72]	@ (8002c10 <HAL_ADC_ConfigChannel+0x7e4>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d111      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	480c      	ldr	r0, [pc, #48]	@ (8002c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8002bd6:	f7ff f81c 	bl	8001c12 <LL_ADC_SetCommonPathInternalCh>
 8002bda:	e008      	b.n	8002bee <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be0:	f043 0220 	orr.w	r2, r3, #32
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002bf6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	37d8      	adds	r7, #216	@ 0xd8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	80080000 	.word	0x80080000
 8002c08:	50040300 	.word	0x50040300
 8002c0c:	c7520000 	.word	0xc7520000
 8002c10:	50040000 	.word	0x50040000
 8002c14:	20040000 	.word	0x20040000
 8002c18:	053e2d63 	.word	0x053e2d63
 8002c1c:	cb840000 	.word	0xcb840000
 8002c20:	80000001 	.word	0x80000001

08002c24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff f965 	bl	8001f04 <LL_ADC_IsEnabled>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d169      	bne.n	8002d14 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	4b36      	ldr	r3, [pc, #216]	@ (8002d20 <ADC_Enable+0xfc>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00d      	beq.n	8002c6a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c52:	f043 0210 	orr.w	r2, r3, #16
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5e:	f043 0201 	orr.w	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e055      	b.n	8002d16 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff f934 	bl	8001edc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c74:	482b      	ldr	r0, [pc, #172]	@ (8002d24 <ADC_Enable+0x100>)
 8002c76:	f7fe ffdf 	bl	8001c38 <LL_ADC_GetCommonPathInternalCh>
 8002c7a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d013      	beq.n	8002cac <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c84:	4b28      	ldr	r3, [pc, #160]	@ (8002d28 <ADC_Enable+0x104>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	099b      	lsrs	r3, r3, #6
 8002c8a:	4a28      	ldr	r2, [pc, #160]	@ (8002d2c <ADC_Enable+0x108>)
 8002c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	1c5a      	adds	r2, r3, #1
 8002c94:	4613      	mov	r3, r2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4413      	add	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c9e:	e002      	b.n	8002ca6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1f9      	bne.n	8002ca0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002cac:	f7fe ff6e 	bl	8001b8c <HAL_GetTick>
 8002cb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cb2:	e028      	b.n	8002d06 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff f923 	bl	8001f04 <LL_ADC_IsEnabled>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d104      	bne.n	8002cce <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff f907 	bl	8001edc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cce:	f7fe ff5d 	bl	8001b8c <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d914      	bls.n	8002d06 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d00d      	beq.n	8002d06 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cee:	f043 0210 	orr.w	r2, r3, #16
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfa:	f043 0201 	orr.w	r2, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e007      	b.n	8002d16 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d1cf      	bne.n	8002cb4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	8000003f 	.word	0x8000003f
 8002d24:	50040300 	.word	0x50040300
 8002d28:	20040000 	.word	0x20040000
 8002d2c:	053e2d63 	.word	0x053e2d63

08002d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d40:	4b0c      	ldr	r3, [pc, #48]	@ (8002d74 <__NVIC_SetPriorityGrouping+0x44>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d62:	4a04      	ldr	r2, [pc, #16]	@ (8002d74 <__NVIC_SetPriorityGrouping+0x44>)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	60d3      	str	r3, [r2, #12]
}
 8002d68:	bf00      	nop
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	e000ed00 	.word	0xe000ed00

08002d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d7c:	4b04      	ldr	r3, [pc, #16]	@ (8002d90 <__NVIC_GetPriorityGrouping+0x18>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	0a1b      	lsrs	r3, r3, #8
 8002d82:	f003 0307 	and.w	r3, r3, #7
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000ed00 	.word	0xe000ed00

08002d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	6039      	str	r1, [r7, #0]
 8002d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	db0a      	blt.n	8002dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	490c      	ldr	r1, [pc, #48]	@ (8002de0 <__NVIC_SetPriority+0x4c>)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	0112      	lsls	r2, r2, #4
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	440b      	add	r3, r1
 8002db8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dbc:	e00a      	b.n	8002dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	4908      	ldr	r1, [pc, #32]	@ (8002de4 <__NVIC_SetPriority+0x50>)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	3b04      	subs	r3, #4
 8002dcc:	0112      	lsls	r2, r2, #4
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	761a      	strb	r2, [r3, #24]
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	e000e100 	.word	0xe000e100
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f1c3 0307 	rsb	r3, r3, #7
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	bf28      	it	cs
 8002e06:	2304      	movcs	r3, #4
 8002e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d902      	bls.n	8002e18 <NVIC_EncodePriority+0x30>
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3b03      	subs	r3, #3
 8002e16:	e000      	b.n	8002e1a <NVIC_EncodePriority+0x32>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43da      	mvns	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e30:	f04f 31ff 	mov.w	r1, #4294967295
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	43d9      	mvns	r1, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e40:	4313      	orrs	r3, r2
         );
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	@ 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
	...

08002e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e60:	d301      	bcc.n	8002e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00f      	b.n	8002e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <SysTick_Config+0x40>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e6e:	210f      	movs	r1, #15
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f7ff ff8e 	bl	8002d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e78:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <SysTick_Config+0x40>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e7e:	4b04      	ldr	r3, [pc, #16]	@ (8002e90 <SysTick_Config+0x40>)
 8002e80:	2207      	movs	r2, #7
 8002e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	e000e010 	.word	0xe000e010

08002e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff ff47 	bl	8002d30 <__NVIC_SetPriorityGrouping>
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ebc:	f7ff ff5c 	bl	8002d78 <__NVIC_GetPriorityGrouping>
 8002ec0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	6978      	ldr	r0, [r7, #20]
 8002ec8:	f7ff ff8e 	bl	8002de8 <NVIC_EncodePriority>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff ff5d 	bl	8002d94 <__NVIC_SetPriority>
}
 8002eda:	bf00      	nop
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff ffb0 	bl	8002e50 <SysTick_Config>
 8002ef0:	4603      	mov	r3, r0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
	...

08002efc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f0a:	e166      	b.n	80031da <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	2101      	movs	r1, #1
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	fa01 f303 	lsl.w	r3, r1, r3
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 8158 	beq.w	80031d4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 0303 	and.w	r3, r3, #3
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d005      	beq.n	8002f3c <HAL_GPIO_Init+0x40>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d130      	bne.n	8002f9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	2203      	movs	r2, #3
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	4013      	ands	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	68da      	ldr	r2, [r3, #12]
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f72:	2201      	movs	r2, #1
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	091b      	lsrs	r3, r3, #4
 8002f88:	f003 0201 	and.w	r2, r3, #1
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	d017      	beq.n	8002fda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d123      	bne.n	800302e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	08da      	lsrs	r2, r3, #3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	3208      	adds	r2, #8
 8002fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	220f      	movs	r2, #15
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	693a      	ldr	r2, [r7, #16]
 8003006:	4013      	ands	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4313      	orrs	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	08da      	lsrs	r2, r3, #3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3208      	adds	r2, #8
 8003028:	6939      	ldr	r1, [r7, #16]
 800302a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	2203      	movs	r2, #3
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4013      	ands	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f003 0203 	and.w	r2, r3, #3
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4313      	orrs	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 80b2 	beq.w	80031d4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003070:	4b61      	ldr	r3, [pc, #388]	@ (80031f8 <HAL_GPIO_Init+0x2fc>)
 8003072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003074:	4a60      	ldr	r2, [pc, #384]	@ (80031f8 <HAL_GPIO_Init+0x2fc>)
 8003076:	f043 0301 	orr.w	r3, r3, #1
 800307a:	6613      	str	r3, [r2, #96]	@ 0x60
 800307c:	4b5e      	ldr	r3, [pc, #376]	@ (80031f8 <HAL_GPIO_Init+0x2fc>)
 800307e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003088:	4a5c      	ldr	r2, [pc, #368]	@ (80031fc <HAL_GPIO_Init+0x300>)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	089b      	lsrs	r3, r3, #2
 800308e:	3302      	adds	r3, #2
 8003090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003094:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f003 0303 	and.w	r3, r3, #3
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	220f      	movs	r2, #15
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	4013      	ands	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030b2:	d02b      	beq.n	800310c <HAL_GPIO_Init+0x210>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a52      	ldr	r2, [pc, #328]	@ (8003200 <HAL_GPIO_Init+0x304>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d025      	beq.n	8003108 <HAL_GPIO_Init+0x20c>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a51      	ldr	r2, [pc, #324]	@ (8003204 <HAL_GPIO_Init+0x308>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d01f      	beq.n	8003104 <HAL_GPIO_Init+0x208>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a50      	ldr	r2, [pc, #320]	@ (8003208 <HAL_GPIO_Init+0x30c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d019      	beq.n	8003100 <HAL_GPIO_Init+0x204>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a4f      	ldr	r2, [pc, #316]	@ (800320c <HAL_GPIO_Init+0x310>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d013      	beq.n	80030fc <HAL_GPIO_Init+0x200>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a4e      	ldr	r2, [pc, #312]	@ (8003210 <HAL_GPIO_Init+0x314>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d00d      	beq.n	80030f8 <HAL_GPIO_Init+0x1fc>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a4d      	ldr	r2, [pc, #308]	@ (8003214 <HAL_GPIO_Init+0x318>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d007      	beq.n	80030f4 <HAL_GPIO_Init+0x1f8>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a4c      	ldr	r2, [pc, #304]	@ (8003218 <HAL_GPIO_Init+0x31c>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d101      	bne.n	80030f0 <HAL_GPIO_Init+0x1f4>
 80030ec:	2307      	movs	r3, #7
 80030ee:	e00e      	b.n	800310e <HAL_GPIO_Init+0x212>
 80030f0:	2308      	movs	r3, #8
 80030f2:	e00c      	b.n	800310e <HAL_GPIO_Init+0x212>
 80030f4:	2306      	movs	r3, #6
 80030f6:	e00a      	b.n	800310e <HAL_GPIO_Init+0x212>
 80030f8:	2305      	movs	r3, #5
 80030fa:	e008      	b.n	800310e <HAL_GPIO_Init+0x212>
 80030fc:	2304      	movs	r3, #4
 80030fe:	e006      	b.n	800310e <HAL_GPIO_Init+0x212>
 8003100:	2303      	movs	r3, #3
 8003102:	e004      	b.n	800310e <HAL_GPIO_Init+0x212>
 8003104:	2302      	movs	r3, #2
 8003106:	e002      	b.n	800310e <HAL_GPIO_Init+0x212>
 8003108:	2301      	movs	r3, #1
 800310a:	e000      	b.n	800310e <HAL_GPIO_Init+0x212>
 800310c:	2300      	movs	r3, #0
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	f002 0203 	and.w	r2, r2, #3
 8003114:	0092      	lsls	r2, r2, #2
 8003116:	4093      	lsls	r3, r2
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800311e:	4937      	ldr	r1, [pc, #220]	@ (80031fc <HAL_GPIO_Init+0x300>)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	089b      	lsrs	r3, r3, #2
 8003124:	3302      	adds	r3, #2
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800312c:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_GPIO_Init+0x320>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	43db      	mvns	r3, r3
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4013      	ands	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003150:	4a32      	ldr	r2, [pc, #200]	@ (800321c <HAL_GPIO_Init+0x320>)
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003156:	4b31      	ldr	r3, [pc, #196]	@ (800321c <HAL_GPIO_Init+0x320>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	43db      	mvns	r3, r3
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	4013      	ands	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	4313      	orrs	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800317a:	4a28      	ldr	r2, [pc, #160]	@ (800321c <HAL_GPIO_Init+0x320>)
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003180:	4b26      	ldr	r3, [pc, #152]	@ (800321c <HAL_GPIO_Init+0x320>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	43db      	mvns	r3, r3
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4013      	ands	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031a4:	4a1d      	ldr	r2, [pc, #116]	@ (800321c <HAL_GPIO_Init+0x320>)
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80031aa:	4b1c      	ldr	r3, [pc, #112]	@ (800321c <HAL_GPIO_Init+0x320>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	43db      	mvns	r3, r3
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	4013      	ands	r3, r2
 80031b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031ce:	4a13      	ldr	r2, [pc, #76]	@ (800321c <HAL_GPIO_Init+0x320>)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	3301      	adds	r3, #1
 80031d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	fa22 f303 	lsr.w	r3, r2, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f47f ae91 	bne.w	8002f0c <HAL_GPIO_Init+0x10>
  }
}
 80031ea:	bf00      	nop
 80031ec:	bf00      	nop
 80031ee:	371c      	adds	r7, #28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40010000 	.word	0x40010000
 8003200:	48000400 	.word	0x48000400
 8003204:	48000800 	.word	0x48000800
 8003208:	48000c00 	.word	0x48000c00
 800320c:	48001000 	.word	0x48001000
 8003210:	48001400 	.word	0x48001400
 8003214:	48001800 	.word	0x48001800
 8003218:	48001c00 	.word	0x48001c00
 800321c:	40010400 	.word	0x40010400

08003220 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003224:	4b0d      	ldr	r3, [pc, #52]	@ (800325c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800322c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003230:	d102      	bne.n	8003238 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003232:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003236:	e00b      	b.n	8003250 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003238:	4b08      	ldr	r3, [pc, #32]	@ (800325c <HAL_PWREx_GetVoltageRange+0x3c>)
 800323a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800323e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003242:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003246:	d102      	bne.n	800324e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800324c:	e000      	b.n	8003250 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800324e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003250:	4618      	mov	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40007000 	.word	0x40007000

08003260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d141      	bne.n	80032f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800326e:	4b4b      	ldr	r3, [pc, #300]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003276:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800327a:	d131      	bne.n	80032e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800327c:	4b47      	ldr	r3, [pc, #284]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800327e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003282:	4a46      	ldr	r2, [pc, #280]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003284:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003288:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800328c:	4b43      	ldr	r3, [pc, #268]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003294:	4a41      	ldr	r2, [pc, #260]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003296:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800329a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800329c:	4b40      	ldr	r3, [pc, #256]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2232      	movs	r2, #50	@ 0x32
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	4a3f      	ldr	r2, [pc, #252]	@ (80033a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80032a8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ac:	0c9b      	lsrs	r3, r3, #18
 80032ae:	3301      	adds	r3, #1
 80032b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032b2:	e002      	b.n	80032ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032ba:	4b38      	ldr	r3, [pc, #224]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032c6:	d102      	bne.n	80032ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f2      	bne.n	80032b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032ce:	4b33      	ldr	r3, [pc, #204]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032da:	d158      	bne.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e057      	b.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032e0:	4b2e      	ldr	r3, [pc, #184]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032e6:	4a2d      	ldr	r2, [pc, #180]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80032f0:	e04d      	b.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032f8:	d141      	bne.n	800337e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032fa:	4b28      	ldr	r3, [pc, #160]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003306:	d131      	bne.n	800336c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003308:	4b24      	ldr	r3, [pc, #144]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800330e:	4a23      	ldr	r2, [pc, #140]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003314:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003318:	4b20      	ldr	r3, [pc, #128]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003320:	4a1e      	ldr	r2, [pc, #120]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003322:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003326:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003328:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2232      	movs	r2, #50	@ 0x32
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	4a1c      	ldr	r2, [pc, #112]	@ (80033a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	0c9b      	lsrs	r3, r3, #18
 800333a:	3301      	adds	r3, #1
 800333c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800333e:	e002      	b.n	8003346 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	3b01      	subs	r3, #1
 8003344:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003346:	4b15      	ldr	r3, [pc, #84]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800334e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003352:	d102      	bne.n	800335a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f2      	bne.n	8003340 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800335a:	4b10      	ldr	r3, [pc, #64]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003366:	d112      	bne.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e011      	b.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800336c:	4b0b      	ldr	r3, [pc, #44]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800336e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003372:	4a0a      	ldr	r2, [pc, #40]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003374:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003378:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800337c:	e007      	b.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800337e:	4b07      	ldr	r3, [pc, #28]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003386:	4a05      	ldr	r2, [pc, #20]	@ (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003388:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800338c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	40007000 	.word	0x40007000
 80033a0:	20040000 	.word	0x20040000
 80033a4:	431bde83 	.word	0x431bde83

080033a8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80033ac:	4b05      	ldr	r3, [pc, #20]	@ (80033c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a04      	ldr	r2, [pc, #16]	@ (80033c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80033b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033b6:	6053      	str	r3, [r2, #4]
}
 80033b8:	bf00      	nop
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40007000 	.word	0x40007000

080033c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b088      	sub	sp, #32
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d102      	bne.n	80033dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	f000 bc08 	b.w	8003bec <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033dc:	4b96      	ldr	r3, [pc, #600]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 030c 	and.w	r3, r3, #12
 80033e4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033e6:	4b94      	ldr	r3, [pc, #592]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0310 	and.w	r3, r3, #16
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80e4 	beq.w	80035c6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d007      	beq.n	8003414 <HAL_RCC_OscConfig+0x4c>
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b0c      	cmp	r3, #12
 8003408:	f040 808b 	bne.w	8003522 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2b01      	cmp	r3, #1
 8003410:	f040 8087 	bne.w	8003522 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003414:	4b88      	ldr	r3, [pc, #544]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_RCC_OscConfig+0x64>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e3df      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1a      	ldr	r2, [r3, #32]
 8003430:	4b81      	ldr	r3, [pc, #516]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0308 	and.w	r3, r3, #8
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <HAL_RCC_OscConfig+0x7e>
 800343c:	4b7e      	ldr	r3, [pc, #504]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003444:	e005      	b.n	8003452 <HAL_RCC_OscConfig+0x8a>
 8003446:	4b7c      	ldr	r3, [pc, #496]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003448:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003452:	4293      	cmp	r3, r2
 8003454:	d223      	bcs.n	800349e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fdcc 	bl	8003ff8 <RCC_SetFlashLatencyFromMSIRange>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e3c0      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800346a:	4b73      	ldr	r3, [pc, #460]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a72      	ldr	r2, [pc, #456]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003470:	f043 0308 	orr.w	r3, r3, #8
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	4b70      	ldr	r3, [pc, #448]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	496d      	ldr	r1, [pc, #436]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003484:	4313      	orrs	r3, r2
 8003486:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003488:	4b6b      	ldr	r3, [pc, #428]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	69db      	ldr	r3, [r3, #28]
 8003494:	021b      	lsls	r3, r3, #8
 8003496:	4968      	ldr	r1, [pc, #416]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003498:	4313      	orrs	r3, r2
 800349a:	604b      	str	r3, [r1, #4]
 800349c:	e025      	b.n	80034ea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800349e:	4b66      	ldr	r3, [pc, #408]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a65      	ldr	r2, [pc, #404]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034a4:	f043 0308 	orr.w	r3, r3, #8
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b63      	ldr	r3, [pc, #396]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	4960      	ldr	r1, [pc, #384]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034bc:	4b5e      	ldr	r3, [pc, #376]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	021b      	lsls	r3, r3, #8
 80034ca:	495b      	ldr	r1, [pc, #364]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d109      	bne.n	80034ea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 fd8c 	bl	8003ff8 <RCC_SetFlashLatencyFromMSIRange>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e380      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034ea:	f000 fcc1 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 80034ee:	4602      	mov	r2, r0
 80034f0:	4b51      	ldr	r3, [pc, #324]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	4950      	ldr	r1, [pc, #320]	@ (800363c <HAL_RCC_OscConfig+0x274>)
 80034fc:	5ccb      	ldrb	r3, [r1, r3]
 80034fe:	f003 031f 	and.w	r3, r3, #31
 8003502:	fa22 f303 	lsr.w	r3, r2, r3
 8003506:	4a4e      	ldr	r2, [pc, #312]	@ (8003640 <HAL_RCC_OscConfig+0x278>)
 8003508:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800350a:	4b4e      	ldr	r3, [pc, #312]	@ (8003644 <HAL_RCC_OscConfig+0x27c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe faec 	bl	8001aec <HAL_InitTick>
 8003514:	4603      	mov	r3, r0
 8003516:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003518:	7bfb      	ldrb	r3, [r7, #15]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d052      	beq.n	80035c4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800351e:	7bfb      	ldrb	r3, [r7, #15]
 8003520:	e364      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d032      	beq.n	8003590 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800352a:	4b43      	ldr	r3, [pc, #268]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a42      	ldr	r2, [pc, #264]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003530:	f043 0301 	orr.w	r3, r3, #1
 8003534:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003536:	f7fe fb29 	bl	8001b8c <HAL_GetTick>
 800353a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800353c:	e008      	b.n	8003550 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800353e:	f7fe fb25 	bl	8001b8c <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e34d      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003550:	4b39      	ldr	r3, [pc, #228]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d0f0      	beq.n	800353e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800355c:	4b36      	ldr	r3, [pc, #216]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a35      	ldr	r2, [pc, #212]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003562:	f043 0308 	orr.w	r3, r3, #8
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	4b33      	ldr	r3, [pc, #204]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a1b      	ldr	r3, [r3, #32]
 8003574:	4930      	ldr	r1, [pc, #192]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003576:	4313      	orrs	r3, r2
 8003578:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800357a:	4b2f      	ldr	r3, [pc, #188]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	021b      	lsls	r3, r3, #8
 8003588:	492b      	ldr	r1, [pc, #172]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800358a:	4313      	orrs	r3, r2
 800358c:	604b      	str	r3, [r1, #4]
 800358e:	e01a      	b.n	80035c6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003590:	4b29      	ldr	r3, [pc, #164]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a28      	ldr	r2, [pc, #160]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003596:	f023 0301 	bic.w	r3, r3, #1
 800359a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800359c:	f7fe faf6 	bl	8001b8c <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035a4:	f7fe faf2 	bl	8001b8c <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e31a      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035b6:	4b20      	ldr	r3, [pc, #128]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x1dc>
 80035c2:	e000      	b.n	80035c6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d073      	beq.n	80036ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d005      	beq.n	80035e4 <HAL_RCC_OscConfig+0x21c>
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b0c      	cmp	r3, #12
 80035dc:	d10e      	bne.n	80035fc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b03      	cmp	r3, #3
 80035e2:	d10b      	bne.n	80035fc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e4:	4b14      	ldr	r3, [pc, #80]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d063      	beq.n	80036b8 <HAL_RCC_OscConfig+0x2f0>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d15f      	bne.n	80036b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e2f7      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003604:	d106      	bne.n	8003614 <HAL_RCC_OscConfig+0x24c>
 8003606:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a0b      	ldr	r2, [pc, #44]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800360c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	e025      	b.n	8003660 <HAL_RCC_OscConfig+0x298>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800361c:	d114      	bne.n	8003648 <HAL_RCC_OscConfig+0x280>
 800361e:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a05      	ldr	r2, [pc, #20]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003624:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a02      	ldr	r2, [pc, #8]	@ (8003638 <HAL_RCC_OscConfig+0x270>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	e013      	b.n	8003660 <HAL_RCC_OscConfig+0x298>
 8003638:	40021000 	.word	0x40021000
 800363c:	080083d4 	.word	0x080083d4
 8003640:	20040000 	.word	0x20040000
 8003644:	20040004 	.word	0x20040004
 8003648:	4ba0      	ldr	r3, [pc, #640]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a9f      	ldr	r2, [pc, #636]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800364e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003652:	6013      	str	r3, [r2, #0]
 8003654:	4b9d      	ldr	r3, [pc, #628]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a9c      	ldr	r2, [pc, #624]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800365a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800365e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d013      	beq.n	8003690 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003668:	f7fe fa90 	bl	8001b8c <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003670:	f7fe fa8c 	bl	8001b8c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	@ 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e2b4      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003682:	4b92      	ldr	r3, [pc, #584]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x2a8>
 800368e:	e014      	b.n	80036ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003690:	f7fe fa7c 	bl	8001b8c <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003698:	f7fe fa78 	bl	8001b8c <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b64      	cmp	r3, #100	@ 0x64
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e2a0      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036aa:	4b88      	ldr	r3, [pc, #544]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f0      	bne.n	8003698 <HAL_RCC_OscConfig+0x2d0>
 80036b6:	e000      	b.n	80036ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d060      	beq.n	8003788 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d005      	beq.n	80036d8 <HAL_RCC_OscConfig+0x310>
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	2b0c      	cmp	r3, #12
 80036d0:	d119      	bne.n	8003706 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d116      	bne.n	8003706 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036d8:	4b7c      	ldr	r3, [pc, #496]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_RCC_OscConfig+0x328>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e27d      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f0:	4b76      	ldr	r3, [pc, #472]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	061b      	lsls	r3, r3, #24
 80036fe:	4973      	ldr	r1, [pc, #460]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003700:	4313      	orrs	r3, r2
 8003702:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003704:	e040      	b.n	8003788 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d023      	beq.n	8003756 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800370e:	4b6f      	ldr	r3, [pc, #444]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a6e      	ldr	r2, [pc, #440]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371a:	f7fe fa37 	bl	8001b8c <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003722:	f7fe fa33 	bl	8001b8c <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e25b      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003734:	4b65      	ldr	r3, [pc, #404]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800373c:	2b00      	cmp	r3, #0
 800373e:	d0f0      	beq.n	8003722 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003740:	4b62      	ldr	r3, [pc, #392]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	061b      	lsls	r3, r3, #24
 800374e:	495f      	ldr	r1, [pc, #380]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003750:	4313      	orrs	r3, r2
 8003752:	604b      	str	r3, [r1, #4]
 8003754:	e018      	b.n	8003788 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003756:	4b5d      	ldr	r3, [pc, #372]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a5c      	ldr	r2, [pc, #368]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800375c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fe fa13 	bl	8001b8c <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800376a:	f7fe fa0f 	bl	8001b8c <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e237      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800377c:	4b53      	ldr	r3, [pc, #332]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f0      	bne.n	800376a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0308 	and.w	r3, r3, #8
 8003790:	2b00      	cmp	r3, #0
 8003792:	d03c      	beq.n	800380e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d01c      	beq.n	80037d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800379c:	4b4b      	ldr	r3, [pc, #300]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800379e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037a2:	4a4a      	ldr	r2, [pc, #296]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80037a4:	f043 0301 	orr.w	r3, r3, #1
 80037a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ac:	f7fe f9ee 	bl	8001b8c <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037b4:	f7fe f9ea 	bl	8001b8c <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e212      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037c6:	4b41      	ldr	r3, [pc, #260]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80037c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0ef      	beq.n	80037b4 <HAL_RCC_OscConfig+0x3ec>
 80037d4:	e01b      	b.n	800380e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d6:	4b3d      	ldr	r3, [pc, #244]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80037d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037dc:	4a3b      	ldr	r2, [pc, #236]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80037de:	f023 0301 	bic.w	r3, r3, #1
 80037e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e6:	f7fe f9d1 	bl	8001b8c <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037ee:	f7fe f9cd 	bl	8001b8c <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e1f5      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003800:	4b32      	ldr	r3, [pc, #200]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003802:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1ef      	bne.n	80037ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 80a6 	beq.w	8003968 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381c:	2300      	movs	r3, #0
 800381e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003820:	4b2a      	ldr	r3, [pc, #168]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10d      	bne.n	8003848 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382c:	4b27      	ldr	r3, [pc, #156]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800382e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003830:	4a26      	ldr	r2, [pc, #152]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003836:	6593      	str	r3, [r2, #88]	@ 0x58
 8003838:	4b24      	ldr	r3, [pc, #144]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 800383a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800383c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003844:	2301      	movs	r3, #1
 8003846:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003848:	4b21      	ldr	r3, [pc, #132]	@ (80038d0 <HAL_RCC_OscConfig+0x508>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003850:	2b00      	cmp	r3, #0
 8003852:	d118      	bne.n	8003886 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003854:	4b1e      	ldr	r3, [pc, #120]	@ (80038d0 <HAL_RCC_OscConfig+0x508>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a1d      	ldr	r2, [pc, #116]	@ (80038d0 <HAL_RCC_OscConfig+0x508>)
 800385a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800385e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003860:	f7fe f994 	bl	8001b8c <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003868:	f7fe f990 	bl	8001b8c <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e1b8      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800387a:	4b15      	ldr	r3, [pc, #84]	@ (80038d0 <HAL_RCC_OscConfig+0x508>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d108      	bne.n	80038a0 <HAL_RCC_OscConfig+0x4d8>
 800388e:	4b0f      	ldr	r3, [pc, #60]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003894:	4a0d      	ldr	r2, [pc, #52]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800389e:	e029      	b.n	80038f4 <HAL_RCC_OscConfig+0x52c>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	2b05      	cmp	r3, #5
 80038a6:	d115      	bne.n	80038d4 <HAL_RCC_OscConfig+0x50c>
 80038a8:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80038aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ae:	4a07      	ldr	r2, [pc, #28]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80038b0:	f043 0304 	orr.w	r3, r3, #4
 80038b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038b8:	4b04      	ldr	r3, [pc, #16]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80038ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038be:	4a03      	ldr	r2, [pc, #12]	@ (80038cc <HAL_RCC_OscConfig+0x504>)
 80038c0:	f043 0301 	orr.w	r3, r3, #1
 80038c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038c8:	e014      	b.n	80038f4 <HAL_RCC_OscConfig+0x52c>
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000
 80038d0:	40007000 	.word	0x40007000
 80038d4:	4b9d      	ldr	r3, [pc, #628]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80038d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038da:	4a9c      	ldr	r2, [pc, #624]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80038dc:	f023 0301 	bic.w	r3, r3, #1
 80038e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038e4:	4b99      	ldr	r3, [pc, #612]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80038e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ea:	4a98      	ldr	r2, [pc, #608]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80038ec:	f023 0304 	bic.w	r3, r3, #4
 80038f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d016      	beq.n	800392a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038fc:	f7fe f946 	bl	8001b8c <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003902:	e00a      	b.n	800391a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003904:	f7fe f942 	bl	8001b8c <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003912:	4293      	cmp	r3, r2
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e168      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800391a:	4b8c      	ldr	r3, [pc, #560]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 800391c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0ed      	beq.n	8003904 <HAL_RCC_OscConfig+0x53c>
 8003928:	e015      	b.n	8003956 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800392a:	f7fe f92f 	bl	8001b8c <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003930:	e00a      	b.n	8003948 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003932:	f7fe f92b 	bl	8001b8c <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003940:	4293      	cmp	r3, r2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e151      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003948:	4b80      	ldr	r3, [pc, #512]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1ed      	bne.n	8003932 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003956:	7ffb      	ldrb	r3, [r7, #31]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d105      	bne.n	8003968 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800395c:	4b7b      	ldr	r3, [pc, #492]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 800395e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003960:	4a7a      	ldr	r2, [pc, #488]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003962:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003966:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0320 	and.w	r3, r3, #32
 8003970:	2b00      	cmp	r3, #0
 8003972:	d03c      	beq.n	80039ee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	2b00      	cmp	r3, #0
 800397a:	d01c      	beq.n	80039b6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800397c:	4b73      	ldr	r3, [pc, #460]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 800397e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003982:	4a72      	ldr	r2, [pc, #456]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003984:	f043 0301 	orr.w	r3, r3, #1
 8003988:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800398c:	f7fe f8fe 	bl	8001b8c <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003994:	f7fe f8fa 	bl	8001b8c <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e122      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80039a6:	4b69      	ldr	r3, [pc, #420]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80039a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0ef      	beq.n	8003994 <HAL_RCC_OscConfig+0x5cc>
 80039b4:	e01b      	b.n	80039ee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039b6:	4b65      	ldr	r3, [pc, #404]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80039b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039bc:	4a63      	ldr	r2, [pc, #396]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80039be:	f023 0301 	bic.w	r3, r3, #1
 80039c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c6:	f7fe f8e1 	bl	8001b8c <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039ce:	f7fe f8dd 	bl	8001b8c <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e105      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039e0:	4b5a      	ldr	r3, [pc, #360]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 80039e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1ef      	bne.n	80039ce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f000 80f9 	beq.w	8003bea <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	f040 80cf 	bne.w	8003ba0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a02:	4b52      	ldr	r3, [pc, #328]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0203 	and.w	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d12c      	bne.n	8003a70 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	3b01      	subs	r3, #1
 8003a22:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d123      	bne.n	8003a70 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a32:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d11b      	bne.n	8003a70 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a42:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d113      	bne.n	8003a70 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a52:	085b      	lsrs	r3, r3, #1
 8003a54:	3b01      	subs	r3, #1
 8003a56:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d109      	bne.n	8003a70 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	085b      	lsrs	r3, r3, #1
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d071      	beq.n	8003b54 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	2b0c      	cmp	r3, #12
 8003a74:	d068      	beq.n	8003b48 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a76:	4b35      	ldr	r3, [pc, #212]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d105      	bne.n	8003a8e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a82:	4b32      	ldr	r3, [pc, #200]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e0ac      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a92:	4b2e      	ldr	r3, [pc, #184]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a2d      	ldr	r2, [pc, #180]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003a98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a9c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a9e:	f7fe f875 	bl	8001b8c <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa6:	f7fe f871 	bl	8001b8c <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e099      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ab8:	4b24      	ldr	r3, [pc, #144]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1f0      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ac4:	4b21      	ldr	r3, [pc, #132]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003ac6:	68da      	ldr	r2, [r3, #12]
 8003ac8:	4b21      	ldr	r3, [pc, #132]	@ (8003b50 <HAL_RCC_OscConfig+0x788>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ad4:	3a01      	subs	r2, #1
 8003ad6:	0112      	lsls	r2, r2, #4
 8003ad8:	4311      	orrs	r1, r2
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ade:	0212      	lsls	r2, r2, #8
 8003ae0:	4311      	orrs	r1, r2
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ae6:	0852      	lsrs	r2, r2, #1
 8003ae8:	3a01      	subs	r2, #1
 8003aea:	0552      	lsls	r2, r2, #21
 8003aec:	4311      	orrs	r1, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003af2:	0852      	lsrs	r2, r2, #1
 8003af4:	3a01      	subs	r2, #1
 8003af6:	0652      	lsls	r2, r2, #25
 8003af8:	4311      	orrs	r1, r2
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003afe:	06d2      	lsls	r2, r2, #27
 8003b00:	430a      	orrs	r2, r1
 8003b02:	4912      	ldr	r1, [pc, #72]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b08:	4b10      	ldr	r3, [pc, #64]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003b0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b14:	4b0d      	ldr	r3, [pc, #52]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	4a0c      	ldr	r2, [pc, #48]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003b1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b20:	f7fe f834 	bl	8001b8c <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b28:	f7fe f830 	bl	8001b8c <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e058      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b3a:	4b04      	ldr	r3, [pc, #16]	@ (8003b4c <HAL_RCC_OscConfig+0x784>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b46:	e050      	b.n	8003bea <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e04f      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b54:	4b27      	ldr	r3, [pc, #156]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d144      	bne.n	8003bea <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b60:	4b24      	ldr	r3, [pc, #144]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a23      	ldr	r2, [pc, #140]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003b66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b6a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b6c:	4b21      	ldr	r3, [pc, #132]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	4a20      	ldr	r2, [pc, #128]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003b72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b76:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b78:	f7fe f808 	bl	8001b8c <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b80:	f7fe f804 	bl	8001b8c <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e02c      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b92:	4b18      	ldr	r3, [pc, #96]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0f0      	beq.n	8003b80 <HAL_RCC_OscConfig+0x7b8>
 8003b9e:	e024      	b.n	8003bea <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	2b0c      	cmp	r3, #12
 8003ba4:	d01f      	beq.n	8003be6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ba6:	4b13      	ldr	r3, [pc, #76]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a12      	ldr	r2, [pc, #72]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003bac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb2:	f7fd ffeb 	bl	8001b8c <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bb8:	e008      	b.n	8003bcc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bba:	f7fd ffe7 	bl	8001b8c <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d901      	bls.n	8003bcc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e00f      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bcc:	4b09      	ldr	r3, [pc, #36]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1f0      	bne.n	8003bba <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003bd8:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003bda:	68da      	ldr	r2, [r3, #12]
 8003bdc:	4905      	ldr	r1, [pc, #20]	@ (8003bf4 <HAL_RCC_OscConfig+0x82c>)
 8003bde:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <HAL_RCC_OscConfig+0x830>)
 8003be0:	4013      	ands	r3, r2
 8003be2:	60cb      	str	r3, [r1, #12]
 8003be4:	e001      	b.n	8003bea <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e000      	b.n	8003bec <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3720      	adds	r7, #32
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	feeefffc 	.word	0xfeeefffc

08003bfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e11d      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c14:	4b90      	ldr	r3, [pc, #576]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 030f 	and.w	r3, r3, #15
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d910      	bls.n	8003c44 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c22:	4b8d      	ldr	r3, [pc, #564]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 020f 	bic.w	r2, r3, #15
 8003c2a:	498b      	ldr	r1, [pc, #556]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c32:	4b89      	ldr	r3, [pc, #548]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e105      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d010      	beq.n	8003c72 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	4b81      	ldr	r3, [pc, #516]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d908      	bls.n	8003c72 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c60:	4b7e      	ldr	r3, [pc, #504]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	497b      	ldr	r1, [pc, #492]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d079      	beq.n	8003d72 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b03      	cmp	r3, #3
 8003c84:	d11e      	bne.n	8003cc4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c86:	4b75      	ldr	r3, [pc, #468]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e0dc      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003c96:	f000 fa09 	bl	80040ac <RCC_GetSysClockFreqFromPLLSource>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	4a70      	ldr	r2, [pc, #448]	@ (8003e60 <HAL_RCC_ClockConfig+0x264>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d946      	bls.n	8003d30 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d140      	bne.n	8003d30 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cae:	4b6b      	ldr	r3, [pc, #428]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cb6:	4a69      	ldr	r2, [pc, #420]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003cb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cbc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003cbe:	2380      	movs	r3, #128	@ 0x80
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	e035      	b.n	8003d30 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d107      	bne.n	8003cdc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ccc:	4b63      	ldr	r3, [pc, #396]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d115      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0b9      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d107      	bne.n	8003cf4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ce4:	4b5d      	ldr	r3, [pc, #372]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d109      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e0ad      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cf4:	4b59      	ldr	r3, [pc, #356]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e0a5      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003d04:	f000 f8b4 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	4a55      	ldr	r2, [pc, #340]	@ (8003e60 <HAL_RCC_ClockConfig+0x264>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d90f      	bls.n	8003d30 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003d10:	4b52      	ldr	r3, [pc, #328]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d109      	bne.n	8003d30 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d1c:	4b4f      	ldr	r3, [pc, #316]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d24:	4a4d      	ldr	r2, [pc, #308]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d2a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d2c:	2380      	movs	r3, #128	@ 0x80
 8003d2e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d30:	4b4a      	ldr	r3, [pc, #296]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f023 0203 	bic.w	r2, r3, #3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	4947      	ldr	r1, [pc, #284]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d42:	f7fd ff23 	bl	8001b8c <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d48:	e00a      	b.n	8003d60 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d4a:	f7fd ff1f 	bl	8001b8c <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e077      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d60:	4b3e      	ldr	r3, [pc, #248]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 020c 	and.w	r2, r3, #12
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d1eb      	bne.n	8003d4a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2b80      	cmp	r3, #128	@ 0x80
 8003d76:	d105      	bne.n	8003d84 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003d78:	4b38      	ldr	r3, [pc, #224]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	4a37      	ldr	r2, [pc, #220]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d82:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d010      	beq.n	8003db2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	4b31      	ldr	r3, [pc, #196]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d208      	bcs.n	8003db2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003da0:	4b2e      	ldr	r3, [pc, #184]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	492b      	ldr	r1, [pc, #172]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003db2:	4b29      	ldr	r3, [pc, #164]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 030f 	and.w	r3, r3, #15
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d210      	bcs.n	8003de2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc0:	4b25      	ldr	r3, [pc, #148]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f023 020f 	bic.w	r2, r3, #15
 8003dc8:	4923      	ldr	r1, [pc, #140]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd0:	4b21      	ldr	r3, [pc, #132]	@ (8003e58 <HAL_RCC_ClockConfig+0x25c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 030f 	and.w	r3, r3, #15
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d001      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e036      	b.n	8003e50 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0304 	and.w	r3, r3, #4
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d008      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dee:	4b1b      	ldr	r3, [pc, #108]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	4918      	ldr	r1, [pc, #96]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0308 	and.w	r3, r3, #8
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d009      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e0c:	4b13      	ldr	r3, [pc, #76]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	4910      	ldr	r1, [pc, #64]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e20:	f000 f826 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 8003e24:	4602      	mov	r2, r0
 8003e26:	4b0d      	ldr	r3, [pc, #52]	@ (8003e5c <HAL_RCC_ClockConfig+0x260>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	091b      	lsrs	r3, r3, #4
 8003e2c:	f003 030f 	and.w	r3, r3, #15
 8003e30:	490c      	ldr	r1, [pc, #48]	@ (8003e64 <HAL_RCC_ClockConfig+0x268>)
 8003e32:	5ccb      	ldrb	r3, [r1, r3]
 8003e34:	f003 031f 	and.w	r3, r3, #31
 8003e38:	fa22 f303 	lsr.w	r3, r2, r3
 8003e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e68 <HAL_RCC_ClockConfig+0x26c>)
 8003e3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003e40:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <HAL_RCC_ClockConfig+0x270>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fd fe51 	bl	8001aec <HAL_InitTick>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	73fb      	strb	r3, [r7, #15]

  return status;
 8003e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3718      	adds	r7, #24
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40022000 	.word	0x40022000
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	04c4b400 	.word	0x04c4b400
 8003e64:	080083d4 	.word	0x080083d4
 8003e68:	20040000 	.word	0x20040000
 8003e6c:	20040004 	.word	0x20040004

08003e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b089      	sub	sp, #36	@ 0x24
 8003e74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61fb      	str	r3, [r7, #28]
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
 8003e86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e88:	4b3b      	ldr	r3, [pc, #236]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x34>
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	2b0c      	cmp	r3, #12
 8003e9c:	d121      	bne.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d11e      	bne.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ea4:	4b34      	ldr	r3, [pc, #208]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0308 	and.w	r3, r3, #8
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d107      	bne.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003eb0:	4b31      	ldr	r3, [pc, #196]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb6:	0a1b      	lsrs	r3, r3, #8
 8003eb8:	f003 030f 	and.w	r3, r3, #15
 8003ebc:	61fb      	str	r3, [r7, #28]
 8003ebe:	e005      	b.n	8003ecc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	091b      	lsrs	r3, r3, #4
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ed4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10d      	bne.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ee0:	e00a      	b.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d102      	bne.n	8003eee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ee8:	4b25      	ldr	r3, [pc, #148]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0x110>)
 8003eea:	61bb      	str	r3, [r7, #24]
 8003eec:	e004      	b.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ef4:	4b23      	ldr	r3, [pc, #140]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ef6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	2b0c      	cmp	r3, #12
 8003efc:	d134      	bne.n	8003f68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003efe:	4b1e      	ldr	r3, [pc, #120]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d003      	beq.n	8003f16 <HAL_RCC_GetSysClockFreq+0xa6>
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	2b03      	cmp	r3, #3
 8003f12:	d003      	beq.n	8003f1c <HAL_RCC_GetSysClockFreq+0xac>
 8003f14:	e005      	b.n	8003f22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003f16:	4b1a      	ldr	r3, [pc, #104]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0x110>)
 8003f18:	617b      	str	r3, [r7, #20]
      break;
 8003f1a:	e005      	b.n	8003f28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003f1c:	4b19      	ldr	r3, [pc, #100]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x114>)
 8003f1e:	617b      	str	r3, [r7, #20]
      break;
 8003f20:	e002      	b.n	8003f28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	617b      	str	r3, [r7, #20]
      break;
 8003f26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f28:	4b13      	ldr	r3, [pc, #76]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	091b      	lsrs	r3, r3, #4
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	3301      	adds	r3, #1
 8003f34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003f36:	4b10      	ldr	r3, [pc, #64]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	0a1b      	lsrs	r3, r3, #8
 8003f3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	fb03 f202 	mul.w	r2, r3, r2
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	0e5b      	lsrs	r3, r3, #25
 8003f54:	f003 0303 	and.w	r3, r3, #3
 8003f58:	3301      	adds	r3, #1
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003f68:	69bb      	ldr	r3, [r7, #24]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3724      	adds	r7, #36	@ 0x24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	080083ec 	.word	0x080083ec
 8003f80:	00f42400 	.word	0x00f42400
 8003f84:	007a1200 	.word	0x007a1200

08003f88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f8c:	4b03      	ldr	r3, [pc, #12]	@ (8003f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	20040000 	.word	0x20040000

08003fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003fa4:	f7ff fff0 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	0a1b      	lsrs	r3, r3, #8
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	4904      	ldr	r1, [pc, #16]	@ (8003fc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fb6:	5ccb      	ldrb	r3, [r1, r3]
 8003fb8:	f003 031f 	and.w	r3, r3, #31
 8003fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	080083e4 	.word	0x080083e4

08003fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003fd0:	f7ff ffda 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	0adb      	lsrs	r3, r3, #11
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	4904      	ldr	r1, [pc, #16]	@ (8003ff4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003fe2:	5ccb      	ldrb	r3, [r1, r3]
 8003fe4:	f003 031f 	and.w	r3, r3, #31
 8003fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	080083e4 	.word	0x080083e4

08003ff8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004004:	4b27      	ldr	r3, [pc, #156]	@ (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004010:	f7ff f906 	bl	8003220 <HAL_PWREx_GetVoltageRange>
 8004014:	6178      	str	r0, [r7, #20]
 8004016:	e014      	b.n	8004042 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004018:	4b22      	ldr	r3, [pc, #136]	@ (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800401a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401c:	4a21      	ldr	r2, [pc, #132]	@ (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800401e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004022:	6593      	str	r3, [r2, #88]	@ 0x58
 8004024:	4b1f      	ldr	r3, [pc, #124]	@ (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004030:	f7ff f8f6 	bl	8003220 <HAL_PWREx_GetVoltageRange>
 8004034:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004036:	4b1b      	ldr	r3, [pc, #108]	@ (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403a:	4a1a      	ldr	r2, [pc, #104]	@ (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800403c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004040:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004048:	d10b      	bne.n	8004062 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b80      	cmp	r3, #128	@ 0x80
 800404e:	d913      	bls.n	8004078 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2ba0      	cmp	r3, #160	@ 0xa0
 8004054:	d902      	bls.n	800405c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004056:	2302      	movs	r3, #2
 8004058:	613b      	str	r3, [r7, #16]
 800405a:	e00d      	b.n	8004078 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800405c:	2301      	movs	r3, #1
 800405e:	613b      	str	r3, [r7, #16]
 8004060:	e00a      	b.n	8004078 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b7f      	cmp	r3, #127	@ 0x7f
 8004066:	d902      	bls.n	800406e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004068:	2302      	movs	r3, #2
 800406a:	613b      	str	r3, [r7, #16]
 800406c:	e004      	b.n	8004078 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b70      	cmp	r3, #112	@ 0x70
 8004072:	d101      	bne.n	8004078 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004074:	2301      	movs	r3, #1
 8004076:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004078:	4b0b      	ldr	r3, [pc, #44]	@ (80040a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f023 020f 	bic.w	r2, r3, #15
 8004080:	4909      	ldr	r1, [pc, #36]	@ (80040a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004088:	4b07      	ldr	r3, [pc, #28]	@ (80040a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 030f 	and.w	r3, r3, #15
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	429a      	cmp	r2, r3
 8004094:	d001      	beq.n	800409a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e000      	b.n	800409c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3718      	adds	r7, #24
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40021000 	.word	0x40021000
 80040a8:	40022000 	.word	0x40022000

080040ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b03      	cmp	r3, #3
 80040c0:	d00b      	beq.n	80040da <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d825      	bhi.n	8004114 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d008      	beq.n	80040e0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d11f      	bne.n	8004114 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80040d4:	4b25      	ldr	r3, [pc, #148]	@ (800416c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80040d6:	613b      	str	r3, [r7, #16]
    break;
 80040d8:	e01f      	b.n	800411a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80040da:	4b25      	ldr	r3, [pc, #148]	@ (8004170 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80040dc:	613b      	str	r3, [r7, #16]
    break;
 80040de:	e01c      	b.n	800411a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80040e0:	4b21      	ldr	r3, [pc, #132]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d107      	bne.n	80040fc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80040ec:	4b1e      	ldr	r3, [pc, #120]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040f2:	0a1b      	lsrs	r3, r3, #8
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	617b      	str	r3, [r7, #20]
 80040fa:	e005      	b.n	8004108 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80040fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	091b      	lsrs	r3, r3, #4
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004108:	4a1a      	ldr	r2, [pc, #104]	@ (8004174 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004110:	613b      	str	r3, [r7, #16]
    break;
 8004112:	e002      	b.n	800411a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	613b      	str	r3, [r7, #16]
    break;
 8004118:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800411a:	4b13      	ldr	r3, [pc, #76]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	091b      	lsrs	r3, r3, #4
 8004120:	f003 030f 	and.w	r3, r3, #15
 8004124:	3301      	adds	r3, #1
 8004126:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004128:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	0a1b      	lsrs	r3, r3, #8
 800412e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	fb03 f202 	mul.w	r2, r3, r2
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	fbb2 f3f3 	udiv	r3, r2, r3
 800413e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004140:	4b09      	ldr	r3, [pc, #36]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	0e5b      	lsrs	r3, r3, #25
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	3301      	adds	r3, #1
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	fbb2 f3f3 	udiv	r3, r2, r3
 8004158:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800415a:	683b      	ldr	r3, [r7, #0]
}
 800415c:	4618      	mov	r0, r3
 800415e:	371c      	adds	r7, #28
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr
 8004168:	40021000 	.word	0x40021000
 800416c:	00f42400 	.word	0x00f42400
 8004170:	007a1200 	.word	0x007a1200
 8004174:	080083ec 	.word	0x080083ec

08004178 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004180:	2300      	movs	r3, #0
 8004182:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004184:	2300      	movs	r3, #0
 8004186:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004190:	2b00      	cmp	r3, #0
 8004192:	d040      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004198:	2b80      	cmp	r3, #128	@ 0x80
 800419a:	d02a      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800419c:	2b80      	cmp	r3, #128	@ 0x80
 800419e:	d825      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x74>
 80041a0:	2b60      	cmp	r3, #96	@ 0x60
 80041a2:	d026      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80041a4:	2b60      	cmp	r3, #96	@ 0x60
 80041a6:	d821      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x74>
 80041a8:	2b40      	cmp	r3, #64	@ 0x40
 80041aa:	d006      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x42>
 80041ac:	2b40      	cmp	r3, #64	@ 0x40
 80041ae:	d81d      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x74>
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d009      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d010      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x62>
 80041b8:	e018      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041ba:	4b89      	ldr	r3, [pc, #548]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	4a88      	ldr	r2, [pc, #544]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041c6:	e015      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3304      	adds	r3, #4
 80041cc:	2100      	movs	r1, #0
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 fb02 	bl	80047d8 <RCCEx_PLLSAI1_Config>
 80041d4:	4603      	mov	r3, r0
 80041d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041d8:	e00c      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	3320      	adds	r3, #32
 80041de:	2100      	movs	r1, #0
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 fbed 	bl	80049c0 <RCCEx_PLLSAI2_Config>
 80041e6:	4603      	mov	r3, r0
 80041e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041ea:	e003      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	74fb      	strb	r3, [r7, #19]
      break;
 80041f0:	e000      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80041f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041f4:	7cfb      	ldrb	r3, [r7, #19]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10b      	bne.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041fa:	4b79      	ldr	r3, [pc, #484]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004200:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004208:	4975      	ldr	r1, [pc, #468]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004210:	e001      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004212:	7cfb      	ldrb	r3, [r7, #19]
 8004214:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d047      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422a:	d030      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800422c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004230:	d82a      	bhi.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004232:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004236:	d02a      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004238:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800423c:	d824      	bhi.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800423e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004242:	d008      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004248:	d81e      	bhi.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00a      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800424e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004252:	d010      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004254:	e018      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004256:	4b62      	ldr	r3, [pc, #392]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	4a61      	ldr	r2, [pc, #388]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800425c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004260:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004262:	e015      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3304      	adds	r3, #4
 8004268:	2100      	movs	r1, #0
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fab4 	bl	80047d8 <RCCEx_PLLSAI1_Config>
 8004270:	4603      	mov	r3, r0
 8004272:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004274:	e00c      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	3320      	adds	r3, #32
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fb9f 	bl	80049c0 <RCCEx_PLLSAI2_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004286:	e003      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	74fb      	strb	r3, [r7, #19]
      break;
 800428c:	e000      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800428e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004290:	7cfb      	ldrb	r3, [r7, #19]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10b      	bne.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004296:	4b52      	ldr	r3, [pc, #328]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004298:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800429c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a4:	494e      	ldr	r1, [pc, #312]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80042ac:	e001      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ae:	7cfb      	ldrb	r3, [r7, #19]
 80042b0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 809f 	beq.w	80043fe <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042c0:	2300      	movs	r3, #0
 80042c2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042c4:	4b46      	ldr	r3, [pc, #280]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80042d0:	2301      	movs	r3, #1
 80042d2:	e000      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80042d4:	2300      	movs	r3, #0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00d      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042da:	4b41      	ldr	r3, [pc, #260]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042de:	4a40      	ldr	r2, [pc, #256]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e6:	4b3e      	ldr	r3, [pc, #248]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ee:	60bb      	str	r3, [r7, #8]
 80042f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042f2:	2301      	movs	r3, #1
 80042f4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042f6:	4b3b      	ldr	r3, [pc, #236]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a3a      	ldr	r2, [pc, #232]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80042fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004300:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004302:	f7fd fc43 	bl	8001b8c <HAL_GetTick>
 8004306:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004308:	e009      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800430a:	f7fd fc3f 	bl	8001b8c <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d902      	bls.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	74fb      	strb	r3, [r7, #19]
        break;
 800431c:	e005      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800431e:	4b31      	ldr	r3, [pc, #196]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0ef      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800432a:	7cfb      	ldrb	r3, [r7, #19]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d15b      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004330:	4b2b      	ldr	r3, [pc, #172]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800433a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d01f      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	429a      	cmp	r2, r3
 800434c:	d019      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800434e:	4b24      	ldr	r3, [pc, #144]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004358:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800435a:	4b21      	ldr	r3, [pc, #132]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004360:	4a1f      	ldr	r2, [pc, #124]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004366:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800436a:	4b1d      	ldr	r3, [pc, #116]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800436c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004370:	4a1b      	ldr	r2, [pc, #108]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004376:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800437a:	4a19      	ldr	r2, [pc, #100]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	d016      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438c:	f7fd fbfe 	bl	8001b8c <HAL_GetTick>
 8004390:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004392:	e00b      	b.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004394:	f7fd fbfa 	bl	8001b8c <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d902      	bls.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	74fb      	strb	r3, [r7, #19]
            break;
 80043aa:	e006      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ac:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0ec      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80043ba:	7cfb      	ldrb	r3, [r7, #19]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10c      	bne.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043c0:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d0:	4903      	ldr	r1, [pc, #12]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043d8:	e008      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	74bb      	strb	r3, [r7, #18]
 80043de:	e005      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x274>
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043ec:	7c7b      	ldrb	r3, [r7, #17]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d105      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f2:	4ba0      	ldr	r3, [pc, #640]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f6:	4a9f      	ldr	r2, [pc, #636]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00a      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800440a:	4b9a      	ldr	r3, [pc, #616]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800440c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004410:	f023 0203 	bic.w	r2, r3, #3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004418:	4996      	ldr	r1, [pc, #600]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800441a:	4313      	orrs	r3, r2
 800441c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00a      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800442c:	4b91      	ldr	r3, [pc, #580]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800442e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004432:	f023 020c 	bic.w	r2, r3, #12
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443a:	498e      	ldr	r1, [pc, #568]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800444e:	4b89      	ldr	r3, [pc, #548]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004454:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800445c:	4985      	ldr	r1, [pc, #532]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800445e:	4313      	orrs	r3, r2
 8004460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004470:	4b80      	ldr	r3, [pc, #512]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447e:	497d      	ldr	r1, [pc, #500]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004480:	4313      	orrs	r3, r2
 8004482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0310 	and.w	r3, r3, #16
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004492:	4b78      	ldr	r3, [pc, #480]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a0:	4974      	ldr	r1, [pc, #464]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044b4:	4b6f      	ldr	r3, [pc, #444]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c2:	496c      	ldr	r1, [pc, #432]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044d6:	4b67      	ldr	r3, [pc, #412]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044e4:	4963      	ldr	r1, [pc, #396]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00a      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044f8:	4b5e      	ldr	r3, [pc, #376]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004506:	495b      	ldr	r1, [pc, #364]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00a      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800451a:	4b56      	ldr	r3, [pc, #344]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800451c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004520:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004528:	4952      	ldr	r1, [pc, #328]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800452a:	4313      	orrs	r3, r2
 800452c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00a      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800453c:	4b4d      	ldr	r3, [pc, #308]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454a:	494a      	ldr	r1, [pc, #296]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800454c:	4313      	orrs	r3, r2
 800454e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800455e:	4b45      	ldr	r3, [pc, #276]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004564:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800456c:	4941      	ldr	r1, [pc, #260]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800456e:	4313      	orrs	r3, r2
 8004570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004580:	4b3c      	ldr	r3, [pc, #240]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004582:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004586:	f023 0203 	bic.w	r2, r3, #3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458e:	4939      	ldr	r1, [pc, #228]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004590:	4313      	orrs	r3, r2
 8004592:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d028      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045a2:	4b34      	ldr	r3, [pc, #208]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045b0:	4930      	ldr	r1, [pc, #192]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045c0:	d106      	bne.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	4a2b      	ldr	r2, [pc, #172]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045cc:	60d3      	str	r3, [r2, #12]
 80045ce:	e011      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045d8:	d10c      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3304      	adds	r3, #4
 80045de:	2101      	movs	r1, #1
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 f8f9 	bl	80047d8 <RCCEx_PLLSAI1_Config>
 80045e6:	4603      	mov	r3, r0
 80045e8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045ea:	7cfb      	ldrb	r3, [r7, #19]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80045f0:	7cfb      	ldrb	r3, [r7, #19]
 80045f2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d04d      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004604:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004608:	d108      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800460a:	4b1a      	ldr	r3, [pc, #104]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800460c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004610:	4a18      	ldr	r2, [pc, #96]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004616:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800461a:	e012      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800461c:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800461e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004622:	4a14      	ldr	r2, [pc, #80]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004624:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004628:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800462c:	4b11      	ldr	r3, [pc, #68]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004632:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800463a:	490e      	ldr	r1, [pc, #56]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004646:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800464a:	d106      	bne.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800464c:	4b09      	ldr	r3, [pc, #36]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a08      	ldr	r2, [pc, #32]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004656:	60d3      	str	r3, [r2, #12]
 8004658:	e020      	b.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800465e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004662:	d109      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004664:	4b03      	ldr	r3, [pc, #12]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4a02      	ldr	r2, [pc, #8]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800466a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800466e:	60d3      	str	r3, [r2, #12]
 8004670:	e014      	b.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800467c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004680:	d10c      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	3304      	adds	r3, #4
 8004686:	2101      	movs	r1, #1
 8004688:	4618      	mov	r0, r3
 800468a:	f000 f8a5 	bl	80047d8 <RCCEx_PLLSAI1_Config>
 800468e:	4603      	mov	r3, r0
 8004690:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004692:	7cfb      	ldrb	r3, [r7, #19]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004698:	7cfb      	ldrb	r3, [r7, #19]
 800469a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d028      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046a8:	4b4a      	ldr	r3, [pc, #296]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046b6:	4947      	ldr	r1, [pc, #284]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c6:	d106      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c8:	4b42      	ldr	r3, [pc, #264]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	4a41      	ldr	r2, [pc, #260]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046d2:	60d3      	str	r3, [r2, #12]
 80046d4:	e011      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046de:	d10c      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3304      	adds	r3, #4
 80046e4:	2101      	movs	r1, #1
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 f876 	bl	80047d8 <RCCEx_PLLSAI1_Config>
 80046ec:	4603      	mov	r3, r0
 80046ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046f0:	7cfb      	ldrb	r3, [r7, #19]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80046f6:	7cfb      	ldrb	r3, [r7, #19]
 80046f8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d01e      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004706:	4b33      	ldr	r3, [pc, #204]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004716:	492f      	ldr	r1, [pc, #188]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004718:	4313      	orrs	r3, r2
 800471a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004724:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004728:	d10c      	bne.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3304      	adds	r3, #4
 800472e:	2102      	movs	r1, #2
 8004730:	4618      	mov	r0, r3
 8004732:	f000 f851 	bl	80047d8 <RCCEx_PLLSAI1_Config>
 8004736:	4603      	mov	r3, r0
 8004738:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800473a:	7cfb      	ldrb	r3, [r7, #19]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004740:	7cfb      	ldrb	r3, [r7, #19]
 8004742:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00b      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004750:	4b20      	ldr	r3, [pc, #128]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004752:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004756:	f023 0204 	bic.w	r2, r3, #4
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004760:	491c      	ldr	r1, [pc, #112]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004762:	4313      	orrs	r3, r2
 8004764:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00b      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004774:	4b17      	ldr	r3, [pc, #92]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004776:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800477a:	f023 0218 	bic.w	r2, r3, #24
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004784:	4913      	ldr	r1, [pc, #76]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004786:	4313      	orrs	r3, r2
 8004788:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d017      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004798:	4b0e      	ldr	r3, [pc, #56]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800479a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800479e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047a8:	490a      	ldr	r1, [pc, #40]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047ba:	d105      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047bc:	4b05      	ldr	r3, [pc, #20]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	4a04      	ldr	r2, [pc, #16]	@ (80047d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3718      	adds	r7, #24
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	40021000 	.word	0x40021000

080047d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e6:	4b72      	ldr	r3, [pc, #456]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f003 0303 	and.w	r3, r3, #3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00e      	beq.n	8004810 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047f2:	4b6f      	ldr	r3, [pc, #444]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f003 0203 	and.w	r2, r3, #3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d103      	bne.n	800480a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
       ||
 8004806:	2b00      	cmp	r3, #0
 8004808:	d142      	bne.n	8004890 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	73fb      	strb	r3, [r7, #15]
 800480e:	e03f      	b.n	8004890 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b03      	cmp	r3, #3
 8004816:	d018      	beq.n	800484a <RCCEx_PLLSAI1_Config+0x72>
 8004818:	2b03      	cmp	r3, #3
 800481a:	d825      	bhi.n	8004868 <RCCEx_PLLSAI1_Config+0x90>
 800481c:	2b01      	cmp	r3, #1
 800481e:	d002      	beq.n	8004826 <RCCEx_PLLSAI1_Config+0x4e>
 8004820:	2b02      	cmp	r3, #2
 8004822:	d009      	beq.n	8004838 <RCCEx_PLLSAI1_Config+0x60>
 8004824:	e020      	b.n	8004868 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004826:	4b62      	ldr	r3, [pc, #392]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d11d      	bne.n	800486e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004836:	e01a      	b.n	800486e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004838:	4b5d      	ldr	r3, [pc, #372]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004840:	2b00      	cmp	r3, #0
 8004842:	d116      	bne.n	8004872 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004848:	e013      	b.n	8004872 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800484a:	4b59      	ldr	r3, [pc, #356]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10f      	bne.n	8004876 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004856:	4b56      	ldr	r3, [pc, #344]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d109      	bne.n	8004876 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004866:	e006      	b.n	8004876 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	73fb      	strb	r3, [r7, #15]
      break;
 800486c:	e004      	b.n	8004878 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800486e:	bf00      	nop
 8004870:	e002      	b.n	8004878 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004872:	bf00      	nop
 8004874:	e000      	b.n	8004878 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004876:	bf00      	nop
    }

    if(status == HAL_OK)
 8004878:	7bfb      	ldrb	r3, [r7, #15]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d108      	bne.n	8004890 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800487e:	4b4c      	ldr	r3, [pc, #304]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f023 0203 	bic.w	r2, r3, #3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4949      	ldr	r1, [pc, #292]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800488c:	4313      	orrs	r3, r2
 800488e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004890:	7bfb      	ldrb	r3, [r7, #15]
 8004892:	2b00      	cmp	r3, #0
 8004894:	f040 8086 	bne.w	80049a4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004898:	4b45      	ldr	r3, [pc, #276]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a44      	ldr	r2, [pc, #272]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800489e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a4:	f7fd f972 	bl	8001b8c <HAL_GetTick>
 80048a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048aa:	e009      	b.n	80048c0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048ac:	f7fd f96e 	bl	8001b8c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d902      	bls.n	80048c0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	73fb      	strb	r3, [r7, #15]
        break;
 80048be:	e005      	b.n	80048cc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048c0:	4b3b      	ldr	r3, [pc, #236]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1ef      	bne.n	80048ac <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d168      	bne.n	80049a4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d113      	bne.n	8004900 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048d8:	4b35      	ldr	r3, [pc, #212]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	4b35      	ldr	r3, [pc, #212]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80048de:	4013      	ands	r3, r2
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	6892      	ldr	r2, [r2, #8]
 80048e4:	0211      	lsls	r1, r2, #8
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	68d2      	ldr	r2, [r2, #12]
 80048ea:	06d2      	lsls	r2, r2, #27
 80048ec:	4311      	orrs	r1, r2
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6852      	ldr	r2, [r2, #4]
 80048f2:	3a01      	subs	r2, #1
 80048f4:	0112      	lsls	r2, r2, #4
 80048f6:	430a      	orrs	r2, r1
 80048f8:	492d      	ldr	r1, [pc, #180]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	610b      	str	r3, [r1, #16]
 80048fe:	e02d      	b.n	800495c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d115      	bne.n	8004932 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004906:	4b2a      	ldr	r3, [pc, #168]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004908:	691a      	ldr	r2, [r3, #16]
 800490a:	4b2b      	ldr	r3, [pc, #172]	@ (80049b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800490c:	4013      	ands	r3, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6892      	ldr	r2, [r2, #8]
 8004912:	0211      	lsls	r1, r2, #8
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6912      	ldr	r2, [r2, #16]
 8004918:	0852      	lsrs	r2, r2, #1
 800491a:	3a01      	subs	r2, #1
 800491c:	0552      	lsls	r2, r2, #21
 800491e:	4311      	orrs	r1, r2
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6852      	ldr	r2, [r2, #4]
 8004924:	3a01      	subs	r2, #1
 8004926:	0112      	lsls	r2, r2, #4
 8004928:	430a      	orrs	r2, r1
 800492a:	4921      	ldr	r1, [pc, #132]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800492c:	4313      	orrs	r3, r2
 800492e:	610b      	str	r3, [r1, #16]
 8004930:	e014      	b.n	800495c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004932:	4b1f      	ldr	r3, [pc, #124]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004934:	691a      	ldr	r2, [r3, #16]
 8004936:	4b21      	ldr	r3, [pc, #132]	@ (80049bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004938:	4013      	ands	r3, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6892      	ldr	r2, [r2, #8]
 800493e:	0211      	lsls	r1, r2, #8
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6952      	ldr	r2, [r2, #20]
 8004944:	0852      	lsrs	r2, r2, #1
 8004946:	3a01      	subs	r2, #1
 8004948:	0652      	lsls	r2, r2, #25
 800494a:	4311      	orrs	r1, r2
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6852      	ldr	r2, [r2, #4]
 8004950:	3a01      	subs	r2, #1
 8004952:	0112      	lsls	r2, r2, #4
 8004954:	430a      	orrs	r2, r1
 8004956:	4916      	ldr	r1, [pc, #88]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004958:	4313      	orrs	r3, r2
 800495a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800495c:	4b14      	ldr	r3, [pc, #80]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a13      	ldr	r2, [pc, #76]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004962:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004966:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004968:	f7fd f910 	bl	8001b8c <HAL_GetTick>
 800496c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800496e:	e009      	b.n	8004984 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004970:	f7fd f90c 	bl	8001b8c <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d902      	bls.n	8004984 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	73fb      	strb	r3, [r7, #15]
          break;
 8004982:	e005      	b.n	8004990 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004984:	4b0a      	ldr	r3, [pc, #40]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0ef      	beq.n	8004970 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004990:	7bfb      	ldrb	r3, [r7, #15]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d106      	bne.n	80049a4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004996:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	4904      	ldr	r1, [pc, #16]	@ (80049b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40021000 	.word	0x40021000
 80049b4:	07ff800f 	.word	0x07ff800f
 80049b8:	ff9f800f 	.word	0xff9f800f
 80049bc:	f9ff800f 	.word	0xf9ff800f

080049c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ca:	2300      	movs	r3, #0
 80049cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049ce:	4b72      	ldr	r3, [pc, #456]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	f003 0303 	and.w	r3, r3, #3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00e      	beq.n	80049f8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049da:	4b6f      	ldr	r3, [pc, #444]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	f003 0203 	and.w	r2, r3, #3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d103      	bne.n	80049f2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
       ||
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d142      	bne.n	8004a78 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	73fb      	strb	r3, [r7, #15]
 80049f6:	e03f      	b.n	8004a78 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b03      	cmp	r3, #3
 80049fe:	d018      	beq.n	8004a32 <RCCEx_PLLSAI2_Config+0x72>
 8004a00:	2b03      	cmp	r3, #3
 8004a02:	d825      	bhi.n	8004a50 <RCCEx_PLLSAI2_Config+0x90>
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d002      	beq.n	8004a0e <RCCEx_PLLSAI2_Config+0x4e>
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d009      	beq.n	8004a20 <RCCEx_PLLSAI2_Config+0x60>
 8004a0c:	e020      	b.n	8004a50 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a0e:	4b62      	ldr	r3, [pc, #392]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d11d      	bne.n	8004a56 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1e:	e01a      	b.n	8004a56 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a20:	4b5d      	ldr	r3, [pc, #372]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d116      	bne.n	8004a5a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a30:	e013      	b.n	8004a5a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a32:	4b59      	ldr	r3, [pc, #356]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10f      	bne.n	8004a5e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a3e:	4b56      	ldr	r3, [pc, #344]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d109      	bne.n	8004a5e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a4e:	e006      	b.n	8004a5e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      break;
 8004a54:	e004      	b.n	8004a60 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004a56:	bf00      	nop
 8004a58:	e002      	b.n	8004a60 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e000      	b.n	8004a60 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004a5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a60:	7bfb      	ldrb	r3, [r7, #15]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d108      	bne.n	8004a78 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004a66:	4b4c      	ldr	r3, [pc, #304]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f023 0203 	bic.w	r2, r3, #3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4949      	ldr	r1, [pc, #292]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f040 8086 	bne.w	8004b8c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a80:	4b45      	ldr	r3, [pc, #276]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a44      	ldr	r2, [pc, #272]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a8c:	f7fd f87e 	bl	8001b8c <HAL_GetTick>
 8004a90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a92:	e009      	b.n	8004aa8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a94:	f7fd f87a 	bl	8001b8c <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d902      	bls.n	8004aa8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	73fb      	strb	r3, [r7, #15]
        break;
 8004aa6:	e005      	b.n	8004ab4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004aa8:	4b3b      	ldr	r3, [pc, #236]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1ef      	bne.n	8004a94 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004ab4:	7bfb      	ldrb	r3, [r7, #15]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d168      	bne.n	8004b8c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d113      	bne.n	8004ae8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ac0:	4b35      	ldr	r3, [pc, #212]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ac2:	695a      	ldr	r2, [r3, #20]
 8004ac4:	4b35      	ldr	r3, [pc, #212]	@ (8004b9c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6892      	ldr	r2, [r2, #8]
 8004acc:	0211      	lsls	r1, r2, #8
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	68d2      	ldr	r2, [r2, #12]
 8004ad2:	06d2      	lsls	r2, r2, #27
 8004ad4:	4311      	orrs	r1, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6852      	ldr	r2, [r2, #4]
 8004ada:	3a01      	subs	r2, #1
 8004adc:	0112      	lsls	r2, r2, #4
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	492d      	ldr	r1, [pc, #180]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	614b      	str	r3, [r1, #20]
 8004ae6:	e02d      	b.n	8004b44 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d115      	bne.n	8004b1a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004aee:	4b2a      	ldr	r3, [pc, #168]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004af0:	695a      	ldr	r2, [r3, #20]
 8004af2:	4b2b      	ldr	r3, [pc, #172]	@ (8004ba0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6892      	ldr	r2, [r2, #8]
 8004afa:	0211      	lsls	r1, r2, #8
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6912      	ldr	r2, [r2, #16]
 8004b00:	0852      	lsrs	r2, r2, #1
 8004b02:	3a01      	subs	r2, #1
 8004b04:	0552      	lsls	r2, r2, #21
 8004b06:	4311      	orrs	r1, r2
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6852      	ldr	r2, [r2, #4]
 8004b0c:	3a01      	subs	r2, #1
 8004b0e:	0112      	lsls	r2, r2, #4
 8004b10:	430a      	orrs	r2, r1
 8004b12:	4921      	ldr	r1, [pc, #132]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	614b      	str	r3, [r1, #20]
 8004b18:	e014      	b.n	8004b44 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b1c:	695a      	ldr	r2, [r3, #20]
 8004b1e:	4b21      	ldr	r3, [pc, #132]	@ (8004ba4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004b20:	4013      	ands	r3, r2
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6892      	ldr	r2, [r2, #8]
 8004b26:	0211      	lsls	r1, r2, #8
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	6952      	ldr	r2, [r2, #20]
 8004b2c:	0852      	lsrs	r2, r2, #1
 8004b2e:	3a01      	subs	r2, #1
 8004b30:	0652      	lsls	r2, r2, #25
 8004b32:	4311      	orrs	r1, r2
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	6852      	ldr	r2, [r2, #4]
 8004b38:	3a01      	subs	r2, #1
 8004b3a:	0112      	lsls	r2, r2, #4
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	4916      	ldr	r1, [pc, #88]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b44:	4b14      	ldr	r3, [pc, #80]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a13      	ldr	r2, [pc, #76]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b50:	f7fd f81c 	bl	8001b8c <HAL_GetTick>
 8004b54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b56:	e009      	b.n	8004b6c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b58:	f7fd f818 	bl	8001b8c <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d902      	bls.n	8004b6c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	73fb      	strb	r3, [r7, #15]
          break;
 8004b6a:	e005      	b.n	8004b78 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0ef      	beq.n	8004b58 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004b78:	7bfb      	ldrb	r3, [r7, #15]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d106      	bne.n	8004b8c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b7e:	4b06      	ldr	r3, [pc, #24]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b80:	695a      	ldr	r2, [r3, #20]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	4904      	ldr	r1, [pc, #16]	@ (8004b98 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	07ff800f 	.word	0x07ff800f
 8004ba0:	ff9f800f 	.word	0xff9f800f
 8004ba4:	f9ff800f 	.word	0xf9ff800f

08004ba8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e042      	b.n	8004c40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d106      	bne.n	8004bd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f7fc feeb 	bl	80019a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2224      	movs	r2, #36	@ 0x24
 8004bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f022 0201 	bic.w	r2, r2, #1
 8004be8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 fbb2 	bl	800535c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 f8b3 	bl	8004d64 <UART_SetConfig>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d101      	bne.n	8004c08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e01b      	b.n	8004c40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 fc31 	bl	80054a0 <UART_CheckIdleState>
 8004c3e:	4603      	mov	r3, r0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3708      	adds	r7, #8
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b08a      	sub	sp, #40	@ 0x28
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	4613      	mov	r3, r2
 8004c56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5e:	2b20      	cmp	r3, #32
 8004c60:	d17b      	bne.n	8004d5a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d002      	beq.n	8004c6e <HAL_UART_Transmit+0x26>
 8004c68:	88fb      	ldrh	r3, [r7, #6]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e074      	b.n	8004d5c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2221      	movs	r2, #33	@ 0x21
 8004c7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c82:	f7fc ff83 	bl	8001b8c <HAL_GetTick>
 8004c86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	88fa      	ldrh	r2, [r7, #6]
 8004c8c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	88fa      	ldrh	r2, [r7, #6]
 8004c94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ca0:	d108      	bne.n	8004cb4 <HAL_UART_Transmit+0x6c>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d104      	bne.n	8004cb4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004caa:	2300      	movs	r3, #0
 8004cac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	61bb      	str	r3, [r7, #24]
 8004cb2:	e003      	b.n	8004cbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cbc:	e030      	b.n	8004d20 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2180      	movs	r1, #128	@ 0x80
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 fc93 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d005      	beq.n	8004ce0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e03d      	b.n	8004d5c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10b      	bne.n	8004cfe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	881a      	ldrh	r2, [r3, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cf2:	b292      	uxth	r2, r2
 8004cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	3302      	adds	r3, #2
 8004cfa:	61bb      	str	r3, [r7, #24]
 8004cfc:	e007      	b.n	8004d0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	781a      	ldrb	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	3b01      	subs	r3, #1
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1c8      	bne.n	8004cbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2200      	movs	r2, #0
 8004d34:	2140      	movs	r1, #64	@ 0x40
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 fc5c 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d005      	beq.n	8004d4e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e006      	b.n	8004d5c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2220      	movs	r2, #32
 8004d52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004d56:	2300      	movs	r3, #0
 8004d58:	e000      	b.n	8004d5c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004d5a:	2302      	movs	r3, #2
  }
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3720      	adds	r7, #32
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d68:	b08c      	sub	sp, #48	@ 0x30
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	431a      	orrs	r2, r3
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	69db      	ldr	r3, [r3, #28]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	4baa      	ldr	r3, [pc, #680]	@ (800503c <UART_SetConfig+0x2d8>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	6812      	ldr	r2, [r2, #0]
 8004d9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d9c:	430b      	orrs	r3, r1
 8004d9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	68da      	ldr	r2, [r3, #12]
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a9f      	ldr	r2, [pc, #636]	@ (8005040 <UART_SetConfig+0x2dc>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d004      	beq.n	8004dd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004dda:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	6812      	ldr	r2, [r2, #0]
 8004de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004de4:	430b      	orrs	r3, r1
 8004de6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dee:	f023 010f 	bic.w	r1, r3, #15
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a90      	ldr	r2, [pc, #576]	@ (8005044 <UART_SetConfig+0x2e0>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d125      	bne.n	8004e54 <UART_SetConfig+0xf0>
 8004e08:	4b8f      	ldr	r3, [pc, #572]	@ (8005048 <UART_SetConfig+0x2e4>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	2b03      	cmp	r3, #3
 8004e14:	d81a      	bhi.n	8004e4c <UART_SetConfig+0xe8>
 8004e16:	a201      	add	r2, pc, #4	@ (adr r2, 8004e1c <UART_SetConfig+0xb8>)
 8004e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e1c:	08004e2d 	.word	0x08004e2d
 8004e20:	08004e3d 	.word	0x08004e3d
 8004e24:	08004e35 	.word	0x08004e35
 8004e28:	08004e45 	.word	0x08004e45
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e32:	e116      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004e34:	2302      	movs	r3, #2
 8004e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e3a:	e112      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004e3c:	2304      	movs	r3, #4
 8004e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e42:	e10e      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004e44:	2308      	movs	r3, #8
 8004e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e4a:	e10a      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004e4c:	2310      	movs	r3, #16
 8004e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e52:	e106      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a7c      	ldr	r2, [pc, #496]	@ (800504c <UART_SetConfig+0x2e8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d138      	bne.n	8004ed0 <UART_SetConfig+0x16c>
 8004e5e:	4b7a      	ldr	r3, [pc, #488]	@ (8005048 <UART_SetConfig+0x2e4>)
 8004e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e64:	f003 030c 	and.w	r3, r3, #12
 8004e68:	2b0c      	cmp	r3, #12
 8004e6a:	d82d      	bhi.n	8004ec8 <UART_SetConfig+0x164>
 8004e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e74 <UART_SetConfig+0x110>)
 8004e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e72:	bf00      	nop
 8004e74:	08004ea9 	.word	0x08004ea9
 8004e78:	08004ec9 	.word	0x08004ec9
 8004e7c:	08004ec9 	.word	0x08004ec9
 8004e80:	08004ec9 	.word	0x08004ec9
 8004e84:	08004eb9 	.word	0x08004eb9
 8004e88:	08004ec9 	.word	0x08004ec9
 8004e8c:	08004ec9 	.word	0x08004ec9
 8004e90:	08004ec9 	.word	0x08004ec9
 8004e94:	08004eb1 	.word	0x08004eb1
 8004e98:	08004ec9 	.word	0x08004ec9
 8004e9c:	08004ec9 	.word	0x08004ec9
 8004ea0:	08004ec9 	.word	0x08004ec9
 8004ea4:	08004ec1 	.word	0x08004ec1
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eae:	e0d8      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eb6:	e0d4      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004eb8:	2304      	movs	r3, #4
 8004eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ebe:	e0d0      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004ec0:	2308      	movs	r3, #8
 8004ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ec6:	e0cc      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004ec8:	2310      	movs	r3, #16
 8004eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ece:	e0c8      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a5e      	ldr	r2, [pc, #376]	@ (8005050 <UART_SetConfig+0x2ec>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d125      	bne.n	8004f26 <UART_SetConfig+0x1c2>
 8004eda:	4b5b      	ldr	r3, [pc, #364]	@ (8005048 <UART_SetConfig+0x2e4>)
 8004edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ee4:	2b30      	cmp	r3, #48	@ 0x30
 8004ee6:	d016      	beq.n	8004f16 <UART_SetConfig+0x1b2>
 8004ee8:	2b30      	cmp	r3, #48	@ 0x30
 8004eea:	d818      	bhi.n	8004f1e <UART_SetConfig+0x1ba>
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d00a      	beq.n	8004f06 <UART_SetConfig+0x1a2>
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d814      	bhi.n	8004f1e <UART_SetConfig+0x1ba>
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d002      	beq.n	8004efe <UART_SetConfig+0x19a>
 8004ef8:	2b10      	cmp	r3, #16
 8004efa:	d008      	beq.n	8004f0e <UART_SetConfig+0x1aa>
 8004efc:	e00f      	b.n	8004f1e <UART_SetConfig+0x1ba>
 8004efe:	2300      	movs	r3, #0
 8004f00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f04:	e0ad      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f06:	2302      	movs	r3, #2
 8004f08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f0c:	e0a9      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f0e:	2304      	movs	r3, #4
 8004f10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f14:	e0a5      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f16:	2308      	movs	r3, #8
 8004f18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f1c:	e0a1      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f1e:	2310      	movs	r3, #16
 8004f20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f24:	e09d      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a4a      	ldr	r2, [pc, #296]	@ (8005054 <UART_SetConfig+0x2f0>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d125      	bne.n	8004f7c <UART_SetConfig+0x218>
 8004f30:	4b45      	ldr	r3, [pc, #276]	@ (8005048 <UART_SetConfig+0x2e4>)
 8004f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004f3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f3c:	d016      	beq.n	8004f6c <UART_SetConfig+0x208>
 8004f3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f40:	d818      	bhi.n	8004f74 <UART_SetConfig+0x210>
 8004f42:	2b80      	cmp	r3, #128	@ 0x80
 8004f44:	d00a      	beq.n	8004f5c <UART_SetConfig+0x1f8>
 8004f46:	2b80      	cmp	r3, #128	@ 0x80
 8004f48:	d814      	bhi.n	8004f74 <UART_SetConfig+0x210>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <UART_SetConfig+0x1f0>
 8004f4e:	2b40      	cmp	r3, #64	@ 0x40
 8004f50:	d008      	beq.n	8004f64 <UART_SetConfig+0x200>
 8004f52:	e00f      	b.n	8004f74 <UART_SetConfig+0x210>
 8004f54:	2300      	movs	r3, #0
 8004f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f5a:	e082      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f62:	e07e      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f64:	2304      	movs	r3, #4
 8004f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f6a:	e07a      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f6c:	2308      	movs	r3, #8
 8004f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f72:	e076      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f74:	2310      	movs	r3, #16
 8004f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f7a:	e072      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a35      	ldr	r2, [pc, #212]	@ (8005058 <UART_SetConfig+0x2f4>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d12a      	bne.n	8004fdc <UART_SetConfig+0x278>
 8004f86:	4b30      	ldr	r3, [pc, #192]	@ (8005048 <UART_SetConfig+0x2e4>)
 8004f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f94:	d01a      	beq.n	8004fcc <UART_SetConfig+0x268>
 8004f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f9a:	d81b      	bhi.n	8004fd4 <UART_SetConfig+0x270>
 8004f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fa0:	d00c      	beq.n	8004fbc <UART_SetConfig+0x258>
 8004fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fa6:	d815      	bhi.n	8004fd4 <UART_SetConfig+0x270>
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <UART_SetConfig+0x250>
 8004fac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fb0:	d008      	beq.n	8004fc4 <UART_SetConfig+0x260>
 8004fb2:	e00f      	b.n	8004fd4 <UART_SetConfig+0x270>
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fba:	e052      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc2:	e04e      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004fc4:	2304      	movs	r3, #4
 8004fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fca:	e04a      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004fcc:	2308      	movs	r3, #8
 8004fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fd2:	e046      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004fd4:	2310      	movs	r3, #16
 8004fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fda:	e042      	b.n	8005062 <UART_SetConfig+0x2fe>
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a17      	ldr	r2, [pc, #92]	@ (8005040 <UART_SetConfig+0x2dc>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d13a      	bne.n	800505c <UART_SetConfig+0x2f8>
 8004fe6:	4b18      	ldr	r3, [pc, #96]	@ (8005048 <UART_SetConfig+0x2e4>)
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ff0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ff4:	d01a      	beq.n	800502c <UART_SetConfig+0x2c8>
 8004ff6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ffa:	d81b      	bhi.n	8005034 <UART_SetConfig+0x2d0>
 8004ffc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005000:	d00c      	beq.n	800501c <UART_SetConfig+0x2b8>
 8005002:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005006:	d815      	bhi.n	8005034 <UART_SetConfig+0x2d0>
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <UART_SetConfig+0x2b0>
 800500c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005010:	d008      	beq.n	8005024 <UART_SetConfig+0x2c0>
 8005012:	e00f      	b.n	8005034 <UART_SetConfig+0x2d0>
 8005014:	2300      	movs	r3, #0
 8005016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800501a:	e022      	b.n	8005062 <UART_SetConfig+0x2fe>
 800501c:	2302      	movs	r3, #2
 800501e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005022:	e01e      	b.n	8005062 <UART_SetConfig+0x2fe>
 8005024:	2304      	movs	r3, #4
 8005026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800502a:	e01a      	b.n	8005062 <UART_SetConfig+0x2fe>
 800502c:	2308      	movs	r3, #8
 800502e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005032:	e016      	b.n	8005062 <UART_SetConfig+0x2fe>
 8005034:	2310      	movs	r3, #16
 8005036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800503a:	e012      	b.n	8005062 <UART_SetConfig+0x2fe>
 800503c:	cfff69f3 	.word	0xcfff69f3
 8005040:	40008000 	.word	0x40008000
 8005044:	40013800 	.word	0x40013800
 8005048:	40021000 	.word	0x40021000
 800504c:	40004400 	.word	0x40004400
 8005050:	40004800 	.word	0x40004800
 8005054:	40004c00 	.word	0x40004c00
 8005058:	40005000 	.word	0x40005000
 800505c:	2310      	movs	r3, #16
 800505e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4aae      	ldr	r2, [pc, #696]	@ (8005320 <UART_SetConfig+0x5bc>)
 8005068:	4293      	cmp	r3, r2
 800506a:	f040 8097 	bne.w	800519c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800506e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005072:	2b08      	cmp	r3, #8
 8005074:	d823      	bhi.n	80050be <UART_SetConfig+0x35a>
 8005076:	a201      	add	r2, pc, #4	@ (adr r2, 800507c <UART_SetConfig+0x318>)
 8005078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507c:	080050a1 	.word	0x080050a1
 8005080:	080050bf 	.word	0x080050bf
 8005084:	080050a9 	.word	0x080050a9
 8005088:	080050bf 	.word	0x080050bf
 800508c:	080050af 	.word	0x080050af
 8005090:	080050bf 	.word	0x080050bf
 8005094:	080050bf 	.word	0x080050bf
 8005098:	080050bf 	.word	0x080050bf
 800509c:	080050b7 	.word	0x080050b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050a0:	f7fe ff7e 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 80050a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050a6:	e010      	b.n	80050ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a8:	4b9e      	ldr	r3, [pc, #632]	@ (8005324 <UART_SetConfig+0x5c0>)
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050ac:	e00d      	b.n	80050ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ae:	f7fe fedf 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 80050b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050b4:	e009      	b.n	80050ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050bc:	e005      	b.n	80050ca <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80050c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f000 8130 	beq.w	8005332 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	4a94      	ldr	r2, [pc, #592]	@ (8005328 <UART_SetConfig+0x5c4>)
 80050d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050dc:	461a      	mov	r2, r3
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	4613      	mov	r3, r2
 80050ec:	005b      	lsls	r3, r3, #1
 80050ee:	4413      	add	r3, r2
 80050f0:	69ba      	ldr	r2, [r7, #24]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d305      	bcc.n	8005102 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d903      	bls.n	800510a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005108:	e113      	b.n	8005332 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800510a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510c:	2200      	movs	r2, #0
 800510e:	60bb      	str	r3, [r7, #8]
 8005110:	60fa      	str	r2, [r7, #12]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	4a84      	ldr	r2, [pc, #528]	@ (8005328 <UART_SetConfig+0x5c4>)
 8005118:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800511c:	b29b      	uxth	r3, r3
 800511e:	2200      	movs	r2, #0
 8005120:	603b      	str	r3, [r7, #0]
 8005122:	607a      	str	r2, [r7, #4]
 8005124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005128:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800512c:	f7fb fd54 	bl	8000bd8 <__aeabi_uldivmod>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4610      	mov	r0, r2
 8005136:	4619      	mov	r1, r3
 8005138:	f04f 0200 	mov.w	r2, #0
 800513c:	f04f 0300 	mov.w	r3, #0
 8005140:	020b      	lsls	r3, r1, #8
 8005142:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005146:	0202      	lsls	r2, r0, #8
 8005148:	6979      	ldr	r1, [r7, #20]
 800514a:	6849      	ldr	r1, [r1, #4]
 800514c:	0849      	lsrs	r1, r1, #1
 800514e:	2000      	movs	r0, #0
 8005150:	460c      	mov	r4, r1
 8005152:	4605      	mov	r5, r0
 8005154:	eb12 0804 	adds.w	r8, r2, r4
 8005158:	eb43 0905 	adc.w	r9, r3, r5
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	469a      	mov	sl, r3
 8005164:	4693      	mov	fp, r2
 8005166:	4652      	mov	r2, sl
 8005168:	465b      	mov	r3, fp
 800516a:	4640      	mov	r0, r8
 800516c:	4649      	mov	r1, r9
 800516e:	f7fb fd33 	bl	8000bd8 <__aeabi_uldivmod>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4613      	mov	r3, r2
 8005178:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005180:	d308      	bcc.n	8005194 <UART_SetConfig+0x430>
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005188:	d204      	bcs.n	8005194 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6a3a      	ldr	r2, [r7, #32]
 8005190:	60da      	str	r2, [r3, #12]
 8005192:	e0ce      	b.n	8005332 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800519a:	e0ca      	b.n	8005332 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051a4:	d166      	bne.n	8005274 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80051a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80051aa:	2b08      	cmp	r3, #8
 80051ac:	d827      	bhi.n	80051fe <UART_SetConfig+0x49a>
 80051ae:	a201      	add	r2, pc, #4	@ (adr r2, 80051b4 <UART_SetConfig+0x450>)
 80051b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b4:	080051d9 	.word	0x080051d9
 80051b8:	080051e1 	.word	0x080051e1
 80051bc:	080051e9 	.word	0x080051e9
 80051c0:	080051ff 	.word	0x080051ff
 80051c4:	080051ef 	.word	0x080051ef
 80051c8:	080051ff 	.word	0x080051ff
 80051cc:	080051ff 	.word	0x080051ff
 80051d0:	080051ff 	.word	0x080051ff
 80051d4:	080051f7 	.word	0x080051f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051d8:	f7fe fee2 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 80051dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051de:	e014      	b.n	800520a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051e0:	f7fe fef4 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 80051e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051e6:	e010      	b.n	800520a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051e8:	4b4e      	ldr	r3, [pc, #312]	@ (8005324 <UART_SetConfig+0x5c0>)
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051ec:	e00d      	b.n	800520a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ee:	f7fe fe3f 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 80051f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051f4:	e009      	b.n	800520a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051fc:	e005      	b.n	800520a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80051fe:	2300      	movs	r3, #0
 8005200:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005208:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 8090 	beq.w	8005332 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005216:	4a44      	ldr	r2, [pc, #272]	@ (8005328 <UART_SetConfig+0x5c4>)
 8005218:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800521c:	461a      	mov	r2, r3
 800521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005220:	fbb3 f3f2 	udiv	r3, r3, r2
 8005224:	005a      	lsls	r2, r3, #1
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	085b      	lsrs	r3, r3, #1
 800522c:	441a      	add	r2, r3
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	fbb2 f3f3 	udiv	r3, r2, r3
 8005236:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	2b0f      	cmp	r3, #15
 800523c:	d916      	bls.n	800526c <UART_SetConfig+0x508>
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005244:	d212      	bcs.n	800526c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005246:	6a3b      	ldr	r3, [r7, #32]
 8005248:	b29b      	uxth	r3, r3
 800524a:	f023 030f 	bic.w	r3, r3, #15
 800524e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	085b      	lsrs	r3, r3, #1
 8005254:	b29b      	uxth	r3, r3
 8005256:	f003 0307 	and.w	r3, r3, #7
 800525a:	b29a      	uxth	r2, r3
 800525c:	8bfb      	ldrh	r3, [r7, #30]
 800525e:	4313      	orrs	r3, r2
 8005260:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	8bfa      	ldrh	r2, [r7, #30]
 8005268:	60da      	str	r2, [r3, #12]
 800526a:	e062      	b.n	8005332 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005272:	e05e      	b.n	8005332 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005274:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005278:	2b08      	cmp	r3, #8
 800527a:	d828      	bhi.n	80052ce <UART_SetConfig+0x56a>
 800527c:	a201      	add	r2, pc, #4	@ (adr r2, 8005284 <UART_SetConfig+0x520>)
 800527e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005282:	bf00      	nop
 8005284:	080052a9 	.word	0x080052a9
 8005288:	080052b1 	.word	0x080052b1
 800528c:	080052b9 	.word	0x080052b9
 8005290:	080052cf 	.word	0x080052cf
 8005294:	080052bf 	.word	0x080052bf
 8005298:	080052cf 	.word	0x080052cf
 800529c:	080052cf 	.word	0x080052cf
 80052a0:	080052cf 	.word	0x080052cf
 80052a4:	080052c7 	.word	0x080052c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052a8:	f7fe fe7a 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 80052ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052ae:	e014      	b.n	80052da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052b0:	f7fe fe8c 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 80052b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052b6:	e010      	b.n	80052da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005324 <UART_SetConfig+0x5c0>)
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052bc:	e00d      	b.n	80052da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052be:	f7fe fdd7 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 80052c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052c4:	e009      	b.n	80052da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052cc:	e005      	b.n	80052da <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80052d8:	bf00      	nop
    }

    if (pclk != 0U)
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d028      	beq.n	8005332 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	4a10      	ldr	r2, [pc, #64]	@ (8005328 <UART_SetConfig+0x5c4>)
 80052e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052ea:	461a      	mov	r2, r3
 80052ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	085b      	lsrs	r3, r3, #1
 80052f8:	441a      	add	r2, r3
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005302:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	2b0f      	cmp	r3, #15
 8005308:	d910      	bls.n	800532c <UART_SetConfig+0x5c8>
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005310:	d20c      	bcs.n	800532c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	b29a      	uxth	r2, r3
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	60da      	str	r2, [r3, #12]
 800531c:	e009      	b.n	8005332 <UART_SetConfig+0x5ce>
 800531e:	bf00      	nop
 8005320:	40008000 	.word	0x40008000
 8005324:	00f42400 	.word	0x00f42400
 8005328:	0800841c 	.word	0x0800841c
      }
      else
      {
        ret = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2201      	movs	r2, #1
 8005336:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	2201      	movs	r2, #1
 800533e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2200      	movs	r2, #0
 8005346:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	2200      	movs	r2, #0
 800534c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800534e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005352:	4618      	mov	r0, r3
 8005354:	3730      	adds	r7, #48	@ 0x30
 8005356:	46bd      	mov	sp, r7
 8005358:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800535c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00a      	beq.n	8005386 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00a      	beq.n	80053ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ce:	f003 0304 	and.w	r3, r3, #4
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00a      	beq.n	80053ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	f003 0310 	and.w	r3, r3, #16
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005412:	f003 0320 	and.w	r3, r3, #32
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01a      	beq.n	8005472 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800545a:	d10a      	bne.n	8005472 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	605a      	str	r2, [r3, #4]
  }
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b098      	sub	sp, #96	@ 0x60
 80054a4:	af02      	add	r7, sp, #8
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054b0:	f7fc fb6c 	bl	8001b8c <HAL_GetTick>
 80054b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d12f      	bne.n	8005524 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054cc:	2200      	movs	r2, #0
 80054ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f88e 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d022      	beq.n	8005524 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e6:	e853 3f00 	ldrex	r3, [r3]
 80054ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	461a      	mov	r2, r3
 80054fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80054fe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005500:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005502:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005504:	e841 2300 	strex	r3, r2, [r1]
 8005508:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800550a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1e6      	bne.n	80054de <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2220      	movs	r2, #32
 8005514:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e063      	b.n	80055ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b04      	cmp	r3, #4
 8005530:	d149      	bne.n	80055c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005532:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800553a:	2200      	movs	r2, #0
 800553c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f857 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d03c      	beq.n	80055c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	623b      	str	r3, [r7, #32]
   return(result);
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005560:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	461a      	mov	r2, r3
 8005568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800556a:	633b      	str	r3, [r7, #48]	@ 0x30
 800556c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005572:	e841 2300 	strex	r3, r2, [r1]
 8005576:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1e6      	bne.n	800554c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3308      	adds	r3, #8
 8005584:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	60fb      	str	r3, [r7, #12]
   return(result);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f023 0301 	bic.w	r3, r3, #1
 8005594:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	3308      	adds	r3, #8
 800559c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800559e:	61fa      	str	r2, [r7, #28]
 80055a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a2:	69b9      	ldr	r1, [r7, #24]
 80055a4:	69fa      	ldr	r2, [r7, #28]
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	617b      	str	r3, [r7, #20]
   return(result);
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1e5      	bne.n	800557e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2220      	movs	r2, #32
 80055b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e012      	b.n	80055ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2220      	movs	r2, #32
 80055ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3758      	adds	r7, #88	@ 0x58
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	4613      	mov	r3, r2
 8005602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005604:	e04f      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d04b      	beq.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800560e:	f7fc fabd 	bl	8001b8c <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	429a      	cmp	r2, r3
 800561c:	d302      	bcc.n	8005624 <UART_WaitOnFlagUntilTimeout+0x30>
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e04e      	b.n	80056c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b00      	cmp	r3, #0
 8005634:	d037      	beq.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	2b80      	cmp	r3, #128	@ 0x80
 800563a:	d034      	beq.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	2b40      	cmp	r3, #64	@ 0x40
 8005640:	d031      	beq.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	69db      	ldr	r3, [r3, #28]
 8005648:	f003 0308 	and.w	r3, r3, #8
 800564c:	2b08      	cmp	r3, #8
 800564e:	d110      	bne.n	8005672 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2208      	movs	r2, #8
 8005656:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 f838 	bl	80056ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2208      	movs	r2, #8
 8005662:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e029      	b.n	80056c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800567c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005680:	d111      	bne.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800568a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 f81e 	bl	80056ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2220      	movs	r2, #32
 8005696:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e00f      	b.n	80056c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	69da      	ldr	r2, [r3, #28]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4013      	ands	r3, r2
 80056b0:	68ba      	ldr	r2, [r7, #8]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	bf0c      	ite	eq
 80056b6:	2301      	moveq	r3, #1
 80056b8:	2300      	movne	r3, #0
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	461a      	mov	r2, r3
 80056be:	79fb      	ldrb	r3, [r7, #7]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d0a0      	beq.n	8005606 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056ce:	b480      	push	{r7}
 80056d0:	b095      	sub	sp, #84	@ 0x54
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056de:	e853 3f00 	ldrex	r3, [r3]
 80056e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80056f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e6      	bne.n	80056d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	3308      	adds	r3, #8
 800570e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	61fb      	str	r3, [r7, #28]
   return(result);
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800571e:	f023 0301 	bic.w	r3, r3, #1
 8005722:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	3308      	adds	r3, #8
 800572a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800572c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800572e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005730:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005734:	e841 2300 	strex	r3, r2, [r1]
 8005738:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800573a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1e3      	bne.n	8005708 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005744:	2b01      	cmp	r3, #1
 8005746:	d118      	bne.n	800577a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	60bb      	str	r3, [r7, #8]
   return(result);
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	f023 0310 	bic.w	r3, r3, #16
 800575c:	647b      	str	r3, [r7, #68]	@ 0x44
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005766:	61bb      	str	r3, [r7, #24]
 8005768:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576a:	6979      	ldr	r1, [r7, #20]
 800576c:	69ba      	ldr	r2, [r7, #24]
 800576e:	e841 2300 	strex	r3, r2, [r1]
 8005772:	613b      	str	r3, [r7, #16]
   return(result);
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1e6      	bne.n	8005748 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800578e:	bf00      	nop
 8005790:	3754      	adds	r7, #84	@ 0x54
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800579a:	b480      	push	{r7}
 800579c:	b085      	sub	sp, #20
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_UARTEx_DisableFifoMode+0x16>
 80057ac:	2302      	movs	r3, #2
 80057ae:	e027      	b.n	8005800 <HAL_UARTEx_DisableFifoMode+0x66>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2224      	movs	r2, #36	@ 0x24
 80057bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0201 	bic.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80057de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3714      	adds	r7, #20
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800581c:	2b01      	cmp	r3, #1
 800581e:	d101      	bne.n	8005824 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005820:	2302      	movs	r3, #2
 8005822:	e02d      	b.n	8005880 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2224      	movs	r2, #36	@ 0x24
 8005830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 0201 	bic.w	r2, r2, #1
 800584a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f84f 	bl	8005904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800589c:	2302      	movs	r3, #2
 800589e:	e02d      	b.n	80058fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2224      	movs	r2, #36	@ 0x24
 80058ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0201 	bic.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 f811 	bl	8005904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005910:	2b00      	cmp	r3, #0
 8005912:	d108      	bne.n	8005926 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005924:	e031      	b.n	800598a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005926:	2308      	movs	r3, #8
 8005928:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800592a:	2308      	movs	r3, #8
 800592c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	0e5b      	lsrs	r3, r3, #25
 8005936:	b2db      	uxtb	r3, r3
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	0f5b      	lsrs	r3, r3, #29
 8005946:	b2db      	uxtb	r3, r3
 8005948:	f003 0307 	and.w	r3, r3, #7
 800594c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800594e:	7bbb      	ldrb	r3, [r7, #14]
 8005950:	7b3a      	ldrb	r2, [r7, #12]
 8005952:	4911      	ldr	r1, [pc, #68]	@ (8005998 <UARTEx_SetNbDataToProcess+0x94>)
 8005954:	5c8a      	ldrb	r2, [r1, r2]
 8005956:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800595a:	7b3a      	ldrb	r2, [r7, #12]
 800595c:	490f      	ldr	r1, [pc, #60]	@ (800599c <UARTEx_SetNbDataToProcess+0x98>)
 800595e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005960:	fb93 f3f2 	sdiv	r3, r3, r2
 8005964:	b29a      	uxth	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800596c:	7bfb      	ldrb	r3, [r7, #15]
 800596e:	7b7a      	ldrb	r2, [r7, #13]
 8005970:	4909      	ldr	r1, [pc, #36]	@ (8005998 <UARTEx_SetNbDataToProcess+0x94>)
 8005972:	5c8a      	ldrb	r2, [r1, r2]
 8005974:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005978:	7b7a      	ldrb	r2, [r7, #13]
 800597a:	4908      	ldr	r1, [pc, #32]	@ (800599c <UARTEx_SetNbDataToProcess+0x98>)
 800597c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800597e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005982:	b29a      	uxth	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800598a:	bf00      	nop
 800598c:	3714      	adds	r7, #20
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	08008434 	.word	0x08008434
 800599c:	0800843c 	.word	0x0800843c

080059a0 <__cvt>:
 80059a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059a4:	ec57 6b10 	vmov	r6, r7, d0
 80059a8:	2f00      	cmp	r7, #0
 80059aa:	460c      	mov	r4, r1
 80059ac:	4619      	mov	r1, r3
 80059ae:	463b      	mov	r3, r7
 80059b0:	bfbb      	ittet	lt
 80059b2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059b6:	461f      	movlt	r7, r3
 80059b8:	2300      	movge	r3, #0
 80059ba:	232d      	movlt	r3, #45	@ 0x2d
 80059bc:	700b      	strb	r3, [r1, #0]
 80059be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059c0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059c4:	4691      	mov	r9, r2
 80059c6:	f023 0820 	bic.w	r8, r3, #32
 80059ca:	bfbc      	itt	lt
 80059cc:	4632      	movlt	r2, r6
 80059ce:	4616      	movlt	r6, r2
 80059d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059d4:	d005      	beq.n	80059e2 <__cvt+0x42>
 80059d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059da:	d100      	bne.n	80059de <__cvt+0x3e>
 80059dc:	3401      	adds	r4, #1
 80059de:	2102      	movs	r1, #2
 80059e0:	e000      	b.n	80059e4 <__cvt+0x44>
 80059e2:	2103      	movs	r1, #3
 80059e4:	ab03      	add	r3, sp, #12
 80059e6:	9301      	str	r3, [sp, #4]
 80059e8:	ab02      	add	r3, sp, #8
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	ec47 6b10 	vmov	d0, r6, r7
 80059f0:	4653      	mov	r3, sl
 80059f2:	4622      	mov	r2, r4
 80059f4:	f000 ff3c 	bl	8006870 <_dtoa_r>
 80059f8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059fc:	4605      	mov	r5, r0
 80059fe:	d119      	bne.n	8005a34 <__cvt+0x94>
 8005a00:	f019 0f01 	tst.w	r9, #1
 8005a04:	d00e      	beq.n	8005a24 <__cvt+0x84>
 8005a06:	eb00 0904 	add.w	r9, r0, r4
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	4630      	mov	r0, r6
 8005a10:	4639      	mov	r1, r7
 8005a12:	f7fb f871 	bl	8000af8 <__aeabi_dcmpeq>
 8005a16:	b108      	cbz	r0, 8005a1c <__cvt+0x7c>
 8005a18:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a1c:	2230      	movs	r2, #48	@ 0x30
 8005a1e:	9b03      	ldr	r3, [sp, #12]
 8005a20:	454b      	cmp	r3, r9
 8005a22:	d31e      	bcc.n	8005a62 <__cvt+0xc2>
 8005a24:	9b03      	ldr	r3, [sp, #12]
 8005a26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a28:	1b5b      	subs	r3, r3, r5
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	b004      	add	sp, #16
 8005a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a38:	eb00 0904 	add.w	r9, r0, r4
 8005a3c:	d1e5      	bne.n	8005a0a <__cvt+0x6a>
 8005a3e:	7803      	ldrb	r3, [r0, #0]
 8005a40:	2b30      	cmp	r3, #48	@ 0x30
 8005a42:	d10a      	bne.n	8005a5a <__cvt+0xba>
 8005a44:	2200      	movs	r2, #0
 8005a46:	2300      	movs	r3, #0
 8005a48:	4630      	mov	r0, r6
 8005a4a:	4639      	mov	r1, r7
 8005a4c:	f7fb f854 	bl	8000af8 <__aeabi_dcmpeq>
 8005a50:	b918      	cbnz	r0, 8005a5a <__cvt+0xba>
 8005a52:	f1c4 0401 	rsb	r4, r4, #1
 8005a56:	f8ca 4000 	str.w	r4, [sl]
 8005a5a:	f8da 3000 	ldr.w	r3, [sl]
 8005a5e:	4499      	add	r9, r3
 8005a60:	e7d3      	b.n	8005a0a <__cvt+0x6a>
 8005a62:	1c59      	adds	r1, r3, #1
 8005a64:	9103      	str	r1, [sp, #12]
 8005a66:	701a      	strb	r2, [r3, #0]
 8005a68:	e7d9      	b.n	8005a1e <__cvt+0x7e>

08005a6a <__exponent>:
 8005a6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a6c:	2900      	cmp	r1, #0
 8005a6e:	bfba      	itte	lt
 8005a70:	4249      	neglt	r1, r1
 8005a72:	232d      	movlt	r3, #45	@ 0x2d
 8005a74:	232b      	movge	r3, #43	@ 0x2b
 8005a76:	2909      	cmp	r1, #9
 8005a78:	7002      	strb	r2, [r0, #0]
 8005a7a:	7043      	strb	r3, [r0, #1]
 8005a7c:	dd29      	ble.n	8005ad2 <__exponent+0x68>
 8005a7e:	f10d 0307 	add.w	r3, sp, #7
 8005a82:	461d      	mov	r5, r3
 8005a84:	270a      	movs	r7, #10
 8005a86:	461a      	mov	r2, r3
 8005a88:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a8c:	fb07 1416 	mls	r4, r7, r6, r1
 8005a90:	3430      	adds	r4, #48	@ 0x30
 8005a92:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a96:	460c      	mov	r4, r1
 8005a98:	2c63      	cmp	r4, #99	@ 0x63
 8005a9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a9e:	4631      	mov	r1, r6
 8005aa0:	dcf1      	bgt.n	8005a86 <__exponent+0x1c>
 8005aa2:	3130      	adds	r1, #48	@ 0x30
 8005aa4:	1e94      	subs	r4, r2, #2
 8005aa6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005aaa:	1c41      	adds	r1, r0, #1
 8005aac:	4623      	mov	r3, r4
 8005aae:	42ab      	cmp	r3, r5
 8005ab0:	d30a      	bcc.n	8005ac8 <__exponent+0x5e>
 8005ab2:	f10d 0309 	add.w	r3, sp, #9
 8005ab6:	1a9b      	subs	r3, r3, r2
 8005ab8:	42ac      	cmp	r4, r5
 8005aba:	bf88      	it	hi
 8005abc:	2300      	movhi	r3, #0
 8005abe:	3302      	adds	r3, #2
 8005ac0:	4403      	add	r3, r0
 8005ac2:	1a18      	subs	r0, r3, r0
 8005ac4:	b003      	add	sp, #12
 8005ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ac8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005acc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ad0:	e7ed      	b.n	8005aae <__exponent+0x44>
 8005ad2:	2330      	movs	r3, #48	@ 0x30
 8005ad4:	3130      	adds	r1, #48	@ 0x30
 8005ad6:	7083      	strb	r3, [r0, #2]
 8005ad8:	70c1      	strb	r1, [r0, #3]
 8005ada:	1d03      	adds	r3, r0, #4
 8005adc:	e7f1      	b.n	8005ac2 <__exponent+0x58>
	...

08005ae0 <_printf_float>:
 8005ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ae4:	b08d      	sub	sp, #52	@ 0x34
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005aec:	4616      	mov	r6, r2
 8005aee:	461f      	mov	r7, r3
 8005af0:	4605      	mov	r5, r0
 8005af2:	f000 fdbd 	bl	8006670 <_localeconv_r>
 8005af6:	6803      	ldr	r3, [r0, #0]
 8005af8:	9304      	str	r3, [sp, #16]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7fa fbd0 	bl	80002a0 <strlen>
 8005b00:	2300      	movs	r3, #0
 8005b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b04:	f8d8 3000 	ldr.w	r3, [r8]
 8005b08:	9005      	str	r0, [sp, #20]
 8005b0a:	3307      	adds	r3, #7
 8005b0c:	f023 0307 	bic.w	r3, r3, #7
 8005b10:	f103 0208 	add.w	r2, r3, #8
 8005b14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b18:	f8d4 b000 	ldr.w	fp, [r4]
 8005b1c:	f8c8 2000 	str.w	r2, [r8]
 8005b20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b28:	9307      	str	r3, [sp, #28]
 8005b2a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b2e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b36:	4b9c      	ldr	r3, [pc, #624]	@ (8005da8 <_printf_float+0x2c8>)
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	f7fb f80e 	bl	8000b5c <__aeabi_dcmpun>
 8005b40:	bb70      	cbnz	r0, 8005ba0 <_printf_float+0xc0>
 8005b42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b46:	4b98      	ldr	r3, [pc, #608]	@ (8005da8 <_printf_float+0x2c8>)
 8005b48:	f04f 32ff 	mov.w	r2, #4294967295
 8005b4c:	f7fa ffe8 	bl	8000b20 <__aeabi_dcmple>
 8005b50:	bb30      	cbnz	r0, 8005ba0 <_printf_float+0xc0>
 8005b52:	2200      	movs	r2, #0
 8005b54:	2300      	movs	r3, #0
 8005b56:	4640      	mov	r0, r8
 8005b58:	4649      	mov	r1, r9
 8005b5a:	f7fa ffd7 	bl	8000b0c <__aeabi_dcmplt>
 8005b5e:	b110      	cbz	r0, 8005b66 <_printf_float+0x86>
 8005b60:	232d      	movs	r3, #45	@ 0x2d
 8005b62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b66:	4a91      	ldr	r2, [pc, #580]	@ (8005dac <_printf_float+0x2cc>)
 8005b68:	4b91      	ldr	r3, [pc, #580]	@ (8005db0 <_printf_float+0x2d0>)
 8005b6a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b6e:	bf8c      	ite	hi
 8005b70:	4690      	movhi	r8, r2
 8005b72:	4698      	movls	r8, r3
 8005b74:	2303      	movs	r3, #3
 8005b76:	6123      	str	r3, [r4, #16]
 8005b78:	f02b 0304 	bic.w	r3, fp, #4
 8005b7c:	6023      	str	r3, [r4, #0]
 8005b7e:	f04f 0900 	mov.w	r9, #0
 8005b82:	9700      	str	r7, [sp, #0]
 8005b84:	4633      	mov	r3, r6
 8005b86:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b88:	4621      	mov	r1, r4
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	f000 f9d2 	bl	8005f34 <_printf_common>
 8005b90:	3001      	adds	r0, #1
 8005b92:	f040 808d 	bne.w	8005cb0 <_printf_float+0x1d0>
 8005b96:	f04f 30ff 	mov.w	r0, #4294967295
 8005b9a:	b00d      	add	sp, #52	@ 0x34
 8005b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	4640      	mov	r0, r8
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	f7fa ffd8 	bl	8000b5c <__aeabi_dcmpun>
 8005bac:	b140      	cbz	r0, 8005bc0 <_printf_float+0xe0>
 8005bae:	464b      	mov	r3, r9
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	bfbc      	itt	lt
 8005bb4:	232d      	movlt	r3, #45	@ 0x2d
 8005bb6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005bba:	4a7e      	ldr	r2, [pc, #504]	@ (8005db4 <_printf_float+0x2d4>)
 8005bbc:	4b7e      	ldr	r3, [pc, #504]	@ (8005db8 <_printf_float+0x2d8>)
 8005bbe:	e7d4      	b.n	8005b6a <_printf_float+0x8a>
 8005bc0:	6863      	ldr	r3, [r4, #4]
 8005bc2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bc6:	9206      	str	r2, [sp, #24]
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	d13b      	bne.n	8005c44 <_printf_float+0x164>
 8005bcc:	2306      	movs	r3, #6
 8005bce:	6063      	str	r3, [r4, #4]
 8005bd0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	6022      	str	r2, [r4, #0]
 8005bd8:	9303      	str	r3, [sp, #12]
 8005bda:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bdc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005be0:	ab09      	add	r3, sp, #36	@ 0x24
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	6861      	ldr	r1, [r4, #4]
 8005be6:	ec49 8b10 	vmov	d0, r8, r9
 8005bea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bee:	4628      	mov	r0, r5
 8005bf0:	f7ff fed6 	bl	80059a0 <__cvt>
 8005bf4:	9b06      	ldr	r3, [sp, #24]
 8005bf6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bf8:	2b47      	cmp	r3, #71	@ 0x47
 8005bfa:	4680      	mov	r8, r0
 8005bfc:	d129      	bne.n	8005c52 <_printf_float+0x172>
 8005bfe:	1cc8      	adds	r0, r1, #3
 8005c00:	db02      	blt.n	8005c08 <_printf_float+0x128>
 8005c02:	6863      	ldr	r3, [r4, #4]
 8005c04:	4299      	cmp	r1, r3
 8005c06:	dd41      	ble.n	8005c8c <_printf_float+0x1ac>
 8005c08:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c0c:	fa5f fa8a 	uxtb.w	sl, sl
 8005c10:	3901      	subs	r1, #1
 8005c12:	4652      	mov	r2, sl
 8005c14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c18:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c1a:	f7ff ff26 	bl	8005a6a <__exponent>
 8005c1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c20:	1813      	adds	r3, r2, r0
 8005c22:	2a01      	cmp	r2, #1
 8005c24:	4681      	mov	r9, r0
 8005c26:	6123      	str	r3, [r4, #16]
 8005c28:	dc02      	bgt.n	8005c30 <_printf_float+0x150>
 8005c2a:	6822      	ldr	r2, [r4, #0]
 8005c2c:	07d2      	lsls	r2, r2, #31
 8005c2e:	d501      	bpl.n	8005c34 <_printf_float+0x154>
 8005c30:	3301      	adds	r3, #1
 8005c32:	6123      	str	r3, [r4, #16]
 8005c34:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0a2      	beq.n	8005b82 <_printf_float+0xa2>
 8005c3c:	232d      	movs	r3, #45	@ 0x2d
 8005c3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c42:	e79e      	b.n	8005b82 <_printf_float+0xa2>
 8005c44:	9a06      	ldr	r2, [sp, #24]
 8005c46:	2a47      	cmp	r2, #71	@ 0x47
 8005c48:	d1c2      	bne.n	8005bd0 <_printf_float+0xf0>
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1c0      	bne.n	8005bd0 <_printf_float+0xf0>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e7bd      	b.n	8005bce <_printf_float+0xee>
 8005c52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c56:	d9db      	bls.n	8005c10 <_printf_float+0x130>
 8005c58:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c5c:	d118      	bne.n	8005c90 <_printf_float+0x1b0>
 8005c5e:	2900      	cmp	r1, #0
 8005c60:	6863      	ldr	r3, [r4, #4]
 8005c62:	dd0b      	ble.n	8005c7c <_printf_float+0x19c>
 8005c64:	6121      	str	r1, [r4, #16]
 8005c66:	b913      	cbnz	r3, 8005c6e <_printf_float+0x18e>
 8005c68:	6822      	ldr	r2, [r4, #0]
 8005c6a:	07d0      	lsls	r0, r2, #31
 8005c6c:	d502      	bpl.n	8005c74 <_printf_float+0x194>
 8005c6e:	3301      	adds	r3, #1
 8005c70:	440b      	add	r3, r1
 8005c72:	6123      	str	r3, [r4, #16]
 8005c74:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c76:	f04f 0900 	mov.w	r9, #0
 8005c7a:	e7db      	b.n	8005c34 <_printf_float+0x154>
 8005c7c:	b913      	cbnz	r3, 8005c84 <_printf_float+0x1a4>
 8005c7e:	6822      	ldr	r2, [r4, #0]
 8005c80:	07d2      	lsls	r2, r2, #31
 8005c82:	d501      	bpl.n	8005c88 <_printf_float+0x1a8>
 8005c84:	3302      	adds	r3, #2
 8005c86:	e7f4      	b.n	8005c72 <_printf_float+0x192>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e7f2      	b.n	8005c72 <_printf_float+0x192>
 8005c8c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c92:	4299      	cmp	r1, r3
 8005c94:	db05      	blt.n	8005ca2 <_printf_float+0x1c2>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	6121      	str	r1, [r4, #16]
 8005c9a:	07d8      	lsls	r0, r3, #31
 8005c9c:	d5ea      	bpl.n	8005c74 <_printf_float+0x194>
 8005c9e:	1c4b      	adds	r3, r1, #1
 8005ca0:	e7e7      	b.n	8005c72 <_printf_float+0x192>
 8005ca2:	2900      	cmp	r1, #0
 8005ca4:	bfd4      	ite	le
 8005ca6:	f1c1 0202 	rsble	r2, r1, #2
 8005caa:	2201      	movgt	r2, #1
 8005cac:	4413      	add	r3, r2
 8005cae:	e7e0      	b.n	8005c72 <_printf_float+0x192>
 8005cb0:	6823      	ldr	r3, [r4, #0]
 8005cb2:	055a      	lsls	r2, r3, #21
 8005cb4:	d407      	bmi.n	8005cc6 <_printf_float+0x1e6>
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	4642      	mov	r2, r8
 8005cba:	4631      	mov	r1, r6
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	47b8      	blx	r7
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d12b      	bne.n	8005d1c <_printf_float+0x23c>
 8005cc4:	e767      	b.n	8005b96 <_printf_float+0xb6>
 8005cc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cca:	f240 80dd 	bls.w	8005e88 <_printf_float+0x3a8>
 8005cce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	f7fa ff0f 	bl	8000af8 <__aeabi_dcmpeq>
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	d033      	beq.n	8005d46 <_printf_float+0x266>
 8005cde:	4a37      	ldr	r2, [pc, #220]	@ (8005dbc <_printf_float+0x2dc>)
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	4631      	mov	r1, r6
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	47b8      	blx	r7
 8005ce8:	3001      	adds	r0, #1
 8005cea:	f43f af54 	beq.w	8005b96 <_printf_float+0xb6>
 8005cee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cf2:	4543      	cmp	r3, r8
 8005cf4:	db02      	blt.n	8005cfc <_printf_float+0x21c>
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	07d8      	lsls	r0, r3, #31
 8005cfa:	d50f      	bpl.n	8005d1c <_printf_float+0x23c>
 8005cfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d00:	4631      	mov	r1, r6
 8005d02:	4628      	mov	r0, r5
 8005d04:	47b8      	blx	r7
 8005d06:	3001      	adds	r0, #1
 8005d08:	f43f af45 	beq.w	8005b96 <_printf_float+0xb6>
 8005d0c:	f04f 0900 	mov.w	r9, #0
 8005d10:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d14:	f104 0a1a 	add.w	sl, r4, #26
 8005d18:	45c8      	cmp	r8, r9
 8005d1a:	dc09      	bgt.n	8005d30 <_printf_float+0x250>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	079b      	lsls	r3, r3, #30
 8005d20:	f100 8103 	bmi.w	8005f2a <_printf_float+0x44a>
 8005d24:	68e0      	ldr	r0, [r4, #12]
 8005d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d28:	4298      	cmp	r0, r3
 8005d2a:	bfb8      	it	lt
 8005d2c:	4618      	movlt	r0, r3
 8005d2e:	e734      	b.n	8005b9a <_printf_float+0xba>
 8005d30:	2301      	movs	r3, #1
 8005d32:	4652      	mov	r2, sl
 8005d34:	4631      	mov	r1, r6
 8005d36:	4628      	mov	r0, r5
 8005d38:	47b8      	blx	r7
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	f43f af2b 	beq.w	8005b96 <_printf_float+0xb6>
 8005d40:	f109 0901 	add.w	r9, r9, #1
 8005d44:	e7e8      	b.n	8005d18 <_printf_float+0x238>
 8005d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	dc39      	bgt.n	8005dc0 <_printf_float+0x2e0>
 8005d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dbc <_printf_float+0x2dc>)
 8005d4e:	2301      	movs	r3, #1
 8005d50:	4631      	mov	r1, r6
 8005d52:	4628      	mov	r0, r5
 8005d54:	47b8      	blx	r7
 8005d56:	3001      	adds	r0, #1
 8005d58:	f43f af1d 	beq.w	8005b96 <_printf_float+0xb6>
 8005d5c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d60:	ea59 0303 	orrs.w	r3, r9, r3
 8005d64:	d102      	bne.n	8005d6c <_printf_float+0x28c>
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	07d9      	lsls	r1, r3, #31
 8005d6a:	d5d7      	bpl.n	8005d1c <_printf_float+0x23c>
 8005d6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d70:	4631      	mov	r1, r6
 8005d72:	4628      	mov	r0, r5
 8005d74:	47b8      	blx	r7
 8005d76:	3001      	adds	r0, #1
 8005d78:	f43f af0d 	beq.w	8005b96 <_printf_float+0xb6>
 8005d7c:	f04f 0a00 	mov.w	sl, #0
 8005d80:	f104 0b1a 	add.w	fp, r4, #26
 8005d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d86:	425b      	negs	r3, r3
 8005d88:	4553      	cmp	r3, sl
 8005d8a:	dc01      	bgt.n	8005d90 <_printf_float+0x2b0>
 8005d8c:	464b      	mov	r3, r9
 8005d8e:	e793      	b.n	8005cb8 <_printf_float+0x1d8>
 8005d90:	2301      	movs	r3, #1
 8005d92:	465a      	mov	r2, fp
 8005d94:	4631      	mov	r1, r6
 8005d96:	4628      	mov	r0, r5
 8005d98:	47b8      	blx	r7
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	f43f aefb 	beq.w	8005b96 <_printf_float+0xb6>
 8005da0:	f10a 0a01 	add.w	sl, sl, #1
 8005da4:	e7ee      	b.n	8005d84 <_printf_float+0x2a4>
 8005da6:	bf00      	nop
 8005da8:	7fefffff 	.word	0x7fefffff
 8005dac:	08008448 	.word	0x08008448
 8005db0:	08008444 	.word	0x08008444
 8005db4:	08008450 	.word	0x08008450
 8005db8:	0800844c 	.word	0x0800844c
 8005dbc:	08008454 	.word	0x08008454
 8005dc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dc2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dc6:	4553      	cmp	r3, sl
 8005dc8:	bfa8      	it	ge
 8005dca:	4653      	movge	r3, sl
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	4699      	mov	r9, r3
 8005dd0:	dc36      	bgt.n	8005e40 <_printf_float+0x360>
 8005dd2:	f04f 0b00 	mov.w	fp, #0
 8005dd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dda:	f104 021a 	add.w	r2, r4, #26
 8005dde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005de0:	9306      	str	r3, [sp, #24]
 8005de2:	eba3 0309 	sub.w	r3, r3, r9
 8005de6:	455b      	cmp	r3, fp
 8005de8:	dc31      	bgt.n	8005e4e <_printf_float+0x36e>
 8005dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dec:	459a      	cmp	sl, r3
 8005dee:	dc3a      	bgt.n	8005e66 <_printf_float+0x386>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	07da      	lsls	r2, r3, #31
 8005df4:	d437      	bmi.n	8005e66 <_printf_float+0x386>
 8005df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df8:	ebaa 0903 	sub.w	r9, sl, r3
 8005dfc:	9b06      	ldr	r3, [sp, #24]
 8005dfe:	ebaa 0303 	sub.w	r3, sl, r3
 8005e02:	4599      	cmp	r9, r3
 8005e04:	bfa8      	it	ge
 8005e06:	4699      	movge	r9, r3
 8005e08:	f1b9 0f00 	cmp.w	r9, #0
 8005e0c:	dc33      	bgt.n	8005e76 <_printf_float+0x396>
 8005e0e:	f04f 0800 	mov.w	r8, #0
 8005e12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e16:	f104 0b1a 	add.w	fp, r4, #26
 8005e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e1c:	ebaa 0303 	sub.w	r3, sl, r3
 8005e20:	eba3 0309 	sub.w	r3, r3, r9
 8005e24:	4543      	cmp	r3, r8
 8005e26:	f77f af79 	ble.w	8005d1c <_printf_float+0x23c>
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	465a      	mov	r2, fp
 8005e2e:	4631      	mov	r1, r6
 8005e30:	4628      	mov	r0, r5
 8005e32:	47b8      	blx	r7
 8005e34:	3001      	adds	r0, #1
 8005e36:	f43f aeae 	beq.w	8005b96 <_printf_float+0xb6>
 8005e3a:	f108 0801 	add.w	r8, r8, #1
 8005e3e:	e7ec      	b.n	8005e1a <_printf_float+0x33a>
 8005e40:	4642      	mov	r2, r8
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	d1c2      	bne.n	8005dd2 <_printf_float+0x2f2>
 8005e4c:	e6a3      	b.n	8005b96 <_printf_float+0xb6>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	4631      	mov	r1, r6
 8005e52:	4628      	mov	r0, r5
 8005e54:	9206      	str	r2, [sp, #24]
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f43f ae9c 	beq.w	8005b96 <_printf_float+0xb6>
 8005e5e:	9a06      	ldr	r2, [sp, #24]
 8005e60:	f10b 0b01 	add.w	fp, fp, #1
 8005e64:	e7bb      	b.n	8005dde <_printf_float+0x2fe>
 8005e66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e6a:	4631      	mov	r1, r6
 8005e6c:	4628      	mov	r0, r5
 8005e6e:	47b8      	blx	r7
 8005e70:	3001      	adds	r0, #1
 8005e72:	d1c0      	bne.n	8005df6 <_printf_float+0x316>
 8005e74:	e68f      	b.n	8005b96 <_printf_float+0xb6>
 8005e76:	9a06      	ldr	r2, [sp, #24]
 8005e78:	464b      	mov	r3, r9
 8005e7a:	4442      	add	r2, r8
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	47b8      	blx	r7
 8005e82:	3001      	adds	r0, #1
 8005e84:	d1c3      	bne.n	8005e0e <_printf_float+0x32e>
 8005e86:	e686      	b.n	8005b96 <_printf_float+0xb6>
 8005e88:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e8c:	f1ba 0f01 	cmp.w	sl, #1
 8005e90:	dc01      	bgt.n	8005e96 <_printf_float+0x3b6>
 8005e92:	07db      	lsls	r3, r3, #31
 8005e94:	d536      	bpl.n	8005f04 <_printf_float+0x424>
 8005e96:	2301      	movs	r3, #1
 8005e98:	4642      	mov	r2, r8
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f43f ae78 	beq.w	8005b96 <_printf_float+0xb6>
 8005ea6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eaa:	4631      	mov	r1, r6
 8005eac:	4628      	mov	r0, r5
 8005eae:	47b8      	blx	r7
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f43f ae70 	beq.w	8005b96 <_printf_float+0xb6>
 8005eb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ec2:	f7fa fe19 	bl	8000af8 <__aeabi_dcmpeq>
 8005ec6:	b9c0      	cbnz	r0, 8005efa <_printf_float+0x41a>
 8005ec8:	4653      	mov	r3, sl
 8005eca:	f108 0201 	add.w	r2, r8, #1
 8005ece:	4631      	mov	r1, r6
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	47b8      	blx	r7
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	d10c      	bne.n	8005ef2 <_printf_float+0x412>
 8005ed8:	e65d      	b.n	8005b96 <_printf_float+0xb6>
 8005eda:	2301      	movs	r3, #1
 8005edc:	465a      	mov	r2, fp
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	47b8      	blx	r7
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	f43f ae56 	beq.w	8005b96 <_printf_float+0xb6>
 8005eea:	f108 0801 	add.w	r8, r8, #1
 8005eee:	45d0      	cmp	r8, sl
 8005ef0:	dbf3      	blt.n	8005eda <_printf_float+0x3fa>
 8005ef2:	464b      	mov	r3, r9
 8005ef4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ef8:	e6df      	b.n	8005cba <_printf_float+0x1da>
 8005efa:	f04f 0800 	mov.w	r8, #0
 8005efe:	f104 0b1a 	add.w	fp, r4, #26
 8005f02:	e7f4      	b.n	8005eee <_printf_float+0x40e>
 8005f04:	2301      	movs	r3, #1
 8005f06:	4642      	mov	r2, r8
 8005f08:	e7e1      	b.n	8005ece <_printf_float+0x3ee>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	464a      	mov	r2, r9
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b8      	blx	r7
 8005f14:	3001      	adds	r0, #1
 8005f16:	f43f ae3e 	beq.w	8005b96 <_printf_float+0xb6>
 8005f1a:	f108 0801 	add.w	r8, r8, #1
 8005f1e:	68e3      	ldr	r3, [r4, #12]
 8005f20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f22:	1a5b      	subs	r3, r3, r1
 8005f24:	4543      	cmp	r3, r8
 8005f26:	dcf0      	bgt.n	8005f0a <_printf_float+0x42a>
 8005f28:	e6fc      	b.n	8005d24 <_printf_float+0x244>
 8005f2a:	f04f 0800 	mov.w	r8, #0
 8005f2e:	f104 0919 	add.w	r9, r4, #25
 8005f32:	e7f4      	b.n	8005f1e <_printf_float+0x43e>

08005f34 <_printf_common>:
 8005f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f38:	4616      	mov	r6, r2
 8005f3a:	4698      	mov	r8, r3
 8005f3c:	688a      	ldr	r2, [r1, #8]
 8005f3e:	690b      	ldr	r3, [r1, #16]
 8005f40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f44:	4293      	cmp	r3, r2
 8005f46:	bfb8      	it	lt
 8005f48:	4613      	movlt	r3, r2
 8005f4a:	6033      	str	r3, [r6, #0]
 8005f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f50:	4607      	mov	r7, r0
 8005f52:	460c      	mov	r4, r1
 8005f54:	b10a      	cbz	r2, 8005f5a <_printf_common+0x26>
 8005f56:	3301      	adds	r3, #1
 8005f58:	6033      	str	r3, [r6, #0]
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	0699      	lsls	r1, r3, #26
 8005f5e:	bf42      	ittt	mi
 8005f60:	6833      	ldrmi	r3, [r6, #0]
 8005f62:	3302      	addmi	r3, #2
 8005f64:	6033      	strmi	r3, [r6, #0]
 8005f66:	6825      	ldr	r5, [r4, #0]
 8005f68:	f015 0506 	ands.w	r5, r5, #6
 8005f6c:	d106      	bne.n	8005f7c <_printf_common+0x48>
 8005f6e:	f104 0a19 	add.w	sl, r4, #25
 8005f72:	68e3      	ldr	r3, [r4, #12]
 8005f74:	6832      	ldr	r2, [r6, #0]
 8005f76:	1a9b      	subs	r3, r3, r2
 8005f78:	42ab      	cmp	r3, r5
 8005f7a:	dc26      	bgt.n	8005fca <_printf_common+0x96>
 8005f7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f80:	6822      	ldr	r2, [r4, #0]
 8005f82:	3b00      	subs	r3, #0
 8005f84:	bf18      	it	ne
 8005f86:	2301      	movne	r3, #1
 8005f88:	0692      	lsls	r2, r2, #26
 8005f8a:	d42b      	bmi.n	8005fe4 <_printf_common+0xb0>
 8005f8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f90:	4641      	mov	r1, r8
 8005f92:	4638      	mov	r0, r7
 8005f94:	47c8      	blx	r9
 8005f96:	3001      	adds	r0, #1
 8005f98:	d01e      	beq.n	8005fd8 <_printf_common+0xa4>
 8005f9a:	6823      	ldr	r3, [r4, #0]
 8005f9c:	6922      	ldr	r2, [r4, #16]
 8005f9e:	f003 0306 	and.w	r3, r3, #6
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	bf02      	ittt	eq
 8005fa6:	68e5      	ldreq	r5, [r4, #12]
 8005fa8:	6833      	ldreq	r3, [r6, #0]
 8005faa:	1aed      	subeq	r5, r5, r3
 8005fac:	68a3      	ldr	r3, [r4, #8]
 8005fae:	bf0c      	ite	eq
 8005fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fb4:	2500      	movne	r5, #0
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	bfc4      	itt	gt
 8005fba:	1a9b      	subgt	r3, r3, r2
 8005fbc:	18ed      	addgt	r5, r5, r3
 8005fbe:	2600      	movs	r6, #0
 8005fc0:	341a      	adds	r4, #26
 8005fc2:	42b5      	cmp	r5, r6
 8005fc4:	d11a      	bne.n	8005ffc <_printf_common+0xc8>
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	e008      	b.n	8005fdc <_printf_common+0xa8>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	4652      	mov	r2, sl
 8005fce:	4641      	mov	r1, r8
 8005fd0:	4638      	mov	r0, r7
 8005fd2:	47c8      	blx	r9
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d103      	bne.n	8005fe0 <_printf_common+0xac>
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	3501      	adds	r5, #1
 8005fe2:	e7c6      	b.n	8005f72 <_printf_common+0x3e>
 8005fe4:	18e1      	adds	r1, r4, r3
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	2030      	movs	r0, #48	@ 0x30
 8005fea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fee:	4422      	add	r2, r4
 8005ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ff4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	e7c7      	b.n	8005f8c <_printf_common+0x58>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	4622      	mov	r2, r4
 8006000:	4641      	mov	r1, r8
 8006002:	4638      	mov	r0, r7
 8006004:	47c8      	blx	r9
 8006006:	3001      	adds	r0, #1
 8006008:	d0e6      	beq.n	8005fd8 <_printf_common+0xa4>
 800600a:	3601      	adds	r6, #1
 800600c:	e7d9      	b.n	8005fc2 <_printf_common+0x8e>
	...

08006010 <_printf_i>:
 8006010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006014:	7e0f      	ldrb	r7, [r1, #24]
 8006016:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006018:	2f78      	cmp	r7, #120	@ 0x78
 800601a:	4691      	mov	r9, r2
 800601c:	4680      	mov	r8, r0
 800601e:	460c      	mov	r4, r1
 8006020:	469a      	mov	sl, r3
 8006022:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006026:	d807      	bhi.n	8006038 <_printf_i+0x28>
 8006028:	2f62      	cmp	r7, #98	@ 0x62
 800602a:	d80a      	bhi.n	8006042 <_printf_i+0x32>
 800602c:	2f00      	cmp	r7, #0
 800602e:	f000 80d1 	beq.w	80061d4 <_printf_i+0x1c4>
 8006032:	2f58      	cmp	r7, #88	@ 0x58
 8006034:	f000 80b8 	beq.w	80061a8 <_printf_i+0x198>
 8006038:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800603c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006040:	e03a      	b.n	80060b8 <_printf_i+0xa8>
 8006042:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006046:	2b15      	cmp	r3, #21
 8006048:	d8f6      	bhi.n	8006038 <_printf_i+0x28>
 800604a:	a101      	add	r1, pc, #4	@ (adr r1, 8006050 <_printf_i+0x40>)
 800604c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006050:	080060a9 	.word	0x080060a9
 8006054:	080060bd 	.word	0x080060bd
 8006058:	08006039 	.word	0x08006039
 800605c:	08006039 	.word	0x08006039
 8006060:	08006039 	.word	0x08006039
 8006064:	08006039 	.word	0x08006039
 8006068:	080060bd 	.word	0x080060bd
 800606c:	08006039 	.word	0x08006039
 8006070:	08006039 	.word	0x08006039
 8006074:	08006039 	.word	0x08006039
 8006078:	08006039 	.word	0x08006039
 800607c:	080061bb 	.word	0x080061bb
 8006080:	080060e7 	.word	0x080060e7
 8006084:	08006175 	.word	0x08006175
 8006088:	08006039 	.word	0x08006039
 800608c:	08006039 	.word	0x08006039
 8006090:	080061dd 	.word	0x080061dd
 8006094:	08006039 	.word	0x08006039
 8006098:	080060e7 	.word	0x080060e7
 800609c:	08006039 	.word	0x08006039
 80060a0:	08006039 	.word	0x08006039
 80060a4:	0800617d 	.word	0x0800617d
 80060a8:	6833      	ldr	r3, [r6, #0]
 80060aa:	1d1a      	adds	r2, r3, #4
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6032      	str	r2, [r6, #0]
 80060b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060b8:	2301      	movs	r3, #1
 80060ba:	e09c      	b.n	80061f6 <_printf_i+0x1e6>
 80060bc:	6833      	ldr	r3, [r6, #0]
 80060be:	6820      	ldr	r0, [r4, #0]
 80060c0:	1d19      	adds	r1, r3, #4
 80060c2:	6031      	str	r1, [r6, #0]
 80060c4:	0606      	lsls	r6, r0, #24
 80060c6:	d501      	bpl.n	80060cc <_printf_i+0xbc>
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	e003      	b.n	80060d4 <_printf_i+0xc4>
 80060cc:	0645      	lsls	r5, r0, #25
 80060ce:	d5fb      	bpl.n	80060c8 <_printf_i+0xb8>
 80060d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060d4:	2d00      	cmp	r5, #0
 80060d6:	da03      	bge.n	80060e0 <_printf_i+0xd0>
 80060d8:	232d      	movs	r3, #45	@ 0x2d
 80060da:	426d      	negs	r5, r5
 80060dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060e0:	4858      	ldr	r0, [pc, #352]	@ (8006244 <_printf_i+0x234>)
 80060e2:	230a      	movs	r3, #10
 80060e4:	e011      	b.n	800610a <_printf_i+0xfa>
 80060e6:	6821      	ldr	r1, [r4, #0]
 80060e8:	6833      	ldr	r3, [r6, #0]
 80060ea:	0608      	lsls	r0, r1, #24
 80060ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80060f0:	d402      	bmi.n	80060f8 <_printf_i+0xe8>
 80060f2:	0649      	lsls	r1, r1, #25
 80060f4:	bf48      	it	mi
 80060f6:	b2ad      	uxthmi	r5, r5
 80060f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80060fa:	4852      	ldr	r0, [pc, #328]	@ (8006244 <_printf_i+0x234>)
 80060fc:	6033      	str	r3, [r6, #0]
 80060fe:	bf14      	ite	ne
 8006100:	230a      	movne	r3, #10
 8006102:	2308      	moveq	r3, #8
 8006104:	2100      	movs	r1, #0
 8006106:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800610a:	6866      	ldr	r6, [r4, #4]
 800610c:	60a6      	str	r6, [r4, #8]
 800610e:	2e00      	cmp	r6, #0
 8006110:	db05      	blt.n	800611e <_printf_i+0x10e>
 8006112:	6821      	ldr	r1, [r4, #0]
 8006114:	432e      	orrs	r6, r5
 8006116:	f021 0104 	bic.w	r1, r1, #4
 800611a:	6021      	str	r1, [r4, #0]
 800611c:	d04b      	beq.n	80061b6 <_printf_i+0x1a6>
 800611e:	4616      	mov	r6, r2
 8006120:	fbb5 f1f3 	udiv	r1, r5, r3
 8006124:	fb03 5711 	mls	r7, r3, r1, r5
 8006128:	5dc7      	ldrb	r7, [r0, r7]
 800612a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800612e:	462f      	mov	r7, r5
 8006130:	42bb      	cmp	r3, r7
 8006132:	460d      	mov	r5, r1
 8006134:	d9f4      	bls.n	8006120 <_printf_i+0x110>
 8006136:	2b08      	cmp	r3, #8
 8006138:	d10b      	bne.n	8006152 <_printf_i+0x142>
 800613a:	6823      	ldr	r3, [r4, #0]
 800613c:	07df      	lsls	r7, r3, #31
 800613e:	d508      	bpl.n	8006152 <_printf_i+0x142>
 8006140:	6923      	ldr	r3, [r4, #16]
 8006142:	6861      	ldr	r1, [r4, #4]
 8006144:	4299      	cmp	r1, r3
 8006146:	bfde      	ittt	le
 8006148:	2330      	movle	r3, #48	@ 0x30
 800614a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800614e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006152:	1b92      	subs	r2, r2, r6
 8006154:	6122      	str	r2, [r4, #16]
 8006156:	f8cd a000 	str.w	sl, [sp]
 800615a:	464b      	mov	r3, r9
 800615c:	aa03      	add	r2, sp, #12
 800615e:	4621      	mov	r1, r4
 8006160:	4640      	mov	r0, r8
 8006162:	f7ff fee7 	bl	8005f34 <_printf_common>
 8006166:	3001      	adds	r0, #1
 8006168:	d14a      	bne.n	8006200 <_printf_i+0x1f0>
 800616a:	f04f 30ff 	mov.w	r0, #4294967295
 800616e:	b004      	add	sp, #16
 8006170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	f043 0320 	orr.w	r3, r3, #32
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	4832      	ldr	r0, [pc, #200]	@ (8006248 <_printf_i+0x238>)
 800617e:	2778      	movs	r7, #120	@ 0x78
 8006180:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	6831      	ldr	r1, [r6, #0]
 8006188:	061f      	lsls	r7, r3, #24
 800618a:	f851 5b04 	ldr.w	r5, [r1], #4
 800618e:	d402      	bmi.n	8006196 <_printf_i+0x186>
 8006190:	065f      	lsls	r7, r3, #25
 8006192:	bf48      	it	mi
 8006194:	b2ad      	uxthmi	r5, r5
 8006196:	6031      	str	r1, [r6, #0]
 8006198:	07d9      	lsls	r1, r3, #31
 800619a:	bf44      	itt	mi
 800619c:	f043 0320 	orrmi.w	r3, r3, #32
 80061a0:	6023      	strmi	r3, [r4, #0]
 80061a2:	b11d      	cbz	r5, 80061ac <_printf_i+0x19c>
 80061a4:	2310      	movs	r3, #16
 80061a6:	e7ad      	b.n	8006104 <_printf_i+0xf4>
 80061a8:	4826      	ldr	r0, [pc, #152]	@ (8006244 <_printf_i+0x234>)
 80061aa:	e7e9      	b.n	8006180 <_printf_i+0x170>
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	f023 0320 	bic.w	r3, r3, #32
 80061b2:	6023      	str	r3, [r4, #0]
 80061b4:	e7f6      	b.n	80061a4 <_printf_i+0x194>
 80061b6:	4616      	mov	r6, r2
 80061b8:	e7bd      	b.n	8006136 <_printf_i+0x126>
 80061ba:	6833      	ldr	r3, [r6, #0]
 80061bc:	6825      	ldr	r5, [r4, #0]
 80061be:	6961      	ldr	r1, [r4, #20]
 80061c0:	1d18      	adds	r0, r3, #4
 80061c2:	6030      	str	r0, [r6, #0]
 80061c4:	062e      	lsls	r6, r5, #24
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	d501      	bpl.n	80061ce <_printf_i+0x1be>
 80061ca:	6019      	str	r1, [r3, #0]
 80061cc:	e002      	b.n	80061d4 <_printf_i+0x1c4>
 80061ce:	0668      	lsls	r0, r5, #25
 80061d0:	d5fb      	bpl.n	80061ca <_printf_i+0x1ba>
 80061d2:	8019      	strh	r1, [r3, #0]
 80061d4:	2300      	movs	r3, #0
 80061d6:	6123      	str	r3, [r4, #16]
 80061d8:	4616      	mov	r6, r2
 80061da:	e7bc      	b.n	8006156 <_printf_i+0x146>
 80061dc:	6833      	ldr	r3, [r6, #0]
 80061de:	1d1a      	adds	r2, r3, #4
 80061e0:	6032      	str	r2, [r6, #0]
 80061e2:	681e      	ldr	r6, [r3, #0]
 80061e4:	6862      	ldr	r2, [r4, #4]
 80061e6:	2100      	movs	r1, #0
 80061e8:	4630      	mov	r0, r6
 80061ea:	f7fa f809 	bl	8000200 <memchr>
 80061ee:	b108      	cbz	r0, 80061f4 <_printf_i+0x1e4>
 80061f0:	1b80      	subs	r0, r0, r6
 80061f2:	6060      	str	r0, [r4, #4]
 80061f4:	6863      	ldr	r3, [r4, #4]
 80061f6:	6123      	str	r3, [r4, #16]
 80061f8:	2300      	movs	r3, #0
 80061fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061fe:	e7aa      	b.n	8006156 <_printf_i+0x146>
 8006200:	6923      	ldr	r3, [r4, #16]
 8006202:	4632      	mov	r2, r6
 8006204:	4649      	mov	r1, r9
 8006206:	4640      	mov	r0, r8
 8006208:	47d0      	blx	sl
 800620a:	3001      	adds	r0, #1
 800620c:	d0ad      	beq.n	800616a <_printf_i+0x15a>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	079b      	lsls	r3, r3, #30
 8006212:	d413      	bmi.n	800623c <_printf_i+0x22c>
 8006214:	68e0      	ldr	r0, [r4, #12]
 8006216:	9b03      	ldr	r3, [sp, #12]
 8006218:	4298      	cmp	r0, r3
 800621a:	bfb8      	it	lt
 800621c:	4618      	movlt	r0, r3
 800621e:	e7a6      	b.n	800616e <_printf_i+0x15e>
 8006220:	2301      	movs	r3, #1
 8006222:	4632      	mov	r2, r6
 8006224:	4649      	mov	r1, r9
 8006226:	4640      	mov	r0, r8
 8006228:	47d0      	blx	sl
 800622a:	3001      	adds	r0, #1
 800622c:	d09d      	beq.n	800616a <_printf_i+0x15a>
 800622e:	3501      	adds	r5, #1
 8006230:	68e3      	ldr	r3, [r4, #12]
 8006232:	9903      	ldr	r1, [sp, #12]
 8006234:	1a5b      	subs	r3, r3, r1
 8006236:	42ab      	cmp	r3, r5
 8006238:	dcf2      	bgt.n	8006220 <_printf_i+0x210>
 800623a:	e7eb      	b.n	8006214 <_printf_i+0x204>
 800623c:	2500      	movs	r5, #0
 800623e:	f104 0619 	add.w	r6, r4, #25
 8006242:	e7f5      	b.n	8006230 <_printf_i+0x220>
 8006244:	08008456 	.word	0x08008456
 8006248:	08008467 	.word	0x08008467

0800624c <std>:
 800624c:	2300      	movs	r3, #0
 800624e:	b510      	push	{r4, lr}
 8006250:	4604      	mov	r4, r0
 8006252:	e9c0 3300 	strd	r3, r3, [r0]
 8006256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800625a:	6083      	str	r3, [r0, #8]
 800625c:	8181      	strh	r1, [r0, #12]
 800625e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006260:	81c2      	strh	r2, [r0, #14]
 8006262:	6183      	str	r3, [r0, #24]
 8006264:	4619      	mov	r1, r3
 8006266:	2208      	movs	r2, #8
 8006268:	305c      	adds	r0, #92	@ 0x5c
 800626a:	f000 f9f9 	bl	8006660 <memset>
 800626e:	4b0d      	ldr	r3, [pc, #52]	@ (80062a4 <std+0x58>)
 8006270:	6263      	str	r3, [r4, #36]	@ 0x24
 8006272:	4b0d      	ldr	r3, [pc, #52]	@ (80062a8 <std+0x5c>)
 8006274:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006276:	4b0d      	ldr	r3, [pc, #52]	@ (80062ac <std+0x60>)
 8006278:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <std+0x64>)
 800627c:	6323      	str	r3, [r4, #48]	@ 0x30
 800627e:	4b0d      	ldr	r3, [pc, #52]	@ (80062b4 <std+0x68>)
 8006280:	6224      	str	r4, [r4, #32]
 8006282:	429c      	cmp	r4, r3
 8006284:	d006      	beq.n	8006294 <std+0x48>
 8006286:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800628a:	4294      	cmp	r4, r2
 800628c:	d002      	beq.n	8006294 <std+0x48>
 800628e:	33d0      	adds	r3, #208	@ 0xd0
 8006290:	429c      	cmp	r4, r3
 8006292:	d105      	bne.n	80062a0 <std+0x54>
 8006294:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800629c:	f000 ba5c 	b.w	8006758 <__retarget_lock_init_recursive>
 80062a0:	bd10      	pop	{r4, pc}
 80062a2:	bf00      	nop
 80062a4:	080064b1 	.word	0x080064b1
 80062a8:	080064d3 	.word	0x080064d3
 80062ac:	0800650b 	.word	0x0800650b
 80062b0:	0800652f 	.word	0x0800652f
 80062b4:	200402f4 	.word	0x200402f4

080062b8 <stdio_exit_handler>:
 80062b8:	4a02      	ldr	r2, [pc, #8]	@ (80062c4 <stdio_exit_handler+0xc>)
 80062ba:	4903      	ldr	r1, [pc, #12]	@ (80062c8 <stdio_exit_handler+0x10>)
 80062bc:	4803      	ldr	r0, [pc, #12]	@ (80062cc <stdio_exit_handler+0x14>)
 80062be:	f000 b869 	b.w	8006394 <_fwalk_sglue>
 80062c2:	bf00      	nop
 80062c4:	2004000c 	.word	0x2004000c
 80062c8:	08008091 	.word	0x08008091
 80062cc:	2004001c 	.word	0x2004001c

080062d0 <cleanup_stdio>:
 80062d0:	6841      	ldr	r1, [r0, #4]
 80062d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <cleanup_stdio+0x34>)
 80062d4:	4299      	cmp	r1, r3
 80062d6:	b510      	push	{r4, lr}
 80062d8:	4604      	mov	r4, r0
 80062da:	d001      	beq.n	80062e0 <cleanup_stdio+0x10>
 80062dc:	f001 fed8 	bl	8008090 <_fflush_r>
 80062e0:	68a1      	ldr	r1, [r4, #8]
 80062e2:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <cleanup_stdio+0x38>)
 80062e4:	4299      	cmp	r1, r3
 80062e6:	d002      	beq.n	80062ee <cleanup_stdio+0x1e>
 80062e8:	4620      	mov	r0, r4
 80062ea:	f001 fed1 	bl	8008090 <_fflush_r>
 80062ee:	68e1      	ldr	r1, [r4, #12]
 80062f0:	4b06      	ldr	r3, [pc, #24]	@ (800630c <cleanup_stdio+0x3c>)
 80062f2:	4299      	cmp	r1, r3
 80062f4:	d004      	beq.n	8006300 <cleanup_stdio+0x30>
 80062f6:	4620      	mov	r0, r4
 80062f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062fc:	f001 bec8 	b.w	8008090 <_fflush_r>
 8006300:	bd10      	pop	{r4, pc}
 8006302:	bf00      	nop
 8006304:	200402f4 	.word	0x200402f4
 8006308:	2004035c 	.word	0x2004035c
 800630c:	200403c4 	.word	0x200403c4

08006310 <global_stdio_init.part.0>:
 8006310:	b510      	push	{r4, lr}
 8006312:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <global_stdio_init.part.0+0x30>)
 8006314:	4c0b      	ldr	r4, [pc, #44]	@ (8006344 <global_stdio_init.part.0+0x34>)
 8006316:	4a0c      	ldr	r2, [pc, #48]	@ (8006348 <global_stdio_init.part.0+0x38>)
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	4620      	mov	r0, r4
 800631c:	2200      	movs	r2, #0
 800631e:	2104      	movs	r1, #4
 8006320:	f7ff ff94 	bl	800624c <std>
 8006324:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006328:	2201      	movs	r2, #1
 800632a:	2109      	movs	r1, #9
 800632c:	f7ff ff8e 	bl	800624c <std>
 8006330:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006334:	2202      	movs	r2, #2
 8006336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800633a:	2112      	movs	r1, #18
 800633c:	f7ff bf86 	b.w	800624c <std>
 8006340:	2004042c 	.word	0x2004042c
 8006344:	200402f4 	.word	0x200402f4
 8006348:	080062b9 	.word	0x080062b9

0800634c <__sfp_lock_acquire>:
 800634c:	4801      	ldr	r0, [pc, #4]	@ (8006354 <__sfp_lock_acquire+0x8>)
 800634e:	f000 ba04 	b.w	800675a <__retarget_lock_acquire_recursive>
 8006352:	bf00      	nop
 8006354:	20040435 	.word	0x20040435

08006358 <__sfp_lock_release>:
 8006358:	4801      	ldr	r0, [pc, #4]	@ (8006360 <__sfp_lock_release+0x8>)
 800635a:	f000 b9ff 	b.w	800675c <__retarget_lock_release_recursive>
 800635e:	bf00      	nop
 8006360:	20040435 	.word	0x20040435

08006364 <__sinit>:
 8006364:	b510      	push	{r4, lr}
 8006366:	4604      	mov	r4, r0
 8006368:	f7ff fff0 	bl	800634c <__sfp_lock_acquire>
 800636c:	6a23      	ldr	r3, [r4, #32]
 800636e:	b11b      	cbz	r3, 8006378 <__sinit+0x14>
 8006370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006374:	f7ff bff0 	b.w	8006358 <__sfp_lock_release>
 8006378:	4b04      	ldr	r3, [pc, #16]	@ (800638c <__sinit+0x28>)
 800637a:	6223      	str	r3, [r4, #32]
 800637c:	4b04      	ldr	r3, [pc, #16]	@ (8006390 <__sinit+0x2c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1f5      	bne.n	8006370 <__sinit+0xc>
 8006384:	f7ff ffc4 	bl	8006310 <global_stdio_init.part.0>
 8006388:	e7f2      	b.n	8006370 <__sinit+0xc>
 800638a:	bf00      	nop
 800638c:	080062d1 	.word	0x080062d1
 8006390:	2004042c 	.word	0x2004042c

08006394 <_fwalk_sglue>:
 8006394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006398:	4607      	mov	r7, r0
 800639a:	4688      	mov	r8, r1
 800639c:	4614      	mov	r4, r2
 800639e:	2600      	movs	r6, #0
 80063a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063a4:	f1b9 0901 	subs.w	r9, r9, #1
 80063a8:	d505      	bpl.n	80063b6 <_fwalk_sglue+0x22>
 80063aa:	6824      	ldr	r4, [r4, #0]
 80063ac:	2c00      	cmp	r4, #0
 80063ae:	d1f7      	bne.n	80063a0 <_fwalk_sglue+0xc>
 80063b0:	4630      	mov	r0, r6
 80063b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b6:	89ab      	ldrh	r3, [r5, #12]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d907      	bls.n	80063cc <_fwalk_sglue+0x38>
 80063bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063c0:	3301      	adds	r3, #1
 80063c2:	d003      	beq.n	80063cc <_fwalk_sglue+0x38>
 80063c4:	4629      	mov	r1, r5
 80063c6:	4638      	mov	r0, r7
 80063c8:	47c0      	blx	r8
 80063ca:	4306      	orrs	r6, r0
 80063cc:	3568      	adds	r5, #104	@ 0x68
 80063ce:	e7e9      	b.n	80063a4 <_fwalk_sglue+0x10>

080063d0 <iprintf>:
 80063d0:	b40f      	push	{r0, r1, r2, r3}
 80063d2:	b507      	push	{r0, r1, r2, lr}
 80063d4:	4906      	ldr	r1, [pc, #24]	@ (80063f0 <iprintf+0x20>)
 80063d6:	ab04      	add	r3, sp, #16
 80063d8:	6808      	ldr	r0, [r1, #0]
 80063da:	f853 2b04 	ldr.w	r2, [r3], #4
 80063de:	6881      	ldr	r1, [r0, #8]
 80063e0:	9301      	str	r3, [sp, #4]
 80063e2:	f001 fcb9 	bl	8007d58 <_vfiprintf_r>
 80063e6:	b003      	add	sp, #12
 80063e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80063ec:	b004      	add	sp, #16
 80063ee:	4770      	bx	lr
 80063f0:	20040018 	.word	0x20040018

080063f4 <_puts_r>:
 80063f4:	6a03      	ldr	r3, [r0, #32]
 80063f6:	b570      	push	{r4, r5, r6, lr}
 80063f8:	6884      	ldr	r4, [r0, #8]
 80063fa:	4605      	mov	r5, r0
 80063fc:	460e      	mov	r6, r1
 80063fe:	b90b      	cbnz	r3, 8006404 <_puts_r+0x10>
 8006400:	f7ff ffb0 	bl	8006364 <__sinit>
 8006404:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006406:	07db      	lsls	r3, r3, #31
 8006408:	d405      	bmi.n	8006416 <_puts_r+0x22>
 800640a:	89a3      	ldrh	r3, [r4, #12]
 800640c:	0598      	lsls	r0, r3, #22
 800640e:	d402      	bmi.n	8006416 <_puts_r+0x22>
 8006410:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006412:	f000 f9a2 	bl	800675a <__retarget_lock_acquire_recursive>
 8006416:	89a3      	ldrh	r3, [r4, #12]
 8006418:	0719      	lsls	r1, r3, #28
 800641a:	d502      	bpl.n	8006422 <_puts_r+0x2e>
 800641c:	6923      	ldr	r3, [r4, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d135      	bne.n	800648e <_puts_r+0x9a>
 8006422:	4621      	mov	r1, r4
 8006424:	4628      	mov	r0, r5
 8006426:	f000 f8c5 	bl	80065b4 <__swsetup_r>
 800642a:	b380      	cbz	r0, 800648e <_puts_r+0x9a>
 800642c:	f04f 35ff 	mov.w	r5, #4294967295
 8006430:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006432:	07da      	lsls	r2, r3, #31
 8006434:	d405      	bmi.n	8006442 <_puts_r+0x4e>
 8006436:	89a3      	ldrh	r3, [r4, #12]
 8006438:	059b      	lsls	r3, r3, #22
 800643a:	d402      	bmi.n	8006442 <_puts_r+0x4e>
 800643c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800643e:	f000 f98d 	bl	800675c <__retarget_lock_release_recursive>
 8006442:	4628      	mov	r0, r5
 8006444:	bd70      	pop	{r4, r5, r6, pc}
 8006446:	2b00      	cmp	r3, #0
 8006448:	da04      	bge.n	8006454 <_puts_r+0x60>
 800644a:	69a2      	ldr	r2, [r4, #24]
 800644c:	429a      	cmp	r2, r3
 800644e:	dc17      	bgt.n	8006480 <_puts_r+0x8c>
 8006450:	290a      	cmp	r1, #10
 8006452:	d015      	beq.n	8006480 <_puts_r+0x8c>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	1c5a      	adds	r2, r3, #1
 8006458:	6022      	str	r2, [r4, #0]
 800645a:	7019      	strb	r1, [r3, #0]
 800645c:	68a3      	ldr	r3, [r4, #8]
 800645e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006462:	3b01      	subs	r3, #1
 8006464:	60a3      	str	r3, [r4, #8]
 8006466:	2900      	cmp	r1, #0
 8006468:	d1ed      	bne.n	8006446 <_puts_r+0x52>
 800646a:	2b00      	cmp	r3, #0
 800646c:	da11      	bge.n	8006492 <_puts_r+0x9e>
 800646e:	4622      	mov	r2, r4
 8006470:	210a      	movs	r1, #10
 8006472:	4628      	mov	r0, r5
 8006474:	f000 f85f 	bl	8006536 <__swbuf_r>
 8006478:	3001      	adds	r0, #1
 800647a:	d0d7      	beq.n	800642c <_puts_r+0x38>
 800647c:	250a      	movs	r5, #10
 800647e:	e7d7      	b.n	8006430 <_puts_r+0x3c>
 8006480:	4622      	mov	r2, r4
 8006482:	4628      	mov	r0, r5
 8006484:	f000 f857 	bl	8006536 <__swbuf_r>
 8006488:	3001      	adds	r0, #1
 800648a:	d1e7      	bne.n	800645c <_puts_r+0x68>
 800648c:	e7ce      	b.n	800642c <_puts_r+0x38>
 800648e:	3e01      	subs	r6, #1
 8006490:	e7e4      	b.n	800645c <_puts_r+0x68>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	6022      	str	r2, [r4, #0]
 8006498:	220a      	movs	r2, #10
 800649a:	701a      	strb	r2, [r3, #0]
 800649c:	e7ee      	b.n	800647c <_puts_r+0x88>
	...

080064a0 <puts>:
 80064a0:	4b02      	ldr	r3, [pc, #8]	@ (80064ac <puts+0xc>)
 80064a2:	4601      	mov	r1, r0
 80064a4:	6818      	ldr	r0, [r3, #0]
 80064a6:	f7ff bfa5 	b.w	80063f4 <_puts_r>
 80064aa:	bf00      	nop
 80064ac:	20040018 	.word	0x20040018

080064b0 <__sread>:
 80064b0:	b510      	push	{r4, lr}
 80064b2:	460c      	mov	r4, r1
 80064b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b8:	f000 f900 	bl	80066bc <_read_r>
 80064bc:	2800      	cmp	r0, #0
 80064be:	bfab      	itete	ge
 80064c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064c2:	89a3      	ldrhlt	r3, [r4, #12]
 80064c4:	181b      	addge	r3, r3, r0
 80064c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064ca:	bfac      	ite	ge
 80064cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064ce:	81a3      	strhlt	r3, [r4, #12]
 80064d0:	bd10      	pop	{r4, pc}

080064d2 <__swrite>:
 80064d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064d6:	461f      	mov	r7, r3
 80064d8:	898b      	ldrh	r3, [r1, #12]
 80064da:	05db      	lsls	r3, r3, #23
 80064dc:	4605      	mov	r5, r0
 80064de:	460c      	mov	r4, r1
 80064e0:	4616      	mov	r6, r2
 80064e2:	d505      	bpl.n	80064f0 <__swrite+0x1e>
 80064e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064e8:	2302      	movs	r3, #2
 80064ea:	2200      	movs	r2, #0
 80064ec:	f000 f8d4 	bl	8006698 <_lseek_r>
 80064f0:	89a3      	ldrh	r3, [r4, #12]
 80064f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064fa:	81a3      	strh	r3, [r4, #12]
 80064fc:	4632      	mov	r2, r6
 80064fe:	463b      	mov	r3, r7
 8006500:	4628      	mov	r0, r5
 8006502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006506:	f000 b8eb 	b.w	80066e0 <_write_r>

0800650a <__sseek>:
 800650a:	b510      	push	{r4, lr}
 800650c:	460c      	mov	r4, r1
 800650e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006512:	f000 f8c1 	bl	8006698 <_lseek_r>
 8006516:	1c43      	adds	r3, r0, #1
 8006518:	89a3      	ldrh	r3, [r4, #12]
 800651a:	bf15      	itete	ne
 800651c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800651e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006522:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006526:	81a3      	strheq	r3, [r4, #12]
 8006528:	bf18      	it	ne
 800652a:	81a3      	strhne	r3, [r4, #12]
 800652c:	bd10      	pop	{r4, pc}

0800652e <__sclose>:
 800652e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006532:	f000 b8a1 	b.w	8006678 <_close_r>

08006536 <__swbuf_r>:
 8006536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006538:	460e      	mov	r6, r1
 800653a:	4614      	mov	r4, r2
 800653c:	4605      	mov	r5, r0
 800653e:	b118      	cbz	r0, 8006548 <__swbuf_r+0x12>
 8006540:	6a03      	ldr	r3, [r0, #32]
 8006542:	b90b      	cbnz	r3, 8006548 <__swbuf_r+0x12>
 8006544:	f7ff ff0e 	bl	8006364 <__sinit>
 8006548:	69a3      	ldr	r3, [r4, #24]
 800654a:	60a3      	str	r3, [r4, #8]
 800654c:	89a3      	ldrh	r3, [r4, #12]
 800654e:	071a      	lsls	r2, r3, #28
 8006550:	d501      	bpl.n	8006556 <__swbuf_r+0x20>
 8006552:	6923      	ldr	r3, [r4, #16]
 8006554:	b943      	cbnz	r3, 8006568 <__swbuf_r+0x32>
 8006556:	4621      	mov	r1, r4
 8006558:	4628      	mov	r0, r5
 800655a:	f000 f82b 	bl	80065b4 <__swsetup_r>
 800655e:	b118      	cbz	r0, 8006568 <__swbuf_r+0x32>
 8006560:	f04f 37ff 	mov.w	r7, #4294967295
 8006564:	4638      	mov	r0, r7
 8006566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006568:	6823      	ldr	r3, [r4, #0]
 800656a:	6922      	ldr	r2, [r4, #16]
 800656c:	1a98      	subs	r0, r3, r2
 800656e:	6963      	ldr	r3, [r4, #20]
 8006570:	b2f6      	uxtb	r6, r6
 8006572:	4283      	cmp	r3, r0
 8006574:	4637      	mov	r7, r6
 8006576:	dc05      	bgt.n	8006584 <__swbuf_r+0x4e>
 8006578:	4621      	mov	r1, r4
 800657a:	4628      	mov	r0, r5
 800657c:	f001 fd88 	bl	8008090 <_fflush_r>
 8006580:	2800      	cmp	r0, #0
 8006582:	d1ed      	bne.n	8006560 <__swbuf_r+0x2a>
 8006584:	68a3      	ldr	r3, [r4, #8]
 8006586:	3b01      	subs	r3, #1
 8006588:	60a3      	str	r3, [r4, #8]
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	6022      	str	r2, [r4, #0]
 8006590:	701e      	strb	r6, [r3, #0]
 8006592:	6962      	ldr	r2, [r4, #20]
 8006594:	1c43      	adds	r3, r0, #1
 8006596:	429a      	cmp	r2, r3
 8006598:	d004      	beq.n	80065a4 <__swbuf_r+0x6e>
 800659a:	89a3      	ldrh	r3, [r4, #12]
 800659c:	07db      	lsls	r3, r3, #31
 800659e:	d5e1      	bpl.n	8006564 <__swbuf_r+0x2e>
 80065a0:	2e0a      	cmp	r6, #10
 80065a2:	d1df      	bne.n	8006564 <__swbuf_r+0x2e>
 80065a4:	4621      	mov	r1, r4
 80065a6:	4628      	mov	r0, r5
 80065a8:	f001 fd72 	bl	8008090 <_fflush_r>
 80065ac:	2800      	cmp	r0, #0
 80065ae:	d0d9      	beq.n	8006564 <__swbuf_r+0x2e>
 80065b0:	e7d6      	b.n	8006560 <__swbuf_r+0x2a>
	...

080065b4 <__swsetup_r>:
 80065b4:	b538      	push	{r3, r4, r5, lr}
 80065b6:	4b29      	ldr	r3, [pc, #164]	@ (800665c <__swsetup_r+0xa8>)
 80065b8:	4605      	mov	r5, r0
 80065ba:	6818      	ldr	r0, [r3, #0]
 80065bc:	460c      	mov	r4, r1
 80065be:	b118      	cbz	r0, 80065c8 <__swsetup_r+0x14>
 80065c0:	6a03      	ldr	r3, [r0, #32]
 80065c2:	b90b      	cbnz	r3, 80065c8 <__swsetup_r+0x14>
 80065c4:	f7ff fece 	bl	8006364 <__sinit>
 80065c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065cc:	0719      	lsls	r1, r3, #28
 80065ce:	d422      	bmi.n	8006616 <__swsetup_r+0x62>
 80065d0:	06da      	lsls	r2, r3, #27
 80065d2:	d407      	bmi.n	80065e4 <__swsetup_r+0x30>
 80065d4:	2209      	movs	r2, #9
 80065d6:	602a      	str	r2, [r5, #0]
 80065d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065dc:	81a3      	strh	r3, [r4, #12]
 80065de:	f04f 30ff 	mov.w	r0, #4294967295
 80065e2:	e033      	b.n	800664c <__swsetup_r+0x98>
 80065e4:	0758      	lsls	r0, r3, #29
 80065e6:	d512      	bpl.n	800660e <__swsetup_r+0x5a>
 80065e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065ea:	b141      	cbz	r1, 80065fe <__swsetup_r+0x4a>
 80065ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065f0:	4299      	cmp	r1, r3
 80065f2:	d002      	beq.n	80065fa <__swsetup_r+0x46>
 80065f4:	4628      	mov	r0, r5
 80065f6:	f000 ff0b 	bl	8007410 <_free_r>
 80065fa:	2300      	movs	r3, #0
 80065fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006604:	81a3      	strh	r3, [r4, #12]
 8006606:	2300      	movs	r3, #0
 8006608:	6063      	str	r3, [r4, #4]
 800660a:	6923      	ldr	r3, [r4, #16]
 800660c:	6023      	str	r3, [r4, #0]
 800660e:	89a3      	ldrh	r3, [r4, #12]
 8006610:	f043 0308 	orr.w	r3, r3, #8
 8006614:	81a3      	strh	r3, [r4, #12]
 8006616:	6923      	ldr	r3, [r4, #16]
 8006618:	b94b      	cbnz	r3, 800662e <__swsetup_r+0x7a>
 800661a:	89a3      	ldrh	r3, [r4, #12]
 800661c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006620:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006624:	d003      	beq.n	800662e <__swsetup_r+0x7a>
 8006626:	4621      	mov	r1, r4
 8006628:	4628      	mov	r0, r5
 800662a:	f001 fd7f 	bl	800812c <__smakebuf_r>
 800662e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006632:	f013 0201 	ands.w	r2, r3, #1
 8006636:	d00a      	beq.n	800664e <__swsetup_r+0x9a>
 8006638:	2200      	movs	r2, #0
 800663a:	60a2      	str	r2, [r4, #8]
 800663c:	6962      	ldr	r2, [r4, #20]
 800663e:	4252      	negs	r2, r2
 8006640:	61a2      	str	r2, [r4, #24]
 8006642:	6922      	ldr	r2, [r4, #16]
 8006644:	b942      	cbnz	r2, 8006658 <__swsetup_r+0xa4>
 8006646:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800664a:	d1c5      	bne.n	80065d8 <__swsetup_r+0x24>
 800664c:	bd38      	pop	{r3, r4, r5, pc}
 800664e:	0799      	lsls	r1, r3, #30
 8006650:	bf58      	it	pl
 8006652:	6962      	ldrpl	r2, [r4, #20]
 8006654:	60a2      	str	r2, [r4, #8]
 8006656:	e7f4      	b.n	8006642 <__swsetup_r+0x8e>
 8006658:	2000      	movs	r0, #0
 800665a:	e7f7      	b.n	800664c <__swsetup_r+0x98>
 800665c:	20040018 	.word	0x20040018

08006660 <memset>:
 8006660:	4402      	add	r2, r0
 8006662:	4603      	mov	r3, r0
 8006664:	4293      	cmp	r3, r2
 8006666:	d100      	bne.n	800666a <memset+0xa>
 8006668:	4770      	bx	lr
 800666a:	f803 1b01 	strb.w	r1, [r3], #1
 800666e:	e7f9      	b.n	8006664 <memset+0x4>

08006670 <_localeconv_r>:
 8006670:	4800      	ldr	r0, [pc, #0]	@ (8006674 <_localeconv_r+0x4>)
 8006672:	4770      	bx	lr
 8006674:	20040158 	.word	0x20040158

08006678 <_close_r>:
 8006678:	b538      	push	{r3, r4, r5, lr}
 800667a:	4d06      	ldr	r5, [pc, #24]	@ (8006694 <_close_r+0x1c>)
 800667c:	2300      	movs	r3, #0
 800667e:	4604      	mov	r4, r0
 8006680:	4608      	mov	r0, r1
 8006682:	602b      	str	r3, [r5, #0]
 8006684:	f7fb f8c7 	bl	8001816 <_close>
 8006688:	1c43      	adds	r3, r0, #1
 800668a:	d102      	bne.n	8006692 <_close_r+0x1a>
 800668c:	682b      	ldr	r3, [r5, #0]
 800668e:	b103      	cbz	r3, 8006692 <_close_r+0x1a>
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	bd38      	pop	{r3, r4, r5, pc}
 8006694:	20040430 	.word	0x20040430

08006698 <_lseek_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	4d07      	ldr	r5, [pc, #28]	@ (80066b8 <_lseek_r+0x20>)
 800669c:	4604      	mov	r4, r0
 800669e:	4608      	mov	r0, r1
 80066a0:	4611      	mov	r1, r2
 80066a2:	2200      	movs	r2, #0
 80066a4:	602a      	str	r2, [r5, #0]
 80066a6:	461a      	mov	r2, r3
 80066a8:	f7fb f8dc 	bl	8001864 <_lseek>
 80066ac:	1c43      	adds	r3, r0, #1
 80066ae:	d102      	bne.n	80066b6 <_lseek_r+0x1e>
 80066b0:	682b      	ldr	r3, [r5, #0]
 80066b2:	b103      	cbz	r3, 80066b6 <_lseek_r+0x1e>
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	bd38      	pop	{r3, r4, r5, pc}
 80066b8:	20040430 	.word	0x20040430

080066bc <_read_r>:
 80066bc:	b538      	push	{r3, r4, r5, lr}
 80066be:	4d07      	ldr	r5, [pc, #28]	@ (80066dc <_read_r+0x20>)
 80066c0:	4604      	mov	r4, r0
 80066c2:	4608      	mov	r0, r1
 80066c4:	4611      	mov	r1, r2
 80066c6:	2200      	movs	r2, #0
 80066c8:	602a      	str	r2, [r5, #0]
 80066ca:	461a      	mov	r2, r3
 80066cc:	f7fb f86a 	bl	80017a4 <_read>
 80066d0:	1c43      	adds	r3, r0, #1
 80066d2:	d102      	bne.n	80066da <_read_r+0x1e>
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	b103      	cbz	r3, 80066da <_read_r+0x1e>
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	bd38      	pop	{r3, r4, r5, pc}
 80066dc:	20040430 	.word	0x20040430

080066e0 <_write_r>:
 80066e0:	b538      	push	{r3, r4, r5, lr}
 80066e2:	4d07      	ldr	r5, [pc, #28]	@ (8006700 <_write_r+0x20>)
 80066e4:	4604      	mov	r4, r0
 80066e6:	4608      	mov	r0, r1
 80066e8:	4611      	mov	r1, r2
 80066ea:	2200      	movs	r2, #0
 80066ec:	602a      	str	r2, [r5, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	f7fb f875 	bl	80017de <_write>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d102      	bne.n	80066fe <_write_r+0x1e>
 80066f8:	682b      	ldr	r3, [r5, #0]
 80066fa:	b103      	cbz	r3, 80066fe <_write_r+0x1e>
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	bd38      	pop	{r3, r4, r5, pc}
 8006700:	20040430 	.word	0x20040430

08006704 <__errno>:
 8006704:	4b01      	ldr	r3, [pc, #4]	@ (800670c <__errno+0x8>)
 8006706:	6818      	ldr	r0, [r3, #0]
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	20040018 	.word	0x20040018

08006710 <__libc_init_array>:
 8006710:	b570      	push	{r4, r5, r6, lr}
 8006712:	4d0d      	ldr	r5, [pc, #52]	@ (8006748 <__libc_init_array+0x38>)
 8006714:	4c0d      	ldr	r4, [pc, #52]	@ (800674c <__libc_init_array+0x3c>)
 8006716:	1b64      	subs	r4, r4, r5
 8006718:	10a4      	asrs	r4, r4, #2
 800671a:	2600      	movs	r6, #0
 800671c:	42a6      	cmp	r6, r4
 800671e:	d109      	bne.n	8006734 <__libc_init_array+0x24>
 8006720:	4d0b      	ldr	r5, [pc, #44]	@ (8006750 <__libc_init_array+0x40>)
 8006722:	4c0c      	ldr	r4, [pc, #48]	@ (8006754 <__libc_init_array+0x44>)
 8006724:	f001 fe2e 	bl	8008384 <_init>
 8006728:	1b64      	subs	r4, r4, r5
 800672a:	10a4      	asrs	r4, r4, #2
 800672c:	2600      	movs	r6, #0
 800672e:	42a6      	cmp	r6, r4
 8006730:	d105      	bne.n	800673e <__libc_init_array+0x2e>
 8006732:	bd70      	pop	{r4, r5, r6, pc}
 8006734:	f855 3b04 	ldr.w	r3, [r5], #4
 8006738:	4798      	blx	r3
 800673a:	3601      	adds	r6, #1
 800673c:	e7ee      	b.n	800671c <__libc_init_array+0xc>
 800673e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006742:	4798      	blx	r3
 8006744:	3601      	adds	r6, #1
 8006746:	e7f2      	b.n	800672e <__libc_init_array+0x1e>
 8006748:	080087c4 	.word	0x080087c4
 800674c:	080087c4 	.word	0x080087c4
 8006750:	080087c4 	.word	0x080087c4
 8006754:	080087c8 	.word	0x080087c8

08006758 <__retarget_lock_init_recursive>:
 8006758:	4770      	bx	lr

0800675a <__retarget_lock_acquire_recursive>:
 800675a:	4770      	bx	lr

0800675c <__retarget_lock_release_recursive>:
 800675c:	4770      	bx	lr

0800675e <quorem>:
 800675e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006762:	6903      	ldr	r3, [r0, #16]
 8006764:	690c      	ldr	r4, [r1, #16]
 8006766:	42a3      	cmp	r3, r4
 8006768:	4607      	mov	r7, r0
 800676a:	db7e      	blt.n	800686a <quorem+0x10c>
 800676c:	3c01      	subs	r4, #1
 800676e:	f101 0814 	add.w	r8, r1, #20
 8006772:	00a3      	lsls	r3, r4, #2
 8006774:	f100 0514 	add.w	r5, r0, #20
 8006778:	9300      	str	r3, [sp, #0]
 800677a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800677e:	9301      	str	r3, [sp, #4]
 8006780:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006784:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006788:	3301      	adds	r3, #1
 800678a:	429a      	cmp	r2, r3
 800678c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006790:	fbb2 f6f3 	udiv	r6, r2, r3
 8006794:	d32e      	bcc.n	80067f4 <quorem+0x96>
 8006796:	f04f 0a00 	mov.w	sl, #0
 800679a:	46c4      	mov	ip, r8
 800679c:	46ae      	mov	lr, r5
 800679e:	46d3      	mov	fp, sl
 80067a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80067a4:	b298      	uxth	r0, r3
 80067a6:	fb06 a000 	mla	r0, r6, r0, sl
 80067aa:	0c02      	lsrs	r2, r0, #16
 80067ac:	0c1b      	lsrs	r3, r3, #16
 80067ae:	fb06 2303 	mla	r3, r6, r3, r2
 80067b2:	f8de 2000 	ldr.w	r2, [lr]
 80067b6:	b280      	uxth	r0, r0
 80067b8:	b292      	uxth	r2, r2
 80067ba:	1a12      	subs	r2, r2, r0
 80067bc:	445a      	add	r2, fp
 80067be:	f8de 0000 	ldr.w	r0, [lr]
 80067c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80067cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80067d0:	b292      	uxth	r2, r2
 80067d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80067d6:	45e1      	cmp	r9, ip
 80067d8:	f84e 2b04 	str.w	r2, [lr], #4
 80067dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80067e0:	d2de      	bcs.n	80067a0 <quorem+0x42>
 80067e2:	9b00      	ldr	r3, [sp, #0]
 80067e4:	58eb      	ldr	r3, [r5, r3]
 80067e6:	b92b      	cbnz	r3, 80067f4 <quorem+0x96>
 80067e8:	9b01      	ldr	r3, [sp, #4]
 80067ea:	3b04      	subs	r3, #4
 80067ec:	429d      	cmp	r5, r3
 80067ee:	461a      	mov	r2, r3
 80067f0:	d32f      	bcc.n	8006852 <quorem+0xf4>
 80067f2:	613c      	str	r4, [r7, #16]
 80067f4:	4638      	mov	r0, r7
 80067f6:	f001 f97d 	bl	8007af4 <__mcmp>
 80067fa:	2800      	cmp	r0, #0
 80067fc:	db25      	blt.n	800684a <quorem+0xec>
 80067fe:	4629      	mov	r1, r5
 8006800:	2000      	movs	r0, #0
 8006802:	f858 2b04 	ldr.w	r2, [r8], #4
 8006806:	f8d1 c000 	ldr.w	ip, [r1]
 800680a:	fa1f fe82 	uxth.w	lr, r2
 800680e:	fa1f f38c 	uxth.w	r3, ip
 8006812:	eba3 030e 	sub.w	r3, r3, lr
 8006816:	4403      	add	r3, r0
 8006818:	0c12      	lsrs	r2, r2, #16
 800681a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800681e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006822:	b29b      	uxth	r3, r3
 8006824:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006828:	45c1      	cmp	r9, r8
 800682a:	f841 3b04 	str.w	r3, [r1], #4
 800682e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006832:	d2e6      	bcs.n	8006802 <quorem+0xa4>
 8006834:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006838:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800683c:	b922      	cbnz	r2, 8006848 <quorem+0xea>
 800683e:	3b04      	subs	r3, #4
 8006840:	429d      	cmp	r5, r3
 8006842:	461a      	mov	r2, r3
 8006844:	d30b      	bcc.n	800685e <quorem+0x100>
 8006846:	613c      	str	r4, [r7, #16]
 8006848:	3601      	adds	r6, #1
 800684a:	4630      	mov	r0, r6
 800684c:	b003      	add	sp, #12
 800684e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006852:	6812      	ldr	r2, [r2, #0]
 8006854:	3b04      	subs	r3, #4
 8006856:	2a00      	cmp	r2, #0
 8006858:	d1cb      	bne.n	80067f2 <quorem+0x94>
 800685a:	3c01      	subs	r4, #1
 800685c:	e7c6      	b.n	80067ec <quorem+0x8e>
 800685e:	6812      	ldr	r2, [r2, #0]
 8006860:	3b04      	subs	r3, #4
 8006862:	2a00      	cmp	r2, #0
 8006864:	d1ef      	bne.n	8006846 <quorem+0xe8>
 8006866:	3c01      	subs	r4, #1
 8006868:	e7ea      	b.n	8006840 <quorem+0xe2>
 800686a:	2000      	movs	r0, #0
 800686c:	e7ee      	b.n	800684c <quorem+0xee>
	...

08006870 <_dtoa_r>:
 8006870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006874:	69c7      	ldr	r7, [r0, #28]
 8006876:	b097      	sub	sp, #92	@ 0x5c
 8006878:	ed8d 0b04 	vstr	d0, [sp, #16]
 800687c:	ec55 4b10 	vmov	r4, r5, d0
 8006880:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006882:	9107      	str	r1, [sp, #28]
 8006884:	4681      	mov	r9, r0
 8006886:	920c      	str	r2, [sp, #48]	@ 0x30
 8006888:	9311      	str	r3, [sp, #68]	@ 0x44
 800688a:	b97f      	cbnz	r7, 80068ac <_dtoa_r+0x3c>
 800688c:	2010      	movs	r0, #16
 800688e:	f000 fe09 	bl	80074a4 <malloc>
 8006892:	4602      	mov	r2, r0
 8006894:	f8c9 001c 	str.w	r0, [r9, #28]
 8006898:	b920      	cbnz	r0, 80068a4 <_dtoa_r+0x34>
 800689a:	4ba9      	ldr	r3, [pc, #676]	@ (8006b40 <_dtoa_r+0x2d0>)
 800689c:	21ef      	movs	r1, #239	@ 0xef
 800689e:	48a9      	ldr	r0, [pc, #676]	@ (8006b44 <_dtoa_r+0x2d4>)
 80068a0:	f001 fcc0 	bl	8008224 <__assert_func>
 80068a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80068a8:	6007      	str	r7, [r0, #0]
 80068aa:	60c7      	str	r7, [r0, #12]
 80068ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068b0:	6819      	ldr	r1, [r3, #0]
 80068b2:	b159      	cbz	r1, 80068cc <_dtoa_r+0x5c>
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	604a      	str	r2, [r1, #4]
 80068b8:	2301      	movs	r3, #1
 80068ba:	4093      	lsls	r3, r2
 80068bc:	608b      	str	r3, [r1, #8]
 80068be:	4648      	mov	r0, r9
 80068c0:	f000 fee6 	bl	8007690 <_Bfree>
 80068c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068c8:	2200      	movs	r2, #0
 80068ca:	601a      	str	r2, [r3, #0]
 80068cc:	1e2b      	subs	r3, r5, #0
 80068ce:	bfb9      	ittee	lt
 80068d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80068d4:	9305      	strlt	r3, [sp, #20]
 80068d6:	2300      	movge	r3, #0
 80068d8:	6033      	strge	r3, [r6, #0]
 80068da:	9f05      	ldr	r7, [sp, #20]
 80068dc:	4b9a      	ldr	r3, [pc, #616]	@ (8006b48 <_dtoa_r+0x2d8>)
 80068de:	bfbc      	itt	lt
 80068e0:	2201      	movlt	r2, #1
 80068e2:	6032      	strlt	r2, [r6, #0]
 80068e4:	43bb      	bics	r3, r7
 80068e6:	d112      	bne.n	800690e <_dtoa_r+0x9e>
 80068e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80068ee:	6013      	str	r3, [r2, #0]
 80068f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80068f4:	4323      	orrs	r3, r4
 80068f6:	f000 855a 	beq.w	80073ae <_dtoa_r+0xb3e>
 80068fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006b5c <_dtoa_r+0x2ec>
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 855c 	beq.w	80073be <_dtoa_r+0xb4e>
 8006906:	f10a 0303 	add.w	r3, sl, #3
 800690a:	f000 bd56 	b.w	80073ba <_dtoa_r+0xb4a>
 800690e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006912:	2200      	movs	r2, #0
 8006914:	ec51 0b17 	vmov	r0, r1, d7
 8006918:	2300      	movs	r3, #0
 800691a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800691e:	f7fa f8eb 	bl	8000af8 <__aeabi_dcmpeq>
 8006922:	4680      	mov	r8, r0
 8006924:	b158      	cbz	r0, 800693e <_dtoa_r+0xce>
 8006926:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006928:	2301      	movs	r3, #1
 800692a:	6013      	str	r3, [r2, #0]
 800692c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800692e:	b113      	cbz	r3, 8006936 <_dtoa_r+0xc6>
 8006930:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006932:	4b86      	ldr	r3, [pc, #536]	@ (8006b4c <_dtoa_r+0x2dc>)
 8006934:	6013      	str	r3, [r2, #0]
 8006936:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006b60 <_dtoa_r+0x2f0>
 800693a:	f000 bd40 	b.w	80073be <_dtoa_r+0xb4e>
 800693e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006942:	aa14      	add	r2, sp, #80	@ 0x50
 8006944:	a915      	add	r1, sp, #84	@ 0x54
 8006946:	4648      	mov	r0, r9
 8006948:	f001 f984 	bl	8007c54 <__d2b>
 800694c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006950:	9002      	str	r0, [sp, #8]
 8006952:	2e00      	cmp	r6, #0
 8006954:	d078      	beq.n	8006a48 <_dtoa_r+0x1d8>
 8006956:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006958:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800695c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006960:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006964:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006968:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800696c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006970:	4619      	mov	r1, r3
 8006972:	2200      	movs	r2, #0
 8006974:	4b76      	ldr	r3, [pc, #472]	@ (8006b50 <_dtoa_r+0x2e0>)
 8006976:	f7f9 fc9f 	bl	80002b8 <__aeabi_dsub>
 800697a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006b28 <_dtoa_r+0x2b8>)
 800697c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006980:	f7f9 fe52 	bl	8000628 <__aeabi_dmul>
 8006984:	a36a      	add	r3, pc, #424	@ (adr r3, 8006b30 <_dtoa_r+0x2c0>)
 8006986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698a:	f7f9 fc97 	bl	80002bc <__adddf3>
 800698e:	4604      	mov	r4, r0
 8006990:	4630      	mov	r0, r6
 8006992:	460d      	mov	r5, r1
 8006994:	f7f9 fdde 	bl	8000554 <__aeabi_i2d>
 8006998:	a367      	add	r3, pc, #412	@ (adr r3, 8006b38 <_dtoa_r+0x2c8>)
 800699a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699e:	f7f9 fe43 	bl	8000628 <__aeabi_dmul>
 80069a2:	4602      	mov	r2, r0
 80069a4:	460b      	mov	r3, r1
 80069a6:	4620      	mov	r0, r4
 80069a8:	4629      	mov	r1, r5
 80069aa:	f7f9 fc87 	bl	80002bc <__adddf3>
 80069ae:	4604      	mov	r4, r0
 80069b0:	460d      	mov	r5, r1
 80069b2:	f7fa f8e9 	bl	8000b88 <__aeabi_d2iz>
 80069b6:	2200      	movs	r2, #0
 80069b8:	4607      	mov	r7, r0
 80069ba:	2300      	movs	r3, #0
 80069bc:	4620      	mov	r0, r4
 80069be:	4629      	mov	r1, r5
 80069c0:	f7fa f8a4 	bl	8000b0c <__aeabi_dcmplt>
 80069c4:	b140      	cbz	r0, 80069d8 <_dtoa_r+0x168>
 80069c6:	4638      	mov	r0, r7
 80069c8:	f7f9 fdc4 	bl	8000554 <__aeabi_i2d>
 80069cc:	4622      	mov	r2, r4
 80069ce:	462b      	mov	r3, r5
 80069d0:	f7fa f892 	bl	8000af8 <__aeabi_dcmpeq>
 80069d4:	b900      	cbnz	r0, 80069d8 <_dtoa_r+0x168>
 80069d6:	3f01      	subs	r7, #1
 80069d8:	2f16      	cmp	r7, #22
 80069da:	d852      	bhi.n	8006a82 <_dtoa_r+0x212>
 80069dc:	4b5d      	ldr	r3, [pc, #372]	@ (8006b54 <_dtoa_r+0x2e4>)
 80069de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069ea:	f7fa f88f 	bl	8000b0c <__aeabi_dcmplt>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	d049      	beq.n	8006a86 <_dtoa_r+0x216>
 80069f2:	3f01      	subs	r7, #1
 80069f4:	2300      	movs	r3, #0
 80069f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80069f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069fa:	1b9b      	subs	r3, r3, r6
 80069fc:	1e5a      	subs	r2, r3, #1
 80069fe:	bf45      	ittet	mi
 8006a00:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a04:	9300      	strmi	r3, [sp, #0]
 8006a06:	2300      	movpl	r3, #0
 8006a08:	2300      	movmi	r3, #0
 8006a0a:	9206      	str	r2, [sp, #24]
 8006a0c:	bf54      	ite	pl
 8006a0e:	9300      	strpl	r3, [sp, #0]
 8006a10:	9306      	strmi	r3, [sp, #24]
 8006a12:	2f00      	cmp	r7, #0
 8006a14:	db39      	blt.n	8006a8a <_dtoa_r+0x21a>
 8006a16:	9b06      	ldr	r3, [sp, #24]
 8006a18:	970d      	str	r7, [sp, #52]	@ 0x34
 8006a1a:	443b      	add	r3, r7
 8006a1c:	9306      	str	r3, [sp, #24]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	9308      	str	r3, [sp, #32]
 8006a22:	9b07      	ldr	r3, [sp, #28]
 8006a24:	2b09      	cmp	r3, #9
 8006a26:	d863      	bhi.n	8006af0 <_dtoa_r+0x280>
 8006a28:	2b05      	cmp	r3, #5
 8006a2a:	bfc4      	itt	gt
 8006a2c:	3b04      	subgt	r3, #4
 8006a2e:	9307      	strgt	r3, [sp, #28]
 8006a30:	9b07      	ldr	r3, [sp, #28]
 8006a32:	f1a3 0302 	sub.w	r3, r3, #2
 8006a36:	bfcc      	ite	gt
 8006a38:	2400      	movgt	r4, #0
 8006a3a:	2401      	movle	r4, #1
 8006a3c:	2b03      	cmp	r3, #3
 8006a3e:	d863      	bhi.n	8006b08 <_dtoa_r+0x298>
 8006a40:	e8df f003 	tbb	[pc, r3]
 8006a44:	2b375452 	.word	0x2b375452
 8006a48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006a4c:	441e      	add	r6, r3
 8006a4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006a52:	2b20      	cmp	r3, #32
 8006a54:	bfc1      	itttt	gt
 8006a56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006a5a:	409f      	lslgt	r7, r3
 8006a5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a60:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a64:	bfd6      	itet	le
 8006a66:	f1c3 0320 	rsble	r3, r3, #32
 8006a6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a6e:	fa04 f003 	lslle.w	r0, r4, r3
 8006a72:	f7f9 fd5f 	bl	8000534 <__aeabi_ui2d>
 8006a76:	2201      	movs	r2, #1
 8006a78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a7c:	3e01      	subs	r6, #1
 8006a7e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a80:	e776      	b.n	8006970 <_dtoa_r+0x100>
 8006a82:	2301      	movs	r3, #1
 8006a84:	e7b7      	b.n	80069f6 <_dtoa_r+0x186>
 8006a86:	9010      	str	r0, [sp, #64]	@ 0x40
 8006a88:	e7b6      	b.n	80069f8 <_dtoa_r+0x188>
 8006a8a:	9b00      	ldr	r3, [sp, #0]
 8006a8c:	1bdb      	subs	r3, r3, r7
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	427b      	negs	r3, r7
 8006a92:	9308      	str	r3, [sp, #32]
 8006a94:	2300      	movs	r3, #0
 8006a96:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a98:	e7c3      	b.n	8006a22 <_dtoa_r+0x1b2>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006aa0:	eb07 0b03 	add.w	fp, r7, r3
 8006aa4:	f10b 0301 	add.w	r3, fp, #1
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	9303      	str	r3, [sp, #12]
 8006aac:	bfb8      	it	lt
 8006aae:	2301      	movlt	r3, #1
 8006ab0:	e006      	b.n	8006ac0 <_dtoa_r+0x250>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ab6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	dd28      	ble.n	8006b0e <_dtoa_r+0x29e>
 8006abc:	469b      	mov	fp, r3
 8006abe:	9303      	str	r3, [sp, #12]
 8006ac0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	2204      	movs	r2, #4
 8006ac8:	f102 0514 	add.w	r5, r2, #20
 8006acc:	429d      	cmp	r5, r3
 8006ace:	d926      	bls.n	8006b1e <_dtoa_r+0x2ae>
 8006ad0:	6041      	str	r1, [r0, #4]
 8006ad2:	4648      	mov	r0, r9
 8006ad4:	f000 fd9c 	bl	8007610 <_Balloc>
 8006ad8:	4682      	mov	sl, r0
 8006ada:	2800      	cmp	r0, #0
 8006adc:	d142      	bne.n	8006b64 <_dtoa_r+0x2f4>
 8006ade:	4b1e      	ldr	r3, [pc, #120]	@ (8006b58 <_dtoa_r+0x2e8>)
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ae6:	e6da      	b.n	800689e <_dtoa_r+0x2e>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	e7e3      	b.n	8006ab4 <_dtoa_r+0x244>
 8006aec:	2300      	movs	r3, #0
 8006aee:	e7d5      	b.n	8006a9c <_dtoa_r+0x22c>
 8006af0:	2401      	movs	r4, #1
 8006af2:	2300      	movs	r3, #0
 8006af4:	9307      	str	r3, [sp, #28]
 8006af6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006af8:	f04f 3bff 	mov.w	fp, #4294967295
 8006afc:	2200      	movs	r2, #0
 8006afe:	f8cd b00c 	str.w	fp, [sp, #12]
 8006b02:	2312      	movs	r3, #18
 8006b04:	920c      	str	r2, [sp, #48]	@ 0x30
 8006b06:	e7db      	b.n	8006ac0 <_dtoa_r+0x250>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b0c:	e7f4      	b.n	8006af8 <_dtoa_r+0x288>
 8006b0e:	f04f 0b01 	mov.w	fp, #1
 8006b12:	f8cd b00c 	str.w	fp, [sp, #12]
 8006b16:	465b      	mov	r3, fp
 8006b18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006b1c:	e7d0      	b.n	8006ac0 <_dtoa_r+0x250>
 8006b1e:	3101      	adds	r1, #1
 8006b20:	0052      	lsls	r2, r2, #1
 8006b22:	e7d1      	b.n	8006ac8 <_dtoa_r+0x258>
 8006b24:	f3af 8000 	nop.w
 8006b28:	636f4361 	.word	0x636f4361
 8006b2c:	3fd287a7 	.word	0x3fd287a7
 8006b30:	8b60c8b3 	.word	0x8b60c8b3
 8006b34:	3fc68a28 	.word	0x3fc68a28
 8006b38:	509f79fb 	.word	0x509f79fb
 8006b3c:	3fd34413 	.word	0x3fd34413
 8006b40:	08008485 	.word	0x08008485
 8006b44:	0800849c 	.word	0x0800849c
 8006b48:	7ff00000 	.word	0x7ff00000
 8006b4c:	08008455 	.word	0x08008455
 8006b50:	3ff80000 	.word	0x3ff80000
 8006b54:	080085f0 	.word	0x080085f0
 8006b58:	080084f4 	.word	0x080084f4
 8006b5c:	08008481 	.word	0x08008481
 8006b60:	08008454 	.word	0x08008454
 8006b64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b68:	6018      	str	r0, [r3, #0]
 8006b6a:	9b03      	ldr	r3, [sp, #12]
 8006b6c:	2b0e      	cmp	r3, #14
 8006b6e:	f200 80a1 	bhi.w	8006cb4 <_dtoa_r+0x444>
 8006b72:	2c00      	cmp	r4, #0
 8006b74:	f000 809e 	beq.w	8006cb4 <_dtoa_r+0x444>
 8006b78:	2f00      	cmp	r7, #0
 8006b7a:	dd33      	ble.n	8006be4 <_dtoa_r+0x374>
 8006b7c:	4b9c      	ldr	r3, [pc, #624]	@ (8006df0 <_dtoa_r+0x580>)
 8006b7e:	f007 020f 	and.w	r2, r7, #15
 8006b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b86:	ed93 7b00 	vldr	d7, [r3]
 8006b8a:	05f8      	lsls	r0, r7, #23
 8006b8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006b90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b94:	d516      	bpl.n	8006bc4 <_dtoa_r+0x354>
 8006b96:	4b97      	ldr	r3, [pc, #604]	@ (8006df4 <_dtoa_r+0x584>)
 8006b98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ba0:	f7f9 fe6c 	bl	800087c <__aeabi_ddiv>
 8006ba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ba8:	f004 040f 	and.w	r4, r4, #15
 8006bac:	2603      	movs	r6, #3
 8006bae:	4d91      	ldr	r5, [pc, #580]	@ (8006df4 <_dtoa_r+0x584>)
 8006bb0:	b954      	cbnz	r4, 8006bc8 <_dtoa_r+0x358>
 8006bb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006bb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bba:	f7f9 fe5f 	bl	800087c <__aeabi_ddiv>
 8006bbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bc2:	e028      	b.n	8006c16 <_dtoa_r+0x3a6>
 8006bc4:	2602      	movs	r6, #2
 8006bc6:	e7f2      	b.n	8006bae <_dtoa_r+0x33e>
 8006bc8:	07e1      	lsls	r1, r4, #31
 8006bca:	d508      	bpl.n	8006bde <_dtoa_r+0x36e>
 8006bcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006bd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bd4:	f7f9 fd28 	bl	8000628 <__aeabi_dmul>
 8006bd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006bdc:	3601      	adds	r6, #1
 8006bde:	1064      	asrs	r4, r4, #1
 8006be0:	3508      	adds	r5, #8
 8006be2:	e7e5      	b.n	8006bb0 <_dtoa_r+0x340>
 8006be4:	f000 80af 	beq.w	8006d46 <_dtoa_r+0x4d6>
 8006be8:	427c      	negs	r4, r7
 8006bea:	4b81      	ldr	r3, [pc, #516]	@ (8006df0 <_dtoa_r+0x580>)
 8006bec:	4d81      	ldr	r5, [pc, #516]	@ (8006df4 <_dtoa_r+0x584>)
 8006bee:	f004 020f 	and.w	r2, r4, #15
 8006bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bfe:	f7f9 fd13 	bl	8000628 <__aeabi_dmul>
 8006c02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c06:	1124      	asrs	r4, r4, #4
 8006c08:	2300      	movs	r3, #0
 8006c0a:	2602      	movs	r6, #2
 8006c0c:	2c00      	cmp	r4, #0
 8006c0e:	f040 808f 	bne.w	8006d30 <_dtoa_r+0x4c0>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1d3      	bne.n	8006bbe <_dtoa_r+0x34e>
 8006c16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f000 8094 	beq.w	8006d4a <_dtoa_r+0x4da>
 8006c22:	4b75      	ldr	r3, [pc, #468]	@ (8006df8 <_dtoa_r+0x588>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	4620      	mov	r0, r4
 8006c28:	4629      	mov	r1, r5
 8006c2a:	f7f9 ff6f 	bl	8000b0c <__aeabi_dcmplt>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	f000 808b 	beq.w	8006d4a <_dtoa_r+0x4da>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 8087 	beq.w	8006d4a <_dtoa_r+0x4da>
 8006c3c:	f1bb 0f00 	cmp.w	fp, #0
 8006c40:	dd34      	ble.n	8006cac <_dtoa_r+0x43c>
 8006c42:	4620      	mov	r0, r4
 8006c44:	4b6d      	ldr	r3, [pc, #436]	@ (8006dfc <_dtoa_r+0x58c>)
 8006c46:	2200      	movs	r2, #0
 8006c48:	4629      	mov	r1, r5
 8006c4a:	f7f9 fced 	bl	8000628 <__aeabi_dmul>
 8006c4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c52:	f107 38ff 	add.w	r8, r7, #4294967295
 8006c56:	3601      	adds	r6, #1
 8006c58:	465c      	mov	r4, fp
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f7f9 fc7a 	bl	8000554 <__aeabi_i2d>
 8006c60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c64:	f7f9 fce0 	bl	8000628 <__aeabi_dmul>
 8006c68:	4b65      	ldr	r3, [pc, #404]	@ (8006e00 <_dtoa_r+0x590>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f7f9 fb26 	bl	80002bc <__adddf3>
 8006c70:	4605      	mov	r5, r0
 8006c72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c76:	2c00      	cmp	r4, #0
 8006c78:	d16a      	bne.n	8006d50 <_dtoa_r+0x4e0>
 8006c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c7e:	4b61      	ldr	r3, [pc, #388]	@ (8006e04 <_dtoa_r+0x594>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	f7f9 fb19 	bl	80002b8 <__aeabi_dsub>
 8006c86:	4602      	mov	r2, r0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c8e:	462a      	mov	r2, r5
 8006c90:	4633      	mov	r3, r6
 8006c92:	f7f9 ff59 	bl	8000b48 <__aeabi_dcmpgt>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	f040 8298 	bne.w	80071cc <_dtoa_r+0x95c>
 8006c9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ca0:	462a      	mov	r2, r5
 8006ca2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006ca6:	f7f9 ff31 	bl	8000b0c <__aeabi_dcmplt>
 8006caa:	bb38      	cbnz	r0, 8006cfc <_dtoa_r+0x48c>
 8006cac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006cb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006cb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f2c0 8157 	blt.w	8006f6a <_dtoa_r+0x6fa>
 8006cbc:	2f0e      	cmp	r7, #14
 8006cbe:	f300 8154 	bgt.w	8006f6a <_dtoa_r+0x6fa>
 8006cc2:	4b4b      	ldr	r3, [pc, #300]	@ (8006df0 <_dtoa_r+0x580>)
 8006cc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006cc8:	ed93 7b00 	vldr	d7, [r3]
 8006ccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	ed8d 7b00 	vstr	d7, [sp]
 8006cd4:	f280 80e5 	bge.w	8006ea2 <_dtoa_r+0x632>
 8006cd8:	9b03      	ldr	r3, [sp, #12]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f300 80e1 	bgt.w	8006ea2 <_dtoa_r+0x632>
 8006ce0:	d10c      	bne.n	8006cfc <_dtoa_r+0x48c>
 8006ce2:	4b48      	ldr	r3, [pc, #288]	@ (8006e04 <_dtoa_r+0x594>)
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	ec51 0b17 	vmov	r0, r1, d7
 8006cea:	f7f9 fc9d 	bl	8000628 <__aeabi_dmul>
 8006cee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cf2:	f7f9 ff1f 	bl	8000b34 <__aeabi_dcmpge>
 8006cf6:	2800      	cmp	r0, #0
 8006cf8:	f000 8266 	beq.w	80071c8 <_dtoa_r+0x958>
 8006cfc:	2400      	movs	r4, #0
 8006cfe:	4625      	mov	r5, r4
 8006d00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d02:	4656      	mov	r6, sl
 8006d04:	ea6f 0803 	mvn.w	r8, r3
 8006d08:	2700      	movs	r7, #0
 8006d0a:	4621      	mov	r1, r4
 8006d0c:	4648      	mov	r0, r9
 8006d0e:	f000 fcbf 	bl	8007690 <_Bfree>
 8006d12:	2d00      	cmp	r5, #0
 8006d14:	f000 80bd 	beq.w	8006e92 <_dtoa_r+0x622>
 8006d18:	b12f      	cbz	r7, 8006d26 <_dtoa_r+0x4b6>
 8006d1a:	42af      	cmp	r7, r5
 8006d1c:	d003      	beq.n	8006d26 <_dtoa_r+0x4b6>
 8006d1e:	4639      	mov	r1, r7
 8006d20:	4648      	mov	r0, r9
 8006d22:	f000 fcb5 	bl	8007690 <_Bfree>
 8006d26:	4629      	mov	r1, r5
 8006d28:	4648      	mov	r0, r9
 8006d2a:	f000 fcb1 	bl	8007690 <_Bfree>
 8006d2e:	e0b0      	b.n	8006e92 <_dtoa_r+0x622>
 8006d30:	07e2      	lsls	r2, r4, #31
 8006d32:	d505      	bpl.n	8006d40 <_dtoa_r+0x4d0>
 8006d34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d38:	f7f9 fc76 	bl	8000628 <__aeabi_dmul>
 8006d3c:	3601      	adds	r6, #1
 8006d3e:	2301      	movs	r3, #1
 8006d40:	1064      	asrs	r4, r4, #1
 8006d42:	3508      	adds	r5, #8
 8006d44:	e762      	b.n	8006c0c <_dtoa_r+0x39c>
 8006d46:	2602      	movs	r6, #2
 8006d48:	e765      	b.n	8006c16 <_dtoa_r+0x3a6>
 8006d4a:	9c03      	ldr	r4, [sp, #12]
 8006d4c:	46b8      	mov	r8, r7
 8006d4e:	e784      	b.n	8006c5a <_dtoa_r+0x3ea>
 8006d50:	4b27      	ldr	r3, [pc, #156]	@ (8006df0 <_dtoa_r+0x580>)
 8006d52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d5c:	4454      	add	r4, sl
 8006d5e:	2900      	cmp	r1, #0
 8006d60:	d054      	beq.n	8006e0c <_dtoa_r+0x59c>
 8006d62:	4929      	ldr	r1, [pc, #164]	@ (8006e08 <_dtoa_r+0x598>)
 8006d64:	2000      	movs	r0, #0
 8006d66:	f7f9 fd89 	bl	800087c <__aeabi_ddiv>
 8006d6a:	4633      	mov	r3, r6
 8006d6c:	462a      	mov	r2, r5
 8006d6e:	f7f9 faa3 	bl	80002b8 <__aeabi_dsub>
 8006d72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d76:	4656      	mov	r6, sl
 8006d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d7c:	f7f9 ff04 	bl	8000b88 <__aeabi_d2iz>
 8006d80:	4605      	mov	r5, r0
 8006d82:	f7f9 fbe7 	bl	8000554 <__aeabi_i2d>
 8006d86:	4602      	mov	r2, r0
 8006d88:	460b      	mov	r3, r1
 8006d8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d8e:	f7f9 fa93 	bl	80002b8 <__aeabi_dsub>
 8006d92:	3530      	adds	r5, #48	@ 0x30
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d9c:	f806 5b01 	strb.w	r5, [r6], #1
 8006da0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006da4:	f7f9 feb2 	bl	8000b0c <__aeabi_dcmplt>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d172      	bne.n	8006e92 <_dtoa_r+0x622>
 8006dac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006db0:	4911      	ldr	r1, [pc, #68]	@ (8006df8 <_dtoa_r+0x588>)
 8006db2:	2000      	movs	r0, #0
 8006db4:	f7f9 fa80 	bl	80002b8 <__aeabi_dsub>
 8006db8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006dbc:	f7f9 fea6 	bl	8000b0c <__aeabi_dcmplt>
 8006dc0:	2800      	cmp	r0, #0
 8006dc2:	f040 80b4 	bne.w	8006f2e <_dtoa_r+0x6be>
 8006dc6:	42a6      	cmp	r6, r4
 8006dc8:	f43f af70 	beq.w	8006cac <_dtoa_r+0x43c>
 8006dcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006dfc <_dtoa_r+0x58c>)
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f7f9 fc28 	bl	8000628 <__aeabi_dmul>
 8006dd8:	4b08      	ldr	r3, [pc, #32]	@ (8006dfc <_dtoa_r+0x58c>)
 8006dda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006dde:	2200      	movs	r2, #0
 8006de0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006de4:	f7f9 fc20 	bl	8000628 <__aeabi_dmul>
 8006de8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006dec:	e7c4      	b.n	8006d78 <_dtoa_r+0x508>
 8006dee:	bf00      	nop
 8006df0:	080085f0 	.word	0x080085f0
 8006df4:	080085c8 	.word	0x080085c8
 8006df8:	3ff00000 	.word	0x3ff00000
 8006dfc:	40240000 	.word	0x40240000
 8006e00:	401c0000 	.word	0x401c0000
 8006e04:	40140000 	.word	0x40140000
 8006e08:	3fe00000 	.word	0x3fe00000
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f7f9 fc0a 	bl	8000628 <__aeabi_dmul>
 8006e14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006e1a:	4656      	mov	r6, sl
 8006e1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e20:	f7f9 feb2 	bl	8000b88 <__aeabi_d2iz>
 8006e24:	4605      	mov	r5, r0
 8006e26:	f7f9 fb95 	bl	8000554 <__aeabi_i2d>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e32:	f7f9 fa41 	bl	80002b8 <__aeabi_dsub>
 8006e36:	3530      	adds	r5, #48	@ 0x30
 8006e38:	f806 5b01 	strb.w	r5, [r6], #1
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	42a6      	cmp	r6, r4
 8006e42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e46:	f04f 0200 	mov.w	r2, #0
 8006e4a:	d124      	bne.n	8006e96 <_dtoa_r+0x626>
 8006e4c:	4baf      	ldr	r3, [pc, #700]	@ (800710c <_dtoa_r+0x89c>)
 8006e4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e52:	f7f9 fa33 	bl	80002bc <__adddf3>
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e5e:	f7f9 fe73 	bl	8000b48 <__aeabi_dcmpgt>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	d163      	bne.n	8006f2e <_dtoa_r+0x6be>
 8006e66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e6a:	49a8      	ldr	r1, [pc, #672]	@ (800710c <_dtoa_r+0x89c>)
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	f7f9 fa23 	bl	80002b8 <__aeabi_dsub>
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e7a:	f7f9 fe47 	bl	8000b0c <__aeabi_dcmplt>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	f43f af14 	beq.w	8006cac <_dtoa_r+0x43c>
 8006e84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006e86:	1e73      	subs	r3, r6, #1
 8006e88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e8e:	2b30      	cmp	r3, #48	@ 0x30
 8006e90:	d0f8      	beq.n	8006e84 <_dtoa_r+0x614>
 8006e92:	4647      	mov	r7, r8
 8006e94:	e03b      	b.n	8006f0e <_dtoa_r+0x69e>
 8006e96:	4b9e      	ldr	r3, [pc, #632]	@ (8007110 <_dtoa_r+0x8a0>)
 8006e98:	f7f9 fbc6 	bl	8000628 <__aeabi_dmul>
 8006e9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ea0:	e7bc      	b.n	8006e1c <_dtoa_r+0x5ac>
 8006ea2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006ea6:	4656      	mov	r6, sl
 8006ea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006eac:	4620      	mov	r0, r4
 8006eae:	4629      	mov	r1, r5
 8006eb0:	f7f9 fce4 	bl	800087c <__aeabi_ddiv>
 8006eb4:	f7f9 fe68 	bl	8000b88 <__aeabi_d2iz>
 8006eb8:	4680      	mov	r8, r0
 8006eba:	f7f9 fb4b 	bl	8000554 <__aeabi_i2d>
 8006ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ec2:	f7f9 fbb1 	bl	8000628 <__aeabi_dmul>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	460b      	mov	r3, r1
 8006eca:	4620      	mov	r0, r4
 8006ecc:	4629      	mov	r1, r5
 8006ece:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006ed2:	f7f9 f9f1 	bl	80002b8 <__aeabi_dsub>
 8006ed6:	f806 4b01 	strb.w	r4, [r6], #1
 8006eda:	9d03      	ldr	r5, [sp, #12]
 8006edc:	eba6 040a 	sub.w	r4, r6, sl
 8006ee0:	42a5      	cmp	r5, r4
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	d133      	bne.n	8006f50 <_dtoa_r+0x6e0>
 8006ee8:	f7f9 f9e8 	bl	80002bc <__adddf3>
 8006eec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	460d      	mov	r5, r1
 8006ef4:	f7f9 fe28 	bl	8000b48 <__aeabi_dcmpgt>
 8006ef8:	b9c0      	cbnz	r0, 8006f2c <_dtoa_r+0x6bc>
 8006efa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006efe:	4620      	mov	r0, r4
 8006f00:	4629      	mov	r1, r5
 8006f02:	f7f9 fdf9 	bl	8000af8 <__aeabi_dcmpeq>
 8006f06:	b110      	cbz	r0, 8006f0e <_dtoa_r+0x69e>
 8006f08:	f018 0f01 	tst.w	r8, #1
 8006f0c:	d10e      	bne.n	8006f2c <_dtoa_r+0x6bc>
 8006f0e:	9902      	ldr	r1, [sp, #8]
 8006f10:	4648      	mov	r0, r9
 8006f12:	f000 fbbd 	bl	8007690 <_Bfree>
 8006f16:	2300      	movs	r3, #0
 8006f18:	7033      	strb	r3, [r6, #0]
 8006f1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f1c:	3701      	adds	r7, #1
 8006f1e:	601f      	str	r7, [r3, #0]
 8006f20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 824b 	beq.w	80073be <_dtoa_r+0xb4e>
 8006f28:	601e      	str	r6, [r3, #0]
 8006f2a:	e248      	b.n	80073be <_dtoa_r+0xb4e>
 8006f2c:	46b8      	mov	r8, r7
 8006f2e:	4633      	mov	r3, r6
 8006f30:	461e      	mov	r6, r3
 8006f32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f36:	2a39      	cmp	r2, #57	@ 0x39
 8006f38:	d106      	bne.n	8006f48 <_dtoa_r+0x6d8>
 8006f3a:	459a      	cmp	sl, r3
 8006f3c:	d1f8      	bne.n	8006f30 <_dtoa_r+0x6c0>
 8006f3e:	2230      	movs	r2, #48	@ 0x30
 8006f40:	f108 0801 	add.w	r8, r8, #1
 8006f44:	f88a 2000 	strb.w	r2, [sl]
 8006f48:	781a      	ldrb	r2, [r3, #0]
 8006f4a:	3201      	adds	r2, #1
 8006f4c:	701a      	strb	r2, [r3, #0]
 8006f4e:	e7a0      	b.n	8006e92 <_dtoa_r+0x622>
 8006f50:	4b6f      	ldr	r3, [pc, #444]	@ (8007110 <_dtoa_r+0x8a0>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	f7f9 fb68 	bl	8000628 <__aeabi_dmul>
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	460d      	mov	r5, r1
 8006f60:	f7f9 fdca 	bl	8000af8 <__aeabi_dcmpeq>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d09f      	beq.n	8006ea8 <_dtoa_r+0x638>
 8006f68:	e7d1      	b.n	8006f0e <_dtoa_r+0x69e>
 8006f6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f6c:	2a00      	cmp	r2, #0
 8006f6e:	f000 80ea 	beq.w	8007146 <_dtoa_r+0x8d6>
 8006f72:	9a07      	ldr	r2, [sp, #28]
 8006f74:	2a01      	cmp	r2, #1
 8006f76:	f300 80cd 	bgt.w	8007114 <_dtoa_r+0x8a4>
 8006f7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f7c:	2a00      	cmp	r2, #0
 8006f7e:	f000 80c1 	beq.w	8007104 <_dtoa_r+0x894>
 8006f82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f86:	9c08      	ldr	r4, [sp, #32]
 8006f88:	9e00      	ldr	r6, [sp, #0]
 8006f8a:	9a00      	ldr	r2, [sp, #0]
 8006f8c:	441a      	add	r2, r3
 8006f8e:	9200      	str	r2, [sp, #0]
 8006f90:	9a06      	ldr	r2, [sp, #24]
 8006f92:	2101      	movs	r1, #1
 8006f94:	441a      	add	r2, r3
 8006f96:	4648      	mov	r0, r9
 8006f98:	9206      	str	r2, [sp, #24]
 8006f9a:	f000 fc2d 	bl	80077f8 <__i2b>
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	b166      	cbz	r6, 8006fbc <_dtoa_r+0x74c>
 8006fa2:	9b06      	ldr	r3, [sp, #24]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	dd09      	ble.n	8006fbc <_dtoa_r+0x74c>
 8006fa8:	42b3      	cmp	r3, r6
 8006faa:	9a00      	ldr	r2, [sp, #0]
 8006fac:	bfa8      	it	ge
 8006fae:	4633      	movge	r3, r6
 8006fb0:	1ad2      	subs	r2, r2, r3
 8006fb2:	9200      	str	r2, [sp, #0]
 8006fb4:	9a06      	ldr	r2, [sp, #24]
 8006fb6:	1af6      	subs	r6, r6, r3
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	9306      	str	r3, [sp, #24]
 8006fbc:	9b08      	ldr	r3, [sp, #32]
 8006fbe:	b30b      	cbz	r3, 8007004 <_dtoa_r+0x794>
 8006fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 80c6 	beq.w	8007154 <_dtoa_r+0x8e4>
 8006fc8:	2c00      	cmp	r4, #0
 8006fca:	f000 80c0 	beq.w	800714e <_dtoa_r+0x8de>
 8006fce:	4629      	mov	r1, r5
 8006fd0:	4622      	mov	r2, r4
 8006fd2:	4648      	mov	r0, r9
 8006fd4:	f000 fcc8 	bl	8007968 <__pow5mult>
 8006fd8:	9a02      	ldr	r2, [sp, #8]
 8006fda:	4601      	mov	r1, r0
 8006fdc:	4605      	mov	r5, r0
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f000 fc20 	bl	8007824 <__multiply>
 8006fe4:	9902      	ldr	r1, [sp, #8]
 8006fe6:	4680      	mov	r8, r0
 8006fe8:	4648      	mov	r0, r9
 8006fea:	f000 fb51 	bl	8007690 <_Bfree>
 8006fee:	9b08      	ldr	r3, [sp, #32]
 8006ff0:	1b1b      	subs	r3, r3, r4
 8006ff2:	9308      	str	r3, [sp, #32]
 8006ff4:	f000 80b1 	beq.w	800715a <_dtoa_r+0x8ea>
 8006ff8:	9a08      	ldr	r2, [sp, #32]
 8006ffa:	4641      	mov	r1, r8
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	f000 fcb3 	bl	8007968 <__pow5mult>
 8007002:	9002      	str	r0, [sp, #8]
 8007004:	2101      	movs	r1, #1
 8007006:	4648      	mov	r0, r9
 8007008:	f000 fbf6 	bl	80077f8 <__i2b>
 800700c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800700e:	4604      	mov	r4, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	f000 81d8 	beq.w	80073c6 <_dtoa_r+0xb56>
 8007016:	461a      	mov	r2, r3
 8007018:	4601      	mov	r1, r0
 800701a:	4648      	mov	r0, r9
 800701c:	f000 fca4 	bl	8007968 <__pow5mult>
 8007020:	9b07      	ldr	r3, [sp, #28]
 8007022:	2b01      	cmp	r3, #1
 8007024:	4604      	mov	r4, r0
 8007026:	f300 809f 	bgt.w	8007168 <_dtoa_r+0x8f8>
 800702a:	9b04      	ldr	r3, [sp, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	f040 8097 	bne.w	8007160 <_dtoa_r+0x8f0>
 8007032:	9b05      	ldr	r3, [sp, #20]
 8007034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007038:	2b00      	cmp	r3, #0
 800703a:	f040 8093 	bne.w	8007164 <_dtoa_r+0x8f4>
 800703e:	9b05      	ldr	r3, [sp, #20]
 8007040:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007044:	0d1b      	lsrs	r3, r3, #20
 8007046:	051b      	lsls	r3, r3, #20
 8007048:	b133      	cbz	r3, 8007058 <_dtoa_r+0x7e8>
 800704a:	9b00      	ldr	r3, [sp, #0]
 800704c:	3301      	adds	r3, #1
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	9b06      	ldr	r3, [sp, #24]
 8007052:	3301      	adds	r3, #1
 8007054:	9306      	str	r3, [sp, #24]
 8007056:	2301      	movs	r3, #1
 8007058:	9308      	str	r3, [sp, #32]
 800705a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 81b8 	beq.w	80073d2 <_dtoa_r+0xb62>
 8007062:	6923      	ldr	r3, [r4, #16]
 8007064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007068:	6918      	ldr	r0, [r3, #16]
 800706a:	f000 fb79 	bl	8007760 <__hi0bits>
 800706e:	f1c0 0020 	rsb	r0, r0, #32
 8007072:	9b06      	ldr	r3, [sp, #24]
 8007074:	4418      	add	r0, r3
 8007076:	f010 001f 	ands.w	r0, r0, #31
 800707a:	f000 8082 	beq.w	8007182 <_dtoa_r+0x912>
 800707e:	f1c0 0320 	rsb	r3, r0, #32
 8007082:	2b04      	cmp	r3, #4
 8007084:	dd73      	ble.n	800716e <_dtoa_r+0x8fe>
 8007086:	9b00      	ldr	r3, [sp, #0]
 8007088:	f1c0 001c 	rsb	r0, r0, #28
 800708c:	4403      	add	r3, r0
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	9b06      	ldr	r3, [sp, #24]
 8007092:	4403      	add	r3, r0
 8007094:	4406      	add	r6, r0
 8007096:	9306      	str	r3, [sp, #24]
 8007098:	9b00      	ldr	r3, [sp, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	dd05      	ble.n	80070aa <_dtoa_r+0x83a>
 800709e:	9902      	ldr	r1, [sp, #8]
 80070a0:	461a      	mov	r2, r3
 80070a2:	4648      	mov	r0, r9
 80070a4:	f000 fcba 	bl	8007a1c <__lshift>
 80070a8:	9002      	str	r0, [sp, #8]
 80070aa:	9b06      	ldr	r3, [sp, #24]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	dd05      	ble.n	80070bc <_dtoa_r+0x84c>
 80070b0:	4621      	mov	r1, r4
 80070b2:	461a      	mov	r2, r3
 80070b4:	4648      	mov	r0, r9
 80070b6:	f000 fcb1 	bl	8007a1c <__lshift>
 80070ba:	4604      	mov	r4, r0
 80070bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d061      	beq.n	8007186 <_dtoa_r+0x916>
 80070c2:	9802      	ldr	r0, [sp, #8]
 80070c4:	4621      	mov	r1, r4
 80070c6:	f000 fd15 	bl	8007af4 <__mcmp>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	da5b      	bge.n	8007186 <_dtoa_r+0x916>
 80070ce:	2300      	movs	r3, #0
 80070d0:	9902      	ldr	r1, [sp, #8]
 80070d2:	220a      	movs	r2, #10
 80070d4:	4648      	mov	r0, r9
 80070d6:	f000 fafd 	bl	80076d4 <__multadd>
 80070da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070dc:	9002      	str	r0, [sp, #8]
 80070de:	f107 38ff 	add.w	r8, r7, #4294967295
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	f000 8177 	beq.w	80073d6 <_dtoa_r+0xb66>
 80070e8:	4629      	mov	r1, r5
 80070ea:	2300      	movs	r3, #0
 80070ec:	220a      	movs	r2, #10
 80070ee:	4648      	mov	r0, r9
 80070f0:	f000 faf0 	bl	80076d4 <__multadd>
 80070f4:	f1bb 0f00 	cmp.w	fp, #0
 80070f8:	4605      	mov	r5, r0
 80070fa:	dc6f      	bgt.n	80071dc <_dtoa_r+0x96c>
 80070fc:	9b07      	ldr	r3, [sp, #28]
 80070fe:	2b02      	cmp	r3, #2
 8007100:	dc49      	bgt.n	8007196 <_dtoa_r+0x926>
 8007102:	e06b      	b.n	80071dc <_dtoa_r+0x96c>
 8007104:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007106:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800710a:	e73c      	b.n	8006f86 <_dtoa_r+0x716>
 800710c:	3fe00000 	.word	0x3fe00000
 8007110:	40240000 	.word	0x40240000
 8007114:	9b03      	ldr	r3, [sp, #12]
 8007116:	1e5c      	subs	r4, r3, #1
 8007118:	9b08      	ldr	r3, [sp, #32]
 800711a:	42a3      	cmp	r3, r4
 800711c:	db09      	blt.n	8007132 <_dtoa_r+0x8c2>
 800711e:	1b1c      	subs	r4, r3, r4
 8007120:	9b03      	ldr	r3, [sp, #12]
 8007122:	2b00      	cmp	r3, #0
 8007124:	f6bf af30 	bge.w	8006f88 <_dtoa_r+0x718>
 8007128:	9b00      	ldr	r3, [sp, #0]
 800712a:	9a03      	ldr	r2, [sp, #12]
 800712c:	1a9e      	subs	r6, r3, r2
 800712e:	2300      	movs	r3, #0
 8007130:	e72b      	b.n	8006f8a <_dtoa_r+0x71a>
 8007132:	9b08      	ldr	r3, [sp, #32]
 8007134:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007136:	9408      	str	r4, [sp, #32]
 8007138:	1ae3      	subs	r3, r4, r3
 800713a:	441a      	add	r2, r3
 800713c:	9e00      	ldr	r6, [sp, #0]
 800713e:	9b03      	ldr	r3, [sp, #12]
 8007140:	920d      	str	r2, [sp, #52]	@ 0x34
 8007142:	2400      	movs	r4, #0
 8007144:	e721      	b.n	8006f8a <_dtoa_r+0x71a>
 8007146:	9c08      	ldr	r4, [sp, #32]
 8007148:	9e00      	ldr	r6, [sp, #0]
 800714a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800714c:	e728      	b.n	8006fa0 <_dtoa_r+0x730>
 800714e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007152:	e751      	b.n	8006ff8 <_dtoa_r+0x788>
 8007154:	9a08      	ldr	r2, [sp, #32]
 8007156:	9902      	ldr	r1, [sp, #8]
 8007158:	e750      	b.n	8006ffc <_dtoa_r+0x78c>
 800715a:	f8cd 8008 	str.w	r8, [sp, #8]
 800715e:	e751      	b.n	8007004 <_dtoa_r+0x794>
 8007160:	2300      	movs	r3, #0
 8007162:	e779      	b.n	8007058 <_dtoa_r+0x7e8>
 8007164:	9b04      	ldr	r3, [sp, #16]
 8007166:	e777      	b.n	8007058 <_dtoa_r+0x7e8>
 8007168:	2300      	movs	r3, #0
 800716a:	9308      	str	r3, [sp, #32]
 800716c:	e779      	b.n	8007062 <_dtoa_r+0x7f2>
 800716e:	d093      	beq.n	8007098 <_dtoa_r+0x828>
 8007170:	9a00      	ldr	r2, [sp, #0]
 8007172:	331c      	adds	r3, #28
 8007174:	441a      	add	r2, r3
 8007176:	9200      	str	r2, [sp, #0]
 8007178:	9a06      	ldr	r2, [sp, #24]
 800717a:	441a      	add	r2, r3
 800717c:	441e      	add	r6, r3
 800717e:	9206      	str	r2, [sp, #24]
 8007180:	e78a      	b.n	8007098 <_dtoa_r+0x828>
 8007182:	4603      	mov	r3, r0
 8007184:	e7f4      	b.n	8007170 <_dtoa_r+0x900>
 8007186:	9b03      	ldr	r3, [sp, #12]
 8007188:	2b00      	cmp	r3, #0
 800718a:	46b8      	mov	r8, r7
 800718c:	dc20      	bgt.n	80071d0 <_dtoa_r+0x960>
 800718e:	469b      	mov	fp, r3
 8007190:	9b07      	ldr	r3, [sp, #28]
 8007192:	2b02      	cmp	r3, #2
 8007194:	dd1e      	ble.n	80071d4 <_dtoa_r+0x964>
 8007196:	f1bb 0f00 	cmp.w	fp, #0
 800719a:	f47f adb1 	bne.w	8006d00 <_dtoa_r+0x490>
 800719e:	4621      	mov	r1, r4
 80071a0:	465b      	mov	r3, fp
 80071a2:	2205      	movs	r2, #5
 80071a4:	4648      	mov	r0, r9
 80071a6:	f000 fa95 	bl	80076d4 <__multadd>
 80071aa:	4601      	mov	r1, r0
 80071ac:	4604      	mov	r4, r0
 80071ae:	9802      	ldr	r0, [sp, #8]
 80071b0:	f000 fca0 	bl	8007af4 <__mcmp>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	f77f ada3 	ble.w	8006d00 <_dtoa_r+0x490>
 80071ba:	4656      	mov	r6, sl
 80071bc:	2331      	movs	r3, #49	@ 0x31
 80071be:	f806 3b01 	strb.w	r3, [r6], #1
 80071c2:	f108 0801 	add.w	r8, r8, #1
 80071c6:	e59f      	b.n	8006d08 <_dtoa_r+0x498>
 80071c8:	9c03      	ldr	r4, [sp, #12]
 80071ca:	46b8      	mov	r8, r7
 80071cc:	4625      	mov	r5, r4
 80071ce:	e7f4      	b.n	80071ba <_dtoa_r+0x94a>
 80071d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80071d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 8101 	beq.w	80073de <_dtoa_r+0xb6e>
 80071dc:	2e00      	cmp	r6, #0
 80071de:	dd05      	ble.n	80071ec <_dtoa_r+0x97c>
 80071e0:	4629      	mov	r1, r5
 80071e2:	4632      	mov	r2, r6
 80071e4:	4648      	mov	r0, r9
 80071e6:	f000 fc19 	bl	8007a1c <__lshift>
 80071ea:	4605      	mov	r5, r0
 80071ec:	9b08      	ldr	r3, [sp, #32]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d05c      	beq.n	80072ac <_dtoa_r+0xa3c>
 80071f2:	6869      	ldr	r1, [r5, #4]
 80071f4:	4648      	mov	r0, r9
 80071f6:	f000 fa0b 	bl	8007610 <_Balloc>
 80071fa:	4606      	mov	r6, r0
 80071fc:	b928      	cbnz	r0, 800720a <_dtoa_r+0x99a>
 80071fe:	4b82      	ldr	r3, [pc, #520]	@ (8007408 <_dtoa_r+0xb98>)
 8007200:	4602      	mov	r2, r0
 8007202:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007206:	f7ff bb4a 	b.w	800689e <_dtoa_r+0x2e>
 800720a:	692a      	ldr	r2, [r5, #16]
 800720c:	3202      	adds	r2, #2
 800720e:	0092      	lsls	r2, r2, #2
 8007210:	f105 010c 	add.w	r1, r5, #12
 8007214:	300c      	adds	r0, #12
 8007216:	f000 fff7 	bl	8008208 <memcpy>
 800721a:	2201      	movs	r2, #1
 800721c:	4631      	mov	r1, r6
 800721e:	4648      	mov	r0, r9
 8007220:	f000 fbfc 	bl	8007a1c <__lshift>
 8007224:	f10a 0301 	add.w	r3, sl, #1
 8007228:	9300      	str	r3, [sp, #0]
 800722a:	eb0a 030b 	add.w	r3, sl, fp
 800722e:	9308      	str	r3, [sp, #32]
 8007230:	9b04      	ldr	r3, [sp, #16]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	462f      	mov	r7, r5
 8007238:	9306      	str	r3, [sp, #24]
 800723a:	4605      	mov	r5, r0
 800723c:	9b00      	ldr	r3, [sp, #0]
 800723e:	9802      	ldr	r0, [sp, #8]
 8007240:	4621      	mov	r1, r4
 8007242:	f103 3bff 	add.w	fp, r3, #4294967295
 8007246:	f7ff fa8a 	bl	800675e <quorem>
 800724a:	4603      	mov	r3, r0
 800724c:	3330      	adds	r3, #48	@ 0x30
 800724e:	9003      	str	r0, [sp, #12]
 8007250:	4639      	mov	r1, r7
 8007252:	9802      	ldr	r0, [sp, #8]
 8007254:	9309      	str	r3, [sp, #36]	@ 0x24
 8007256:	f000 fc4d 	bl	8007af4 <__mcmp>
 800725a:	462a      	mov	r2, r5
 800725c:	9004      	str	r0, [sp, #16]
 800725e:	4621      	mov	r1, r4
 8007260:	4648      	mov	r0, r9
 8007262:	f000 fc63 	bl	8007b2c <__mdiff>
 8007266:	68c2      	ldr	r2, [r0, #12]
 8007268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726a:	4606      	mov	r6, r0
 800726c:	bb02      	cbnz	r2, 80072b0 <_dtoa_r+0xa40>
 800726e:	4601      	mov	r1, r0
 8007270:	9802      	ldr	r0, [sp, #8]
 8007272:	f000 fc3f 	bl	8007af4 <__mcmp>
 8007276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007278:	4602      	mov	r2, r0
 800727a:	4631      	mov	r1, r6
 800727c:	4648      	mov	r0, r9
 800727e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007280:	9309      	str	r3, [sp, #36]	@ 0x24
 8007282:	f000 fa05 	bl	8007690 <_Bfree>
 8007286:	9b07      	ldr	r3, [sp, #28]
 8007288:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800728a:	9e00      	ldr	r6, [sp, #0]
 800728c:	ea42 0103 	orr.w	r1, r2, r3
 8007290:	9b06      	ldr	r3, [sp, #24]
 8007292:	4319      	orrs	r1, r3
 8007294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007296:	d10d      	bne.n	80072b4 <_dtoa_r+0xa44>
 8007298:	2b39      	cmp	r3, #57	@ 0x39
 800729a:	d027      	beq.n	80072ec <_dtoa_r+0xa7c>
 800729c:	9a04      	ldr	r2, [sp, #16]
 800729e:	2a00      	cmp	r2, #0
 80072a0:	dd01      	ble.n	80072a6 <_dtoa_r+0xa36>
 80072a2:	9b03      	ldr	r3, [sp, #12]
 80072a4:	3331      	adds	r3, #49	@ 0x31
 80072a6:	f88b 3000 	strb.w	r3, [fp]
 80072aa:	e52e      	b.n	8006d0a <_dtoa_r+0x49a>
 80072ac:	4628      	mov	r0, r5
 80072ae:	e7b9      	b.n	8007224 <_dtoa_r+0x9b4>
 80072b0:	2201      	movs	r2, #1
 80072b2:	e7e2      	b.n	800727a <_dtoa_r+0xa0a>
 80072b4:	9904      	ldr	r1, [sp, #16]
 80072b6:	2900      	cmp	r1, #0
 80072b8:	db04      	blt.n	80072c4 <_dtoa_r+0xa54>
 80072ba:	9807      	ldr	r0, [sp, #28]
 80072bc:	4301      	orrs	r1, r0
 80072be:	9806      	ldr	r0, [sp, #24]
 80072c0:	4301      	orrs	r1, r0
 80072c2:	d120      	bne.n	8007306 <_dtoa_r+0xa96>
 80072c4:	2a00      	cmp	r2, #0
 80072c6:	ddee      	ble.n	80072a6 <_dtoa_r+0xa36>
 80072c8:	9902      	ldr	r1, [sp, #8]
 80072ca:	9300      	str	r3, [sp, #0]
 80072cc:	2201      	movs	r2, #1
 80072ce:	4648      	mov	r0, r9
 80072d0:	f000 fba4 	bl	8007a1c <__lshift>
 80072d4:	4621      	mov	r1, r4
 80072d6:	9002      	str	r0, [sp, #8]
 80072d8:	f000 fc0c 	bl	8007af4 <__mcmp>
 80072dc:	2800      	cmp	r0, #0
 80072de:	9b00      	ldr	r3, [sp, #0]
 80072e0:	dc02      	bgt.n	80072e8 <_dtoa_r+0xa78>
 80072e2:	d1e0      	bne.n	80072a6 <_dtoa_r+0xa36>
 80072e4:	07da      	lsls	r2, r3, #31
 80072e6:	d5de      	bpl.n	80072a6 <_dtoa_r+0xa36>
 80072e8:	2b39      	cmp	r3, #57	@ 0x39
 80072ea:	d1da      	bne.n	80072a2 <_dtoa_r+0xa32>
 80072ec:	2339      	movs	r3, #57	@ 0x39
 80072ee:	f88b 3000 	strb.w	r3, [fp]
 80072f2:	4633      	mov	r3, r6
 80072f4:	461e      	mov	r6, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80072fc:	2a39      	cmp	r2, #57	@ 0x39
 80072fe:	d04e      	beq.n	800739e <_dtoa_r+0xb2e>
 8007300:	3201      	adds	r2, #1
 8007302:	701a      	strb	r2, [r3, #0]
 8007304:	e501      	b.n	8006d0a <_dtoa_r+0x49a>
 8007306:	2a00      	cmp	r2, #0
 8007308:	dd03      	ble.n	8007312 <_dtoa_r+0xaa2>
 800730a:	2b39      	cmp	r3, #57	@ 0x39
 800730c:	d0ee      	beq.n	80072ec <_dtoa_r+0xa7c>
 800730e:	3301      	adds	r3, #1
 8007310:	e7c9      	b.n	80072a6 <_dtoa_r+0xa36>
 8007312:	9a00      	ldr	r2, [sp, #0]
 8007314:	9908      	ldr	r1, [sp, #32]
 8007316:	f802 3c01 	strb.w	r3, [r2, #-1]
 800731a:	428a      	cmp	r2, r1
 800731c:	d028      	beq.n	8007370 <_dtoa_r+0xb00>
 800731e:	9902      	ldr	r1, [sp, #8]
 8007320:	2300      	movs	r3, #0
 8007322:	220a      	movs	r2, #10
 8007324:	4648      	mov	r0, r9
 8007326:	f000 f9d5 	bl	80076d4 <__multadd>
 800732a:	42af      	cmp	r7, r5
 800732c:	9002      	str	r0, [sp, #8]
 800732e:	f04f 0300 	mov.w	r3, #0
 8007332:	f04f 020a 	mov.w	r2, #10
 8007336:	4639      	mov	r1, r7
 8007338:	4648      	mov	r0, r9
 800733a:	d107      	bne.n	800734c <_dtoa_r+0xadc>
 800733c:	f000 f9ca 	bl	80076d4 <__multadd>
 8007340:	4607      	mov	r7, r0
 8007342:	4605      	mov	r5, r0
 8007344:	9b00      	ldr	r3, [sp, #0]
 8007346:	3301      	adds	r3, #1
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	e777      	b.n	800723c <_dtoa_r+0x9cc>
 800734c:	f000 f9c2 	bl	80076d4 <__multadd>
 8007350:	4629      	mov	r1, r5
 8007352:	4607      	mov	r7, r0
 8007354:	2300      	movs	r3, #0
 8007356:	220a      	movs	r2, #10
 8007358:	4648      	mov	r0, r9
 800735a:	f000 f9bb 	bl	80076d4 <__multadd>
 800735e:	4605      	mov	r5, r0
 8007360:	e7f0      	b.n	8007344 <_dtoa_r+0xad4>
 8007362:	f1bb 0f00 	cmp.w	fp, #0
 8007366:	bfcc      	ite	gt
 8007368:	465e      	movgt	r6, fp
 800736a:	2601      	movle	r6, #1
 800736c:	4456      	add	r6, sl
 800736e:	2700      	movs	r7, #0
 8007370:	9902      	ldr	r1, [sp, #8]
 8007372:	9300      	str	r3, [sp, #0]
 8007374:	2201      	movs	r2, #1
 8007376:	4648      	mov	r0, r9
 8007378:	f000 fb50 	bl	8007a1c <__lshift>
 800737c:	4621      	mov	r1, r4
 800737e:	9002      	str	r0, [sp, #8]
 8007380:	f000 fbb8 	bl	8007af4 <__mcmp>
 8007384:	2800      	cmp	r0, #0
 8007386:	dcb4      	bgt.n	80072f2 <_dtoa_r+0xa82>
 8007388:	d102      	bne.n	8007390 <_dtoa_r+0xb20>
 800738a:	9b00      	ldr	r3, [sp, #0]
 800738c:	07db      	lsls	r3, r3, #31
 800738e:	d4b0      	bmi.n	80072f2 <_dtoa_r+0xa82>
 8007390:	4633      	mov	r3, r6
 8007392:	461e      	mov	r6, r3
 8007394:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007398:	2a30      	cmp	r2, #48	@ 0x30
 800739a:	d0fa      	beq.n	8007392 <_dtoa_r+0xb22>
 800739c:	e4b5      	b.n	8006d0a <_dtoa_r+0x49a>
 800739e:	459a      	cmp	sl, r3
 80073a0:	d1a8      	bne.n	80072f4 <_dtoa_r+0xa84>
 80073a2:	2331      	movs	r3, #49	@ 0x31
 80073a4:	f108 0801 	add.w	r8, r8, #1
 80073a8:	f88a 3000 	strb.w	r3, [sl]
 80073ac:	e4ad      	b.n	8006d0a <_dtoa_r+0x49a>
 80073ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800740c <_dtoa_r+0xb9c>
 80073b4:	b11b      	cbz	r3, 80073be <_dtoa_r+0xb4e>
 80073b6:	f10a 0308 	add.w	r3, sl, #8
 80073ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80073bc:	6013      	str	r3, [r2, #0]
 80073be:	4650      	mov	r0, sl
 80073c0:	b017      	add	sp, #92	@ 0x5c
 80073c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c6:	9b07      	ldr	r3, [sp, #28]
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	f77f ae2e 	ble.w	800702a <_dtoa_r+0x7ba>
 80073ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073d0:	9308      	str	r3, [sp, #32]
 80073d2:	2001      	movs	r0, #1
 80073d4:	e64d      	b.n	8007072 <_dtoa_r+0x802>
 80073d6:	f1bb 0f00 	cmp.w	fp, #0
 80073da:	f77f aed9 	ble.w	8007190 <_dtoa_r+0x920>
 80073de:	4656      	mov	r6, sl
 80073e0:	9802      	ldr	r0, [sp, #8]
 80073e2:	4621      	mov	r1, r4
 80073e4:	f7ff f9bb 	bl	800675e <quorem>
 80073e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80073ec:	f806 3b01 	strb.w	r3, [r6], #1
 80073f0:	eba6 020a 	sub.w	r2, r6, sl
 80073f4:	4593      	cmp	fp, r2
 80073f6:	ddb4      	ble.n	8007362 <_dtoa_r+0xaf2>
 80073f8:	9902      	ldr	r1, [sp, #8]
 80073fa:	2300      	movs	r3, #0
 80073fc:	220a      	movs	r2, #10
 80073fe:	4648      	mov	r0, r9
 8007400:	f000 f968 	bl	80076d4 <__multadd>
 8007404:	9002      	str	r0, [sp, #8]
 8007406:	e7eb      	b.n	80073e0 <_dtoa_r+0xb70>
 8007408:	080084f4 	.word	0x080084f4
 800740c:	08008478 	.word	0x08008478

08007410 <_free_r>:
 8007410:	b538      	push	{r3, r4, r5, lr}
 8007412:	4605      	mov	r5, r0
 8007414:	2900      	cmp	r1, #0
 8007416:	d041      	beq.n	800749c <_free_r+0x8c>
 8007418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800741c:	1f0c      	subs	r4, r1, #4
 800741e:	2b00      	cmp	r3, #0
 8007420:	bfb8      	it	lt
 8007422:	18e4      	addlt	r4, r4, r3
 8007424:	f000 f8e8 	bl	80075f8 <__malloc_lock>
 8007428:	4a1d      	ldr	r2, [pc, #116]	@ (80074a0 <_free_r+0x90>)
 800742a:	6813      	ldr	r3, [r2, #0]
 800742c:	b933      	cbnz	r3, 800743c <_free_r+0x2c>
 800742e:	6063      	str	r3, [r4, #4]
 8007430:	6014      	str	r4, [r2, #0]
 8007432:	4628      	mov	r0, r5
 8007434:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007438:	f000 b8e4 	b.w	8007604 <__malloc_unlock>
 800743c:	42a3      	cmp	r3, r4
 800743e:	d908      	bls.n	8007452 <_free_r+0x42>
 8007440:	6820      	ldr	r0, [r4, #0]
 8007442:	1821      	adds	r1, r4, r0
 8007444:	428b      	cmp	r3, r1
 8007446:	bf01      	itttt	eq
 8007448:	6819      	ldreq	r1, [r3, #0]
 800744a:	685b      	ldreq	r3, [r3, #4]
 800744c:	1809      	addeq	r1, r1, r0
 800744e:	6021      	streq	r1, [r4, #0]
 8007450:	e7ed      	b.n	800742e <_free_r+0x1e>
 8007452:	461a      	mov	r2, r3
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	b10b      	cbz	r3, 800745c <_free_r+0x4c>
 8007458:	42a3      	cmp	r3, r4
 800745a:	d9fa      	bls.n	8007452 <_free_r+0x42>
 800745c:	6811      	ldr	r1, [r2, #0]
 800745e:	1850      	adds	r0, r2, r1
 8007460:	42a0      	cmp	r0, r4
 8007462:	d10b      	bne.n	800747c <_free_r+0x6c>
 8007464:	6820      	ldr	r0, [r4, #0]
 8007466:	4401      	add	r1, r0
 8007468:	1850      	adds	r0, r2, r1
 800746a:	4283      	cmp	r3, r0
 800746c:	6011      	str	r1, [r2, #0]
 800746e:	d1e0      	bne.n	8007432 <_free_r+0x22>
 8007470:	6818      	ldr	r0, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	6053      	str	r3, [r2, #4]
 8007476:	4408      	add	r0, r1
 8007478:	6010      	str	r0, [r2, #0]
 800747a:	e7da      	b.n	8007432 <_free_r+0x22>
 800747c:	d902      	bls.n	8007484 <_free_r+0x74>
 800747e:	230c      	movs	r3, #12
 8007480:	602b      	str	r3, [r5, #0]
 8007482:	e7d6      	b.n	8007432 <_free_r+0x22>
 8007484:	6820      	ldr	r0, [r4, #0]
 8007486:	1821      	adds	r1, r4, r0
 8007488:	428b      	cmp	r3, r1
 800748a:	bf04      	itt	eq
 800748c:	6819      	ldreq	r1, [r3, #0]
 800748e:	685b      	ldreq	r3, [r3, #4]
 8007490:	6063      	str	r3, [r4, #4]
 8007492:	bf04      	itt	eq
 8007494:	1809      	addeq	r1, r1, r0
 8007496:	6021      	streq	r1, [r4, #0]
 8007498:	6054      	str	r4, [r2, #4]
 800749a:	e7ca      	b.n	8007432 <_free_r+0x22>
 800749c:	bd38      	pop	{r3, r4, r5, pc}
 800749e:	bf00      	nop
 80074a0:	2004043c 	.word	0x2004043c

080074a4 <malloc>:
 80074a4:	4b02      	ldr	r3, [pc, #8]	@ (80074b0 <malloc+0xc>)
 80074a6:	4601      	mov	r1, r0
 80074a8:	6818      	ldr	r0, [r3, #0]
 80074aa:	f000 b825 	b.w	80074f8 <_malloc_r>
 80074ae:	bf00      	nop
 80074b0:	20040018 	.word	0x20040018

080074b4 <sbrk_aligned>:
 80074b4:	b570      	push	{r4, r5, r6, lr}
 80074b6:	4e0f      	ldr	r6, [pc, #60]	@ (80074f4 <sbrk_aligned+0x40>)
 80074b8:	460c      	mov	r4, r1
 80074ba:	6831      	ldr	r1, [r6, #0]
 80074bc:	4605      	mov	r5, r0
 80074be:	b911      	cbnz	r1, 80074c6 <sbrk_aligned+0x12>
 80074c0:	f000 fe92 	bl	80081e8 <_sbrk_r>
 80074c4:	6030      	str	r0, [r6, #0]
 80074c6:	4621      	mov	r1, r4
 80074c8:	4628      	mov	r0, r5
 80074ca:	f000 fe8d 	bl	80081e8 <_sbrk_r>
 80074ce:	1c43      	adds	r3, r0, #1
 80074d0:	d103      	bne.n	80074da <sbrk_aligned+0x26>
 80074d2:	f04f 34ff 	mov.w	r4, #4294967295
 80074d6:	4620      	mov	r0, r4
 80074d8:	bd70      	pop	{r4, r5, r6, pc}
 80074da:	1cc4      	adds	r4, r0, #3
 80074dc:	f024 0403 	bic.w	r4, r4, #3
 80074e0:	42a0      	cmp	r0, r4
 80074e2:	d0f8      	beq.n	80074d6 <sbrk_aligned+0x22>
 80074e4:	1a21      	subs	r1, r4, r0
 80074e6:	4628      	mov	r0, r5
 80074e8:	f000 fe7e 	bl	80081e8 <_sbrk_r>
 80074ec:	3001      	adds	r0, #1
 80074ee:	d1f2      	bne.n	80074d6 <sbrk_aligned+0x22>
 80074f0:	e7ef      	b.n	80074d2 <sbrk_aligned+0x1e>
 80074f2:	bf00      	nop
 80074f4:	20040438 	.word	0x20040438

080074f8 <_malloc_r>:
 80074f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074fc:	1ccd      	adds	r5, r1, #3
 80074fe:	f025 0503 	bic.w	r5, r5, #3
 8007502:	3508      	adds	r5, #8
 8007504:	2d0c      	cmp	r5, #12
 8007506:	bf38      	it	cc
 8007508:	250c      	movcc	r5, #12
 800750a:	2d00      	cmp	r5, #0
 800750c:	4606      	mov	r6, r0
 800750e:	db01      	blt.n	8007514 <_malloc_r+0x1c>
 8007510:	42a9      	cmp	r1, r5
 8007512:	d904      	bls.n	800751e <_malloc_r+0x26>
 8007514:	230c      	movs	r3, #12
 8007516:	6033      	str	r3, [r6, #0]
 8007518:	2000      	movs	r0, #0
 800751a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800751e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075f4 <_malloc_r+0xfc>
 8007522:	f000 f869 	bl	80075f8 <__malloc_lock>
 8007526:	f8d8 3000 	ldr.w	r3, [r8]
 800752a:	461c      	mov	r4, r3
 800752c:	bb44      	cbnz	r4, 8007580 <_malloc_r+0x88>
 800752e:	4629      	mov	r1, r5
 8007530:	4630      	mov	r0, r6
 8007532:	f7ff ffbf 	bl	80074b4 <sbrk_aligned>
 8007536:	1c43      	adds	r3, r0, #1
 8007538:	4604      	mov	r4, r0
 800753a:	d158      	bne.n	80075ee <_malloc_r+0xf6>
 800753c:	f8d8 4000 	ldr.w	r4, [r8]
 8007540:	4627      	mov	r7, r4
 8007542:	2f00      	cmp	r7, #0
 8007544:	d143      	bne.n	80075ce <_malloc_r+0xd6>
 8007546:	2c00      	cmp	r4, #0
 8007548:	d04b      	beq.n	80075e2 <_malloc_r+0xea>
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	4639      	mov	r1, r7
 800754e:	4630      	mov	r0, r6
 8007550:	eb04 0903 	add.w	r9, r4, r3
 8007554:	f000 fe48 	bl	80081e8 <_sbrk_r>
 8007558:	4581      	cmp	r9, r0
 800755a:	d142      	bne.n	80075e2 <_malloc_r+0xea>
 800755c:	6821      	ldr	r1, [r4, #0]
 800755e:	1a6d      	subs	r5, r5, r1
 8007560:	4629      	mov	r1, r5
 8007562:	4630      	mov	r0, r6
 8007564:	f7ff ffa6 	bl	80074b4 <sbrk_aligned>
 8007568:	3001      	adds	r0, #1
 800756a:	d03a      	beq.n	80075e2 <_malloc_r+0xea>
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	442b      	add	r3, r5
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	f8d8 3000 	ldr.w	r3, [r8]
 8007576:	685a      	ldr	r2, [r3, #4]
 8007578:	bb62      	cbnz	r2, 80075d4 <_malloc_r+0xdc>
 800757a:	f8c8 7000 	str.w	r7, [r8]
 800757e:	e00f      	b.n	80075a0 <_malloc_r+0xa8>
 8007580:	6822      	ldr	r2, [r4, #0]
 8007582:	1b52      	subs	r2, r2, r5
 8007584:	d420      	bmi.n	80075c8 <_malloc_r+0xd0>
 8007586:	2a0b      	cmp	r2, #11
 8007588:	d917      	bls.n	80075ba <_malloc_r+0xc2>
 800758a:	1961      	adds	r1, r4, r5
 800758c:	42a3      	cmp	r3, r4
 800758e:	6025      	str	r5, [r4, #0]
 8007590:	bf18      	it	ne
 8007592:	6059      	strne	r1, [r3, #4]
 8007594:	6863      	ldr	r3, [r4, #4]
 8007596:	bf08      	it	eq
 8007598:	f8c8 1000 	streq.w	r1, [r8]
 800759c:	5162      	str	r2, [r4, r5]
 800759e:	604b      	str	r3, [r1, #4]
 80075a0:	4630      	mov	r0, r6
 80075a2:	f000 f82f 	bl	8007604 <__malloc_unlock>
 80075a6:	f104 000b 	add.w	r0, r4, #11
 80075aa:	1d23      	adds	r3, r4, #4
 80075ac:	f020 0007 	bic.w	r0, r0, #7
 80075b0:	1ac2      	subs	r2, r0, r3
 80075b2:	bf1c      	itt	ne
 80075b4:	1a1b      	subne	r3, r3, r0
 80075b6:	50a3      	strne	r3, [r4, r2]
 80075b8:	e7af      	b.n	800751a <_malloc_r+0x22>
 80075ba:	6862      	ldr	r2, [r4, #4]
 80075bc:	42a3      	cmp	r3, r4
 80075be:	bf0c      	ite	eq
 80075c0:	f8c8 2000 	streq.w	r2, [r8]
 80075c4:	605a      	strne	r2, [r3, #4]
 80075c6:	e7eb      	b.n	80075a0 <_malloc_r+0xa8>
 80075c8:	4623      	mov	r3, r4
 80075ca:	6864      	ldr	r4, [r4, #4]
 80075cc:	e7ae      	b.n	800752c <_malloc_r+0x34>
 80075ce:	463c      	mov	r4, r7
 80075d0:	687f      	ldr	r7, [r7, #4]
 80075d2:	e7b6      	b.n	8007542 <_malloc_r+0x4a>
 80075d4:	461a      	mov	r2, r3
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	42a3      	cmp	r3, r4
 80075da:	d1fb      	bne.n	80075d4 <_malloc_r+0xdc>
 80075dc:	2300      	movs	r3, #0
 80075de:	6053      	str	r3, [r2, #4]
 80075e0:	e7de      	b.n	80075a0 <_malloc_r+0xa8>
 80075e2:	230c      	movs	r3, #12
 80075e4:	6033      	str	r3, [r6, #0]
 80075e6:	4630      	mov	r0, r6
 80075e8:	f000 f80c 	bl	8007604 <__malloc_unlock>
 80075ec:	e794      	b.n	8007518 <_malloc_r+0x20>
 80075ee:	6005      	str	r5, [r0, #0]
 80075f0:	e7d6      	b.n	80075a0 <_malloc_r+0xa8>
 80075f2:	bf00      	nop
 80075f4:	2004043c 	.word	0x2004043c

080075f8 <__malloc_lock>:
 80075f8:	4801      	ldr	r0, [pc, #4]	@ (8007600 <__malloc_lock+0x8>)
 80075fa:	f7ff b8ae 	b.w	800675a <__retarget_lock_acquire_recursive>
 80075fe:	bf00      	nop
 8007600:	20040434 	.word	0x20040434

08007604 <__malloc_unlock>:
 8007604:	4801      	ldr	r0, [pc, #4]	@ (800760c <__malloc_unlock+0x8>)
 8007606:	f7ff b8a9 	b.w	800675c <__retarget_lock_release_recursive>
 800760a:	bf00      	nop
 800760c:	20040434 	.word	0x20040434

08007610 <_Balloc>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	69c6      	ldr	r6, [r0, #28]
 8007614:	4604      	mov	r4, r0
 8007616:	460d      	mov	r5, r1
 8007618:	b976      	cbnz	r6, 8007638 <_Balloc+0x28>
 800761a:	2010      	movs	r0, #16
 800761c:	f7ff ff42 	bl	80074a4 <malloc>
 8007620:	4602      	mov	r2, r0
 8007622:	61e0      	str	r0, [r4, #28]
 8007624:	b920      	cbnz	r0, 8007630 <_Balloc+0x20>
 8007626:	4b18      	ldr	r3, [pc, #96]	@ (8007688 <_Balloc+0x78>)
 8007628:	4818      	ldr	r0, [pc, #96]	@ (800768c <_Balloc+0x7c>)
 800762a:	216b      	movs	r1, #107	@ 0x6b
 800762c:	f000 fdfa 	bl	8008224 <__assert_func>
 8007630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007634:	6006      	str	r6, [r0, #0]
 8007636:	60c6      	str	r6, [r0, #12]
 8007638:	69e6      	ldr	r6, [r4, #28]
 800763a:	68f3      	ldr	r3, [r6, #12]
 800763c:	b183      	cbz	r3, 8007660 <_Balloc+0x50>
 800763e:	69e3      	ldr	r3, [r4, #28]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007646:	b9b8      	cbnz	r0, 8007678 <_Balloc+0x68>
 8007648:	2101      	movs	r1, #1
 800764a:	fa01 f605 	lsl.w	r6, r1, r5
 800764e:	1d72      	adds	r2, r6, #5
 8007650:	0092      	lsls	r2, r2, #2
 8007652:	4620      	mov	r0, r4
 8007654:	f000 fe04 	bl	8008260 <_calloc_r>
 8007658:	b160      	cbz	r0, 8007674 <_Balloc+0x64>
 800765a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800765e:	e00e      	b.n	800767e <_Balloc+0x6e>
 8007660:	2221      	movs	r2, #33	@ 0x21
 8007662:	2104      	movs	r1, #4
 8007664:	4620      	mov	r0, r4
 8007666:	f000 fdfb 	bl	8008260 <_calloc_r>
 800766a:	69e3      	ldr	r3, [r4, #28]
 800766c:	60f0      	str	r0, [r6, #12]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1e4      	bne.n	800763e <_Balloc+0x2e>
 8007674:	2000      	movs	r0, #0
 8007676:	bd70      	pop	{r4, r5, r6, pc}
 8007678:	6802      	ldr	r2, [r0, #0]
 800767a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800767e:	2300      	movs	r3, #0
 8007680:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007684:	e7f7      	b.n	8007676 <_Balloc+0x66>
 8007686:	bf00      	nop
 8007688:	08008485 	.word	0x08008485
 800768c:	08008505 	.word	0x08008505

08007690 <_Bfree>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	69c6      	ldr	r6, [r0, #28]
 8007694:	4605      	mov	r5, r0
 8007696:	460c      	mov	r4, r1
 8007698:	b976      	cbnz	r6, 80076b8 <_Bfree+0x28>
 800769a:	2010      	movs	r0, #16
 800769c:	f7ff ff02 	bl	80074a4 <malloc>
 80076a0:	4602      	mov	r2, r0
 80076a2:	61e8      	str	r0, [r5, #28]
 80076a4:	b920      	cbnz	r0, 80076b0 <_Bfree+0x20>
 80076a6:	4b09      	ldr	r3, [pc, #36]	@ (80076cc <_Bfree+0x3c>)
 80076a8:	4809      	ldr	r0, [pc, #36]	@ (80076d0 <_Bfree+0x40>)
 80076aa:	218f      	movs	r1, #143	@ 0x8f
 80076ac:	f000 fdba 	bl	8008224 <__assert_func>
 80076b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076b4:	6006      	str	r6, [r0, #0]
 80076b6:	60c6      	str	r6, [r0, #12]
 80076b8:	b13c      	cbz	r4, 80076ca <_Bfree+0x3a>
 80076ba:	69eb      	ldr	r3, [r5, #28]
 80076bc:	6862      	ldr	r2, [r4, #4]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076c4:	6021      	str	r1, [r4, #0]
 80076c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076ca:	bd70      	pop	{r4, r5, r6, pc}
 80076cc:	08008485 	.word	0x08008485
 80076d0:	08008505 	.word	0x08008505

080076d4 <__multadd>:
 80076d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d8:	690d      	ldr	r5, [r1, #16]
 80076da:	4607      	mov	r7, r0
 80076dc:	460c      	mov	r4, r1
 80076de:	461e      	mov	r6, r3
 80076e0:	f101 0c14 	add.w	ip, r1, #20
 80076e4:	2000      	movs	r0, #0
 80076e6:	f8dc 3000 	ldr.w	r3, [ip]
 80076ea:	b299      	uxth	r1, r3
 80076ec:	fb02 6101 	mla	r1, r2, r1, r6
 80076f0:	0c1e      	lsrs	r6, r3, #16
 80076f2:	0c0b      	lsrs	r3, r1, #16
 80076f4:	fb02 3306 	mla	r3, r2, r6, r3
 80076f8:	b289      	uxth	r1, r1
 80076fa:	3001      	adds	r0, #1
 80076fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007700:	4285      	cmp	r5, r0
 8007702:	f84c 1b04 	str.w	r1, [ip], #4
 8007706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800770a:	dcec      	bgt.n	80076e6 <__multadd+0x12>
 800770c:	b30e      	cbz	r6, 8007752 <__multadd+0x7e>
 800770e:	68a3      	ldr	r3, [r4, #8]
 8007710:	42ab      	cmp	r3, r5
 8007712:	dc19      	bgt.n	8007748 <__multadd+0x74>
 8007714:	6861      	ldr	r1, [r4, #4]
 8007716:	4638      	mov	r0, r7
 8007718:	3101      	adds	r1, #1
 800771a:	f7ff ff79 	bl	8007610 <_Balloc>
 800771e:	4680      	mov	r8, r0
 8007720:	b928      	cbnz	r0, 800772e <__multadd+0x5a>
 8007722:	4602      	mov	r2, r0
 8007724:	4b0c      	ldr	r3, [pc, #48]	@ (8007758 <__multadd+0x84>)
 8007726:	480d      	ldr	r0, [pc, #52]	@ (800775c <__multadd+0x88>)
 8007728:	21ba      	movs	r1, #186	@ 0xba
 800772a:	f000 fd7b 	bl	8008224 <__assert_func>
 800772e:	6922      	ldr	r2, [r4, #16]
 8007730:	3202      	adds	r2, #2
 8007732:	f104 010c 	add.w	r1, r4, #12
 8007736:	0092      	lsls	r2, r2, #2
 8007738:	300c      	adds	r0, #12
 800773a:	f000 fd65 	bl	8008208 <memcpy>
 800773e:	4621      	mov	r1, r4
 8007740:	4638      	mov	r0, r7
 8007742:	f7ff ffa5 	bl	8007690 <_Bfree>
 8007746:	4644      	mov	r4, r8
 8007748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800774c:	3501      	adds	r5, #1
 800774e:	615e      	str	r6, [r3, #20]
 8007750:	6125      	str	r5, [r4, #16]
 8007752:	4620      	mov	r0, r4
 8007754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007758:	080084f4 	.word	0x080084f4
 800775c:	08008505 	.word	0x08008505

08007760 <__hi0bits>:
 8007760:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007764:	4603      	mov	r3, r0
 8007766:	bf36      	itet	cc
 8007768:	0403      	lslcc	r3, r0, #16
 800776a:	2000      	movcs	r0, #0
 800776c:	2010      	movcc	r0, #16
 800776e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007772:	bf3c      	itt	cc
 8007774:	021b      	lslcc	r3, r3, #8
 8007776:	3008      	addcc	r0, #8
 8007778:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800777c:	bf3c      	itt	cc
 800777e:	011b      	lslcc	r3, r3, #4
 8007780:	3004      	addcc	r0, #4
 8007782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007786:	bf3c      	itt	cc
 8007788:	009b      	lslcc	r3, r3, #2
 800778a:	3002      	addcc	r0, #2
 800778c:	2b00      	cmp	r3, #0
 800778e:	db05      	blt.n	800779c <__hi0bits+0x3c>
 8007790:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007794:	f100 0001 	add.w	r0, r0, #1
 8007798:	bf08      	it	eq
 800779a:	2020      	moveq	r0, #32
 800779c:	4770      	bx	lr

0800779e <__lo0bits>:
 800779e:	6803      	ldr	r3, [r0, #0]
 80077a0:	4602      	mov	r2, r0
 80077a2:	f013 0007 	ands.w	r0, r3, #7
 80077a6:	d00b      	beq.n	80077c0 <__lo0bits+0x22>
 80077a8:	07d9      	lsls	r1, r3, #31
 80077aa:	d421      	bmi.n	80077f0 <__lo0bits+0x52>
 80077ac:	0798      	lsls	r0, r3, #30
 80077ae:	bf49      	itett	mi
 80077b0:	085b      	lsrmi	r3, r3, #1
 80077b2:	089b      	lsrpl	r3, r3, #2
 80077b4:	2001      	movmi	r0, #1
 80077b6:	6013      	strmi	r3, [r2, #0]
 80077b8:	bf5c      	itt	pl
 80077ba:	6013      	strpl	r3, [r2, #0]
 80077bc:	2002      	movpl	r0, #2
 80077be:	4770      	bx	lr
 80077c0:	b299      	uxth	r1, r3
 80077c2:	b909      	cbnz	r1, 80077c8 <__lo0bits+0x2a>
 80077c4:	0c1b      	lsrs	r3, r3, #16
 80077c6:	2010      	movs	r0, #16
 80077c8:	b2d9      	uxtb	r1, r3
 80077ca:	b909      	cbnz	r1, 80077d0 <__lo0bits+0x32>
 80077cc:	3008      	adds	r0, #8
 80077ce:	0a1b      	lsrs	r3, r3, #8
 80077d0:	0719      	lsls	r1, r3, #28
 80077d2:	bf04      	itt	eq
 80077d4:	091b      	lsreq	r3, r3, #4
 80077d6:	3004      	addeq	r0, #4
 80077d8:	0799      	lsls	r1, r3, #30
 80077da:	bf04      	itt	eq
 80077dc:	089b      	lsreq	r3, r3, #2
 80077de:	3002      	addeq	r0, #2
 80077e0:	07d9      	lsls	r1, r3, #31
 80077e2:	d403      	bmi.n	80077ec <__lo0bits+0x4e>
 80077e4:	085b      	lsrs	r3, r3, #1
 80077e6:	f100 0001 	add.w	r0, r0, #1
 80077ea:	d003      	beq.n	80077f4 <__lo0bits+0x56>
 80077ec:	6013      	str	r3, [r2, #0]
 80077ee:	4770      	bx	lr
 80077f0:	2000      	movs	r0, #0
 80077f2:	4770      	bx	lr
 80077f4:	2020      	movs	r0, #32
 80077f6:	4770      	bx	lr

080077f8 <__i2b>:
 80077f8:	b510      	push	{r4, lr}
 80077fa:	460c      	mov	r4, r1
 80077fc:	2101      	movs	r1, #1
 80077fe:	f7ff ff07 	bl	8007610 <_Balloc>
 8007802:	4602      	mov	r2, r0
 8007804:	b928      	cbnz	r0, 8007812 <__i2b+0x1a>
 8007806:	4b05      	ldr	r3, [pc, #20]	@ (800781c <__i2b+0x24>)
 8007808:	4805      	ldr	r0, [pc, #20]	@ (8007820 <__i2b+0x28>)
 800780a:	f240 1145 	movw	r1, #325	@ 0x145
 800780e:	f000 fd09 	bl	8008224 <__assert_func>
 8007812:	2301      	movs	r3, #1
 8007814:	6144      	str	r4, [r0, #20]
 8007816:	6103      	str	r3, [r0, #16]
 8007818:	bd10      	pop	{r4, pc}
 800781a:	bf00      	nop
 800781c:	080084f4 	.word	0x080084f4
 8007820:	08008505 	.word	0x08008505

08007824 <__multiply>:
 8007824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007828:	4617      	mov	r7, r2
 800782a:	690a      	ldr	r2, [r1, #16]
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	429a      	cmp	r2, r3
 8007830:	bfa8      	it	ge
 8007832:	463b      	movge	r3, r7
 8007834:	4689      	mov	r9, r1
 8007836:	bfa4      	itt	ge
 8007838:	460f      	movge	r7, r1
 800783a:	4699      	movge	r9, r3
 800783c:	693d      	ldr	r5, [r7, #16]
 800783e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	6879      	ldr	r1, [r7, #4]
 8007846:	eb05 060a 	add.w	r6, r5, sl
 800784a:	42b3      	cmp	r3, r6
 800784c:	b085      	sub	sp, #20
 800784e:	bfb8      	it	lt
 8007850:	3101      	addlt	r1, #1
 8007852:	f7ff fedd 	bl	8007610 <_Balloc>
 8007856:	b930      	cbnz	r0, 8007866 <__multiply+0x42>
 8007858:	4602      	mov	r2, r0
 800785a:	4b41      	ldr	r3, [pc, #260]	@ (8007960 <__multiply+0x13c>)
 800785c:	4841      	ldr	r0, [pc, #260]	@ (8007964 <__multiply+0x140>)
 800785e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007862:	f000 fcdf 	bl	8008224 <__assert_func>
 8007866:	f100 0414 	add.w	r4, r0, #20
 800786a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800786e:	4623      	mov	r3, r4
 8007870:	2200      	movs	r2, #0
 8007872:	4573      	cmp	r3, lr
 8007874:	d320      	bcc.n	80078b8 <__multiply+0x94>
 8007876:	f107 0814 	add.w	r8, r7, #20
 800787a:	f109 0114 	add.w	r1, r9, #20
 800787e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007882:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007886:	9302      	str	r3, [sp, #8]
 8007888:	1beb      	subs	r3, r5, r7
 800788a:	3b15      	subs	r3, #21
 800788c:	f023 0303 	bic.w	r3, r3, #3
 8007890:	3304      	adds	r3, #4
 8007892:	3715      	adds	r7, #21
 8007894:	42bd      	cmp	r5, r7
 8007896:	bf38      	it	cc
 8007898:	2304      	movcc	r3, #4
 800789a:	9301      	str	r3, [sp, #4]
 800789c:	9b02      	ldr	r3, [sp, #8]
 800789e:	9103      	str	r1, [sp, #12]
 80078a0:	428b      	cmp	r3, r1
 80078a2:	d80c      	bhi.n	80078be <__multiply+0x9a>
 80078a4:	2e00      	cmp	r6, #0
 80078a6:	dd03      	ble.n	80078b0 <__multiply+0x8c>
 80078a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d055      	beq.n	800795c <__multiply+0x138>
 80078b0:	6106      	str	r6, [r0, #16]
 80078b2:	b005      	add	sp, #20
 80078b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b8:	f843 2b04 	str.w	r2, [r3], #4
 80078bc:	e7d9      	b.n	8007872 <__multiply+0x4e>
 80078be:	f8b1 a000 	ldrh.w	sl, [r1]
 80078c2:	f1ba 0f00 	cmp.w	sl, #0
 80078c6:	d01f      	beq.n	8007908 <__multiply+0xe4>
 80078c8:	46c4      	mov	ip, r8
 80078ca:	46a1      	mov	r9, r4
 80078cc:	2700      	movs	r7, #0
 80078ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078d2:	f8d9 3000 	ldr.w	r3, [r9]
 80078d6:	fa1f fb82 	uxth.w	fp, r2
 80078da:	b29b      	uxth	r3, r3
 80078dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80078e0:	443b      	add	r3, r7
 80078e2:	f8d9 7000 	ldr.w	r7, [r9]
 80078e6:	0c12      	lsrs	r2, r2, #16
 80078e8:	0c3f      	lsrs	r7, r7, #16
 80078ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80078ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078f8:	4565      	cmp	r5, ip
 80078fa:	f849 3b04 	str.w	r3, [r9], #4
 80078fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007902:	d8e4      	bhi.n	80078ce <__multiply+0xaa>
 8007904:	9b01      	ldr	r3, [sp, #4]
 8007906:	50e7      	str	r7, [r4, r3]
 8007908:	9b03      	ldr	r3, [sp, #12]
 800790a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800790e:	3104      	adds	r1, #4
 8007910:	f1b9 0f00 	cmp.w	r9, #0
 8007914:	d020      	beq.n	8007958 <__multiply+0x134>
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	4647      	mov	r7, r8
 800791a:	46a4      	mov	ip, r4
 800791c:	f04f 0a00 	mov.w	sl, #0
 8007920:	f8b7 b000 	ldrh.w	fp, [r7]
 8007924:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007928:	fb09 220b 	mla	r2, r9, fp, r2
 800792c:	4452      	add	r2, sl
 800792e:	b29b      	uxth	r3, r3
 8007930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007934:	f84c 3b04 	str.w	r3, [ip], #4
 8007938:	f857 3b04 	ldr.w	r3, [r7], #4
 800793c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007940:	f8bc 3000 	ldrh.w	r3, [ip]
 8007944:	fb09 330a 	mla	r3, r9, sl, r3
 8007948:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800794c:	42bd      	cmp	r5, r7
 800794e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007952:	d8e5      	bhi.n	8007920 <__multiply+0xfc>
 8007954:	9a01      	ldr	r2, [sp, #4]
 8007956:	50a3      	str	r3, [r4, r2]
 8007958:	3404      	adds	r4, #4
 800795a:	e79f      	b.n	800789c <__multiply+0x78>
 800795c:	3e01      	subs	r6, #1
 800795e:	e7a1      	b.n	80078a4 <__multiply+0x80>
 8007960:	080084f4 	.word	0x080084f4
 8007964:	08008505 	.word	0x08008505

08007968 <__pow5mult>:
 8007968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800796c:	4615      	mov	r5, r2
 800796e:	f012 0203 	ands.w	r2, r2, #3
 8007972:	4607      	mov	r7, r0
 8007974:	460e      	mov	r6, r1
 8007976:	d007      	beq.n	8007988 <__pow5mult+0x20>
 8007978:	4c25      	ldr	r4, [pc, #148]	@ (8007a10 <__pow5mult+0xa8>)
 800797a:	3a01      	subs	r2, #1
 800797c:	2300      	movs	r3, #0
 800797e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007982:	f7ff fea7 	bl	80076d4 <__multadd>
 8007986:	4606      	mov	r6, r0
 8007988:	10ad      	asrs	r5, r5, #2
 800798a:	d03d      	beq.n	8007a08 <__pow5mult+0xa0>
 800798c:	69fc      	ldr	r4, [r7, #28]
 800798e:	b97c      	cbnz	r4, 80079b0 <__pow5mult+0x48>
 8007990:	2010      	movs	r0, #16
 8007992:	f7ff fd87 	bl	80074a4 <malloc>
 8007996:	4602      	mov	r2, r0
 8007998:	61f8      	str	r0, [r7, #28]
 800799a:	b928      	cbnz	r0, 80079a8 <__pow5mult+0x40>
 800799c:	4b1d      	ldr	r3, [pc, #116]	@ (8007a14 <__pow5mult+0xac>)
 800799e:	481e      	ldr	r0, [pc, #120]	@ (8007a18 <__pow5mult+0xb0>)
 80079a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80079a4:	f000 fc3e 	bl	8008224 <__assert_func>
 80079a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079ac:	6004      	str	r4, [r0, #0]
 80079ae:	60c4      	str	r4, [r0, #12]
 80079b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80079b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079b8:	b94c      	cbnz	r4, 80079ce <__pow5mult+0x66>
 80079ba:	f240 2171 	movw	r1, #625	@ 0x271
 80079be:	4638      	mov	r0, r7
 80079c0:	f7ff ff1a 	bl	80077f8 <__i2b>
 80079c4:	2300      	movs	r3, #0
 80079c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80079ca:	4604      	mov	r4, r0
 80079cc:	6003      	str	r3, [r0, #0]
 80079ce:	f04f 0900 	mov.w	r9, #0
 80079d2:	07eb      	lsls	r3, r5, #31
 80079d4:	d50a      	bpl.n	80079ec <__pow5mult+0x84>
 80079d6:	4631      	mov	r1, r6
 80079d8:	4622      	mov	r2, r4
 80079da:	4638      	mov	r0, r7
 80079dc:	f7ff ff22 	bl	8007824 <__multiply>
 80079e0:	4631      	mov	r1, r6
 80079e2:	4680      	mov	r8, r0
 80079e4:	4638      	mov	r0, r7
 80079e6:	f7ff fe53 	bl	8007690 <_Bfree>
 80079ea:	4646      	mov	r6, r8
 80079ec:	106d      	asrs	r5, r5, #1
 80079ee:	d00b      	beq.n	8007a08 <__pow5mult+0xa0>
 80079f0:	6820      	ldr	r0, [r4, #0]
 80079f2:	b938      	cbnz	r0, 8007a04 <__pow5mult+0x9c>
 80079f4:	4622      	mov	r2, r4
 80079f6:	4621      	mov	r1, r4
 80079f8:	4638      	mov	r0, r7
 80079fa:	f7ff ff13 	bl	8007824 <__multiply>
 80079fe:	6020      	str	r0, [r4, #0]
 8007a00:	f8c0 9000 	str.w	r9, [r0]
 8007a04:	4604      	mov	r4, r0
 8007a06:	e7e4      	b.n	80079d2 <__pow5mult+0x6a>
 8007a08:	4630      	mov	r0, r6
 8007a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a0e:	bf00      	nop
 8007a10:	080085b8 	.word	0x080085b8
 8007a14:	08008485 	.word	0x08008485
 8007a18:	08008505 	.word	0x08008505

08007a1c <__lshift>:
 8007a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a20:	460c      	mov	r4, r1
 8007a22:	6849      	ldr	r1, [r1, #4]
 8007a24:	6923      	ldr	r3, [r4, #16]
 8007a26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a2a:	68a3      	ldr	r3, [r4, #8]
 8007a2c:	4607      	mov	r7, r0
 8007a2e:	4691      	mov	r9, r2
 8007a30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a34:	f108 0601 	add.w	r6, r8, #1
 8007a38:	42b3      	cmp	r3, r6
 8007a3a:	db0b      	blt.n	8007a54 <__lshift+0x38>
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	f7ff fde7 	bl	8007610 <_Balloc>
 8007a42:	4605      	mov	r5, r0
 8007a44:	b948      	cbnz	r0, 8007a5a <__lshift+0x3e>
 8007a46:	4602      	mov	r2, r0
 8007a48:	4b28      	ldr	r3, [pc, #160]	@ (8007aec <__lshift+0xd0>)
 8007a4a:	4829      	ldr	r0, [pc, #164]	@ (8007af0 <__lshift+0xd4>)
 8007a4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a50:	f000 fbe8 	bl	8008224 <__assert_func>
 8007a54:	3101      	adds	r1, #1
 8007a56:	005b      	lsls	r3, r3, #1
 8007a58:	e7ee      	b.n	8007a38 <__lshift+0x1c>
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	f100 0114 	add.w	r1, r0, #20
 8007a60:	f100 0210 	add.w	r2, r0, #16
 8007a64:	4618      	mov	r0, r3
 8007a66:	4553      	cmp	r3, sl
 8007a68:	db33      	blt.n	8007ad2 <__lshift+0xb6>
 8007a6a:	6920      	ldr	r0, [r4, #16]
 8007a6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a70:	f104 0314 	add.w	r3, r4, #20
 8007a74:	f019 091f 	ands.w	r9, r9, #31
 8007a78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a80:	d02b      	beq.n	8007ada <__lshift+0xbe>
 8007a82:	f1c9 0e20 	rsb	lr, r9, #32
 8007a86:	468a      	mov	sl, r1
 8007a88:	2200      	movs	r2, #0
 8007a8a:	6818      	ldr	r0, [r3, #0]
 8007a8c:	fa00 f009 	lsl.w	r0, r0, r9
 8007a90:	4310      	orrs	r0, r2
 8007a92:	f84a 0b04 	str.w	r0, [sl], #4
 8007a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9a:	459c      	cmp	ip, r3
 8007a9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007aa0:	d8f3      	bhi.n	8007a8a <__lshift+0x6e>
 8007aa2:	ebac 0304 	sub.w	r3, ip, r4
 8007aa6:	3b15      	subs	r3, #21
 8007aa8:	f023 0303 	bic.w	r3, r3, #3
 8007aac:	3304      	adds	r3, #4
 8007aae:	f104 0015 	add.w	r0, r4, #21
 8007ab2:	4560      	cmp	r0, ip
 8007ab4:	bf88      	it	hi
 8007ab6:	2304      	movhi	r3, #4
 8007ab8:	50ca      	str	r2, [r1, r3]
 8007aba:	b10a      	cbz	r2, 8007ac0 <__lshift+0xa4>
 8007abc:	f108 0602 	add.w	r6, r8, #2
 8007ac0:	3e01      	subs	r6, #1
 8007ac2:	4638      	mov	r0, r7
 8007ac4:	612e      	str	r6, [r5, #16]
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	f7ff fde2 	bl	8007690 <_Bfree>
 8007acc:	4628      	mov	r0, r5
 8007ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	e7c5      	b.n	8007a66 <__lshift+0x4a>
 8007ada:	3904      	subs	r1, #4
 8007adc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ae4:	459c      	cmp	ip, r3
 8007ae6:	d8f9      	bhi.n	8007adc <__lshift+0xc0>
 8007ae8:	e7ea      	b.n	8007ac0 <__lshift+0xa4>
 8007aea:	bf00      	nop
 8007aec:	080084f4 	.word	0x080084f4
 8007af0:	08008505 	.word	0x08008505

08007af4 <__mcmp>:
 8007af4:	690a      	ldr	r2, [r1, #16]
 8007af6:	4603      	mov	r3, r0
 8007af8:	6900      	ldr	r0, [r0, #16]
 8007afa:	1a80      	subs	r0, r0, r2
 8007afc:	b530      	push	{r4, r5, lr}
 8007afe:	d10e      	bne.n	8007b1e <__mcmp+0x2a>
 8007b00:	3314      	adds	r3, #20
 8007b02:	3114      	adds	r1, #20
 8007b04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b14:	4295      	cmp	r5, r2
 8007b16:	d003      	beq.n	8007b20 <__mcmp+0x2c>
 8007b18:	d205      	bcs.n	8007b26 <__mcmp+0x32>
 8007b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1e:	bd30      	pop	{r4, r5, pc}
 8007b20:	42a3      	cmp	r3, r4
 8007b22:	d3f3      	bcc.n	8007b0c <__mcmp+0x18>
 8007b24:	e7fb      	b.n	8007b1e <__mcmp+0x2a>
 8007b26:	2001      	movs	r0, #1
 8007b28:	e7f9      	b.n	8007b1e <__mcmp+0x2a>
	...

08007b2c <__mdiff>:
 8007b2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b30:	4689      	mov	r9, r1
 8007b32:	4606      	mov	r6, r0
 8007b34:	4611      	mov	r1, r2
 8007b36:	4648      	mov	r0, r9
 8007b38:	4614      	mov	r4, r2
 8007b3a:	f7ff ffdb 	bl	8007af4 <__mcmp>
 8007b3e:	1e05      	subs	r5, r0, #0
 8007b40:	d112      	bne.n	8007b68 <__mdiff+0x3c>
 8007b42:	4629      	mov	r1, r5
 8007b44:	4630      	mov	r0, r6
 8007b46:	f7ff fd63 	bl	8007610 <_Balloc>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	b928      	cbnz	r0, 8007b5a <__mdiff+0x2e>
 8007b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c4c <__mdiff+0x120>)
 8007b50:	f240 2137 	movw	r1, #567	@ 0x237
 8007b54:	483e      	ldr	r0, [pc, #248]	@ (8007c50 <__mdiff+0x124>)
 8007b56:	f000 fb65 	bl	8008224 <__assert_func>
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b60:	4610      	mov	r0, r2
 8007b62:	b003      	add	sp, #12
 8007b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b68:	bfbc      	itt	lt
 8007b6a:	464b      	movlt	r3, r9
 8007b6c:	46a1      	movlt	r9, r4
 8007b6e:	4630      	mov	r0, r6
 8007b70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b74:	bfba      	itte	lt
 8007b76:	461c      	movlt	r4, r3
 8007b78:	2501      	movlt	r5, #1
 8007b7a:	2500      	movge	r5, #0
 8007b7c:	f7ff fd48 	bl	8007610 <_Balloc>
 8007b80:	4602      	mov	r2, r0
 8007b82:	b918      	cbnz	r0, 8007b8c <__mdiff+0x60>
 8007b84:	4b31      	ldr	r3, [pc, #196]	@ (8007c4c <__mdiff+0x120>)
 8007b86:	f240 2145 	movw	r1, #581	@ 0x245
 8007b8a:	e7e3      	b.n	8007b54 <__mdiff+0x28>
 8007b8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b90:	6926      	ldr	r6, [r4, #16]
 8007b92:	60c5      	str	r5, [r0, #12]
 8007b94:	f109 0310 	add.w	r3, r9, #16
 8007b98:	f109 0514 	add.w	r5, r9, #20
 8007b9c:	f104 0e14 	add.w	lr, r4, #20
 8007ba0:	f100 0b14 	add.w	fp, r0, #20
 8007ba4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ba8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007bac:	9301      	str	r3, [sp, #4]
 8007bae:	46d9      	mov	r9, fp
 8007bb0:	f04f 0c00 	mov.w	ip, #0
 8007bb4:	9b01      	ldr	r3, [sp, #4]
 8007bb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007bba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007bbe:	9301      	str	r3, [sp, #4]
 8007bc0:	fa1f f38a 	uxth.w	r3, sl
 8007bc4:	4619      	mov	r1, r3
 8007bc6:	b283      	uxth	r3, r0
 8007bc8:	1acb      	subs	r3, r1, r3
 8007bca:	0c00      	lsrs	r0, r0, #16
 8007bcc:	4463      	add	r3, ip
 8007bce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007bd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007bdc:	4576      	cmp	r6, lr
 8007bde:	f849 3b04 	str.w	r3, [r9], #4
 8007be2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007be6:	d8e5      	bhi.n	8007bb4 <__mdiff+0x88>
 8007be8:	1b33      	subs	r3, r6, r4
 8007bea:	3b15      	subs	r3, #21
 8007bec:	f023 0303 	bic.w	r3, r3, #3
 8007bf0:	3415      	adds	r4, #21
 8007bf2:	3304      	adds	r3, #4
 8007bf4:	42a6      	cmp	r6, r4
 8007bf6:	bf38      	it	cc
 8007bf8:	2304      	movcc	r3, #4
 8007bfa:	441d      	add	r5, r3
 8007bfc:	445b      	add	r3, fp
 8007bfe:	461e      	mov	r6, r3
 8007c00:	462c      	mov	r4, r5
 8007c02:	4544      	cmp	r4, r8
 8007c04:	d30e      	bcc.n	8007c24 <__mdiff+0xf8>
 8007c06:	f108 0103 	add.w	r1, r8, #3
 8007c0a:	1b49      	subs	r1, r1, r5
 8007c0c:	f021 0103 	bic.w	r1, r1, #3
 8007c10:	3d03      	subs	r5, #3
 8007c12:	45a8      	cmp	r8, r5
 8007c14:	bf38      	it	cc
 8007c16:	2100      	movcc	r1, #0
 8007c18:	440b      	add	r3, r1
 8007c1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c1e:	b191      	cbz	r1, 8007c46 <__mdiff+0x11a>
 8007c20:	6117      	str	r7, [r2, #16]
 8007c22:	e79d      	b.n	8007b60 <__mdiff+0x34>
 8007c24:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c28:	46e6      	mov	lr, ip
 8007c2a:	0c08      	lsrs	r0, r1, #16
 8007c2c:	fa1c fc81 	uxtah	ip, ip, r1
 8007c30:	4471      	add	r1, lr
 8007c32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c36:	b289      	uxth	r1, r1
 8007c38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c3c:	f846 1b04 	str.w	r1, [r6], #4
 8007c40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c44:	e7dd      	b.n	8007c02 <__mdiff+0xd6>
 8007c46:	3f01      	subs	r7, #1
 8007c48:	e7e7      	b.n	8007c1a <__mdiff+0xee>
 8007c4a:	bf00      	nop
 8007c4c:	080084f4 	.word	0x080084f4
 8007c50:	08008505 	.word	0x08008505

08007c54 <__d2b>:
 8007c54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c58:	460f      	mov	r7, r1
 8007c5a:	2101      	movs	r1, #1
 8007c5c:	ec59 8b10 	vmov	r8, r9, d0
 8007c60:	4616      	mov	r6, r2
 8007c62:	f7ff fcd5 	bl	8007610 <_Balloc>
 8007c66:	4604      	mov	r4, r0
 8007c68:	b930      	cbnz	r0, 8007c78 <__d2b+0x24>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	4b23      	ldr	r3, [pc, #140]	@ (8007cfc <__d2b+0xa8>)
 8007c6e:	4824      	ldr	r0, [pc, #144]	@ (8007d00 <__d2b+0xac>)
 8007c70:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c74:	f000 fad6 	bl	8008224 <__assert_func>
 8007c78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c80:	b10d      	cbz	r5, 8007c86 <__d2b+0x32>
 8007c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c86:	9301      	str	r3, [sp, #4]
 8007c88:	f1b8 0300 	subs.w	r3, r8, #0
 8007c8c:	d023      	beq.n	8007cd6 <__d2b+0x82>
 8007c8e:	4668      	mov	r0, sp
 8007c90:	9300      	str	r3, [sp, #0]
 8007c92:	f7ff fd84 	bl	800779e <__lo0bits>
 8007c96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c9a:	b1d0      	cbz	r0, 8007cd2 <__d2b+0x7e>
 8007c9c:	f1c0 0320 	rsb	r3, r0, #32
 8007ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca4:	430b      	orrs	r3, r1
 8007ca6:	40c2      	lsrs	r2, r0
 8007ca8:	6163      	str	r3, [r4, #20]
 8007caa:	9201      	str	r2, [sp, #4]
 8007cac:	9b01      	ldr	r3, [sp, #4]
 8007cae:	61a3      	str	r3, [r4, #24]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	bf0c      	ite	eq
 8007cb4:	2201      	moveq	r2, #1
 8007cb6:	2202      	movne	r2, #2
 8007cb8:	6122      	str	r2, [r4, #16]
 8007cba:	b1a5      	cbz	r5, 8007ce6 <__d2b+0x92>
 8007cbc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007cc0:	4405      	add	r5, r0
 8007cc2:	603d      	str	r5, [r7, #0]
 8007cc4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007cc8:	6030      	str	r0, [r6, #0]
 8007cca:	4620      	mov	r0, r4
 8007ccc:	b003      	add	sp, #12
 8007cce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cd2:	6161      	str	r1, [r4, #20]
 8007cd4:	e7ea      	b.n	8007cac <__d2b+0x58>
 8007cd6:	a801      	add	r0, sp, #4
 8007cd8:	f7ff fd61 	bl	800779e <__lo0bits>
 8007cdc:	9b01      	ldr	r3, [sp, #4]
 8007cde:	6163      	str	r3, [r4, #20]
 8007ce0:	3020      	adds	r0, #32
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	e7e8      	b.n	8007cb8 <__d2b+0x64>
 8007ce6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007cea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007cee:	6038      	str	r0, [r7, #0]
 8007cf0:	6918      	ldr	r0, [r3, #16]
 8007cf2:	f7ff fd35 	bl	8007760 <__hi0bits>
 8007cf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007cfa:	e7e5      	b.n	8007cc8 <__d2b+0x74>
 8007cfc:	080084f4 	.word	0x080084f4
 8007d00:	08008505 	.word	0x08008505

08007d04 <__sfputc_r>:
 8007d04:	6893      	ldr	r3, [r2, #8]
 8007d06:	3b01      	subs	r3, #1
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	b410      	push	{r4}
 8007d0c:	6093      	str	r3, [r2, #8]
 8007d0e:	da08      	bge.n	8007d22 <__sfputc_r+0x1e>
 8007d10:	6994      	ldr	r4, [r2, #24]
 8007d12:	42a3      	cmp	r3, r4
 8007d14:	db01      	blt.n	8007d1a <__sfputc_r+0x16>
 8007d16:	290a      	cmp	r1, #10
 8007d18:	d103      	bne.n	8007d22 <__sfputc_r+0x1e>
 8007d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d1e:	f7fe bc0a 	b.w	8006536 <__swbuf_r>
 8007d22:	6813      	ldr	r3, [r2, #0]
 8007d24:	1c58      	adds	r0, r3, #1
 8007d26:	6010      	str	r0, [r2, #0]
 8007d28:	7019      	strb	r1, [r3, #0]
 8007d2a:	4608      	mov	r0, r1
 8007d2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <__sfputs_r>:
 8007d32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d34:	4606      	mov	r6, r0
 8007d36:	460f      	mov	r7, r1
 8007d38:	4614      	mov	r4, r2
 8007d3a:	18d5      	adds	r5, r2, r3
 8007d3c:	42ac      	cmp	r4, r5
 8007d3e:	d101      	bne.n	8007d44 <__sfputs_r+0x12>
 8007d40:	2000      	movs	r0, #0
 8007d42:	e007      	b.n	8007d54 <__sfputs_r+0x22>
 8007d44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d48:	463a      	mov	r2, r7
 8007d4a:	4630      	mov	r0, r6
 8007d4c:	f7ff ffda 	bl	8007d04 <__sfputc_r>
 8007d50:	1c43      	adds	r3, r0, #1
 8007d52:	d1f3      	bne.n	8007d3c <__sfputs_r+0xa>
 8007d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d58 <_vfiprintf_r>:
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	460d      	mov	r5, r1
 8007d5e:	b09d      	sub	sp, #116	@ 0x74
 8007d60:	4614      	mov	r4, r2
 8007d62:	4698      	mov	r8, r3
 8007d64:	4606      	mov	r6, r0
 8007d66:	b118      	cbz	r0, 8007d70 <_vfiprintf_r+0x18>
 8007d68:	6a03      	ldr	r3, [r0, #32]
 8007d6a:	b90b      	cbnz	r3, 8007d70 <_vfiprintf_r+0x18>
 8007d6c:	f7fe fafa 	bl	8006364 <__sinit>
 8007d70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d72:	07d9      	lsls	r1, r3, #31
 8007d74:	d405      	bmi.n	8007d82 <_vfiprintf_r+0x2a>
 8007d76:	89ab      	ldrh	r3, [r5, #12]
 8007d78:	059a      	lsls	r2, r3, #22
 8007d7a:	d402      	bmi.n	8007d82 <_vfiprintf_r+0x2a>
 8007d7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d7e:	f7fe fcec 	bl	800675a <__retarget_lock_acquire_recursive>
 8007d82:	89ab      	ldrh	r3, [r5, #12]
 8007d84:	071b      	lsls	r3, r3, #28
 8007d86:	d501      	bpl.n	8007d8c <_vfiprintf_r+0x34>
 8007d88:	692b      	ldr	r3, [r5, #16]
 8007d8a:	b99b      	cbnz	r3, 8007db4 <_vfiprintf_r+0x5c>
 8007d8c:	4629      	mov	r1, r5
 8007d8e:	4630      	mov	r0, r6
 8007d90:	f7fe fc10 	bl	80065b4 <__swsetup_r>
 8007d94:	b170      	cbz	r0, 8007db4 <_vfiprintf_r+0x5c>
 8007d96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d98:	07dc      	lsls	r4, r3, #31
 8007d9a:	d504      	bpl.n	8007da6 <_vfiprintf_r+0x4e>
 8007d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007da0:	b01d      	add	sp, #116	@ 0x74
 8007da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da6:	89ab      	ldrh	r3, [r5, #12]
 8007da8:	0598      	lsls	r0, r3, #22
 8007daa:	d4f7      	bmi.n	8007d9c <_vfiprintf_r+0x44>
 8007dac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007dae:	f7fe fcd5 	bl	800675c <__retarget_lock_release_recursive>
 8007db2:	e7f3      	b.n	8007d9c <_vfiprintf_r+0x44>
 8007db4:	2300      	movs	r3, #0
 8007db6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db8:	2320      	movs	r3, #32
 8007dba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007dbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dc2:	2330      	movs	r3, #48	@ 0x30
 8007dc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f74 <_vfiprintf_r+0x21c>
 8007dc8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dcc:	f04f 0901 	mov.w	r9, #1
 8007dd0:	4623      	mov	r3, r4
 8007dd2:	469a      	mov	sl, r3
 8007dd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dd8:	b10a      	cbz	r2, 8007dde <_vfiprintf_r+0x86>
 8007dda:	2a25      	cmp	r2, #37	@ 0x25
 8007ddc:	d1f9      	bne.n	8007dd2 <_vfiprintf_r+0x7a>
 8007dde:	ebba 0b04 	subs.w	fp, sl, r4
 8007de2:	d00b      	beq.n	8007dfc <_vfiprintf_r+0xa4>
 8007de4:	465b      	mov	r3, fp
 8007de6:	4622      	mov	r2, r4
 8007de8:	4629      	mov	r1, r5
 8007dea:	4630      	mov	r0, r6
 8007dec:	f7ff ffa1 	bl	8007d32 <__sfputs_r>
 8007df0:	3001      	adds	r0, #1
 8007df2:	f000 80a7 	beq.w	8007f44 <_vfiprintf_r+0x1ec>
 8007df6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007df8:	445a      	add	r2, fp
 8007dfa:	9209      	str	r2, [sp, #36]	@ 0x24
 8007dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f000 809f 	beq.w	8007f44 <_vfiprintf_r+0x1ec>
 8007e06:	2300      	movs	r3, #0
 8007e08:	f04f 32ff 	mov.w	r2, #4294967295
 8007e0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e10:	f10a 0a01 	add.w	sl, sl, #1
 8007e14:	9304      	str	r3, [sp, #16]
 8007e16:	9307      	str	r3, [sp, #28]
 8007e18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e1e:	4654      	mov	r4, sl
 8007e20:	2205      	movs	r2, #5
 8007e22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e26:	4853      	ldr	r0, [pc, #332]	@ (8007f74 <_vfiprintf_r+0x21c>)
 8007e28:	f7f8 f9ea 	bl	8000200 <memchr>
 8007e2c:	9a04      	ldr	r2, [sp, #16]
 8007e2e:	b9d8      	cbnz	r0, 8007e68 <_vfiprintf_r+0x110>
 8007e30:	06d1      	lsls	r1, r2, #27
 8007e32:	bf44      	itt	mi
 8007e34:	2320      	movmi	r3, #32
 8007e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e3a:	0713      	lsls	r3, r2, #28
 8007e3c:	bf44      	itt	mi
 8007e3e:	232b      	movmi	r3, #43	@ 0x2b
 8007e40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e44:	f89a 3000 	ldrb.w	r3, [sl]
 8007e48:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e4a:	d015      	beq.n	8007e78 <_vfiprintf_r+0x120>
 8007e4c:	9a07      	ldr	r2, [sp, #28]
 8007e4e:	4654      	mov	r4, sl
 8007e50:	2000      	movs	r0, #0
 8007e52:	f04f 0c0a 	mov.w	ip, #10
 8007e56:	4621      	mov	r1, r4
 8007e58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e5c:	3b30      	subs	r3, #48	@ 0x30
 8007e5e:	2b09      	cmp	r3, #9
 8007e60:	d94b      	bls.n	8007efa <_vfiprintf_r+0x1a2>
 8007e62:	b1b0      	cbz	r0, 8007e92 <_vfiprintf_r+0x13a>
 8007e64:	9207      	str	r2, [sp, #28]
 8007e66:	e014      	b.n	8007e92 <_vfiprintf_r+0x13a>
 8007e68:	eba0 0308 	sub.w	r3, r0, r8
 8007e6c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e70:	4313      	orrs	r3, r2
 8007e72:	9304      	str	r3, [sp, #16]
 8007e74:	46a2      	mov	sl, r4
 8007e76:	e7d2      	b.n	8007e1e <_vfiprintf_r+0xc6>
 8007e78:	9b03      	ldr	r3, [sp, #12]
 8007e7a:	1d19      	adds	r1, r3, #4
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	9103      	str	r1, [sp, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	bfbb      	ittet	lt
 8007e84:	425b      	neglt	r3, r3
 8007e86:	f042 0202 	orrlt.w	r2, r2, #2
 8007e8a:	9307      	strge	r3, [sp, #28]
 8007e8c:	9307      	strlt	r3, [sp, #28]
 8007e8e:	bfb8      	it	lt
 8007e90:	9204      	strlt	r2, [sp, #16]
 8007e92:	7823      	ldrb	r3, [r4, #0]
 8007e94:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e96:	d10a      	bne.n	8007eae <_vfiprintf_r+0x156>
 8007e98:	7863      	ldrb	r3, [r4, #1]
 8007e9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e9c:	d132      	bne.n	8007f04 <_vfiprintf_r+0x1ac>
 8007e9e:	9b03      	ldr	r3, [sp, #12]
 8007ea0:	1d1a      	adds	r2, r3, #4
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	9203      	str	r2, [sp, #12]
 8007ea6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007eaa:	3402      	adds	r4, #2
 8007eac:	9305      	str	r3, [sp, #20]
 8007eae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f84 <_vfiprintf_r+0x22c>
 8007eb2:	7821      	ldrb	r1, [r4, #0]
 8007eb4:	2203      	movs	r2, #3
 8007eb6:	4650      	mov	r0, sl
 8007eb8:	f7f8 f9a2 	bl	8000200 <memchr>
 8007ebc:	b138      	cbz	r0, 8007ece <_vfiprintf_r+0x176>
 8007ebe:	9b04      	ldr	r3, [sp, #16]
 8007ec0:	eba0 000a 	sub.w	r0, r0, sl
 8007ec4:	2240      	movs	r2, #64	@ 0x40
 8007ec6:	4082      	lsls	r2, r0
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	3401      	adds	r4, #1
 8007ecc:	9304      	str	r3, [sp, #16]
 8007ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ed2:	4829      	ldr	r0, [pc, #164]	@ (8007f78 <_vfiprintf_r+0x220>)
 8007ed4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ed8:	2206      	movs	r2, #6
 8007eda:	f7f8 f991 	bl	8000200 <memchr>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d03f      	beq.n	8007f62 <_vfiprintf_r+0x20a>
 8007ee2:	4b26      	ldr	r3, [pc, #152]	@ (8007f7c <_vfiprintf_r+0x224>)
 8007ee4:	bb1b      	cbnz	r3, 8007f2e <_vfiprintf_r+0x1d6>
 8007ee6:	9b03      	ldr	r3, [sp, #12]
 8007ee8:	3307      	adds	r3, #7
 8007eea:	f023 0307 	bic.w	r3, r3, #7
 8007eee:	3308      	adds	r3, #8
 8007ef0:	9303      	str	r3, [sp, #12]
 8007ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ef4:	443b      	add	r3, r7
 8007ef6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ef8:	e76a      	b.n	8007dd0 <_vfiprintf_r+0x78>
 8007efa:	fb0c 3202 	mla	r2, ip, r2, r3
 8007efe:	460c      	mov	r4, r1
 8007f00:	2001      	movs	r0, #1
 8007f02:	e7a8      	b.n	8007e56 <_vfiprintf_r+0xfe>
 8007f04:	2300      	movs	r3, #0
 8007f06:	3401      	adds	r4, #1
 8007f08:	9305      	str	r3, [sp, #20]
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	f04f 0c0a 	mov.w	ip, #10
 8007f10:	4620      	mov	r0, r4
 8007f12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f16:	3a30      	subs	r2, #48	@ 0x30
 8007f18:	2a09      	cmp	r2, #9
 8007f1a:	d903      	bls.n	8007f24 <_vfiprintf_r+0x1cc>
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d0c6      	beq.n	8007eae <_vfiprintf_r+0x156>
 8007f20:	9105      	str	r1, [sp, #20]
 8007f22:	e7c4      	b.n	8007eae <_vfiprintf_r+0x156>
 8007f24:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f28:	4604      	mov	r4, r0
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e7f0      	b.n	8007f10 <_vfiprintf_r+0x1b8>
 8007f2e:	ab03      	add	r3, sp, #12
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	462a      	mov	r2, r5
 8007f34:	4b12      	ldr	r3, [pc, #72]	@ (8007f80 <_vfiprintf_r+0x228>)
 8007f36:	a904      	add	r1, sp, #16
 8007f38:	4630      	mov	r0, r6
 8007f3a:	f7fd fdd1 	bl	8005ae0 <_printf_float>
 8007f3e:	4607      	mov	r7, r0
 8007f40:	1c78      	adds	r0, r7, #1
 8007f42:	d1d6      	bne.n	8007ef2 <_vfiprintf_r+0x19a>
 8007f44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f46:	07d9      	lsls	r1, r3, #31
 8007f48:	d405      	bmi.n	8007f56 <_vfiprintf_r+0x1fe>
 8007f4a:	89ab      	ldrh	r3, [r5, #12]
 8007f4c:	059a      	lsls	r2, r3, #22
 8007f4e:	d402      	bmi.n	8007f56 <_vfiprintf_r+0x1fe>
 8007f50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f52:	f7fe fc03 	bl	800675c <__retarget_lock_release_recursive>
 8007f56:	89ab      	ldrh	r3, [r5, #12]
 8007f58:	065b      	lsls	r3, r3, #25
 8007f5a:	f53f af1f 	bmi.w	8007d9c <_vfiprintf_r+0x44>
 8007f5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f60:	e71e      	b.n	8007da0 <_vfiprintf_r+0x48>
 8007f62:	ab03      	add	r3, sp, #12
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	462a      	mov	r2, r5
 8007f68:	4b05      	ldr	r3, [pc, #20]	@ (8007f80 <_vfiprintf_r+0x228>)
 8007f6a:	a904      	add	r1, sp, #16
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	f7fe f84f 	bl	8006010 <_printf_i>
 8007f72:	e7e4      	b.n	8007f3e <_vfiprintf_r+0x1e6>
 8007f74:	0800855e 	.word	0x0800855e
 8007f78:	08008568 	.word	0x08008568
 8007f7c:	08005ae1 	.word	0x08005ae1
 8007f80:	08007d33 	.word	0x08007d33
 8007f84:	08008564 	.word	0x08008564

08007f88 <__sflush_r>:
 8007f88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f90:	0716      	lsls	r6, r2, #28
 8007f92:	4605      	mov	r5, r0
 8007f94:	460c      	mov	r4, r1
 8007f96:	d454      	bmi.n	8008042 <__sflush_r+0xba>
 8007f98:	684b      	ldr	r3, [r1, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	dc02      	bgt.n	8007fa4 <__sflush_r+0x1c>
 8007f9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	dd48      	ble.n	8008036 <__sflush_r+0xae>
 8007fa4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fa6:	2e00      	cmp	r6, #0
 8007fa8:	d045      	beq.n	8008036 <__sflush_r+0xae>
 8007faa:	2300      	movs	r3, #0
 8007fac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007fb0:	682f      	ldr	r7, [r5, #0]
 8007fb2:	6a21      	ldr	r1, [r4, #32]
 8007fb4:	602b      	str	r3, [r5, #0]
 8007fb6:	d030      	beq.n	800801a <__sflush_r+0x92>
 8007fb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fba:	89a3      	ldrh	r3, [r4, #12]
 8007fbc:	0759      	lsls	r1, r3, #29
 8007fbe:	d505      	bpl.n	8007fcc <__sflush_r+0x44>
 8007fc0:	6863      	ldr	r3, [r4, #4]
 8007fc2:	1ad2      	subs	r2, r2, r3
 8007fc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fc6:	b10b      	cbz	r3, 8007fcc <__sflush_r+0x44>
 8007fc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fca:	1ad2      	subs	r2, r2, r3
 8007fcc:	2300      	movs	r3, #0
 8007fce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fd0:	6a21      	ldr	r1, [r4, #32]
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	47b0      	blx	r6
 8007fd6:	1c43      	adds	r3, r0, #1
 8007fd8:	89a3      	ldrh	r3, [r4, #12]
 8007fda:	d106      	bne.n	8007fea <__sflush_r+0x62>
 8007fdc:	6829      	ldr	r1, [r5, #0]
 8007fde:	291d      	cmp	r1, #29
 8007fe0:	d82b      	bhi.n	800803a <__sflush_r+0xb2>
 8007fe2:	4a2a      	ldr	r2, [pc, #168]	@ (800808c <__sflush_r+0x104>)
 8007fe4:	40ca      	lsrs	r2, r1
 8007fe6:	07d6      	lsls	r6, r2, #31
 8007fe8:	d527      	bpl.n	800803a <__sflush_r+0xb2>
 8007fea:	2200      	movs	r2, #0
 8007fec:	6062      	str	r2, [r4, #4]
 8007fee:	04d9      	lsls	r1, r3, #19
 8007ff0:	6922      	ldr	r2, [r4, #16]
 8007ff2:	6022      	str	r2, [r4, #0]
 8007ff4:	d504      	bpl.n	8008000 <__sflush_r+0x78>
 8007ff6:	1c42      	adds	r2, r0, #1
 8007ff8:	d101      	bne.n	8007ffe <__sflush_r+0x76>
 8007ffa:	682b      	ldr	r3, [r5, #0]
 8007ffc:	b903      	cbnz	r3, 8008000 <__sflush_r+0x78>
 8007ffe:	6560      	str	r0, [r4, #84]	@ 0x54
 8008000:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008002:	602f      	str	r7, [r5, #0]
 8008004:	b1b9      	cbz	r1, 8008036 <__sflush_r+0xae>
 8008006:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800800a:	4299      	cmp	r1, r3
 800800c:	d002      	beq.n	8008014 <__sflush_r+0x8c>
 800800e:	4628      	mov	r0, r5
 8008010:	f7ff f9fe 	bl	8007410 <_free_r>
 8008014:	2300      	movs	r3, #0
 8008016:	6363      	str	r3, [r4, #52]	@ 0x34
 8008018:	e00d      	b.n	8008036 <__sflush_r+0xae>
 800801a:	2301      	movs	r3, #1
 800801c:	4628      	mov	r0, r5
 800801e:	47b0      	blx	r6
 8008020:	4602      	mov	r2, r0
 8008022:	1c50      	adds	r0, r2, #1
 8008024:	d1c9      	bne.n	8007fba <__sflush_r+0x32>
 8008026:	682b      	ldr	r3, [r5, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d0c6      	beq.n	8007fba <__sflush_r+0x32>
 800802c:	2b1d      	cmp	r3, #29
 800802e:	d001      	beq.n	8008034 <__sflush_r+0xac>
 8008030:	2b16      	cmp	r3, #22
 8008032:	d11e      	bne.n	8008072 <__sflush_r+0xea>
 8008034:	602f      	str	r7, [r5, #0]
 8008036:	2000      	movs	r0, #0
 8008038:	e022      	b.n	8008080 <__sflush_r+0xf8>
 800803a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800803e:	b21b      	sxth	r3, r3
 8008040:	e01b      	b.n	800807a <__sflush_r+0xf2>
 8008042:	690f      	ldr	r7, [r1, #16]
 8008044:	2f00      	cmp	r7, #0
 8008046:	d0f6      	beq.n	8008036 <__sflush_r+0xae>
 8008048:	0793      	lsls	r3, r2, #30
 800804a:	680e      	ldr	r6, [r1, #0]
 800804c:	bf08      	it	eq
 800804e:	694b      	ldreq	r3, [r1, #20]
 8008050:	600f      	str	r7, [r1, #0]
 8008052:	bf18      	it	ne
 8008054:	2300      	movne	r3, #0
 8008056:	eba6 0807 	sub.w	r8, r6, r7
 800805a:	608b      	str	r3, [r1, #8]
 800805c:	f1b8 0f00 	cmp.w	r8, #0
 8008060:	dde9      	ble.n	8008036 <__sflush_r+0xae>
 8008062:	6a21      	ldr	r1, [r4, #32]
 8008064:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008066:	4643      	mov	r3, r8
 8008068:	463a      	mov	r2, r7
 800806a:	4628      	mov	r0, r5
 800806c:	47b0      	blx	r6
 800806e:	2800      	cmp	r0, #0
 8008070:	dc08      	bgt.n	8008084 <__sflush_r+0xfc>
 8008072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	f04f 30ff 	mov.w	r0, #4294967295
 8008080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008084:	4407      	add	r7, r0
 8008086:	eba8 0800 	sub.w	r8, r8, r0
 800808a:	e7e7      	b.n	800805c <__sflush_r+0xd4>
 800808c:	20400001 	.word	0x20400001

08008090 <_fflush_r>:
 8008090:	b538      	push	{r3, r4, r5, lr}
 8008092:	690b      	ldr	r3, [r1, #16]
 8008094:	4605      	mov	r5, r0
 8008096:	460c      	mov	r4, r1
 8008098:	b913      	cbnz	r3, 80080a0 <_fflush_r+0x10>
 800809a:	2500      	movs	r5, #0
 800809c:	4628      	mov	r0, r5
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	b118      	cbz	r0, 80080aa <_fflush_r+0x1a>
 80080a2:	6a03      	ldr	r3, [r0, #32]
 80080a4:	b90b      	cbnz	r3, 80080aa <_fflush_r+0x1a>
 80080a6:	f7fe f95d 	bl	8006364 <__sinit>
 80080aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d0f3      	beq.n	800809a <_fflush_r+0xa>
 80080b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080b4:	07d0      	lsls	r0, r2, #31
 80080b6:	d404      	bmi.n	80080c2 <_fflush_r+0x32>
 80080b8:	0599      	lsls	r1, r3, #22
 80080ba:	d402      	bmi.n	80080c2 <_fflush_r+0x32>
 80080bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080be:	f7fe fb4c 	bl	800675a <__retarget_lock_acquire_recursive>
 80080c2:	4628      	mov	r0, r5
 80080c4:	4621      	mov	r1, r4
 80080c6:	f7ff ff5f 	bl	8007f88 <__sflush_r>
 80080ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080cc:	07da      	lsls	r2, r3, #31
 80080ce:	4605      	mov	r5, r0
 80080d0:	d4e4      	bmi.n	800809c <_fflush_r+0xc>
 80080d2:	89a3      	ldrh	r3, [r4, #12]
 80080d4:	059b      	lsls	r3, r3, #22
 80080d6:	d4e1      	bmi.n	800809c <_fflush_r+0xc>
 80080d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080da:	f7fe fb3f 	bl	800675c <__retarget_lock_release_recursive>
 80080de:	e7dd      	b.n	800809c <_fflush_r+0xc>

080080e0 <__swhatbuf_r>:
 80080e0:	b570      	push	{r4, r5, r6, lr}
 80080e2:	460c      	mov	r4, r1
 80080e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e8:	2900      	cmp	r1, #0
 80080ea:	b096      	sub	sp, #88	@ 0x58
 80080ec:	4615      	mov	r5, r2
 80080ee:	461e      	mov	r6, r3
 80080f0:	da0d      	bge.n	800810e <__swhatbuf_r+0x2e>
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80080f8:	f04f 0100 	mov.w	r1, #0
 80080fc:	bf14      	ite	ne
 80080fe:	2340      	movne	r3, #64	@ 0x40
 8008100:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008104:	2000      	movs	r0, #0
 8008106:	6031      	str	r1, [r6, #0]
 8008108:	602b      	str	r3, [r5, #0]
 800810a:	b016      	add	sp, #88	@ 0x58
 800810c:	bd70      	pop	{r4, r5, r6, pc}
 800810e:	466a      	mov	r2, sp
 8008110:	f000 f848 	bl	80081a4 <_fstat_r>
 8008114:	2800      	cmp	r0, #0
 8008116:	dbec      	blt.n	80080f2 <__swhatbuf_r+0x12>
 8008118:	9901      	ldr	r1, [sp, #4]
 800811a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800811e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008122:	4259      	negs	r1, r3
 8008124:	4159      	adcs	r1, r3
 8008126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800812a:	e7eb      	b.n	8008104 <__swhatbuf_r+0x24>

0800812c <__smakebuf_r>:
 800812c:	898b      	ldrh	r3, [r1, #12]
 800812e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008130:	079d      	lsls	r5, r3, #30
 8008132:	4606      	mov	r6, r0
 8008134:	460c      	mov	r4, r1
 8008136:	d507      	bpl.n	8008148 <__smakebuf_r+0x1c>
 8008138:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800813c:	6023      	str	r3, [r4, #0]
 800813e:	6123      	str	r3, [r4, #16]
 8008140:	2301      	movs	r3, #1
 8008142:	6163      	str	r3, [r4, #20]
 8008144:	b003      	add	sp, #12
 8008146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008148:	ab01      	add	r3, sp, #4
 800814a:	466a      	mov	r2, sp
 800814c:	f7ff ffc8 	bl	80080e0 <__swhatbuf_r>
 8008150:	9f00      	ldr	r7, [sp, #0]
 8008152:	4605      	mov	r5, r0
 8008154:	4639      	mov	r1, r7
 8008156:	4630      	mov	r0, r6
 8008158:	f7ff f9ce 	bl	80074f8 <_malloc_r>
 800815c:	b948      	cbnz	r0, 8008172 <__smakebuf_r+0x46>
 800815e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008162:	059a      	lsls	r2, r3, #22
 8008164:	d4ee      	bmi.n	8008144 <__smakebuf_r+0x18>
 8008166:	f023 0303 	bic.w	r3, r3, #3
 800816a:	f043 0302 	orr.w	r3, r3, #2
 800816e:	81a3      	strh	r3, [r4, #12]
 8008170:	e7e2      	b.n	8008138 <__smakebuf_r+0xc>
 8008172:	89a3      	ldrh	r3, [r4, #12]
 8008174:	6020      	str	r0, [r4, #0]
 8008176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800817a:	81a3      	strh	r3, [r4, #12]
 800817c:	9b01      	ldr	r3, [sp, #4]
 800817e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008182:	b15b      	cbz	r3, 800819c <__smakebuf_r+0x70>
 8008184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008188:	4630      	mov	r0, r6
 800818a:	f000 f81d 	bl	80081c8 <_isatty_r>
 800818e:	b128      	cbz	r0, 800819c <__smakebuf_r+0x70>
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	f023 0303 	bic.w	r3, r3, #3
 8008196:	f043 0301 	orr.w	r3, r3, #1
 800819a:	81a3      	strh	r3, [r4, #12]
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	431d      	orrs	r5, r3
 80081a0:	81a5      	strh	r5, [r4, #12]
 80081a2:	e7cf      	b.n	8008144 <__smakebuf_r+0x18>

080081a4 <_fstat_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4d07      	ldr	r5, [pc, #28]	@ (80081c4 <_fstat_r+0x20>)
 80081a8:	2300      	movs	r3, #0
 80081aa:	4604      	mov	r4, r0
 80081ac:	4608      	mov	r0, r1
 80081ae:	4611      	mov	r1, r2
 80081b0:	602b      	str	r3, [r5, #0]
 80081b2:	f7f9 fb3c 	bl	800182e <_fstat>
 80081b6:	1c43      	adds	r3, r0, #1
 80081b8:	d102      	bne.n	80081c0 <_fstat_r+0x1c>
 80081ba:	682b      	ldr	r3, [r5, #0]
 80081bc:	b103      	cbz	r3, 80081c0 <_fstat_r+0x1c>
 80081be:	6023      	str	r3, [r4, #0]
 80081c0:	bd38      	pop	{r3, r4, r5, pc}
 80081c2:	bf00      	nop
 80081c4:	20040430 	.word	0x20040430

080081c8 <_isatty_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	4d06      	ldr	r5, [pc, #24]	@ (80081e4 <_isatty_r+0x1c>)
 80081cc:	2300      	movs	r3, #0
 80081ce:	4604      	mov	r4, r0
 80081d0:	4608      	mov	r0, r1
 80081d2:	602b      	str	r3, [r5, #0]
 80081d4:	f7f9 fb3b 	bl	800184e <_isatty>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	d102      	bne.n	80081e2 <_isatty_r+0x1a>
 80081dc:	682b      	ldr	r3, [r5, #0]
 80081de:	b103      	cbz	r3, 80081e2 <_isatty_r+0x1a>
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	bd38      	pop	{r3, r4, r5, pc}
 80081e4:	20040430 	.word	0x20040430

080081e8 <_sbrk_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	4d06      	ldr	r5, [pc, #24]	@ (8008204 <_sbrk_r+0x1c>)
 80081ec:	2300      	movs	r3, #0
 80081ee:	4604      	mov	r4, r0
 80081f0:	4608      	mov	r0, r1
 80081f2:	602b      	str	r3, [r5, #0]
 80081f4:	f7f9 fb44 	bl	8001880 <_sbrk>
 80081f8:	1c43      	adds	r3, r0, #1
 80081fa:	d102      	bne.n	8008202 <_sbrk_r+0x1a>
 80081fc:	682b      	ldr	r3, [r5, #0]
 80081fe:	b103      	cbz	r3, 8008202 <_sbrk_r+0x1a>
 8008200:	6023      	str	r3, [r4, #0]
 8008202:	bd38      	pop	{r3, r4, r5, pc}
 8008204:	20040430 	.word	0x20040430

08008208 <memcpy>:
 8008208:	440a      	add	r2, r1
 800820a:	4291      	cmp	r1, r2
 800820c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008210:	d100      	bne.n	8008214 <memcpy+0xc>
 8008212:	4770      	bx	lr
 8008214:	b510      	push	{r4, lr}
 8008216:	f811 4b01 	ldrb.w	r4, [r1], #1
 800821a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800821e:	4291      	cmp	r1, r2
 8008220:	d1f9      	bne.n	8008216 <memcpy+0xe>
 8008222:	bd10      	pop	{r4, pc}

08008224 <__assert_func>:
 8008224:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008226:	4614      	mov	r4, r2
 8008228:	461a      	mov	r2, r3
 800822a:	4b09      	ldr	r3, [pc, #36]	@ (8008250 <__assert_func+0x2c>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4605      	mov	r5, r0
 8008230:	68d8      	ldr	r0, [r3, #12]
 8008232:	b14c      	cbz	r4, 8008248 <__assert_func+0x24>
 8008234:	4b07      	ldr	r3, [pc, #28]	@ (8008254 <__assert_func+0x30>)
 8008236:	9100      	str	r1, [sp, #0]
 8008238:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800823c:	4906      	ldr	r1, [pc, #24]	@ (8008258 <__assert_func+0x34>)
 800823e:	462b      	mov	r3, r5
 8008240:	f000 f842 	bl	80082c8 <fiprintf>
 8008244:	f000 f852 	bl	80082ec <abort>
 8008248:	4b04      	ldr	r3, [pc, #16]	@ (800825c <__assert_func+0x38>)
 800824a:	461c      	mov	r4, r3
 800824c:	e7f3      	b.n	8008236 <__assert_func+0x12>
 800824e:	bf00      	nop
 8008250:	20040018 	.word	0x20040018
 8008254:	08008579 	.word	0x08008579
 8008258:	08008586 	.word	0x08008586
 800825c:	080085b4 	.word	0x080085b4

08008260 <_calloc_r>:
 8008260:	b570      	push	{r4, r5, r6, lr}
 8008262:	fba1 5402 	umull	r5, r4, r1, r2
 8008266:	b934      	cbnz	r4, 8008276 <_calloc_r+0x16>
 8008268:	4629      	mov	r1, r5
 800826a:	f7ff f945 	bl	80074f8 <_malloc_r>
 800826e:	4606      	mov	r6, r0
 8008270:	b928      	cbnz	r0, 800827e <_calloc_r+0x1e>
 8008272:	4630      	mov	r0, r6
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	220c      	movs	r2, #12
 8008278:	6002      	str	r2, [r0, #0]
 800827a:	2600      	movs	r6, #0
 800827c:	e7f9      	b.n	8008272 <_calloc_r+0x12>
 800827e:	462a      	mov	r2, r5
 8008280:	4621      	mov	r1, r4
 8008282:	f7fe f9ed 	bl	8006660 <memset>
 8008286:	e7f4      	b.n	8008272 <_calloc_r+0x12>

08008288 <__ascii_mbtowc>:
 8008288:	b082      	sub	sp, #8
 800828a:	b901      	cbnz	r1, 800828e <__ascii_mbtowc+0x6>
 800828c:	a901      	add	r1, sp, #4
 800828e:	b142      	cbz	r2, 80082a2 <__ascii_mbtowc+0x1a>
 8008290:	b14b      	cbz	r3, 80082a6 <__ascii_mbtowc+0x1e>
 8008292:	7813      	ldrb	r3, [r2, #0]
 8008294:	600b      	str	r3, [r1, #0]
 8008296:	7812      	ldrb	r2, [r2, #0]
 8008298:	1e10      	subs	r0, r2, #0
 800829a:	bf18      	it	ne
 800829c:	2001      	movne	r0, #1
 800829e:	b002      	add	sp, #8
 80082a0:	4770      	bx	lr
 80082a2:	4610      	mov	r0, r2
 80082a4:	e7fb      	b.n	800829e <__ascii_mbtowc+0x16>
 80082a6:	f06f 0001 	mvn.w	r0, #1
 80082aa:	e7f8      	b.n	800829e <__ascii_mbtowc+0x16>

080082ac <__ascii_wctomb>:
 80082ac:	4603      	mov	r3, r0
 80082ae:	4608      	mov	r0, r1
 80082b0:	b141      	cbz	r1, 80082c4 <__ascii_wctomb+0x18>
 80082b2:	2aff      	cmp	r2, #255	@ 0xff
 80082b4:	d904      	bls.n	80082c0 <__ascii_wctomb+0x14>
 80082b6:	228a      	movs	r2, #138	@ 0x8a
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	f04f 30ff 	mov.w	r0, #4294967295
 80082be:	4770      	bx	lr
 80082c0:	700a      	strb	r2, [r1, #0]
 80082c2:	2001      	movs	r0, #1
 80082c4:	4770      	bx	lr
	...

080082c8 <fiprintf>:
 80082c8:	b40e      	push	{r1, r2, r3}
 80082ca:	b503      	push	{r0, r1, lr}
 80082cc:	4601      	mov	r1, r0
 80082ce:	ab03      	add	r3, sp, #12
 80082d0:	4805      	ldr	r0, [pc, #20]	@ (80082e8 <fiprintf+0x20>)
 80082d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082d6:	6800      	ldr	r0, [r0, #0]
 80082d8:	9301      	str	r3, [sp, #4]
 80082da:	f7ff fd3d 	bl	8007d58 <_vfiprintf_r>
 80082de:	b002      	add	sp, #8
 80082e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80082e4:	b003      	add	sp, #12
 80082e6:	4770      	bx	lr
 80082e8:	20040018 	.word	0x20040018

080082ec <abort>:
 80082ec:	b508      	push	{r3, lr}
 80082ee:	2006      	movs	r0, #6
 80082f0:	f000 f82c 	bl	800834c <raise>
 80082f4:	2001      	movs	r0, #1
 80082f6:	f7f9 fa4a 	bl	800178e <_exit>

080082fa <_raise_r>:
 80082fa:	291f      	cmp	r1, #31
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	4605      	mov	r5, r0
 8008300:	460c      	mov	r4, r1
 8008302:	d904      	bls.n	800830e <_raise_r+0x14>
 8008304:	2316      	movs	r3, #22
 8008306:	6003      	str	r3, [r0, #0]
 8008308:	f04f 30ff 	mov.w	r0, #4294967295
 800830c:	bd38      	pop	{r3, r4, r5, pc}
 800830e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008310:	b112      	cbz	r2, 8008318 <_raise_r+0x1e>
 8008312:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008316:	b94b      	cbnz	r3, 800832c <_raise_r+0x32>
 8008318:	4628      	mov	r0, r5
 800831a:	f000 f831 	bl	8008380 <_getpid_r>
 800831e:	4622      	mov	r2, r4
 8008320:	4601      	mov	r1, r0
 8008322:	4628      	mov	r0, r5
 8008324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008328:	f000 b818 	b.w	800835c <_kill_r>
 800832c:	2b01      	cmp	r3, #1
 800832e:	d00a      	beq.n	8008346 <_raise_r+0x4c>
 8008330:	1c59      	adds	r1, r3, #1
 8008332:	d103      	bne.n	800833c <_raise_r+0x42>
 8008334:	2316      	movs	r3, #22
 8008336:	6003      	str	r3, [r0, #0]
 8008338:	2001      	movs	r0, #1
 800833a:	e7e7      	b.n	800830c <_raise_r+0x12>
 800833c:	2100      	movs	r1, #0
 800833e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008342:	4620      	mov	r0, r4
 8008344:	4798      	blx	r3
 8008346:	2000      	movs	r0, #0
 8008348:	e7e0      	b.n	800830c <_raise_r+0x12>
	...

0800834c <raise>:
 800834c:	4b02      	ldr	r3, [pc, #8]	@ (8008358 <raise+0xc>)
 800834e:	4601      	mov	r1, r0
 8008350:	6818      	ldr	r0, [r3, #0]
 8008352:	f7ff bfd2 	b.w	80082fa <_raise_r>
 8008356:	bf00      	nop
 8008358:	20040018 	.word	0x20040018

0800835c <_kill_r>:
 800835c:	b538      	push	{r3, r4, r5, lr}
 800835e:	4d07      	ldr	r5, [pc, #28]	@ (800837c <_kill_r+0x20>)
 8008360:	2300      	movs	r3, #0
 8008362:	4604      	mov	r4, r0
 8008364:	4608      	mov	r0, r1
 8008366:	4611      	mov	r1, r2
 8008368:	602b      	str	r3, [r5, #0]
 800836a:	f7f9 fa00 	bl	800176e <_kill>
 800836e:	1c43      	adds	r3, r0, #1
 8008370:	d102      	bne.n	8008378 <_kill_r+0x1c>
 8008372:	682b      	ldr	r3, [r5, #0]
 8008374:	b103      	cbz	r3, 8008378 <_kill_r+0x1c>
 8008376:	6023      	str	r3, [r4, #0]
 8008378:	bd38      	pop	{r3, r4, r5, pc}
 800837a:	bf00      	nop
 800837c:	20040430 	.word	0x20040430

08008380 <_getpid_r>:
 8008380:	f7f9 b9ed 	b.w	800175e <_getpid>

08008384 <_init>:
 8008384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008386:	bf00      	nop
 8008388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800838a:	bc08      	pop	{r3}
 800838c:	469e      	mov	lr, r3
 800838e:	4770      	bx	lr

08008390 <_fini>:
 8008390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008392:	bf00      	nop
 8008394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008396:	bc08      	pop	{r3}
 8008398:	469e      	mov	lr, r3
 800839a:	4770      	bx	lr
