[2025-09-17 09:09:53] START suite=qualcomm_srv trace=srv511_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv511_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2649850 heartbeat IPC: 3.774 cumulative IPC: 3.774 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5075914 heartbeat IPC: 4.122 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5075914 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5075914 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13426093 heartbeat IPC: 1.198 cumulative IPC: 1.198 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22030373 heartbeat IPC: 1.162 cumulative IPC: 1.18 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30469000 heartbeat IPC: 1.185 cumulative IPC: 1.181 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 38967143 heartbeat IPC: 1.177 cumulative IPC: 1.18 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47465195 heartbeat IPC: 1.177 cumulative IPC: 1.18 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 56001945 heartbeat IPC: 1.171 cumulative IPC: 1.178 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 64636395 heartbeat IPC: 1.158 cumulative IPC: 1.175 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 73072307 heartbeat IPC: 1.185 cumulative IPC: 1.177 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv511_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 81682807 heartbeat IPC: 1.161 cumulative IPC: 1.175 (Simulation time: 00 hr 11 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85009212 cumulative IPC: 1.176 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85009212 cumulative IPC: 1.176 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv511_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.176 instructions: 100000004 cycles: 85009212
CPU 0 Branch Prediction Accuracy: 91.6% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2779
BRANCH_INDIRECT: 0.4129
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7058
BRANCH_INDIRECT_CALL: 0.5121
BRANCH_RETURN: 0.4538


====Backend Stall Breakdown====
ROB_STALL: 226722
LQ_STALL: 0
SQ_STALL: 486648


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 102.63964
REPLAY_LOAD: 87
NON_REPLAY_LOAD: 18.830353

== Total ==
ADDR_TRANS: 11393
REPLAY_LOAD: 12093
NON_REPLAY_LOAD: 203236

== Counts ==
ADDR_TRANS: 111
REPLAY_LOAD: 139
NON_REPLAY_LOAD: 10793

cpu0->cpu0_STLB TOTAL        ACCESS:    1747197 HIT:    1742023 MISS:       5174 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1747197 HIT:    1742023 MISS:       5174 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7665138 HIT:    6626796 MISS:    1038342 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6211176 HIT:    5354738 MISS:     856438 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     535491 HIT:     376405 MISS:     159086 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     909115 HIT:     894514 MISS:      14601 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9356 HIT:       1139 MISS:       8217 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14333155 HIT:    7994183 MISS:    6338972 MSHR_MERGE:    1526410
cpu0->cpu0_L1I LOAD         ACCESS:   14333155 HIT:    7994183 MISS:    6338972 MSHR_MERGE:    1526410
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29912189 HIT:   26582334 MISS:    3329855 MSHR_MERGE:    1386340
cpu0->cpu0_L1D LOAD         ACCESS:   16880670 HIT:   15141119 MISS:    1739551 MSHR_MERGE:     340899
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13020816 HIT:   11439884 MISS:    1580932 MSHR_MERGE:    1045425
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10703 HIT:       1331 MISS:       9372 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11978321 HIT:   10255578 MISS:    1722743 MSHR_MERGE:     867461
cpu0->cpu0_ITLB LOAD         ACCESS:   11978321 HIT:   10255578 MISS:    1722743 MSHR_MERGE:     867461
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.102 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28283487 HIT:   27095317 MISS:    1188170 MSHR_MERGE:     296255
cpu0->cpu0_DTLB LOAD         ACCESS:   28283487 HIT:   27095317 MISS:    1188170 MSHR_MERGE:     296255
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.011 cycles
cpu0->LLC TOTAL        ACCESS:    1253104 HIT:    1185971 MISS:      67133 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     856438 HIT:     830120 MISS:      26318 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     159086 HIT:     122586 MISS:      36500 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     229363 HIT:     229171 MISS:        192 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8217 HIT:       4094 MISS:       4123 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3321
  ROW_BUFFER_MISS:      63616
  AVG DBUS CONGESTED CYCLE: 3.628
Channel 0 WQ ROW_BUFFER_HIT:       1673
  ROW_BUFFER_MISS:      33120
  FULL:          0
Channel 0 REFRESHES ISSUED:       7085

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       523497       400923        78860         4750
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          183          553          197
  STLB miss resolved @ L2C                0          167          156          580          165
  STLB miss resolved @ LLC                0          422          481         2269          837
  STLB miss resolved @ MEM                0            2          209         2016         2285

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157504        50132      1129702       129745          519
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          189          192           23
  STLB miss resolved @ L2C                0          205          201          141            5
  STLB miss resolved @ LLC                0           84          230          478           53
  STLB miss resolved @ MEM                0            1           74          256          118
[2025-09-17 09:22:35] END   suite=qualcomm_srv trace=srv511_ap (rc=0)
