
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 345.25

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  40.72 source latency credit_t_route_inst.r_counters_inst.o_credits[2]$_SDFFE_PP1P_/CLK ^
 -38.14 target latency credit_t_route_inst.r_counters_inst.o_credits[0]$_SDFFE_PP1P_/CLK ^
  -0.53 CRPR
--------------
   2.04 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.20    0.20 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    2.72    9.48   16.39   16.59 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.50    0.22   16.81 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
    10    5.35   13.62   21.55   38.35 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk (net)
                 13.63    0.24   38.59 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.52   17.76   39.82   78.40 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0065_ (net)
                 17.76    0.12   78.53 ^ _0844_/A (XOR2x2_ASAP7_75t_R)
     1    0.61    7.41   20.00   98.52 ^ _0844_/Y (XOR2x2_ASAP7_75t_R)
                                         _0463_ (net)
                  7.41    0.05   98.57 ^ _0845_/B (NAND2x1_ASAP7_75t_R)
     1    0.57    6.44    5.92  104.49 v _0845_/Y (NAND2x1_ASAP7_75t_R)
                                         _0087_ (net)
                  6.44    0.04  104.53 v credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
                                104.53   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.73    0.23    0.23 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    3.27   10.36   16.89   17.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.38    0.26   17.38 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
    10    6.49   15.29   22.77   40.15 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk (net)
                 15.30    0.29   40.44 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -1.85   38.59   clock reconvergence pessimism
                         12.37   50.96   library hold time
                                 50.96   data required time
-----------------------------------------------------------------------------
                                 50.96   data required time
                               -104.53   data arrival time
-----------------------------------------------------------------------------
                                 53.58   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[35] (input port clocked by core_clock)
Endpoint: r_o[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    0.99    0.00    0.00  200.00 v l_i[35] (in)
                                         l_i[35] (net)
                  0.21    0.07  200.07 v input29/A (BUFx3_ASAP7_75t_R)
     4    4.38   11.55   13.19  213.25 v input29/Y (BUFx3_ASAP7_75t_R)
                                         net29 (net)
                 11.82    0.97  214.22 v _1425_/C (OR3x2_ASAP7_75t_R)
     4    4.05   20.05   35.90  250.12 v _1425_/Y (OR3x2_ASAP7_75t_R)
                                         _0320_ (net)
                 20.09    0.48  250.60 v _1445_/B (OR3x1_ASAP7_75t_R)
     3    2.55   20.33   32.73  283.33 v _1445_/Y (OR3x1_ASAP7_75t_R)
                                         _0336_ (net)
                 20.34    0.18  283.51 v _1446_/D (AND4x1_ASAP7_75t_R)
     2    2.00   14.20   22.51  306.02 v _1446_/Y (AND4x1_ASAP7_75t_R)
                                         _0337_ (net)
                 14.21    0.18  306.20 v _1452_/A (OR2x2_ASAP7_75t_R)
     1    1.35    8.84   21.63  327.83 v _1452_/Y (OR2x2_ASAP7_75t_R)
                                         _0343_ (net)
                  8.84    0.10  327.92 v _1453_/A (BUFx6f_ASAP7_75t_R)
     7   10.15   13.46   15.95  343.88 v _1453_/Y (BUFx6f_ASAP7_75t_R)
                                         net317 (net)
                 13.77    1.14  345.02 v _1454_/A (INVx3_ASAP7_75t_R)
     6    7.32   18.65   12.02  357.04 ^ _1454_/Y (INVx3_ASAP7_75t_R)
                                         _0704_ (net)
                 18.66    0.25  357.29 ^ _1079_/B (AOI21x1_ASAP7_75t_R)
    10   11.20   58.59   25.87  383.17 v _1079_/Y (AOI21x1_ASAP7_75t_R)
                                         _0640_ (net)
                 59.88    4.80  387.97 v _1145_/A (BUFx6f_ASAP7_75t_R)
    10    7.97   12.60   26.50  414.47 v _1145_/Y (BUFx6f_ASAP7_75t_R)
                                         _0689_ (net)
                 12.82    0.91  415.38 v _1166_/B1 (OA222x2_ASAP7_75t_R)
     1    2.09   11.87   24.89  440.27 v _1166_/Y (OA222x2_ASAP7_75t_R)
                                         net301 (net)
                 11.92    0.43  440.70 v output301/A (BUFx3_ASAP7_75t_R)
     1    1.03    5.23   13.90  454.59 v output301/Y (BUFx3_ASAP7_75t_R)
                                         r_o[2] (net)
                  5.25    0.15  454.75 v r_o[2] (out)
                                454.75   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -454.75   data arrival time
-----------------------------------------------------------------------------
                                345.25   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[35] (input port clocked by core_clock)
Endpoint: r_o[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    0.99    0.00    0.00  200.00 v l_i[35] (in)
                                         l_i[35] (net)
                  0.21    0.07  200.07 v input29/A (BUFx3_ASAP7_75t_R)
     4    4.38   11.55   13.19  213.25 v input29/Y (BUFx3_ASAP7_75t_R)
                                         net29 (net)
                 11.82    0.97  214.22 v _1425_/C (OR3x2_ASAP7_75t_R)
     4    4.05   20.05   35.90  250.12 v _1425_/Y (OR3x2_ASAP7_75t_R)
                                         _0320_ (net)
                 20.09    0.48  250.60 v _1445_/B (OR3x1_ASAP7_75t_R)
     3    2.55   20.33   32.73  283.33 v _1445_/Y (OR3x1_ASAP7_75t_R)
                                         _0336_ (net)
                 20.34    0.18  283.51 v _1446_/D (AND4x1_ASAP7_75t_R)
     2    2.00   14.20   22.51  306.02 v _1446_/Y (AND4x1_ASAP7_75t_R)
                                         _0337_ (net)
                 14.21    0.18  306.20 v _1452_/A (OR2x2_ASAP7_75t_R)
     1    1.35    8.84   21.63  327.83 v _1452_/Y (OR2x2_ASAP7_75t_R)
                                         _0343_ (net)
                  8.84    0.10  327.92 v _1453_/A (BUFx6f_ASAP7_75t_R)
     7   10.15   13.46   15.95  343.88 v _1453_/Y (BUFx6f_ASAP7_75t_R)
                                         net317 (net)
                 13.77    1.14  345.02 v _1454_/A (INVx3_ASAP7_75t_R)
     6    7.32   18.65   12.02  357.04 ^ _1454_/Y (INVx3_ASAP7_75t_R)
                                         _0704_ (net)
                 18.66    0.25  357.29 ^ _1079_/B (AOI21x1_ASAP7_75t_R)
    10   11.20   58.59   25.87  383.17 v _1079_/Y (AOI21x1_ASAP7_75t_R)
                                         _0640_ (net)
                 59.88    4.80  387.97 v _1145_/A (BUFx6f_ASAP7_75t_R)
    10    7.97   12.60   26.50  414.47 v _1145_/Y (BUFx6f_ASAP7_75t_R)
                                         _0689_ (net)
                 12.82    0.91  415.38 v _1166_/B1 (OA222x2_ASAP7_75t_R)
     1    2.09   11.87   24.89  440.27 v _1166_/Y (OA222x2_ASAP7_75t_R)
                                         net301 (net)
                 11.92    0.43  440.70 v output301/A (BUFx3_ASAP7_75t_R)
     1    1.03    5.23   13.90  454.59 v output301/Y (BUFx3_ASAP7_75t_R)
                                         r_o[2] (net)
                  5.25    0.15  454.75 v r_o[2] (out)
                                454.75   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -454.75   data arrival time
-----------------------------------------------------------------------------
                                345.25   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
244.77813720703125

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7649

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
11.791577339172363

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5118

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: credit_t_route_inst.u0_counters_inst.o_credits[1]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.12   17.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  23.21   40.33 ^ clkbuf_2_0__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.34   40.67 ^ credit_t_route_inst.u0_counters_inst.o_credits[1]$_SDFFE_PP1P_/CLK (DFFHQNx3_ASAP7_75t_R)
  54.38   95.05 ^ credit_t_route_inst.u0_counters_inst.o_credits[1]$_SDFFE_PP1P_/QN (DFFHQNx3_ASAP7_75t_R)
  44.16  139.20 ^ _1470_/Y (AND5x2_ASAP7_75t_R)
  22.63  161.83 v _0712_/Y (NOR3x1_ASAP7_75t_R)
  52.42  214.25 v _0713_/Y (OR5x2_ASAP7_75t_R)
  19.80  234.05 ^ _0714_/Y (OAI21x1_ASAP7_75t_R)
  25.79  259.84 ^ _0715_/Y (BUFx6f_ASAP7_75t_R)
  16.97  276.81 ^ _0716_/Y (BUFx6f_ASAP7_75t_R)
  43.10  319.91 ^ _1491_/SN (HAxp5_ASAP7_75t_R)
  23.23  343.14 ^ _0938_/Y (OA21x2_ASAP7_75t_R)
   9.58  352.72 v _0939_/Y (OAI21x1_ASAP7_75t_R)
  29.46  382.18 v _0940_/Y (OA211x2_ASAP7_75t_R)
  19.82  402.01 v _0942_/Y (AO22x1_ASAP7_75t_R)
  23.11  425.12 v _0943_/Y (XOR2x2_ASAP7_75t_R)
   8.50  433.62 ^ _0944_/Y (NAND2x1_ASAP7_75t_R)
   0.06  433.68 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
         433.68   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  16.59 1016.59 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  21.77 1038.36 ^ clkbuf_2_3__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.38 1038.74 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
   0.53 1039.27   clock reconvergence pessimism
  -6.93 1032.34   library setup time
        1032.34   data required time
---------------------------------------------------------
        1032.34   data required time
        -433.68   data arrival time
---------------------------------------------------------
         598.66   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.59   16.59 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  21.76   38.35 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.24   38.59 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
  39.82   78.40 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/QN (DFFHQNx1_ASAP7_75t_R)
  20.12   98.52 ^ _0844_/Y (XOR2x2_ASAP7_75t_R)
   5.97  104.49 v _0845_/Y (NAND2x1_ASAP7_75t_R)
   0.04  104.53 v credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
         104.53   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.12   17.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  23.03   40.15 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.29   40.44 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
  -1.85   38.59   clock reconvergence pessimism
  12.37   50.96   library hold time
          50.96   data required time
---------------------------------------------------------
          50.96   data required time
        -104.53   data arrival time
---------------------------------------------------------
          53.58   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
38.7386

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
40.5888

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
454.7475

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
345.2525

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
75.921803

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.83e-05   1.60e-05   5.85e-09   9.43e-05  20.5%
Combinational          1.99e-04   1.24e-04   1.03e-07   3.23e-04  70.2%
Clock                  2.55e-05   1.73e-05   8.48e-10   4.29e-05   9.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.03e-04   1.57e-04   1.10e-07   4.60e-04 100.0%
                          65.8%      34.1%       0.0%
