read_verilog ../top.v
synth -top top
tee -o result.out abc -liberty -constr
 abc -liberty -constr
