
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003894                       # Number of seconds simulated
sim_ticks                                  3893953089                       # Number of ticks simulated
final_tick                               530886391701                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 366616                       # Simulator instruction rate (inst/s)
host_op_rate                                   463475                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 353420                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923212                       # Number of bytes of host memory used
host_seconds                                 11017.93                       # Real time elapsed on the host
sim_insts                                  4039349760                       # Number of instructions simulated
sim_ops                                    5106536349                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       431488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       162560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       113792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       254976                       # Number of bytes read from this memory
system.physmem.bytes_read::total               984320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       353536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            353536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3371                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1270                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          889                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1992                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7690                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2762                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2762                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1446345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110809758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1347731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     41746779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1314859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29222745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1413474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     65479988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               252781679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1446345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1347731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1314859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1413474                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5522409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          90791027                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               90791027                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          90791027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1446345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110809758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1347731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     41746779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1314859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29222745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1413474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     65479988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              343572706                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 9338018                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3145806                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551953                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214084                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1303290                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238345                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334822                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9219                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17323759                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3145806                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1573167                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126759                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        761940                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620773                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8617754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.477749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.310591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4961158     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228825      2.66%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260697      3.03%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473987      5.50%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216168      2.51%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328737      3.81%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179644      2.08%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154072      1.79%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814466     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8617754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336882                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.855186                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472932                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       713282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490395                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35481                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905663                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535659                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2082                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20623846                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5012                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905663                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662616                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         161525                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       291130                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331673                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265142                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19813200                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5070                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141571                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1729                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27747812                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92288362                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92288362                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10687130                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2502                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           677819                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1845131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13654                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       214208                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18612731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4157                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14992948                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30864                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6286275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18801121                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8617754                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739774                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.924577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3134331     36.37%     36.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1815473     21.07%     57.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1178761     13.68%     71.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       842633      9.78%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       723946      8.40%     89.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       377858      4.38%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       381042      4.42%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        88952      1.03%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74758      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8617754                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108732     76.10%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15058     10.54%     86.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        19083     13.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492345     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212404      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1494029      9.96%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792520      5.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14992948                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.605581                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142876                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009530                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38777387                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24903306                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14553760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15135824                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29396                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       719790                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238586                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905663                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          64894                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9434                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18616893                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1845131                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943804                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2476                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249522                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14705053                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393657                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       287892                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2151041                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082244                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            757384                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.574751                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14565212                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14553760                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523701                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26715415                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.558549                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356487                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6335278                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216854                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7712091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.592524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3152584     40.88%     40.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052925     26.62%     67.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       844527     10.95%     78.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421054      5.46%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       425664      5.52%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       164514      2.13%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       180437      2.34%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94385      1.22%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       376001      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7712091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       376001                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25952891                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38140453                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 720264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.933802                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.933802                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.070891                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.070891                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66111383                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20114326                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19082868                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9338018                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3414358                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2781537                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       225593                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1393051                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1324425                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          364378                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9927                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3513135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18646974                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3414358                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1688803                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3907290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1218624                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        612498                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1724027                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97482                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9022710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.561003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.367261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5115420     56.69%     56.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          273071      3.03%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          283559      3.14%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          448147      4.97%     67.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          211884      2.35%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          299677      3.32%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          201088      2.23%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148806      1.65%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         2041058     22.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9022710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365641                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996888                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3699220                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       564663                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3738917                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31294                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        988610                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       579564                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1150                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      22286144                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        988610                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3885497                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109578                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       213465                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3581838                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       243716                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21485477                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140943                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     30073684                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    100167024                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    100167024                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18351326                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11722319                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3686                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1881                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           638200                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2004664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1034156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11143                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       365554                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          20140955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15987806                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28329                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6945609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     21455047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9022710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771952                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3176897     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1934254     21.44%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1279003     14.18%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       852464      9.45%     80.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       779023      8.63%     88.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       437912      4.85%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       392953      4.36%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86848      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        83356      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9022710                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         120669     77.75%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17572     11.32%     89.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16954     10.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13344059     83.46%     83.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212780      1.33%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1804      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1585338      9.92%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       843825      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15987806                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.712120                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             155195                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009707                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41181845                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     27090403                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15532625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16143001                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22662                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       803730                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       274051                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        988610                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64755                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13109                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     20144669                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48691                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2004664                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1034156                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1876                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       262905                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15699702                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1479836                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288103                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2294133                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2231814                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            814297                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.681267                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15544425                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15532625                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         10199682                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28997031                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.663375                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351749                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10693634                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13166315                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6978379                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3678                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       227641                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8034100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638804                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.169586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3121304     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2253863     28.05%     66.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       895080     11.14%     78.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       448538      5.58%     83.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       415235      5.17%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       189433      2.36%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       205689      2.56%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105225      1.31%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       399733      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8034100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10693634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13166315                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1961036                       # Number of memory references committed
system.switch_cpus1.commit.loads              1200931                       # Number of loads committed
system.switch_cpus1.commit.membars               1832                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1901110                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11860913                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       271463                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       399733                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27778879                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           41279112                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 315308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10693634                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13166315                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10693634                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873231                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873231                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.145172                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.145172                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        70487959                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21538944                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20509926                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3664                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9338018                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3386146                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2755774                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       229381                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1429064                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1324569                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          358405                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10223                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3554253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18484953                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3386146                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1682974                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4100776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1174985                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        702174                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1740793                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9300751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.458210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.308101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5199975     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          423446      4.55%     60.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          425155      4.57%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          530018      5.70%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          161877      1.74%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          208997      2.25%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          172419      1.85%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          158533      1.70%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2020331     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9300751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362619                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.979537                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3726610                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       673138                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3920914                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        36891                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        943194                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       575447                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22039944                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        943194                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3896267                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51157                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       426888                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3785855                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       197387                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21277139                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        122243                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        53018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29873800                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99137219                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99137219                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18602690                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11271050                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4030                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2179                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           540525                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1964720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1020184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9423                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310232                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          20003458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4043                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16133058                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        33864                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6630857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20018492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          271                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9300751                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.734597                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907965                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3421796     36.79%     36.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1899638     20.42%     57.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1261682     13.57%     70.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       878755      9.45%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       878606      9.45%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       418771      4.50%     94.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       400759      4.31%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64994      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75750      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9300751                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         103103     76.08%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16381     12.09%     88.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16032     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13483935     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202141      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1845      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1596166      9.89%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       848971      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16133058                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.727675                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             135516                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008400                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41736242                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26638488                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15685246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16268574                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19651                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       750872                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       249494                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        943194                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27311                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4447                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     20007506                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1964720                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1020184                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2161                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       140768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       128085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       268853                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15855375                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1490198                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       277678                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2310261                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2265763                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            820063                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.697938                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15703323                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15685246                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10182930                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28730188                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.679719                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354433                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10820613                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13338189                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6669347                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       231061                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8357557                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.595944                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151685                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3398299     40.66%     40.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2233558     26.73%     67.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       908527     10.87%     78.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       495544      5.93%     84.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       432843      5.18%     89.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177030      2.12%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196792      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116041      1.39%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       398923      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8357557                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10820613                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13338189                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1984535                       # Number of memory references committed
system.switch_cpus2.commit.loads              1213848                       # Number of loads committed
system.switch_cpus2.commit.membars               1874                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1935495                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12007090                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       275676                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       398923                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27965988                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40959217                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  37267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10820613                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13338189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10820613                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862984                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862984                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.158770                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.158770                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71173257                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21799716                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20360153                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3768                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 9338018                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3220307                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2622472                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215776                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1329234                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1246897                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          340343                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9559                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3214303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17787593                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3220307                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1587240                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3914812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1162573                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        825175                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1573632                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        91283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8897079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4982267     56.00%     56.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          342538      3.85%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          278699      3.13%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          671720      7.55%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          180106      2.02%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          241207      2.71%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167627      1.88%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           98679      1.11%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1934236     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8897079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344860                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.904857                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3355608                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       810496                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3764606                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23919                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        942440                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       547525                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21313156                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        942440                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3600858                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         118618                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       337919                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3538275                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       358960                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20560495                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          352                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        143641                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       116916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28737675                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     96007981                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     96007981                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17636129                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11101421                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4377                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2653                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1004582                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1934701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1006056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19615                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       291829                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19415467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15402427                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31963                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6686036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20585557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          878                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8897079                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.731178                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895589                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3218913     36.18%     36.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1881152     21.14%     57.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1192939     13.41%     70.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       905091     10.17%     80.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       792764      8.91%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       410612      4.62%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       349751      3.93%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        69354      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76503      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8897079                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          91134     69.37%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20130     15.32%     84.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20114     15.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12797726     83.09%     83.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       214934      1.40%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1719      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1539489     10.00%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       848559      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15402427                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.649432                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             131379                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008530                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39865274                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26106097                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15008134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15533806                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58843                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       766074                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       256684                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        942440                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65523                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8684                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19419868                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1934701                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1006056                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2641                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          202                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       253796                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15159025                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1443273                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       243401                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2269313                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2135465                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            826040                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.623366                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15018518                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15008134                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9759899                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27721831                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.607208                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352065                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10336097                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12703794                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6716098                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       219368                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7954639                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.597030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.137515                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3187183     40.07%     40.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2158612     27.14%     67.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       872947     10.97%     78.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       501910      6.31%     84.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       398258      5.01%     89.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       165947      2.09%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       195183      2.45%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        97099      1.22%     95.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       377500      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7954639                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10336097                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12703794                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1917982                       # Number of memory references committed
system.switch_cpus3.commit.loads              1168618                       # Number of loads committed
system.switch_cpus3.commit.membars               1748                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1822121                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11450163                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258974                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       377500                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26996849                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39782934                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 440939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10336097                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12703794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10336097                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.903438                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.903438                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.106883                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.106883                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68206992                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20717086                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19653639                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3512                       # number of misc regfile writes
system.l20.replacements                          3415                       # number of replacements
system.l20.tagsinuse                      2046.615755                       # Cycle average of tags in use
system.l20.total_refs                          129441                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5463                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.694124                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.606759                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.372391                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   920.899030                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1085.737575                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.005179                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.014342                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.449658                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.530145                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999324                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4137                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4141                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             970                       # number of Writeback hits
system.l20.Writeback_hits::total                  970                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   62                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4199                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4203                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4199                       # number of overall hits
system.l20.overall_hits::total                   4203                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3371                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3415                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3371                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3415                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3371                       # number of overall misses
system.l20.overall_misses::total                 3415                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     12103424                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    569678168                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      581781592                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     12103424                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    569678168                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       581781592                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     12103424                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    569678168                       # number of overall miss cycles
system.l20.overall_miss_latency::total      581781592                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7508                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7556                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          970                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              970                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7570                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7618                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7570                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7618                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.448988                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.451959                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.445310                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.448280                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.445310                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.448280                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 275077.818182                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168993.820231                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170360.641874                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 275077.818182                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168993.820231                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170360.641874                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 275077.818182                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168993.820231                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170360.641874                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 502                       # number of writebacks
system.l20.writebacks::total                      502                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3371                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3415                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3371                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3415                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3371                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3415                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11601343                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    531318529                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    542919872                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11601343                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    531318529                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    542919872                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11601343                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    531318529                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    542919872                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.448988                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.451959                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.445310                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.448280                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.445310                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.448280                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 263666.886364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157614.514684                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158980.928843                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 263666.886364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157614.514684                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158980.928843                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 263666.886364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157614.514684                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158980.928843                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1314                       # number of replacements
system.l21.tagsinuse                      2046.443293                       # Cycle average of tags in use
system.l21.total_refs                          188500                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3360                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.101190                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.303600                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.013437                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   592.598687                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1389.527569                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013820                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017585                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.289355                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.678480                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999240                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3350                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3352                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1020                       # number of Writeback hits
system.l21.Writeback_hits::total                 1020                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3406                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3408                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3406                       # number of overall hits
system.l21.overall_hits::total                   3408                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1271                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1312                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1271                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1312                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1271                       # number of overall misses
system.l21.overall_misses::total                 1312                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     13150777                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    194334483                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      207485260                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     13150777                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    194334483                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       207485260                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     13150777                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    194334483                       # number of overall miss cycles
system.l21.overall_miss_latency::total      207485260                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4621                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4664                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1020                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1020                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4677                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4720                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4677                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4720                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275049                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281304                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.271755                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.277966                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.271755                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.277966                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 320750.658537                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152898.885130                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 158144.253049                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 320750.658537                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152898.885130                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 158144.253049                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 320750.658537                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152898.885130                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 158144.253049                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 567                       # number of writebacks
system.l21.writebacks::total                      567                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1270                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1311                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1270                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1311                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1270                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1311                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12672747                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    178999481                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    191672228                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12672747                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    178999481                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    191672228                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12672747                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    178999481                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    191672228                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274832                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281089                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.271542                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.277754                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.271542                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.277754                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 309091.390244                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140944.473228                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 146203.072464                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 309091.390244                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140944.473228                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 146203.072464                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 309091.390244                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140944.473228                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 146203.072464                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           928                       # number of replacements
system.l22.tagsinuse                      2046.663683                       # Cycle average of tags in use
system.l22.total_refs                          209645                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2975                       # Sample count of references to valid blocks.
system.l22.avg_refs                         70.468908                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           40.441510                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    32.994780                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   428.736654                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1544.490739                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019747                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.016111                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.209344                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.754146                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999348                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3213                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3214                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             978                       # number of Writeback hits
system.l22.Writeback_hits::total                  978                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3254                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3255                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3254                       # number of overall hits
system.l22.overall_hits::total                   3255                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          889                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  929                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          889                       # number of demand (read+write) misses
system.l22.demand_misses::total                   929                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          889                       # number of overall misses
system.l22.overall_misses::total                  929                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     15769765                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    146003838                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      161773603                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     15769765                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    146003838                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       161773603                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     15769765                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    146003838                       # number of overall miss cycles
system.l22.overall_miss_latency::total      161773603                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4102                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4143                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          978                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              978                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4143                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4184                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4143                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4184                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.216724                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.224234                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.214579                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.222036                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.214579                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.222036                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 394244.125000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164233.788526                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 174137.355221                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 394244.125000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164233.788526                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 174137.355221                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 394244.125000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164233.788526                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 174137.355221                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 516                       # number of writebacks
system.l22.writebacks::total                      516                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          889                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             929                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          889                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              929                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          889                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             929                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     15314875                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    135888780                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    151203655                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     15314875                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    135888780                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    151203655                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     15314875                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    135888780                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    151203655                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.216724                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.224234                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.214579                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.222036                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.214579                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.222036                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 382871.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152855.770529                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 162759.585576                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 382871.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152855.770529                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 162759.585576                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 382871.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152855.770529                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 162759.585576                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2036                       # number of replacements
system.l23.tagsinuse                      2046.431576                       # Cycle average of tags in use
system.l23.total_refs                          184417                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4082                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.178099                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           36.545972                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    27.912936                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   884.142183                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1097.830485                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017845                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013629                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.431710                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.536050                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999234                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3854                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3855                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2174                       # number of Writeback hits
system.l23.Writeback_hits::total                 2174                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3910                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3911                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3910                       # number of overall hits
system.l23.overall_hits::total                   3911                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1990                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2033                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1993                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2036                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1993                       # number of overall misses
system.l23.overall_misses::total                 2036                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     19087872                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    297392302                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      316480174                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       427765                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       427765                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     19087872                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    297820067                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       316907939                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     19087872                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    297820067                       # number of overall miss cycles
system.l23.overall_miss_latency::total      316907939                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5844                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5888                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2174                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2174                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           59                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5903                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5947                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5903                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5947                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340520                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.345279                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.050847                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.050847                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.337625                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.342357                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.337625                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.342357                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       443904                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 149443.367839                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 155671.507132                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 142588.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 142588.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       443904                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 149433.049172                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 155652.229371                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       443904                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 149433.049172                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 155652.229371                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1177                       # number of writebacks
system.l23.writebacks::total                     1177                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1990                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2033                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1993                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2036                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1993                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2036                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18597364                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    274651908                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    293249272                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       393066                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       393066                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18597364                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    275044974                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    293642338                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18597364                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    275044974                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    293642338                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340520                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.345279                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.050847                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.337625                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.342357                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.337625                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.342357                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 432496.837209                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138016.034171                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144244.600098                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       131022                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       131022                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 432496.837209                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138005.506272                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144225.116896                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 432496.837209                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138005.506272                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144225.116896                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.034953                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629433                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1926210.448077                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.034953                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.072171                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.828582                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620706                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620706                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620706                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620706                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620706                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620706                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total           67                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19678808                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19678808                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19678808                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19678808                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19678808                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19678808                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620773                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620773                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620773                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620773                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293713.552239                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293713.552239                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293713.552239                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293713.552239                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293713.552239                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293713.552239                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     12365505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12365505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     12365505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12365505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     12365505                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12365505                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 257614.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 257614.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 257614.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 257614.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 257614.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 257614.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7570                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580940                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7826                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21030.020445                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.658736                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.341264                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889292                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110708                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086153                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701539                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2420                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2420                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787692                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787692                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787692                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787692                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15260                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15260                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          241                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15501                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15501                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15501                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15501                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1372315868                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1372315868                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9740986                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9740986                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1382056854                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1382056854                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1382056854                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1382056854                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803193                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803193                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803193                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803193                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013855                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000343                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000343                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008596                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008596                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008596                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008596                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89928.955963                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89928.955963                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40419.029046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40419.029046                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89159.206116                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89159.206116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89159.206116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89159.206116                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu0.dcache.writebacks::total              970                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7752                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7752                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7931                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7931                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7508                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7570                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7570                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    607511838                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    607511838                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1691087                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1691087                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    609202925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    609202925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    609202925                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    609202925                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004198                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004198                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004198                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004198                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80915.268780                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80915.268780                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27275.596774                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27275.596774                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80475.947820                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80475.947820                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80475.947820                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80475.947820                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.145570                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999749226                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1979701.437624                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.145570                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064336                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804720                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1723968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1723968                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1723968                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1723968                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1723968                       # number of overall hits
system.cpu1.icache.overall_hits::total        1723968                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     19933493                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     19933493                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     19933493                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     19933493                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     19933493                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     19933493                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1724027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1724027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1724027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1724027                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1724027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1724027                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 337855.813559                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 337855.813559                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 337855.813559                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 337855.813559                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 337855.813559                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 337855.813559                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     13317126                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13317126                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     13317126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13317126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     13317126                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13317126                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 309700.604651                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 309700.604651                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 309700.604651                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 309700.604651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 309700.604651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 309700.604651                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4677                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153164100                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4933                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31048.874924                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.774931                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.225069                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878027                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121973                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1158798                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1158798                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       756236                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        756236                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1832                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1915034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1915034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1915034                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1915034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11561                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11561                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11740                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11740                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11740                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11740                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    851334501                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    851334501                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5810911                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5810911                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    857145412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    857145412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    857145412                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    857145412                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1170359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1170359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       756415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       756415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1926774                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1926774                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1926774                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1926774                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009878                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009878                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000237                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000237                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006093                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 73638.482917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73638.482917                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32463.189944                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32463.189944                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 73010.682453                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73010.682453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 73010.682453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73010.682453                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1020                       # number of writebacks
system.cpu1.dcache.writebacks::total             1020                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6940                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6940                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7063                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7063                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4621                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4677                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4677                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    222704128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    222704128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1254407                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1254407                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    223958535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    223958535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    223958535                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    223958535                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002427                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002427                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002427                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48193.925124                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48193.925124                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22400.125000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22400.125000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47885.083387                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47885.083387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47885.083387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47885.083387                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.194736                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003056302                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1970641.064833                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.194736                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058004                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.808004                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1740733                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1740733                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1740733                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1740733                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1740733                       # number of overall hits
system.cpu2.icache.overall_hits::total        1740733                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     23522409                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     23522409                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     23522409                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     23522409                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     23522409                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     23522409                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1740793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1740793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1740793                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1740793                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1740793                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1740793                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 392040.150000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 392040.150000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 392040.150000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 392040.150000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 392040.150000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 392040.150000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15865497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15865497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15865497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15865497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15865497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15865497                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 386963.341463                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 386963.341463                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 386963.341463                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 386963.341463                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 386963.341463                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 386963.341463                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4143                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148247906                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4399                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              33700.365083                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.932394                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.067606                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.859111                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.140889                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1168060                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1168060                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       766637                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        766637                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2104                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2104                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1884                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1884                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1934697                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1934697                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1934697                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1934697                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8010                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8010                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8176                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8176                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8176                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8176                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    427071246                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    427071246                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5659574                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5659574                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    432730820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    432730820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    432730820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    432730820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1176070                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1176070                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       766803                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       766803                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1884                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1884                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1942873                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1942873                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1942873                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1942873                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006811                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006811                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000216                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004208                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004208                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004208                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004208                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53317.259176                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53317.259176                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34093.819277                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34093.819277                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 52926.959393                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52926.959393                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 52926.959393                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52926.959393                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          978                       # number of writebacks
system.cpu2.dcache.writebacks::total              978                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3908                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3908                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          125                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4033                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4033                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4033                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4033                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4102                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4102                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4143                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4143                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4143                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4143                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    175498688                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    175498688                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       992300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       992300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    176490988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    176490988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    176490988                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    176490988                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002132                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002132                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002132                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002132                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 42783.687957                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42783.687957                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24202.439024                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24202.439024                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 42599.804007                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42599.804007                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 42599.804007                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 42599.804007                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.006715                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999758539                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930035.789575                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.006715                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067318                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826934                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1573566                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1573566                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1573566                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1573566                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1573566                       # number of overall hits
system.cpu3.icache.overall_hits::total        1573566                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           66                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           66                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           66                       # number of overall misses
system.cpu3.icache.overall_misses::total           66                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32754681                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32754681                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32754681                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32754681                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32754681                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32754681                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1573632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1573632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1573632                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1573632                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1573632                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1573632                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 496283.045455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 496283.045455                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 496283.045455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 496283.045455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 496283.045455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 496283.045455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     19244743                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     19244743                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     19244743                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     19244743                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     19244743                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     19244743                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 437380.522727                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 437380.522727                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 437380.522727                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 437380.522727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 437380.522727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 437380.522727                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5902                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157482943                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6158                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25573.715979                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.322900                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.677100                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884074                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115926                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1096321                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1096321                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       745051                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        745051                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1990                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1990                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1756                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1756                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1841372                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1841372                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1841372                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1841372                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14645                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14645                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          610                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          610                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15255                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15255                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15255                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15255                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1187096722                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1187096722                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     60085123                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     60085123                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1247181845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1247181845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1247181845                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1247181845                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1110966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1110966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       745661                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       745661                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1856627                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1856627                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1856627                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1856627                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013182                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013182                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000818                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000818                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008217                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008217                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008217                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008217                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81058.157870                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81058.157870                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 98500.201639                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98500.201639                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 81755.610947                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81755.610947                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 81755.610947                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81755.610947                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2174                       # number of writebacks
system.cpu3.dcache.writebacks::total             2174                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8801                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          551                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          551                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9352                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9352                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9352                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9352                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5844                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5844                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5903                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5903                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5903                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5903                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    332565403                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    332565403                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1616598                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1616598                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    334182001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    334182001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    334182001                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    334182001                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005260                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005260                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56907.153149                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56907.153149                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 27399.966102                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27399.966102                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56612.231238                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56612.231238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56612.231238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56612.231238                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
