
se28cp_freertos_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1a0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  0800c350  0800c350  0001c350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c664  0800c664  00020170  2**0
                  CONTENTS
  4 .ARM          00000008  0800c664  0800c664  0001c664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c66c  0800c66c  00020170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c66c  0800c66c  0001c66c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c670  0800c670  0001c670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  0800c674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020170  2**0
                  CONTENTS
 10 .bss          0000ab28  20000170  20000170  00020170  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000ac98  2000ac98  00020170  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001be82  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000460c  00000000  00000000  0003c022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f8  00000000  00000000  00040630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001320  00000000  00000000  00041b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00008668  00000000  00000000  00042e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001918a  00000000  00000000  0004b4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df8e8  00000000  00000000  0006463a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00143f22  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b2c  00000000  00000000  00143f74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c338 	.word	0x0800c338

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	0800c338 	.word	0x0800c338

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <FreeRTOS_CLIRegisterCommand>:


/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
BaseType_t xReturn = pdFAIL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	617b      	str	r3, [r7, #20]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d10a      	bne.n	80005cc <FreeRTOS_CLIRegisterCommand+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005ba:	f383 8811 	msr	BASEPRI, r3
 80005be:	f3bf 8f6f 	isb	sy
 80005c2:	f3bf 8f4f 	dsb	sy
 80005c6:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005c8:	bf00      	nop
 80005ca:	e7fe      	b.n	80005ca <FreeRTOS_CLIRegisterCommand+0x26>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 80005cc:	2008      	movs	r0, #8
 80005ce:	f00a f95b 	bl	800a888 <pvPortMalloc>
 80005d2:	6138      	str	r0, [r7, #16]
	configASSERT( pxNewListItem );
 80005d4:	693b      	ldr	r3, [r7, #16]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d10a      	bne.n	80005f0 <FreeRTOS_CLIRegisterCommand+0x4c>
	__asm volatile
 80005da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005de:	f383 8811 	msr	BASEPRI, r3
 80005e2:	f3bf 8f6f 	isb	sy
 80005e6:	f3bf 8f4f 	dsb	sy
 80005ea:	60bb      	str	r3, [r7, #8]
}
 80005ec:	bf00      	nop
 80005ee:	e7fe      	b.n	80005ee <FreeRTOS_CLIRegisterCommand+0x4a>

	if( pxNewListItem != NULL )
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d012      	beq.n	800061c <FreeRTOS_CLIRegisterCommand+0x78>
	{
		taskENTER_CRITICAL();
 80005f6:	f00a f825 	bl	800a644 <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 80005fa:	693b      	ldr	r3, [r7, #16]
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	2200      	movs	r2, #0
 8000604:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 8000606:	4b08      	ldr	r3, [pc, #32]	; (8000628 <FreeRTOS_CLIRegisterCommand+0x84>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 800060e:	4a06      	ldr	r2, [pc, #24]	; (8000628 <FreeRTOS_CLIRegisterCommand+0x84>)
 8000610:	693b      	ldr	r3, [r7, #16]
 8000612:	6013      	str	r3, [r2, #0]
		}
		taskEXIT_CRITICAL();
 8000614:	f00a f846 	bl	800a6a4 <vPortExitCritical>

		xReturn = pdPASS;
 8000618:	2301      	movs	r3, #1
 800061a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800061c:	697b      	ldr	r3, [r7, #20]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000008 	.word	0x20000008

0800062c <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
 8000638:	2301      	movs	r3, #1
 800063a:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 800063c:	4b3a      	ldr	r3, [pc, #232]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d141      	bne.n	80006c8 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000644:	4b38      	ldr	r3, [pc, #224]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000646:	4a39      	ldr	r2, [pc, #228]	; (800072c <FreeRTOS_CLIProcessCommand+0x100>)
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	e037      	b.n	80006bc <FreeRTOS_CLIProcessCommand+0x90>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 800064c:	4b36      	ldr	r3, [pc, #216]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
 8000656:	69b8      	ldr	r0, [r7, #24]
 8000658:	f7ff fdca 	bl	80001f0 <strlen>
 800065c:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 800065e:	697a      	ldr	r2, [r7, #20]
 8000660:	69b9      	ldr	r1, [r7, #24]
 8000662:	68f8      	ldr	r0, [r7, #12]
 8000664:	f00b faa6 	bl	800bbb4 <strncmp>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d121      	bne.n	80006b2 <FreeRTOS_CLIProcessCommand+0x86>
			{
				if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b20      	cmp	r3, #32
 8000678:	d005      	beq.n	8000686 <FreeRTOS_CLIProcessCommand+0x5a>
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	4413      	add	r3, r2
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d115      	bne.n	80006b2 <FreeRTOS_CLIProcessCommand+0x86>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 8000686:	4b28      	ldr	r3, [pc, #160]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000690:	2b00      	cmp	r3, #0
 8000692:	db18      	blt.n	80006c6 <FreeRTOS_CLIProcessCommand+0x9a>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 8000694:	68f8      	ldr	r0, [r7, #12]
 8000696:	f000 f87d 	bl	8000794 <prvGetNumberOfParameters>
 800069a:	4603      	mov	r3, r0
 800069c:	461a      	mov	r2, r3
 800069e:	4b22      	ldr	r3, [pc, #136]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d00c      	beq.n	80006c6 <FreeRTOS_CLIProcessCommand+0x9a>
						{
							xReturn = pdFALSE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 80006b0:	e009      	b.n	80006c6 <FreeRTOS_CLIProcessCommand+0x9a>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	4a1b      	ldr	r2, [pc, #108]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d1c3      	bne.n	800064c <FreeRTOS_CLIProcessCommand+0x20>
 80006c4:	e000      	b.n	80006c8 <FreeRTOS_CLIProcessCommand+0x9c>
					break;
 80006c6:	bf00      	nop
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 80006c8:	4b17      	ldr	r3, [pc, #92]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d00b      	beq.n	80006e8 <FreeRTOS_CLIProcessCommand+0xbc>
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d108      	bne.n	80006e8 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	4915      	ldr	r1, [pc, #84]	; (8000730 <FreeRTOS_CLIProcessCommand+0x104>)
 80006da:	68b8      	ldr	r0, [r7, #8]
 80006dc:	f00b fa7e 	bl	800bbdc <strncpy>
		pxCommand = NULL;
 80006e0:	4b11      	ldr	r3, [pc, #68]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	e01a      	b.n	800071e <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 80006e8:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d00f      	beq.n	8000710 <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 80006f0:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	689b      	ldr	r3, [r3, #8]
 80006f8:	68fa      	ldr	r2, [r7, #12]
 80006fa:	6879      	ldr	r1, [r7, #4]
 80006fc:	68b8      	ldr	r0, [r7, #8]
 80006fe:	4798      	blx	r3
 8000700:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d10a      	bne.n	800071e <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 8000708:	4b07      	ldr	r3, [pc, #28]	; (8000728 <FreeRTOS_CLIProcessCommand+0xfc>)
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	e006      	b.n	800071e <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	4908      	ldr	r1, [pc, #32]	; (8000734 <FreeRTOS_CLIProcessCommand+0x108>)
 8000714:	68b8      	ldr	r0, [r7, #8]
 8000716:	f00b fa61 	bl	800bbdc <strncpy>
		xReturn = pdFALSE;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 800071e:	69fb      	ldr	r3, [r7, #28]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	2000018c 	.word	0x2000018c
 800072c:	20000000 	.word	0x20000000
 8000730:	0800c388 	.word	0x0800c388
 8000734:	0800c3e0 	.word	0x0800c3e0

08000738 <prvHelpCommand>:
	return pcReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b086      	sub	sp, #24
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 8000744:	4b11      	ldr	r3, [pc, #68]	; (800078c <prvHelpCommand+0x54>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d102      	bne.n	8000752 <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <prvHelpCommand+0x54>)
 800074e:	4a10      	ldr	r2, [pc, #64]	; (8000790 <prvHelpCommand+0x58>)
 8000750:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <prvHelpCommand+0x54>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	4619      	mov	r1, r3
 800075e:	68f8      	ldr	r0, [r7, #12]
 8000760:	f00b fa3c 	bl	800bbdc <strncpy>
	pxCommand = pxCommand->pxNext;
 8000764:	4b09      	ldr	r3, [pc, #36]	; (800078c <prvHelpCommand+0x54>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	4a08      	ldr	r2, [pc, #32]	; (800078c <prvHelpCommand+0x54>)
 800076c:	6013      	str	r3, [r2, #0]

	if( pxCommand == NULL )
 800076e:	4b07      	ldr	r3, [pc, #28]	; (800078c <prvHelpCommand+0x54>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d102      	bne.n	800077c <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]
 800077a:	e001      	b.n	8000780 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 800077c:	2301      	movs	r3, #1
 800077e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8000780:	697b      	ldr	r3, [r7, #20]
}
 8000782:	4618      	mov	r0, r3
 8000784:	3718      	adds	r7, #24
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000190 	.word	0x20000190
 8000790:	20000000 	.word	0x20000000

08000794 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 800079c:	2300      	movs	r3, #0
 800079e:	73fb      	strb	r3, [r7, #15]
BaseType_t xLastCharacterWasSpace = pdFALSE;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 80007a4:	e014      	b.n	80007d0 <prvGetNumberOfParameters+0x3c>
	{
		if( ( *pcCommandString ) == ' ' )
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b20      	cmp	r3, #32
 80007ac:	d10b      	bne.n	80007c6 <prvGetNumberOfParameters+0x32>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d00a      	beq.n	80007ca <prvGetNumberOfParameters+0x36>
			{
				cParameters++;
 80007b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	3301      	adds	r3, #1
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 80007c0:	2301      	movs	r3, #1
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	e001      	b.n	80007ca <prvGetNumberOfParameters+0x36>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 80007c6:	2300      	movs	r3, #0
 80007c8:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	3301      	adds	r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d1e6      	bne.n	80007a6 <prvGetNumberOfParameters+0x12>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d105      	bne.n	80007ea <prvGetNumberOfParameters+0x56>
	{
		cParameters--;
 80007de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	3b01      	subs	r3, #1
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 80007ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
	...

080007fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000800:	f000 fa68 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000804:	f000 f816 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000808:	f000 f87e 	bl	8000908 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800080c:	f006 f906 	bl	8006a1c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000810:	4a05      	ldr	r2, [pc, #20]	; (8000828 <main+0x2c>)
 8000812:	2100      	movs	r1, #0
 8000814:	4805      	ldr	r0, [pc, #20]	; (800082c <main+0x30>)
 8000816:	f006 f94b 	bl	8006ab0 <osThreadNew>
 800081a:	4603      	mov	r3, r0
 800081c:	4a04      	ldr	r2, [pc, #16]	; (8000830 <main+0x34>)
 800081e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000820:	f006 f920 	bl	8006a64 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000824:	e7fe      	b.n	8000824 <main+0x28>
 8000826:	bf00      	nop
 8000828:	0800c57c 	.word	0x0800c57c
 800082c:	08000a39 	.word	0x08000a39
 8000830:	20000194 	.word	0x20000194

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b094      	sub	sp, #80	; 0x50
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0320 	add.w	r3, r7, #32
 800083e:	2230      	movs	r2, #48	; 0x30
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f00b f878 	bl	800b938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	4b28      	ldr	r3, [pc, #160]	; (8000900 <SystemClock_Config+0xcc>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000860:	4a27      	ldr	r2, [pc, #156]	; (8000900 <SystemClock_Config+0xcc>)
 8000862:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000866:	6413      	str	r3, [r2, #64]	; 0x40
 8000868:	4b25      	ldr	r3, [pc, #148]	; (8000900 <SystemClock_Config+0xcc>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000874:	2300      	movs	r3, #0
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	4b22      	ldr	r3, [pc, #136]	; (8000904 <SystemClock_Config+0xd0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000880:	4a20      	ldr	r2, [pc, #128]	; (8000904 <SystemClock_Config+0xd0>)
 8000882:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	4b1e      	ldr	r3, [pc, #120]	; (8000904 <SystemClock_Config+0xd0>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000894:	2301      	movs	r3, #1
 8000896:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000898:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089e:	2302      	movs	r3, #2
 80008a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008a8:	2304      	movs	r3, #4
 80008aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80008ac:	2348      	movs	r3, #72	; 0x48
 80008ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008b0:	2302      	movs	r3, #2
 80008b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80008b4:	2303      	movs	r3, #3
 80008b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b8:	f107 0320 	add.w	r3, r7, #32
 80008bc:	4618      	mov	r0, r3
 80008be:	f001 fff3 	bl	80028a8 <HAL_RCC_OscConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80008c8:	f000 f932 	bl	8000b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008cc:	230f      	movs	r3, #15
 80008ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d0:	2302      	movs	r3, #2
 80008d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e2:	f107 030c 	add.w	r3, r7, #12
 80008e6:	2102      	movs	r1, #2
 80008e8:	4618      	mov	r0, r3
 80008ea:	f002 fa55 	bl	8002d98 <HAL_RCC_ClockConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008f4:	f000 f91c 	bl	8000b30 <Error_Handler>
  }
}
 80008f8:	bf00      	nop
 80008fa:	3750      	adds	r7, #80	; 0x50
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	40007000 	.word	0x40007000

08000908 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	; 0x28
 800090c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	4b27      	ldr	r3, [pc, #156]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	4a26      	ldr	r2, [pc, #152]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800092c:	6313      	str	r3, [r2, #48]	; 0x30
 800092e:	4b24      	ldr	r3, [pc, #144]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	4a1f      	ldr	r2, [pc, #124]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6313      	str	r3, [r2, #48]	; 0x30
 800094a:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <MX_GPIO_Init+0xb8>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <MX_GPIO_Init+0xb8>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a18      	ldr	r2, [pc, #96]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000960:	f043 0302 	orr.w	r3, r3, #2
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	607b      	str	r3, [r7, #4]
 8000976:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a11      	ldr	r2, [pc, #68]	; (80009c0 <MX_GPIO_Init+0xb8>)
 800097c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <MX_GPIO_Init+0xb8>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GREEN_LED_Pin|GPIO_PIN_14, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000994:	480b      	ldr	r0, [pc, #44]	; (80009c4 <MX_GPIO_Init+0xbc>)
 8000996:	f000 fcf1 	bl	800137c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GREEN_LED_Pin PG14 */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|GPIO_PIN_14;
 800099a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800099e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	2301      	movs	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	4619      	mov	r1, r3
 80009b2:	4804      	ldr	r0, [pc, #16]	; (80009c4 <MX_GPIO_Init+0xbc>)
 80009b4:	f000 fb36 	bl	8001024 <HAL_GPIO_Init>

}
 80009b8:	bf00      	nop
 80009ba:	3728      	adds	r7, #40	; 0x28
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40021800 	.word	0x40021800

080009c8 <prvTaskStatsCommand>:
/* USER CODE BEGIN 4 */
void init_usb_rtos_obj(void);
uint8_t buffer[128];
uint32_t len = 0;
static BaseType_t prvTaskStatsCommand(char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
  (void)xWriteBufferLen;
  vTaskList("Tasks");
 80009d4:	4803      	ldr	r0, [pc, #12]	; (80009e4 <prvTaskStatsCommand+0x1c>)
 80009d6:	f008 fe93 	bl	8009700 <vTaskList>
  return pdFALSE;
 80009da:	2300      	movs	r3, #0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	0800c450 	.word	0x0800c450

080009e8 <prvTaskStatsTexto>:

static BaseType_t prvTaskStatsTexto(char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString)
{
 80009e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  strcpy(pcWriteBuffer, (char *)"Isto é apenas um teste, testando 1 2 3...\r\n");
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	4a0f      	ldr	r2, [pc, #60]	; (8000a34 <prvTaskStatsTexto+0x4c>)
 80009f8:	4614      	mov	r4, r2
 80009fa:	469c      	mov	ip, r3
 80009fc:	f104 0e20 	add.w	lr, r4, #32
 8000a00:	4665      	mov	r5, ip
 8000a02:	4626      	mov	r6, r4
 8000a04:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a06:	6028      	str	r0, [r5, #0]
 8000a08:	6069      	str	r1, [r5, #4]
 8000a0a:	60aa      	str	r2, [r5, #8]
 8000a0c:	60eb      	str	r3, [r5, #12]
 8000a0e:	3410      	adds	r4, #16
 8000a10:	f10c 0c10 	add.w	ip, ip, #16
 8000a14:	4574      	cmp	r4, lr
 8000a16:	d1f3      	bne.n	8000a00 <prvTaskStatsTexto+0x18>
 8000a18:	4665      	mov	r5, ip
 8000a1a:	4623      	mov	r3, r4
 8000a1c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a1e:	6028      	str	r0, [r5, #0]
 8000a20:	6069      	str	r1, [r5, #4]
 8000a22:	60aa      	str	r2, [r5, #8]
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	732b      	strb	r3, [r5, #12]
  return pdFALSE;
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a32:	bf00      	nop
 8000a34:	0800c458 	.word	0x0800c458

08000a38 <StartDefaultTask>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b0a4      	sub	sp, #144	; 0x90
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000a40:	f00a f90c 	bl	800ac5c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  init_usb_rtos_obj();
 8000a44:	f00a fa54 	bl	800aef0 <init_usb_rtos_obj>
  uint8_t data[128];
  FreeRTOS_CLIRegisterCommand( &xTasksCommand );
 8000a48:	4834      	ldr	r0, [pc, #208]	; (8000b1c <StartDefaultTask+0xe4>)
 8000a4a:	f7ff fdab 	bl	80005a4 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksTexto );
 8000a4e:	4834      	ldr	r0, [pc, #208]	; (8000b20 <StartDefaultTask+0xe8>)
 8000a50:	f7ff fda8 	bl	80005a4 <FreeRTOS_CLIRegisterCommand>
  BaseType_t xMoreDataToFollow;
  static uint8_t pcOutputString[ MAX_OUTPUT_LENGTH ], pcInputString[ MAX_INPUT_LENGTH ];
  int8_t cInputIndex = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Infinite loop */
  for(;;){
	  receive_usb_data(data, 128, portMAX_DELAY);
 8000a5a:	f107 0308 	add.w	r3, r7, #8
 8000a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8000a62:	2180      	movs	r1, #128	; 0x80
 8000a64:	4618      	mov	r0, r3
 8000a66:	f00a fa85 	bl	800af74 <receive_usb_data>
	  	        //FreeRTOS_read( xConsole, &data, sizeof( data ) );

	  if( data[0] == '\r'){
 8000a6a:	7a3b      	ldrb	r3, [r7, #8]
 8000a6c:	2b0d      	cmp	r3, #13
 8000a6e:	d123      	bne.n	8000ab8 <StartDefaultTask+0x80>
		  (void)queue_print_usb("\r\n", strlen( "\r\n" ),portMAX_DELAY);
 8000a70:	f04f 32ff 	mov.w	r2, #4294967295
 8000a74:	2102      	movs	r1, #2
 8000a76:	482b      	ldr	r0, [pc, #172]	; (8000b24 <StartDefaultTask+0xec>)
 8000a78:	f00a fa90 	bl	800af9c <queue_print_usb>
		  do{
			  xMoreDataToFollow = FreeRTOS_CLIProcessCommand(pcInputString,pcOutputString,MAX_OUTPUT_LENGTH);
 8000a7c:	2264      	movs	r2, #100	; 0x64
 8000a7e:	492a      	ldr	r1, [pc, #168]	; (8000b28 <StartDefaultTask+0xf0>)
 8000a80:	482a      	ldr	r0, [pc, #168]	; (8000b2c <StartDefaultTask+0xf4>)
 8000a82:	f7ff fdd3 	bl	800062c <FreeRTOS_CLIProcessCommand>
 8000a86:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			  (void)queue_print_usb(pcOutputString, (int)strlen( pcOutputString ),portMAX_DELAY);
 8000a8a:	4827      	ldr	r0, [pc, #156]	; (8000b28 <StartDefaultTask+0xf0>)
 8000a8c:	f7ff fbb0 	bl	80001f0 <strlen>
 8000a90:	4603      	mov	r3, r0
 8000a92:	f04f 32ff 	mov.w	r2, #4294967295
 8000a96:	4619      	mov	r1, r3
 8000a98:	4823      	ldr	r0, [pc, #140]	; (8000b28 <StartDefaultTask+0xf0>)
 8000a9a:	f00a fa7f 	bl	800af9c <queue_print_usb>
		  } while( xMoreDataToFollow != pdFALSE );
 8000a9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d1ea      	bne.n	8000a7c <StartDefaultTask+0x44>
	  	            cInputIndex = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	  	            memset( pcInputString, 0x00, MAX_INPUT_LENGTH );
 8000aac:	2232      	movs	r2, #50	; 0x32
 8000aae:	2100      	movs	r1, #0
 8000ab0:	481e      	ldr	r0, [pc, #120]	; (8000b2c <StartDefaultTask+0xf4>)
 8000ab2:	f00a ff41 	bl	800b938 <memset>
 8000ab6:	e7d0      	b.n	8000a5a <StartDefaultTask+0x22>
	  }
	  else{
		  if( data == '\n' ){
 8000ab8:	f107 0308 	add.w	r3, r7, #8
 8000abc:	2b0a      	cmp	r3, #10
 8000abe:	d0cc      	beq.n	8000a5a <StartDefaultTask+0x22>
	  	                /* Ignore carriage returns. */
			  }
		  else if( data == '\b' ){
 8000ac0:	f107 0308 	add.w	r3, r7, #8
 8000ac4:	2b08      	cmp	r3, #8
 8000ac6:	d110      	bne.n	8000aea <StartDefaultTask+0xb2>
			  if( cInputIndex > 0 ){
 8000ac8:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	ddc4      	ble.n	8000a5a <StartDefaultTask+0x22>
				  cInputIndex--;
 8000ad0:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				  pcInputString[ cInputIndex ] = '\0';
 8000ade:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8000ae2:	4a12      	ldr	r2, [pc, #72]	; (8000b2c <StartDefaultTask+0xf4>)
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	54d1      	strb	r1, [r2, r3]
 8000ae8:	e7b7      	b.n	8000a5a <StartDefaultTask+0x22>
			  }
		  }
		  else{
			  if( cInputIndex < MAX_INPUT_LENGTH ){
 8000aea:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8000aee:	2b31      	cmp	r3, #49	; 0x31
 8000af0:	dcb3      	bgt.n	8000a5a <StartDefaultTask+0x22>
				  pcInputString[ cInputIndex ] = data[0];
 8000af2:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8000af6:	7a39      	ldrb	r1, [r7, #8]
 8000af8:	4a0c      	ldr	r2, [pc, #48]	; (8000b2c <StartDefaultTask+0xf4>)
 8000afa:	54d1      	strb	r1, [r2, r3]
				  cInputIndex++;
 8000afc:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	3301      	adds	r3, #1
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				  (void)queue_print_usb(&data, 1,portMAX_DELAY);
 8000b0a:	f107 0308 	add.w	r3, r7, #8
 8000b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8000b12:	2101      	movs	r1, #1
 8000b14:	4618      	mov	r0, r3
 8000b16:	f00a fa41 	bl	800af9c <queue_print_usb>
	  receive_usb_data(data, 128, portMAX_DELAY);
 8000b1a:	e79e      	b.n	8000a5a <StartDefaultTask+0x22>
 8000b1c:	0800c5a0 	.word	0x0800c5a0
 8000b20:	0800c5b0 	.word	0x0800c5b0
 8000b24:	0800c4ec 	.word	0x0800c4ec
 8000b28:	200001cc 	.word	0x200001cc
 8000b2c:	20000198 	.word	0x20000198

08000b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b34:	b672      	cpsid	i
}
 8000b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <Error_Handler+0x8>
	...

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <HAL_MspInit+0x54>)
 8000b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b4a:	4a11      	ldr	r2, [pc, #68]	; (8000b90 <HAL_MspInit+0x54>)
 8000b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b50:	6453      	str	r3, [r2, #68]	; 0x44
 8000b52:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <HAL_MspInit+0x54>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	603b      	str	r3, [r7, #0]
 8000b62:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <HAL_MspInit+0x54>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b66:	4a0a      	ldr	r2, [pc, #40]	; (8000b90 <HAL_MspInit+0x54>)
 8000b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <HAL_MspInit+0x54>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b76:	603b      	str	r3, [r7, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	210f      	movs	r1, #15
 8000b7e:	f06f 0001 	mvn.w	r0, #1
 8000b82:	f000 fa18 	bl	8000fb6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40023800 	.word	0x40023800

08000b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <NMI_Handler+0x4>

08000b9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9e:	e7fe      	b.n	8000b9e <HardFault_Handler+0x4>

08000ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <MemManage_Handler+0x4>

08000ba6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc4:	f000 f8d8 	bl	8000d78 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000bc8:	f008 fbfe 	bl	80093c8 <xTaskGetSchedulerState>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d001      	beq.n	8000bd6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000bd2:	f009 fdc9 	bl	800a768 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <OTG_HS_IRQHandler+0x10>)
 8000be2:	f000 fd34 	bl	800164e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000a55c 	.word	0x2000a55c

08000bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf8:	4a14      	ldr	r2, [pc, #80]	; (8000c4c <_sbrk+0x5c>)
 8000bfa:	4b15      	ldr	r3, [pc, #84]	; (8000c50 <_sbrk+0x60>)
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c04:	4b13      	ldr	r3, [pc, #76]	; (8000c54 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d102      	bne.n	8000c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	; (8000c54 <_sbrk+0x64>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	; (8000c58 <_sbrk+0x68>)
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c12:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <_sbrk+0x64>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4413      	add	r3, r2
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d207      	bcs.n	8000c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c20:	f00a fe50 	bl	800b8c4 <__errno>
 8000c24:	4603      	mov	r3, r0
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2e:	e009      	b.n	8000c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c30:	4b08      	ldr	r3, [pc, #32]	; (8000c54 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c36:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <_sbrk+0x64>)
 8000c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c42:	68fb      	ldr	r3, [r7, #12]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20030000 	.word	0x20030000
 8000c50:	00000400 	.word	0x00000400
 8000c54:	20000230 	.word	0x20000230
 8000c58:	2000ac98 	.word	0x2000ac98

08000c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <SystemInit+0x20>)
 8000c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <SystemInit+0x20>)
 8000c68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000c80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cb8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c84:	480d      	ldr	r0, [pc, #52]	; (8000cbc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c86:	490e      	ldr	r1, [pc, #56]	; (8000cc0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c88:	4a0e      	ldr	r2, [pc, #56]	; (8000cc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c8c:	e002      	b.n	8000c94 <LoopCopyDataInit>

08000c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c92:	3304      	adds	r3, #4

08000c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c98:	d3f9      	bcc.n	8000c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9a:	4a0b      	ldr	r2, [pc, #44]	; (8000cc8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c9c:	4c0b      	ldr	r4, [pc, #44]	; (8000ccc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca0:	e001      	b.n	8000ca6 <LoopFillZerobss>

08000ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca4:	3204      	adds	r2, #4

08000ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca8:	d3fb      	bcc.n	8000ca2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000caa:	f7ff ffd7 	bl	8000c5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cae:	f00a fe0f 	bl	800b8d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cb2:	f7ff fda3 	bl	80007fc <main>
  bx  lr    
 8000cb6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000cb8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8000cc4:	0800c674 	.word	0x0800c674
  ldr r2, =_sbss
 8000cc8:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8000ccc:	2000ac98 	.word	0x2000ac98

08000cd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd8:	4b0e      	ldr	r3, [pc, #56]	; (8000d14 <HAL_Init+0x40>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a0d      	ldr	r2, [pc, #52]	; (8000d14 <HAL_Init+0x40>)
 8000cde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ce2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce4:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <HAL_Init+0x40>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <HAL_Init+0x40>)
 8000cea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <HAL_Init+0x40>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a07      	ldr	r2, [pc, #28]	; (8000d14 <HAL_Init+0x40>)
 8000cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cfc:	2003      	movs	r0, #3
 8000cfe:	f000 f94f 	bl	8000fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d02:	200f      	movs	r0, #15
 8000d04:	f000 f808 	bl	8000d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d08:	f7ff ff18 	bl	8000b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40023c00 	.word	0x40023c00

08000d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d20:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_InitTick+0x54>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <HAL_InitTick+0x58>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d36:	4618      	mov	r0, r3
 8000d38:	f000 f967 	bl	800100a <HAL_SYSTICK_Config>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e00e      	b.n	8000d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2b0f      	cmp	r3, #15
 8000d4a:	d80a      	bhi.n	8000d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	f04f 30ff 	mov.w	r0, #4294967295
 8000d54:	f000 f92f 	bl	8000fb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d58:	4a06      	ldr	r2, [pc, #24]	; (8000d74 <HAL_InitTick+0x5c>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e000      	b.n	8000d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	2000000c 	.word	0x2000000c
 8000d70:	20000014 	.word	0x20000014
 8000d74:	20000010 	.word	0x20000010

08000d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_IncTick+0x20>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <HAL_IncTick+0x24>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4413      	add	r3, r2
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <HAL_IncTick+0x24>)
 8000d8a:	6013      	str	r3, [r2, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	20000014 	.word	0x20000014
 8000d9c:	20000234 	.word	0x20000234

08000da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return uwTick;
 8000da4:	4b03      	ldr	r3, [pc, #12]	; (8000db4 <HAL_GetTick+0x14>)
 8000da6:	681b      	ldr	r3, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000234 	.word	0x20000234

08000db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dc0:	f7ff ffee 	bl	8000da0 <HAL_GetTick>
 8000dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dd0:	d005      	beq.n	8000dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <HAL_Delay+0x44>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dde:	bf00      	nop
 8000de0:	f7ff ffde 	bl	8000da0 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d8f7      	bhi.n	8000de0 <HAL_Delay+0x28>
  {
  }
}
 8000df0:	bf00      	nop
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000014 	.word	0x20000014

08000e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e10:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e32:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	60d3      	str	r3, [r2, #12]
}
 8000e38:	bf00      	nop
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <__NVIC_GetPriorityGrouping+0x18>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	f003 0307 	and.w	r3, r3, #7
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db0b      	blt.n	8000e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	f003 021f 	and.w	r2, r3, #31
 8000e7c:	4907      	ldr	r1, [pc, #28]	; (8000e9c <__NVIC_EnableIRQ+0x38>)
 8000e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e82:	095b      	lsrs	r3, r3, #5
 8000e84:	2001      	movs	r0, #1
 8000e86:	fa00 f202 	lsl.w	r2, r0, r2
 8000e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000e100 	.word	0xe000e100

08000ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	6039      	str	r1, [r7, #0]
 8000eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	db0a      	blt.n	8000eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	b2da      	uxtb	r2, r3
 8000eb8:	490c      	ldr	r1, [pc, #48]	; (8000eec <__NVIC_SetPriority+0x4c>)
 8000eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebe:	0112      	lsls	r2, r2, #4
 8000ec0:	b2d2      	uxtb	r2, r2
 8000ec2:	440b      	add	r3, r1
 8000ec4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec8:	e00a      	b.n	8000ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	4908      	ldr	r1, [pc, #32]	; (8000ef0 <__NVIC_SetPriority+0x50>)
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	f003 030f 	and.w	r3, r3, #15
 8000ed6:	3b04      	subs	r3, #4
 8000ed8:	0112      	lsls	r2, r2, #4
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	440b      	add	r3, r1
 8000ede:	761a      	strb	r2, [r3, #24]
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000e100 	.word	0xe000e100
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b089      	sub	sp, #36	; 0x24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	f1c3 0307 	rsb	r3, r3, #7
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	bf28      	it	cs
 8000f12:	2304      	movcs	r3, #4
 8000f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	3304      	adds	r3, #4
 8000f1a:	2b06      	cmp	r3, #6
 8000f1c:	d902      	bls.n	8000f24 <NVIC_EncodePriority+0x30>
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	3b03      	subs	r3, #3
 8000f22:	e000      	b.n	8000f26 <NVIC_EncodePriority+0x32>
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f28:	f04f 32ff 	mov.w	r2, #4294967295
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43da      	mvns	r2, r3
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	401a      	ands	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	fa01 f303 	lsl.w	r3, r1, r3
 8000f46:	43d9      	mvns	r1, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	4313      	orrs	r3, r2
         );
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3724      	adds	r7, #36	; 0x24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f6c:	d301      	bcc.n	8000f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e00f      	b.n	8000f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f72:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <SysTick_Config+0x40>)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f7a:	210f      	movs	r1, #15
 8000f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f80:	f7ff ff8e 	bl	8000ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f84:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <SysTick_Config+0x40>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f8a:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <SysTick_Config+0x40>)
 8000f8c:	2207      	movs	r2, #7
 8000f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f90:	2300      	movs	r3, #0
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	e000e010 	.word	0xe000e010

08000fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f7ff ff29 	bl	8000e00 <__NVIC_SetPriorityGrouping>
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b086      	sub	sp, #24
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607a      	str	r2, [r7, #4]
 8000fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fc8:	f7ff ff3e 	bl	8000e48 <__NVIC_GetPriorityGrouping>
 8000fcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	68b9      	ldr	r1, [r7, #8]
 8000fd2:	6978      	ldr	r0, [r7, #20]
 8000fd4:	f7ff ff8e 	bl	8000ef4 <NVIC_EncodePriority>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fde:	4611      	mov	r1, r2
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ff5d 	bl	8000ea0 <__NVIC_SetPriority>
}
 8000fe6:	bf00      	nop
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff31 	bl	8000e64 <__NVIC_EnableIRQ>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b082      	sub	sp, #8
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ffa2 	bl	8000f5c <SysTick_Config>
 8001018:	4603      	mov	r3, r0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001024:	b480      	push	{r7}
 8001026:	b089      	sub	sp, #36	; 0x24
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001036:	2300      	movs	r3, #0
 8001038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800103a:	2300      	movs	r3, #0
 800103c:	61fb      	str	r3, [r7, #28]
 800103e:	e177      	b.n	8001330 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001040:	2201      	movs	r2, #1
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	697a      	ldr	r2, [r7, #20]
 8001050:	4013      	ands	r3, r2
 8001052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	429a      	cmp	r2, r3
 800105a:	f040 8166 	bne.w	800132a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	2b01      	cmp	r3, #1
 8001068:	d005      	beq.n	8001076 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001072:	2b02      	cmp	r3, #2
 8001074:	d130      	bne.n	80010d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	2203      	movs	r2, #3
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4013      	ands	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	68da      	ldr	r2, [r3, #12]
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ac:	2201      	movs	r2, #1
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	091b      	lsrs	r3, r3, #4
 80010c2:	f003 0201 	and.w	r2, r3, #1
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0303 	and.w	r3, r3, #3
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d017      	beq.n	8001114 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	2203      	movs	r2, #3
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4313      	orrs	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	2b02      	cmp	r3, #2
 800111e:	d123      	bne.n	8001168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	08da      	lsrs	r2, r3, #3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3208      	adds	r2, #8
 8001128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800112c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	f003 0307 	and.w	r3, r3, #7
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	220f      	movs	r2, #15
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	43db      	mvns	r3, r3
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4013      	ands	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	691a      	ldr	r2, [r3, #16]
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4313      	orrs	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	08da      	lsrs	r2, r3, #3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3208      	adds	r2, #8
 8001162:	69b9      	ldr	r1, [r7, #24]
 8001164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f003 0203 	and.w	r2, r3, #3
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4313      	orrs	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	f000 80c0 	beq.w	800132a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	4b66      	ldr	r3, [pc, #408]	; (8001348 <HAL_GPIO_Init+0x324>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b2:	4a65      	ldr	r2, [pc, #404]	; (8001348 <HAL_GPIO_Init+0x324>)
 80011b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011b8:	6453      	str	r3, [r2, #68]	; 0x44
 80011ba:	4b63      	ldr	r3, [pc, #396]	; (8001348 <HAL_GPIO_Init+0x324>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011c6:	4a61      	ldr	r2, [pc, #388]	; (800134c <HAL_GPIO_Init+0x328>)
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	089b      	lsrs	r3, r3, #2
 80011cc:	3302      	adds	r3, #2
 80011ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	f003 0303 	and.w	r3, r3, #3
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	220f      	movs	r2, #15
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a58      	ldr	r2, [pc, #352]	; (8001350 <HAL_GPIO_Init+0x32c>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d037      	beq.n	8001262 <HAL_GPIO_Init+0x23e>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a57      	ldr	r2, [pc, #348]	; (8001354 <HAL_GPIO_Init+0x330>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d031      	beq.n	800125e <HAL_GPIO_Init+0x23a>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a56      	ldr	r2, [pc, #344]	; (8001358 <HAL_GPIO_Init+0x334>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d02b      	beq.n	800125a <HAL_GPIO_Init+0x236>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a55      	ldr	r2, [pc, #340]	; (800135c <HAL_GPIO_Init+0x338>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d025      	beq.n	8001256 <HAL_GPIO_Init+0x232>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a54      	ldr	r2, [pc, #336]	; (8001360 <HAL_GPIO_Init+0x33c>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d01f      	beq.n	8001252 <HAL_GPIO_Init+0x22e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a53      	ldr	r2, [pc, #332]	; (8001364 <HAL_GPIO_Init+0x340>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d019      	beq.n	800124e <HAL_GPIO_Init+0x22a>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a52      	ldr	r2, [pc, #328]	; (8001368 <HAL_GPIO_Init+0x344>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d013      	beq.n	800124a <HAL_GPIO_Init+0x226>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a51      	ldr	r2, [pc, #324]	; (800136c <HAL_GPIO_Init+0x348>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d00d      	beq.n	8001246 <HAL_GPIO_Init+0x222>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a50      	ldr	r2, [pc, #320]	; (8001370 <HAL_GPIO_Init+0x34c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d007      	beq.n	8001242 <HAL_GPIO_Init+0x21e>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a4f      	ldr	r2, [pc, #316]	; (8001374 <HAL_GPIO_Init+0x350>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d101      	bne.n	800123e <HAL_GPIO_Init+0x21a>
 800123a:	2309      	movs	r3, #9
 800123c:	e012      	b.n	8001264 <HAL_GPIO_Init+0x240>
 800123e:	230a      	movs	r3, #10
 8001240:	e010      	b.n	8001264 <HAL_GPIO_Init+0x240>
 8001242:	2308      	movs	r3, #8
 8001244:	e00e      	b.n	8001264 <HAL_GPIO_Init+0x240>
 8001246:	2307      	movs	r3, #7
 8001248:	e00c      	b.n	8001264 <HAL_GPIO_Init+0x240>
 800124a:	2306      	movs	r3, #6
 800124c:	e00a      	b.n	8001264 <HAL_GPIO_Init+0x240>
 800124e:	2305      	movs	r3, #5
 8001250:	e008      	b.n	8001264 <HAL_GPIO_Init+0x240>
 8001252:	2304      	movs	r3, #4
 8001254:	e006      	b.n	8001264 <HAL_GPIO_Init+0x240>
 8001256:	2303      	movs	r3, #3
 8001258:	e004      	b.n	8001264 <HAL_GPIO_Init+0x240>
 800125a:	2302      	movs	r3, #2
 800125c:	e002      	b.n	8001264 <HAL_GPIO_Init+0x240>
 800125e:	2301      	movs	r3, #1
 8001260:	e000      	b.n	8001264 <HAL_GPIO_Init+0x240>
 8001262:	2300      	movs	r3, #0
 8001264:	69fa      	ldr	r2, [r7, #28]
 8001266:	f002 0203 	and.w	r2, r2, #3
 800126a:	0092      	lsls	r2, r2, #2
 800126c:	4093      	lsls	r3, r2
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4313      	orrs	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001274:	4935      	ldr	r1, [pc, #212]	; (800134c <HAL_GPIO_Init+0x328>)
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	089b      	lsrs	r3, r3, #2
 800127a:	3302      	adds	r3, #2
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001282:	4b3d      	ldr	r3, [pc, #244]	; (8001378 <HAL_GPIO_Init+0x354>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	43db      	mvns	r3, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4013      	ands	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012a6:	4a34      	ldr	r2, [pc, #208]	; (8001378 <HAL_GPIO_Init+0x354>)
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <HAL_GPIO_Init+0x354>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012d0:	4a29      	ldr	r2, [pc, #164]	; (8001378 <HAL_GPIO_Init+0x354>)
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012d6:	4b28      	ldr	r3, [pc, #160]	; (8001378 <HAL_GPIO_Init+0x354>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	43db      	mvns	r3, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4013      	ands	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d003      	beq.n	80012fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012fa:	4a1f      	ldr	r2, [pc, #124]	; (8001378 <HAL_GPIO_Init+0x354>)
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001300:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <HAL_GPIO_Init+0x354>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	43db      	mvns	r3, r3
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4013      	ands	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	4313      	orrs	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001324:	4a14      	ldr	r2, [pc, #80]	; (8001378 <HAL_GPIO_Init+0x354>)
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	3301      	adds	r3, #1
 800132e:	61fb      	str	r3, [r7, #28]
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	2b0f      	cmp	r3, #15
 8001334:	f67f ae84 	bls.w	8001040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3724      	adds	r7, #36	; 0x24
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40023800 	.word	0x40023800
 800134c:	40013800 	.word	0x40013800
 8001350:	40020000 	.word	0x40020000
 8001354:	40020400 	.word	0x40020400
 8001358:	40020800 	.word	0x40020800
 800135c:	40020c00 	.word	0x40020c00
 8001360:	40021000 	.word	0x40021000
 8001364:	40021400 	.word	0x40021400
 8001368:	40021800 	.word	0x40021800
 800136c:	40021c00 	.word	0x40021c00
 8001370:	40022000 	.word	0x40022000
 8001374:	40022400 	.word	0x40022400
 8001378:	40013c00 	.word	0x40013c00

0800137c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	807b      	strh	r3, [r7, #2]
 8001388:	4613      	mov	r3, r2
 800138a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800138c:	787b      	ldrb	r3, [r7, #1]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d003      	beq.n	800139a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001392:	887a      	ldrh	r2, [r7, #2]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001398:	e003      	b.n	80013a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800139a:	887b      	ldrh	r3, [r7, #2]
 800139c:	041a      	lsls	r2, r3, #16
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	619a      	str	r2, [r3, #24]
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80013ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b0:	b08f      	sub	sp, #60	; 0x3c
 80013b2:	af0a      	add	r7, sp, #40	; 0x28
 80013b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e10f      	b.n	80015e0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d106      	bne.n	80013e0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f009 ff3c 	bl	800b258 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2203      	movs	r2, #3
 80013e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d102      	bne.n	80013fa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f001 ffd7 	bl	80033b2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	687e      	ldr	r6, [r7, #4]
 800140c:	466d      	mov	r5, sp
 800140e:	f106 0410 	add.w	r4, r6, #16
 8001412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800141e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001422:	1d33      	adds	r3, r6, #4
 8001424:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001426:	6838      	ldr	r0, [r7, #0]
 8001428:	f001 feae 	bl	8003188 <USB_CoreInit>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d005      	beq.n	800143e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2202      	movs	r2, #2
 8001436:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e0d0      	b.n	80015e0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f001 ffc5 	bl	80033d4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800144a:	2300      	movs	r3, #0
 800144c:	73fb      	strb	r3, [r7, #15]
 800144e:	e04a      	b.n	80014e6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001450:	7bfa      	ldrb	r2, [r7, #15]
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	4613      	mov	r3, r2
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4413      	add	r3, r2
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	440b      	add	r3, r1
 800145e:	333d      	adds	r3, #61	; 0x3d
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001464:	7bfa      	ldrb	r2, [r7, #15]
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	4613      	mov	r3, r2
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	4413      	add	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	440b      	add	r3, r1
 8001472:	333c      	adds	r3, #60	; 0x3c
 8001474:	7bfa      	ldrb	r2, [r7, #15]
 8001476:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001478:	7bfa      	ldrb	r2, [r7, #15]
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	b298      	uxth	r0, r3
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	4613      	mov	r3, r2
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	4413      	add	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	440b      	add	r3, r1
 800148a:	3344      	adds	r3, #68	; 0x44
 800148c:	4602      	mov	r2, r0
 800148e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001490:	7bfa      	ldrb	r2, [r7, #15]
 8001492:	6879      	ldr	r1, [r7, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4413      	add	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	440b      	add	r3, r1
 800149e:	3340      	adds	r3, #64	; 0x40
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014a4:	7bfa      	ldrb	r2, [r7, #15]
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	4613      	mov	r3, r2
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	4413      	add	r3, r2
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	440b      	add	r3, r1
 80014b2:	3348      	adds	r3, #72	; 0x48
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014b8:	7bfa      	ldrb	r2, [r7, #15]
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	4613      	mov	r3, r2
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4413      	add	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	440b      	add	r3, r1
 80014c6:	334c      	adds	r3, #76	; 0x4c
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	4613      	mov	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4413      	add	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	440b      	add	r3, r1
 80014da:	3354      	adds	r3, #84	; 0x54
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	3301      	adds	r3, #1
 80014e4:	73fb      	strb	r3, [r7, #15]
 80014e6:	7bfa      	ldrb	r2, [r7, #15]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d3af      	bcc.n	8001450 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014f0:	2300      	movs	r3, #0
 80014f2:	73fb      	strb	r3, [r7, #15]
 80014f4:	e044      	b.n	8001580 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80014f6:	7bfa      	ldrb	r2, [r7, #15]
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	4613      	mov	r3, r2
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	4413      	add	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	440b      	add	r3, r1
 8001504:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800150c:	7bfa      	ldrb	r2, [r7, #15]
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	4613      	mov	r3, r2
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800151e:	7bfa      	ldrb	r2, [r7, #15]
 8001520:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001522:	7bfa      	ldrb	r2, [r7, #15]
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001534:	2200      	movs	r2, #0
 8001536:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001538:	7bfa      	ldrb	r2, [r7, #15]
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	4413      	add	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800154e:	7bfa      	ldrb	r2, [r7, #15]
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	4413      	add	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	440b      	add	r3, r1
 800155c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001564:	7bfa      	ldrb	r2, [r7, #15]
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	4613      	mov	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	440b      	add	r3, r1
 8001572:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	3301      	adds	r3, #1
 800157e:	73fb      	strb	r3, [r7, #15]
 8001580:	7bfa      	ldrb	r2, [r7, #15]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	429a      	cmp	r2, r3
 8001588:	d3b5      	bcc.n	80014f6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	687e      	ldr	r6, [r7, #4]
 8001592:	466d      	mov	r5, sp
 8001594:	f106 0410 	add.w	r4, r6, #16
 8001598:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800159a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800159c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800159e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015a4:	e885 0003 	stmia.w	r5, {r0, r1}
 80015a8:	1d33      	adds	r3, r6, #4
 80015aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ac:	6838      	ldr	r0, [r7, #0]
 80015ae:	f001 ff5d 	bl	800346c <USB_DevInit>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2202      	movs	r2, #2
 80015bc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e00d      	b.n	80015e0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4618      	mov	r0, r3
 80015da:	f003 f8ac 	bl	8004736 <USB_DevDisconnect>

  return HAL_OK;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080015e8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d101      	bne.n	8001604 <HAL_PCD_Start+0x1c>
 8001600:	2302      	movs	r3, #2
 8001602:	e020      	b.n	8001646 <HAL_PCD_Start+0x5e>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001610:	2b01      	cmp	r3, #1
 8001612:	d109      	bne.n	8001628 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001618:	2b01      	cmp	r3, #1
 800161a:	d005      	beq.n	8001628 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001620:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f001 feaf 	bl	8003390 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f003 f85c 	bl	80046f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800164e:	b590      	push	{r4, r7, lr}
 8001650:	b08d      	sub	sp, #52	; 0x34
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f003 f91a 	bl	800489e <USB_GetMode>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	f040 848a 	bne.w	8001f86 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f003 f87e 	bl	8004778 <USB_ReadInterrupts>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	f000 8480 	beq.w	8001f84 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	0a1b      	lsrs	r3, r3, #8
 800168e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f003 f86b 	bl	8004778 <USB_ReadInterrupts>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d107      	bne.n	80016bc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f002 0202 	and.w	r2, r2, #2
 80016ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f003 f859 	bl	8004778 <USB_ReadInterrupts>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f003 0310 	and.w	r3, r3, #16
 80016cc:	2b10      	cmp	r3, #16
 80016ce:	d161      	bne.n	8001794 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	699a      	ldr	r2, [r3, #24]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0210 	bic.w	r2, r2, #16
 80016de:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	6a1b      	ldr	r3, [r3, #32]
 80016e4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	f003 020f 	and.w	r2, r3, #15
 80016ec:	4613      	mov	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	4413      	add	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	3304      	adds	r3, #4
 80016fe:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	0c5b      	lsrs	r3, r3, #17
 8001704:	f003 030f 	and.w	r3, r3, #15
 8001708:	2b02      	cmp	r3, #2
 800170a:	d124      	bne.n	8001756 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001712:	4013      	ands	r3, r2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d035      	beq.n	8001784 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001722:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001726:	b29b      	uxth	r3, r3
 8001728:	461a      	mov	r2, r3
 800172a:	6a38      	ldr	r0, [r7, #32]
 800172c:	f002 fe90 	bl	8004450 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	691a      	ldr	r2, [r3, #16]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	091b      	lsrs	r3, r3, #4
 8001738:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800173c:	441a      	add	r2, r3
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	6a1a      	ldr	r2, [r3, #32]
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	091b      	lsrs	r3, r3, #4
 800174a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800174e:	441a      	add	r2, r3
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	621a      	str	r2, [r3, #32]
 8001754:	e016      	b.n	8001784 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	0c5b      	lsrs	r3, r3, #17
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	2b06      	cmp	r3, #6
 8001760:	d110      	bne.n	8001784 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001768:	2208      	movs	r2, #8
 800176a:	4619      	mov	r1, r3
 800176c:	6a38      	ldr	r0, [r7, #32]
 800176e:	f002 fe6f 	bl	8004450 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	6a1a      	ldr	r2, [r3, #32]
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	091b      	lsrs	r3, r3, #4
 800177a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800177e:	441a      	add	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f042 0210 	orr.w	r2, r2, #16
 8001792:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f002 ffed 	bl	8004778 <USB_ReadInterrupts>
 800179e:	4603      	mov	r3, r0
 80017a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017a4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80017a8:	f040 80a7 	bne.w	80018fa <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f002 fff2 	bl	800479e <USB_ReadDevAllOutEpInterrupt>
 80017ba:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80017bc:	e099      	b.n	80018f2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80017be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f000 808e 	beq.w	80018e6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	4611      	mov	r1, r2
 80017d4:	4618      	mov	r0, r3
 80017d6:	f003 f816 	bl	8004806 <USB_ReadDevOutEPInterrupt>
 80017da:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d00c      	beq.n	8001800 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	015a      	lsls	r2, r3, #5
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	4413      	add	r3, r2
 80017ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80017f2:	461a      	mov	r2, r3
 80017f4:	2301      	movs	r3, #1
 80017f6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80017f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f000 fec2 	bl	8002584 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	f003 0308 	and.w	r3, r3, #8
 8001806:	2b00      	cmp	r3, #0
 8001808:	d00c      	beq.n	8001824 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	015a      	lsls	r2, r3, #5
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	4413      	add	r3, r2
 8001812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001816:	461a      	mov	r2, r3
 8001818:	2308      	movs	r3, #8
 800181a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800181c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 ff98 	bl	8002754 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	f003 0310 	and.w	r3, r3, #16
 800182a:	2b00      	cmp	r3, #0
 800182c:	d008      	beq.n	8001840 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001830:	015a      	lsls	r2, r3, #5
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	4413      	add	r3, r2
 8001836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800183a:	461a      	mov	r2, r3
 800183c:	2310      	movs	r3, #16
 800183e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d030      	beq.n	80018ac <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001852:	2b80      	cmp	r3, #128	; 0x80
 8001854:	d109      	bne.n	800186a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	69fa      	ldr	r2, [r7, #28]
 8001860:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001864:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001868:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800186a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800186c:	4613      	mov	r3, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4413      	add	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	4413      	add	r3, r2
 800187c:	3304      	adds	r3, #4
 800187e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	78db      	ldrb	r3, [r3, #3]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d108      	bne.n	800189a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	2200      	movs	r2, #0
 800188c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	b2db      	uxtb	r3, r3
 8001892:	4619      	mov	r1, r3
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f009 fe01 	bl	800b49c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800189a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189c:	015a      	lsls	r2, r3, #5
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	4413      	add	r3, r2
 80018a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018a6:	461a      	mov	r2, r3
 80018a8:	2302      	movs	r3, #2
 80018aa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	f003 0320 	and.w	r3, r3, #32
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d008      	beq.n	80018c8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80018b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b8:	015a      	lsls	r2, r3, #5
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	4413      	add	r3, r2
 80018be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018c2:	461a      	mov	r2, r3
 80018c4:	2320      	movs	r3, #32
 80018c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d009      	beq.n	80018e6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	015a      	lsls	r2, r3, #5
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	4413      	add	r3, r2
 80018da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018de:	461a      	mov	r2, r3
 80018e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018e4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	3301      	adds	r3, #1
 80018ea:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80018ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ee:	085b      	lsrs	r3, r3, #1
 80018f0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80018f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f47f af62 	bne.w	80017be <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f002 ff3a 	bl	8004778 <USB_ReadInterrupts>
 8001904:	4603      	mov	r3, r0
 8001906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800190a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800190e:	f040 80db 	bne.w	8001ac8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f002 ff5b 	bl	80047d2 <USB_ReadDevAllInEpInterrupt>
 800191c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800191e:	2300      	movs	r3, #0
 8001920:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001922:	e0cd      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 80c2 	beq.w	8001ab4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	4611      	mov	r1, r2
 800193a:	4618      	mov	r0, r3
 800193c:	f002 ff81 	bl	8004842 <USB_ReadDevInEPInterrupt>
 8001940:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	f003 0301 	and.w	r3, r3, #1
 8001948:	2b00      	cmp	r3, #0
 800194a:	d057      	beq.n	80019fc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	2201      	movs	r2, #1
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001960:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	43db      	mvns	r3, r3
 8001966:	69f9      	ldr	r1, [r7, #28]
 8001968:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800196c:	4013      	ands	r3, r2
 800196e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	015a      	lsls	r2, r3, #5
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	4413      	add	r3, r2
 8001978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800197c:	461a      	mov	r2, r3
 800197e:	2301      	movs	r3, #1
 8001980:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	2b01      	cmp	r3, #1
 8001988:	d132      	bne.n	80019f0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800198e:	4613      	mov	r3, r2
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	4413      	add	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	440b      	add	r3, r1
 8001998:	334c      	adds	r3, #76	; 0x4c
 800199a:	6819      	ldr	r1, [r3, #0]
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a0:	4613      	mov	r3, r2
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	4413      	add	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	4403      	add	r3, r0
 80019aa:	3348      	adds	r3, #72	; 0x48
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4419      	add	r1, r3
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019b4:	4613      	mov	r3, r2
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	4413      	add	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4403      	add	r3, r0
 80019be:	334c      	adds	r3, #76	; 0x4c
 80019c0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d113      	bne.n	80019f0 <HAL_PCD_IRQHandler+0x3a2>
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019cc:	4613      	mov	r3, r2
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	4413      	add	r3, r2
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	440b      	add	r3, r1
 80019d6:	3354      	adds	r3, #84	; 0x54
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d108      	bne.n	80019f0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6818      	ldr	r0, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80019e8:	461a      	mov	r2, r3
 80019ea:	2101      	movs	r1, #1
 80019ec:	f002 ff88 	bl	8004900 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	4619      	mov	r1, r3
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f009 fccb 	bl	800b392 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d008      	beq.n	8001a18 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a08:	015a      	lsls	r2, r3, #5
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a12:	461a      	mov	r2, r3
 8001a14:	2308      	movs	r3, #8
 8001a16:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	f003 0310 	and.w	r3, r3, #16
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d008      	beq.n	8001a34 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a24:	015a      	lsls	r2, r3, #5
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	4413      	add	r3, r2
 8001a2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a2e:	461a      	mov	r2, r3
 8001a30:	2310      	movs	r3, #16
 8001a32:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d008      	beq.n	8001a50 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	015a      	lsls	r2, r3, #5
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	4413      	add	r3, r2
 8001a46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	2340      	movs	r3, #64	; 0x40
 8001a4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d023      	beq.n	8001aa2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001a5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a5c:	6a38      	ldr	r0, [r7, #32]
 8001a5e:	f001 fe69 	bl	8003734 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a64:	4613      	mov	r3, r2
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	4413      	add	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	3338      	adds	r3, #56	; 0x38
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	4413      	add	r3, r2
 8001a72:	3304      	adds	r3, #4
 8001a74:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	78db      	ldrb	r3, [r3, #3]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d108      	bne.n	8001a90 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	2200      	movs	r2, #0
 8001a82:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	4619      	mov	r1, r3
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f009 fd18 	bl	800b4c0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a92:	015a      	lsls	r2, r3, #5
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	4413      	add	r3, r2
 8001a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001aac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f000 fcdb 	bl	800246a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001abc:	085b      	lsrs	r3, r3, #1
 8001abe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f47f af2e 	bne.w	8001924 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f002 fe53 	bl	8004778 <USB_ReadInterrupts>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001adc:	d122      	bne.n	8001b24 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	69fa      	ldr	r2, [r7, #28]
 8001ae8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001aec:	f023 0301 	bic.w	r3, r3, #1
 8001af0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d108      	bne.n	8001b0e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001b04:	2100      	movs	r1, #0
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f000 fec2 	bl	8002890 <HAL_PCDEx_LPM_Callback>
 8001b0c:	e002      	b.n	8001b14 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f009 fcb6 	bl	800b480 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	695a      	ldr	r2, [r3, #20]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001b22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f002 fe25 	bl	8004778 <USB_ReadInterrupts>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b38:	d112      	bne.n	8001b60 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d102      	bne.n	8001b50 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f009 fc72 	bl	800b434 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	695a      	ldr	r2, [r3, #20]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001b5e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f002 fe07 	bl	8004778 <USB_ReadInterrupts>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b74:	f040 80b7 	bne.w	8001ce6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	69fa      	ldr	r2, [r7, #28]
 8001b82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b86:	f023 0301 	bic.w	r3, r3, #1
 8001b8a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2110      	movs	r1, #16
 8001b92:	4618      	mov	r0, r3
 8001b94:	f001 fdce 	bl	8003734 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b9c:	e046      	b.n	8001c2c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba0:	015a      	lsls	r2, r3, #5
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001baa:	461a      	mov	r2, r3
 8001bac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001bb0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb4:	015a      	lsls	r2, r3, #5
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	4413      	add	r3, r2
 8001bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bc2:	0151      	lsls	r1, r2, #5
 8001bc4:	69fa      	ldr	r2, [r7, #28]
 8001bc6:	440a      	add	r2, r1
 8001bc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001bcc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001bd0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd4:	015a      	lsls	r2, r3, #5
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	4413      	add	r3, r2
 8001bda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bde:	461a      	mov	r2, r3
 8001be0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001be4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be8:	015a      	lsls	r2, r3, #5
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	4413      	add	r3, r2
 8001bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bf6:	0151      	lsls	r1, r2, #5
 8001bf8:	69fa      	ldr	r2, [r7, #28]
 8001bfa:	440a      	add	r2, r1
 8001bfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001c00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c04:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c08:	015a      	lsls	r2, r3, #5
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c16:	0151      	lsls	r1, r2, #5
 8001c18:	69fa      	ldr	r2, [r7, #28]
 8001c1a:	440a      	add	r2, r1
 8001c1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001c20:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001c24:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c28:	3301      	adds	r3, #1
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d3b3      	bcc.n	8001b9e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	69fa      	ldr	r2, [r7, #28]
 8001c40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c44:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001c48:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d016      	beq.n	8001c80 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c5c:	69fa      	ldr	r2, [r7, #28]
 8001c5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c62:	f043 030b 	orr.w	r3, r3, #11
 8001c66:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	69fa      	ldr	r2, [r7, #28]
 8001c74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c78:	f043 030b 	orr.w	r3, r3, #11
 8001c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7e:	e015      	b.n	8001cac <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	69fa      	ldr	r2, [r7, #28]
 8001c8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c92:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001c96:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ca6:	f043 030b 	orr.w	r3, r3, #11
 8001caa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	69fa      	ldr	r2, [r7, #28]
 8001cb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001cba:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001cbe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6818      	ldr	r0, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	f002 fe15 	bl	8004900 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001ce4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f002 fd44 	bl	8004778 <USB_ReadInterrupts>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cfa:	d124      	bne.n	8001d46 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f002 fdda 	bl	80048ba <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f001 fd8f 	bl	800382e <USB_GetDevSpeed>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681c      	ldr	r4, [r3, #0]
 8001d1c:	f001 fa28 	bl	8003170 <HAL_RCC_GetHCLKFreq>
 8001d20:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f001 fa8e 	bl	800324c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f009 fb56 	bl	800b3e2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	695a      	ldr	r2, [r3, #20]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001d44:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f002 fd14 	bl	8004778 <USB_ReadInterrupts>
 8001d50:	4603      	mov	r3, r0
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d10a      	bne.n	8001d70 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f009 fb33 	bl	800b3c6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	695a      	ldr	r2, [r3, #20]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f002 0208 	and.w	r2, r2, #8
 8001d6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f002 fcff 	bl	8004778 <USB_ReadInterrupts>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d80:	2b80      	cmp	r3, #128	; 0x80
 8001d82:	d122      	bne.n	8001dca <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001d84:	6a3b      	ldr	r3, [r7, #32]
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d8c:	6a3b      	ldr	r3, [r7, #32]
 8001d8e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d90:	2301      	movs	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
 8001d94:	e014      	b.n	8001dc0 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	00db      	lsls	r3, r3, #3
 8001d9e:	4413      	add	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d105      	bne.n	8001dba <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	4619      	mov	r1, r3
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f000 fb27 	bl	8002408 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d3e5      	bcc.n	8001d96 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f002 fcd2 	bl	8004778 <USB_ReadInterrupts>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001dde:	d13b      	bne.n	8001e58 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001de0:	2301      	movs	r3, #1
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
 8001de4:	e02b      	b.n	8001e3e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	4413      	add	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	3340      	adds	r3, #64	; 0x40
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d115      	bne.n	8001e38 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001e0c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	da12      	bge.n	8001e38 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e16:	4613      	mov	r3, r2
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	4413      	add	r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	440b      	add	r3, r1
 8001e20:	333f      	adds	r3, #63	; 0x3f
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	4619      	mov	r1, r3
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 fae8 	bl	8002408 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d3ce      	bcc.n	8001de6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001e56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f002 fc8b 	bl	8004778 <USB_ReadInterrupts>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001e6c:	d155      	bne.n	8001f1a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e6e:	2301      	movs	r3, #1
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
 8001e72:	e045      	b.n	8001f00 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e76:	015a      	lsls	r2, r3, #5
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e88:	4613      	mov	r3, r2
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	4413      	add	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	440b      	add	r3, r1
 8001e92:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d12e      	bne.n	8001efa <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001e9c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	da2b      	bge.n	8001efa <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001eae:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d121      	bne.n	8001efa <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eba:	4613      	mov	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	440b      	add	r3, r1
 8001ec4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001ec8:	2201      	movs	r2, #1
 8001eca:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	695b      	ldr	r3, [r3, #20]
 8001edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d10a      	bne.n	8001efa <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	69fa      	ldr	r2, [r7, #28]
 8001eee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ef6:	6053      	str	r3, [r2, #4]
            break;
 8001ef8:	e007      	b.n	8001f0a <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	3301      	adds	r3, #1
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d3b4      	bcc.n	8001e74 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	695a      	ldr	r2, [r3, #20]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001f18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f002 fc2a 	bl	8004778 <USB_ReadInterrupts>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f2e:	d10a      	bne.n	8001f46 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f009 fad7 	bl	800b4e4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	695a      	ldr	r2, [r3, #20]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001f44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f002 fc14 	bl	8004778 <USB_ReadInterrupts>
 8001f50:	4603      	mov	r3, r0
 8001f52:	f003 0304 	and.w	r3, r3, #4
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d115      	bne.n	8001f86 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d002      	beq.n	8001f72 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f009 fac7 	bl	800b500 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6859      	ldr	r1, [r3, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	e000      	b.n	8001f86 <HAL_PCD_IRQHandler+0x938>
      return;
 8001f84:	bf00      	nop
    }
  }
}
 8001f86:	3734      	adds	r7, #52	; 0x34
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd90      	pop	{r4, r7, pc}

08001f8c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d101      	bne.n	8001fa6 <HAL_PCD_SetAddress+0x1a>
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e013      	b.n	8001fce <HAL_PCD_SetAddress+0x42>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	78fa      	ldrb	r2, [r7, #3]
 8001fb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	78fa      	ldrb	r2, [r7, #3]
 8001fbc:	4611      	mov	r1, r2
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f002 fb72 	bl	80046a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b084      	sub	sp, #16
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	4608      	mov	r0, r1
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	70fb      	strb	r3, [r7, #3]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	803b      	strh	r3, [r7, #0]
 8001fec:	4613      	mov	r3, r2
 8001fee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ff4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	da0f      	bge.n	800201c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ffc:	78fb      	ldrb	r3, [r7, #3]
 8001ffe:	f003 020f 	and.w	r2, r3, #15
 8002002:	4613      	mov	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4413      	add	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	3338      	adds	r3, #56	; 0x38
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4413      	add	r3, r2
 8002010:	3304      	adds	r3, #4
 8002012:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2201      	movs	r2, #1
 8002018:	705a      	strb	r2, [r3, #1]
 800201a:	e00f      	b.n	800203c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800201c:	78fb      	ldrb	r3, [r7, #3]
 800201e:	f003 020f 	and.w	r2, r3, #15
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	4413      	add	r3, r2
 8002032:	3304      	adds	r3, #4
 8002034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	b2da      	uxtb	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002048:	883a      	ldrh	r2, [r7, #0]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	78ba      	ldrb	r2, [r7, #2]
 8002052:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	785b      	ldrb	r3, [r3, #1]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	b29a      	uxth	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002066:	78bb      	ldrb	r3, [r7, #2]
 8002068:	2b02      	cmp	r3, #2
 800206a:	d102      	bne.n	8002072 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_PCD_EP_Open+0xaa>
 800207c:	2302      	movs	r3, #2
 800207e:	e00e      	b.n	800209e <HAL_PCD_EP_Open+0xc8>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68f9      	ldr	r1, [r7, #12]
 800208e:	4618      	mov	r0, r3
 8002090:	f001 fbf2 	bl	8003878 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800209c:	7afb      	ldrb	r3, [r7, #11]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	da0f      	bge.n	80020da <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020ba:	78fb      	ldrb	r3, [r7, #3]
 80020bc:	f003 020f 	and.w	r2, r3, #15
 80020c0:	4613      	mov	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	3338      	adds	r3, #56	; 0x38
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	3304      	adds	r3, #4
 80020d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2201      	movs	r2, #1
 80020d6:	705a      	strb	r2, [r3, #1]
 80020d8:	e00f      	b.n	80020fa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020da:	78fb      	ldrb	r3, [r7, #3]
 80020dc:	f003 020f 	and.w	r2, r3, #15
 80020e0:	4613      	mov	r3, r2
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	4413      	add	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	4413      	add	r3, r2
 80020f0:	3304      	adds	r3, #4
 80020f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	f003 030f 	and.w	r3, r3, #15
 8002100:	b2da      	uxtb	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_PCD_EP_Close+0x6e>
 8002110:	2302      	movs	r3, #2
 8002112:	e00e      	b.n	8002132 <HAL_PCD_EP_Close+0x8c>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68f9      	ldr	r1, [r7, #12]
 8002122:	4618      	mov	r0, r3
 8002124:	f001 fc30 	bl	8003988 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	607a      	str	r2, [r7, #4]
 8002144:	603b      	str	r3, [r7, #0]
 8002146:	460b      	mov	r3, r1
 8002148:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800214a:	7afb      	ldrb	r3, [r7, #11]
 800214c:	f003 020f 	and.w	r2, r3, #15
 8002150:	4613      	mov	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	3304      	adds	r3, #4
 8002162:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	2200      	movs	r2, #0
 8002174:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	2200      	movs	r2, #0
 800217a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800217c:	7afb      	ldrb	r3, [r7, #11]
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	b2da      	uxtb	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d102      	bne.n	8002196 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002196:	7afb      	ldrb	r3, [r7, #11]
 8002198:	f003 030f 	and.w	r3, r3, #15
 800219c:	2b00      	cmp	r3, #0
 800219e:	d109      	bne.n	80021b4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6818      	ldr	r0, [r3, #0]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	461a      	mov	r2, r3
 80021ac:	6979      	ldr	r1, [r7, #20]
 80021ae:	f001 ff0f 	bl	8003fd0 <USB_EP0StartXfer>
 80021b2:	e008      	b.n	80021c6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6818      	ldr	r0, [r3, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	461a      	mov	r2, r3
 80021c0:	6979      	ldr	r1, [r7, #20]
 80021c2:	f001 fcbd 	bl	8003b40 <USB_EPStartXfer>
  }

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	460b      	mov	r3, r1
 80021da:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80021dc:	78fb      	ldrb	r3, [r7, #3]
 80021de:	f003 020f 	and.w	r2, r3, #15
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	4413      	add	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80021f2:	681b      	ldr	r3, [r3, #0]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	607a      	str	r2, [r7, #4]
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	460b      	mov	r3, r1
 800220e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002210:	7afb      	ldrb	r3, [r7, #11]
 8002212:	f003 020f 	and.w	r2, r3, #15
 8002216:	4613      	mov	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	4413      	add	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	3338      	adds	r3, #56	; 0x38
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	4413      	add	r3, r2
 8002224:	3304      	adds	r3, #4
 8002226:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	2200      	movs	r2, #0
 8002238:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2201      	movs	r2, #1
 800223e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002240:	7afb      	ldrb	r3, [r7, #11]
 8002242:	f003 030f 	and.w	r3, r3, #15
 8002246:	b2da      	uxtb	r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d102      	bne.n	800225a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800225a:	7afb      	ldrb	r3, [r7, #11]
 800225c:	f003 030f 	and.w	r3, r3, #15
 8002260:	2b00      	cmp	r3, #0
 8002262:	d109      	bne.n	8002278 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6818      	ldr	r0, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	b2db      	uxtb	r3, r3
 800226e:	461a      	mov	r2, r3
 8002270:	6979      	ldr	r1, [r7, #20]
 8002272:	f001 fead 	bl	8003fd0 <USB_EP0StartXfer>
 8002276:	e008      	b.n	800228a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6818      	ldr	r0, [r3, #0]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	461a      	mov	r2, r3
 8002284:	6979      	ldr	r1, [r7, #20]
 8002286:	f001 fc5b 	bl	8003b40 <USB_EPStartXfer>
  }

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80022a0:	78fb      	ldrb	r3, [r7, #3]
 80022a2:	f003 020f 	and.w	r2, r3, #15
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d901      	bls.n	80022b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e050      	b.n	8002354 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	da0f      	bge.n	80022da <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022ba:	78fb      	ldrb	r3, [r7, #3]
 80022bc:	f003 020f 	and.w	r2, r3, #15
 80022c0:	4613      	mov	r3, r2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4413      	add	r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	3338      	adds	r3, #56	; 0x38
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	4413      	add	r3, r2
 80022ce:	3304      	adds	r3, #4
 80022d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2201      	movs	r2, #1
 80022d6:	705a      	strb	r2, [r3, #1]
 80022d8:	e00d      	b.n	80022f6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	4613      	mov	r3, r2
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4413      	add	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	4413      	add	r3, r2
 80022ec:	3304      	adds	r3, #4
 80022ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2201      	movs	r2, #1
 80022fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022fc:	78fb      	ldrb	r3, [r7, #3]
 80022fe:	f003 030f 	and.w	r3, r3, #15
 8002302:	b2da      	uxtb	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800230e:	2b01      	cmp	r3, #1
 8002310:	d101      	bne.n	8002316 <HAL_PCD_EP_SetStall+0x82>
 8002312:	2302      	movs	r3, #2
 8002314:	e01e      	b.n	8002354 <HAL_PCD_EP_SetStall+0xc0>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68f9      	ldr	r1, [r7, #12]
 8002324:	4618      	mov	r0, r3
 8002326:	f002 f8eb 	bl	8004500 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800232a:	78fb      	ldrb	r3, [r7, #3]
 800232c:	f003 030f 	and.w	r3, r3, #15
 8002330:	2b00      	cmp	r3, #0
 8002332:	d10a      	bne.n	800234a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6818      	ldr	r0, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	b2d9      	uxtb	r1, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002344:	461a      	mov	r2, r3
 8002346:	f002 fadb 	bl	8004900 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002368:	78fb      	ldrb	r3, [r7, #3]
 800236a:	f003 020f 	and.w	r2, r3, #15
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	429a      	cmp	r2, r3
 8002374:	d901      	bls.n	800237a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e042      	b.n	8002400 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800237a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800237e:	2b00      	cmp	r3, #0
 8002380:	da0f      	bge.n	80023a2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002382:	78fb      	ldrb	r3, [r7, #3]
 8002384:	f003 020f 	and.w	r2, r3, #15
 8002388:	4613      	mov	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4413      	add	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	3338      	adds	r3, #56	; 0x38
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	4413      	add	r3, r2
 8002396:	3304      	adds	r3, #4
 8002398:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2201      	movs	r2, #1
 800239e:	705a      	strb	r2, [r3, #1]
 80023a0:	e00f      	b.n	80023c2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	f003 020f 	and.w	r2, r3, #15
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	3304      	adds	r3, #4
 80023ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2200      	movs	r2, #0
 80023c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023c8:	78fb      	ldrb	r3, [r7, #3]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	b2da      	uxtb	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d101      	bne.n	80023e2 <HAL_PCD_EP_ClrStall+0x86>
 80023de:	2302      	movs	r3, #2
 80023e0:	e00e      	b.n	8002400 <HAL_PCD_EP_ClrStall+0xa4>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68f9      	ldr	r1, [r7, #12]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f002 f8f3 	bl	80045dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002414:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002418:	2b00      	cmp	r3, #0
 800241a:	da0c      	bge.n	8002436 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	f003 020f 	and.w	r2, r3, #15
 8002422:	4613      	mov	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	3338      	adds	r3, #56	; 0x38
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	4413      	add	r3, r2
 8002430:	3304      	adds	r3, #4
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	e00c      	b.n	8002450 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	f003 020f 	and.w	r2, r3, #15
 800243c:	4613      	mov	r3, r2
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4413      	add	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	4413      	add	r3, r2
 800244c:	3304      	adds	r3, #4
 800244e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68f9      	ldr	r1, [r7, #12]
 8002456:	4618      	mov	r0, r3
 8002458:	f001 ff12 	bl	8004280 <USB_EPStopXfer>
 800245c:	4603      	mov	r3, r0
 800245e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002460:	7afb      	ldrb	r3, [r7, #11]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b08a      	sub	sp, #40	; 0x28
 800246e:	af02      	add	r7, sp, #8
 8002470:	6078      	str	r0, [r7, #4]
 8002472:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800247e:	683a      	ldr	r2, [r7, #0]
 8002480:	4613      	mov	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4413      	add	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	3338      	adds	r3, #56	; 0x38
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	4413      	add	r3, r2
 800248e:	3304      	adds	r3, #4
 8002490:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a1a      	ldr	r2, [r3, #32]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	429a      	cmp	r2, r3
 800249c:	d901      	bls.n	80024a2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e06c      	b.n	800257c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	699a      	ldr	r2, [r3, #24]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	69fa      	ldr	r2, [r7, #28]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d902      	bls.n	80024be <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3303      	adds	r3, #3
 80024c2:	089b      	lsrs	r3, r3, #2
 80024c4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80024c6:	e02b      	b.n	8002520 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	699a      	ldr	r2, [r3, #24]
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	69fa      	ldr	r2, [r7, #28]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d902      	bls.n	80024e4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	3303      	adds	r3, #3
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6919      	ldr	r1, [r3, #16]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	4603      	mov	r3, r0
 8002502:	6978      	ldr	r0, [r7, #20]
 8002504:	f001 ff66 	bl	80043d4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	691a      	ldr	r2, [r3, #16]
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	441a      	add	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a1a      	ldr	r2, [r3, #32]
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	441a      	add	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	015a      	lsls	r2, r3, #5
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	4413      	add	r3, r2
 8002528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	b29b      	uxth	r3, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	429a      	cmp	r2, r3
 8002534:	d809      	bhi.n	800254a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6a1a      	ldr	r2, [r3, #32]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800253e:	429a      	cmp	r2, r3
 8002540:	d203      	bcs.n	800254a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1be      	bne.n	80024c8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	699a      	ldr	r2, [r3, #24]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	429a      	cmp	r2, r3
 8002554:	d811      	bhi.n	800257a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	f003 030f 	and.w	r3, r3, #15
 800255c:	2201      	movs	r2, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800256a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	43db      	mvns	r3, r3
 8002570:	6939      	ldr	r1, [r7, #16]
 8002572:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002576:	4013      	ands	r3, r2
 8002578:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3720      	adds	r7, #32
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b088      	sub	sp, #32
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	333c      	adds	r3, #60	; 0x3c
 800259c:	3304      	adds	r3, #4
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	015a      	lsls	r2, r3, #5
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	4413      	add	r3, r2
 80025aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d17b      	bne.n	80026b2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d015      	beq.n	80025f0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	4a61      	ldr	r2, [pc, #388]	; (800274c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	f240 80b9 	bls.w	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 80b3 	beq.w	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	015a      	lsls	r2, r3, #5
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	4413      	add	r3, r2
 80025e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025e6:	461a      	mov	r2, r3
 80025e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025ec:	6093      	str	r3, [r2, #8]
 80025ee:	e0a7      	b.n	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	f003 0320 	and.w	r3, r3, #32
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d009      	beq.n	800260e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	015a      	lsls	r2, r3, #5
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	4413      	add	r3, r2
 8002602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002606:	461a      	mov	r2, r3
 8002608:	2320      	movs	r3, #32
 800260a:	6093      	str	r3, [r2, #8]
 800260c:	e098      	b.n	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002614:	2b00      	cmp	r3, #0
 8002616:	f040 8093 	bne.w	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	4a4b      	ldr	r2, [pc, #300]	; (800274c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d90f      	bls.n	8002642 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00a      	beq.n	8002642 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	015a      	lsls	r2, r3, #5
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	4413      	add	r3, r2
 8002634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002638:	461a      	mov	r2, r3
 800263a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800263e:	6093      	str	r3, [r2, #8]
 8002640:	e07e      	b.n	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	4613      	mov	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	4413      	add	r3, r2
 8002654:	3304      	adds	r3, #4
 8002656:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	69da      	ldr	r2, [r3, #28]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	0159      	lsls	r1, r3, #5
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	440b      	add	r3, r1
 8002664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266e:	1ad2      	subs	r2, r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d114      	bne.n	80026a4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d109      	bne.n	8002696 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800268c:	461a      	mov	r2, r3
 800268e:	2101      	movs	r1, #1
 8002690:	f002 f936 	bl	8004900 <USB_EP0_OutStart>
 8002694:	e006      	b.n	80026a4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	691a      	ldr	r2, [r3, #16]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	441a      	add	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	4619      	mov	r1, r3
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f008 fe56 	bl	800b35c <HAL_PCD_DataOutStageCallback>
 80026b0:	e046      	b.n	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	4a26      	ldr	r2, [pc, #152]	; (8002750 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d124      	bne.n	8002704 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00a      	beq.n	80026da <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	015a      	lsls	r2, r3, #5
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	4413      	add	r3, r2
 80026cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026d0:	461a      	mov	r2, r3
 80026d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026d6:	6093      	str	r3, [r2, #8]
 80026d8:	e032      	b.n	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	f003 0320 	and.w	r3, r3, #32
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d008      	beq.n	80026f6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	015a      	lsls	r2, r3, #5
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	4413      	add	r3, r2
 80026ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026f0:	461a      	mov	r2, r3
 80026f2:	2320      	movs	r3, #32
 80026f4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	4619      	mov	r1, r3
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f008 fe2d 	bl	800b35c <HAL_PCD_DataOutStageCallback>
 8002702:	e01d      	b.n	8002740 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d114      	bne.n	8002734 <PCD_EP_OutXfrComplete_int+0x1b0>
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	4613      	mov	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	4413      	add	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	440b      	add	r3, r1
 8002718:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d108      	bne.n	8002734 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6818      	ldr	r0, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800272c:	461a      	mov	r2, r3
 800272e:	2100      	movs	r1, #0
 8002730:	f002 f8e6 	bl	8004900 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2db      	uxtb	r3, r3
 8002738:	4619      	mov	r1, r3
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f008 fe0e 	bl	800b35c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3720      	adds	r7, #32
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	4f54300a 	.word	0x4f54300a
 8002750:	4f54310a 	.word	0x4f54310a

08002754 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	333c      	adds	r3, #60	; 0x3c
 800276c:	3304      	adds	r3, #4
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	015a      	lsls	r2, r3, #5
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4413      	add	r3, r2
 800277a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4a15      	ldr	r2, [pc, #84]	; (80027dc <PCD_EP_OutSetupPacket_int+0x88>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d90e      	bls.n	80027a8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002790:	2b00      	cmp	r3, #0
 8002792:	d009      	beq.n	80027a8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	015a      	lsls	r2, r3, #5
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	4413      	add	r3, r2
 800279c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027a0:	461a      	mov	r2, r3
 80027a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027a6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f008 fdc5 	bl	800b338 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <PCD_EP_OutSetupPacket_int+0x88>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d90c      	bls.n	80027d0 <PCD_EP_OutSetupPacket_int+0x7c>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d108      	bne.n	80027d0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80027c8:	461a      	mov	r2, r3
 80027ca:	2101      	movs	r1, #1
 80027cc:	f002 f898 	bl	8004900 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	4f54300a 	.word	0x4f54300a

080027e0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	70fb      	strb	r3, [r7, #3]
 80027ec:	4613      	mov	r3, r2
 80027ee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80027f8:	78fb      	ldrb	r3, [r7, #3]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d107      	bne.n	800280e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80027fe:	883b      	ldrh	r3, [r7, #0]
 8002800:	0419      	lsls	r1, r3, #16
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	430a      	orrs	r2, r1
 800280a:	629a      	str	r2, [r3, #40]	; 0x28
 800280c:	e028      	b.n	8002860 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002814:	0c1b      	lsrs	r3, r3, #16
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	4413      	add	r3, r2
 800281a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800281c:	2300      	movs	r3, #0
 800281e:	73fb      	strb	r3, [r7, #15]
 8002820:	e00d      	b.n	800283e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	3340      	adds	r3, #64	; 0x40
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	0c1b      	lsrs	r3, r3, #16
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	4413      	add	r3, r2
 8002836:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	3301      	adds	r3, #1
 800283c:	73fb      	strb	r3, [r7, #15]
 800283e:	7bfa      	ldrb	r2, [r7, #15]
 8002840:	78fb      	ldrb	r3, [r7, #3]
 8002842:	3b01      	subs	r3, #1
 8002844:	429a      	cmp	r2, r3
 8002846:	d3ec      	bcc.n	8002822 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002848:	883b      	ldrh	r3, [r7, #0]
 800284a:	0418      	lsls	r0, r3, #16
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6819      	ldr	r1, [r3, #0]
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	3b01      	subs	r3, #1
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	4302      	orrs	r2, r0
 8002858:	3340      	adds	r3, #64	; 0x40
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3714      	adds	r7, #20
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	460b      	mov	r3, r1
 8002878:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	887a      	ldrh	r2, [r7, #2]
 8002880:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e267      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d075      	beq.n	80029b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028c6:	4b88      	ldr	r3, [pc, #544]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d00c      	beq.n	80028ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028d2:	4b85      	ldr	r3, [pc, #532]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d112      	bne.n	8002904 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028de:	4b82      	ldr	r3, [pc, #520]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028ea:	d10b      	bne.n	8002904 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ec:	4b7e      	ldr	r3, [pc, #504]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d05b      	beq.n	80029b0 <HAL_RCC_OscConfig+0x108>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d157      	bne.n	80029b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e242      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800290c:	d106      	bne.n	800291c <HAL_RCC_OscConfig+0x74>
 800290e:	4b76      	ldr	r3, [pc, #472]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a75      	ldr	r2, [pc, #468]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e01d      	b.n	8002958 <HAL_RCC_OscConfig+0xb0>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002924:	d10c      	bne.n	8002940 <HAL_RCC_OscConfig+0x98>
 8002926:	4b70      	ldr	r3, [pc, #448]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6f      	ldr	r2, [pc, #444]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 800292c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	4b6d      	ldr	r3, [pc, #436]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a6c      	ldr	r2, [pc, #432]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	e00b      	b.n	8002958 <HAL_RCC_OscConfig+0xb0>
 8002940:	4b69      	ldr	r3, [pc, #420]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a68      	ldr	r2, [pc, #416]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002946:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800294a:	6013      	str	r3, [r2, #0]
 800294c:	4b66      	ldr	r3, [pc, #408]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a65      	ldr	r2, [pc, #404]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002952:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002956:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d013      	beq.n	8002988 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002960:	f7fe fa1e 	bl	8000da0 <HAL_GetTick>
 8002964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002966:	e008      	b.n	800297a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002968:	f7fe fa1a 	bl	8000da0 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b64      	cmp	r3, #100	; 0x64
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e207      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800297a:	4b5b      	ldr	r3, [pc, #364]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0f0      	beq.n	8002968 <HAL_RCC_OscConfig+0xc0>
 8002986:	e014      	b.n	80029b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002988:	f7fe fa0a 	bl	8000da0 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002990:	f7fe fa06 	bl	8000da0 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b64      	cmp	r3, #100	; 0x64
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e1f3      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029a2:	4b51      	ldr	r3, [pc, #324]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f0      	bne.n	8002990 <HAL_RCC_OscConfig+0xe8>
 80029ae:	e000      	b.n	80029b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d063      	beq.n	8002a86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029be:	4b4a      	ldr	r3, [pc, #296]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00b      	beq.n	80029e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ca:	4b47      	ldr	r3, [pc, #284]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d11c      	bne.n	8002a10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029d6:	4b44      	ldr	r3, [pc, #272]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d116      	bne.n	8002a10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029e2:	4b41      	ldr	r3, [pc, #260]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d005      	beq.n	80029fa <HAL_RCC_OscConfig+0x152>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d001      	beq.n	80029fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e1c7      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029fa:	4b3b      	ldr	r3, [pc, #236]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	4937      	ldr	r1, [pc, #220]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a0e:	e03a      	b.n	8002a86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d020      	beq.n	8002a5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a18:	4b34      	ldr	r3, [pc, #208]	; (8002aec <HAL_RCC_OscConfig+0x244>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1e:	f7fe f9bf 	bl	8000da0 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a26:	f7fe f9bb 	bl	8000da0 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e1a8      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a38:	4b2b      	ldr	r3, [pc, #172]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a44:	4b28      	ldr	r3, [pc, #160]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	4925      	ldr	r1, [pc, #148]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	600b      	str	r3, [r1, #0]
 8002a58:	e015      	b.n	8002a86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a5a:	4b24      	ldr	r3, [pc, #144]	; (8002aec <HAL_RCC_OscConfig+0x244>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a60:	f7fe f99e 	bl	8000da0 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a68:	f7fe f99a 	bl	8000da0 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e187      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a7a:	4b1b      	ldr	r3, [pc, #108]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d036      	beq.n	8002b00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d016      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a9a:	4b15      	ldr	r3, [pc, #84]	; (8002af0 <HAL_RCC_OscConfig+0x248>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa0:	f7fe f97e 	bl	8000da0 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aa8:	f7fe f97a 	bl	8000da0 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e167      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aba:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <HAL_RCC_OscConfig+0x240>)
 8002abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0f0      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x200>
 8002ac6:	e01b      	b.n	8002b00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ac8:	4b09      	ldr	r3, [pc, #36]	; (8002af0 <HAL_RCC_OscConfig+0x248>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ace:	f7fe f967 	bl	8000da0 <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ad4:	e00e      	b.n	8002af4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ad6:	f7fe f963 	bl	8000da0 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d907      	bls.n	8002af4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e150      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	42470000 	.word	0x42470000
 8002af0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002af4:	4b88      	ldr	r3, [pc, #544]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002af6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1ea      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0304 	and.w	r3, r3, #4
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	f000 8097 	beq.w	8002c3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b12:	4b81      	ldr	r3, [pc, #516]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10f      	bne.n	8002b3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	4b7d      	ldr	r3, [pc, #500]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	4a7c      	ldr	r2, [pc, #496]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b2e:	4b7a      	ldr	r3, [pc, #488]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b36:	60bb      	str	r3, [r7, #8]
 8002b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3e:	4b77      	ldr	r3, [pc, #476]	; (8002d1c <HAL_RCC_OscConfig+0x474>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d118      	bne.n	8002b7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b4a:	4b74      	ldr	r3, [pc, #464]	; (8002d1c <HAL_RCC_OscConfig+0x474>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a73      	ldr	r2, [pc, #460]	; (8002d1c <HAL_RCC_OscConfig+0x474>)
 8002b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b56:	f7fe f923 	bl	8000da0 <HAL_GetTick>
 8002b5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b5e:	f7fe f91f 	bl	8000da0 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e10c      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b70:	4b6a      	ldr	r3, [pc, #424]	; (8002d1c <HAL_RCC_OscConfig+0x474>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0f0      	beq.n	8002b5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d106      	bne.n	8002b92 <HAL_RCC_OscConfig+0x2ea>
 8002b84:	4b64      	ldr	r3, [pc, #400]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b88:	4a63      	ldr	r2, [pc, #396]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b90:	e01c      	b.n	8002bcc <HAL_RCC_OscConfig+0x324>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	2b05      	cmp	r3, #5
 8002b98:	d10c      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x30c>
 8002b9a:	4b5f      	ldr	r3, [pc, #380]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b9e:	4a5e      	ldr	r2, [pc, #376]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002ba0:	f043 0304 	orr.w	r3, r3, #4
 8002ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ba6:	4b5c      	ldr	r3, [pc, #368]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	4a5b      	ldr	r2, [pc, #364]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002bac:	f043 0301 	orr.w	r3, r3, #1
 8002bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002bb2:	e00b      	b.n	8002bcc <HAL_RCC_OscConfig+0x324>
 8002bb4:	4b58      	ldr	r3, [pc, #352]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb8:	4a57      	ldr	r2, [pc, #348]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002bba:	f023 0301 	bic.w	r3, r3, #1
 8002bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8002bc0:	4b55      	ldr	r3, [pc, #340]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bc4:	4a54      	ldr	r2, [pc, #336]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002bc6:	f023 0304 	bic.w	r3, r3, #4
 8002bca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d015      	beq.n	8002c00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd4:	f7fe f8e4 	bl	8000da0 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bdc:	f7fe f8e0 	bl	8000da0 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e0cb      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bf2:	4b49      	ldr	r3, [pc, #292]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0ee      	beq.n	8002bdc <HAL_RCC_OscConfig+0x334>
 8002bfe:	e014      	b.n	8002c2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c00:	f7fe f8ce 	bl	8000da0 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c06:	e00a      	b.n	8002c1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c08:	f7fe f8ca 	bl	8000da0 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e0b5      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c1e:	4b3e      	ldr	r3, [pc, #248]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1ee      	bne.n	8002c08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c2a:	7dfb      	ldrb	r3, [r7, #23]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d105      	bne.n	8002c3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c30:	4b39      	ldr	r3, [pc, #228]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	4a38      	ldr	r2, [pc, #224]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002c36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80a1 	beq.w	8002d88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c46:	4b34      	ldr	r3, [pc, #208]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 030c 	and.w	r3, r3, #12
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d05c      	beq.n	8002d0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d141      	bne.n	8002cde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5a:	4b31      	ldr	r3, [pc, #196]	; (8002d20 <HAL_RCC_OscConfig+0x478>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c60:	f7fe f89e 	bl	8000da0 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c68:	f7fe f89a 	bl	8000da0 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e087      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c7a:	4b27      	ldr	r3, [pc, #156]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f0      	bne.n	8002c68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69da      	ldr	r2, [r3, #28]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c94:	019b      	lsls	r3, r3, #6
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	041b      	lsls	r3, r3, #16
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca8:	061b      	lsls	r3, r3, #24
 8002caa:	491b      	ldr	r1, [pc, #108]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cb0:	4b1b      	ldr	r3, [pc, #108]	; (8002d20 <HAL_RCC_OscConfig+0x478>)
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb6:	f7fe f873 	bl	8000da0 <HAL_GetTick>
 8002cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cbc:	e008      	b.n	8002cd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cbe:	f7fe f86f 	bl	8000da0 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d901      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e05c      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cd0:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d0f0      	beq.n	8002cbe <HAL_RCC_OscConfig+0x416>
 8002cdc:	e054      	b.n	8002d88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <HAL_RCC_OscConfig+0x478>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce4:	f7fe f85c 	bl	8000da0 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cec:	f7fe f858 	bl	8000da0 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e045      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cfe:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <HAL_RCC_OscConfig+0x470>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_OscConfig+0x444>
 8002d0a:	e03d      	b.n	8002d88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d107      	bne.n	8002d24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e038      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40007000 	.word	0x40007000
 8002d20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d24:	4b1b      	ldr	r3, [pc, #108]	; (8002d94 <HAL_RCC_OscConfig+0x4ec>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d028      	beq.n	8002d84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d121      	bne.n	8002d84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d11a      	bne.n	8002d84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d54:	4013      	ands	r3, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d111      	bne.n	8002d84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6a:	085b      	lsrs	r3, r3, #1
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d001      	beq.n	8002d88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e000      	b.n	8002d8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3718      	adds	r7, #24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800

08002d98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0cc      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dac:	4b68      	ldr	r3, [pc, #416]	; (8002f50 <HAL_RCC_ClockConfig+0x1b8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 030f 	and.w	r3, r3, #15
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d90c      	bls.n	8002dd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dba:	4b65      	ldr	r3, [pc, #404]	; (8002f50 <HAL_RCC_ClockConfig+0x1b8>)
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	b2d2      	uxtb	r2, r2
 8002dc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc2:	4b63      	ldr	r3, [pc, #396]	; (8002f50 <HAL_RCC_ClockConfig+0x1b8>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d001      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e0b8      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d020      	beq.n	8002e22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dec:	4b59      	ldr	r3, [pc, #356]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	4a58      	ldr	r2, [pc, #352]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002df2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002df6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d005      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e04:	4b53      	ldr	r3, [pc, #332]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	4a52      	ldr	r2, [pc, #328]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e10:	4b50      	ldr	r3, [pc, #320]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	494d      	ldr	r1, [pc, #308]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d044      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d107      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e36:	4b47      	ldr	r3, [pc, #284]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d119      	bne.n	8002e76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e07f      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d003      	beq.n	8002e56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e52:	2b03      	cmp	r3, #3
 8002e54:	d107      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e56:	4b3f      	ldr	r3, [pc, #252]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d109      	bne.n	8002e76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e06f      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e66:	4b3b      	ldr	r3, [pc, #236]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e067      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e76:	4b37      	ldr	r3, [pc, #220]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f023 0203 	bic.w	r2, r3, #3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	4934      	ldr	r1, [pc, #208]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e88:	f7fd ff8a 	bl	8000da0 <HAL_GetTick>
 8002e8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e8e:	e00a      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e90:	f7fd ff86 	bl	8000da0 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e04f      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea6:	4b2b      	ldr	r3, [pc, #172]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 020c 	and.w	r2, r3, #12
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d1eb      	bne.n	8002e90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002eb8:	4b25      	ldr	r3, [pc, #148]	; (8002f50 <HAL_RCC_ClockConfig+0x1b8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 030f 	and.w	r3, r3, #15
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d20c      	bcs.n	8002ee0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec6:	4b22      	ldr	r3, [pc, #136]	; (8002f50 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ece:	4b20      	ldr	r3, [pc, #128]	; (8002f50 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d001      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e032      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d008      	beq.n	8002efe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eec:	4b19      	ldr	r3, [pc, #100]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	4916      	ldr	r1, [pc, #88]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0308 	and.w	r3, r3, #8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d009      	beq.n	8002f1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f0a:	4b12      	ldr	r3, [pc, #72]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	490e      	ldr	r1, [pc, #56]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f1e:	f000 f821 	bl	8002f64 <HAL_RCC_GetSysClockFreq>
 8002f22:	4602      	mov	r2, r0
 8002f24:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <HAL_RCC_ClockConfig+0x1bc>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	091b      	lsrs	r3, r3, #4
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	490a      	ldr	r1, [pc, #40]	; (8002f58 <HAL_RCC_ClockConfig+0x1c0>)
 8002f30:	5ccb      	ldrb	r3, [r1, r3]
 8002f32:	fa22 f303 	lsr.w	r3, r2, r3
 8002f36:	4a09      	ldr	r2, [pc, #36]	; (8002f5c <HAL_RCC_ClockConfig+0x1c4>)
 8002f38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f3a:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <HAL_RCC_ClockConfig+0x1c8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fd feea 	bl	8000d18 <HAL_InitTick>

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40023c00 	.word	0x40023c00
 8002f54:	40023800 	.word	0x40023800
 8002f58:	0800c5c0 	.word	0x0800c5c0
 8002f5c:	2000000c 	.word	0x2000000c
 8002f60:	20000010 	.word	0x20000010

08002f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f68:	b094      	sub	sp, #80	; 0x50
 8002f6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f70:	2300      	movs	r3, #0
 8002f72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f74:	2300      	movs	r3, #0
 8002f76:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f7c:	4b79      	ldr	r3, [pc, #484]	; (8003164 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f003 030c 	and.w	r3, r3, #12
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d00d      	beq.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x40>
 8002f88:	2b08      	cmp	r3, #8
 8002f8a:	f200 80e1 	bhi.w	8003150 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <HAL_RCC_GetSysClockFreq+0x34>
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d003      	beq.n	8002f9e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f96:	e0db      	b.n	8003150 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f98:	4b73      	ldr	r3, [pc, #460]	; (8003168 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f9a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f9c:	e0db      	b.n	8003156 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f9e:	4b73      	ldr	r3, [pc, #460]	; (800316c <HAL_RCC_GetSysClockFreq+0x208>)
 8002fa0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fa2:	e0d8      	b.n	8003156 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fa4:	4b6f      	ldr	r3, [pc, #444]	; (8003164 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fae:	4b6d      	ldr	r3, [pc, #436]	; (8003164 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d063      	beq.n	8003082 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fba:	4b6a      	ldr	r3, [pc, #424]	; (8003164 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	099b      	lsrs	r3, r3, #6
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fc4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fcc:	633b      	str	r3, [r7, #48]	; 0x30
 8002fce:	2300      	movs	r3, #0
 8002fd0:	637b      	str	r3, [r7, #52]	; 0x34
 8002fd2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002fd6:	4622      	mov	r2, r4
 8002fd8:	462b      	mov	r3, r5
 8002fda:	f04f 0000 	mov.w	r0, #0
 8002fde:	f04f 0100 	mov.w	r1, #0
 8002fe2:	0159      	lsls	r1, r3, #5
 8002fe4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fe8:	0150      	lsls	r0, r2, #5
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4621      	mov	r1, r4
 8002ff0:	1a51      	subs	r1, r2, r1
 8002ff2:	6139      	str	r1, [r7, #16]
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	eb63 0301 	sbc.w	r3, r3, r1
 8002ffa:	617b      	str	r3, [r7, #20]
 8002ffc:	f04f 0200 	mov.w	r2, #0
 8003000:	f04f 0300 	mov.w	r3, #0
 8003004:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003008:	4659      	mov	r1, fp
 800300a:	018b      	lsls	r3, r1, #6
 800300c:	4651      	mov	r1, sl
 800300e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003012:	4651      	mov	r1, sl
 8003014:	018a      	lsls	r2, r1, #6
 8003016:	4651      	mov	r1, sl
 8003018:	ebb2 0801 	subs.w	r8, r2, r1
 800301c:	4659      	mov	r1, fp
 800301e:	eb63 0901 	sbc.w	r9, r3, r1
 8003022:	f04f 0200 	mov.w	r2, #0
 8003026:	f04f 0300 	mov.w	r3, #0
 800302a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800302e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003032:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003036:	4690      	mov	r8, r2
 8003038:	4699      	mov	r9, r3
 800303a:	4623      	mov	r3, r4
 800303c:	eb18 0303 	adds.w	r3, r8, r3
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	462b      	mov	r3, r5
 8003044:	eb49 0303 	adc.w	r3, r9, r3
 8003048:	60fb      	str	r3, [r7, #12]
 800304a:	f04f 0200 	mov.w	r2, #0
 800304e:	f04f 0300 	mov.w	r3, #0
 8003052:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003056:	4629      	mov	r1, r5
 8003058:	024b      	lsls	r3, r1, #9
 800305a:	4621      	mov	r1, r4
 800305c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003060:	4621      	mov	r1, r4
 8003062:	024a      	lsls	r2, r1, #9
 8003064:	4610      	mov	r0, r2
 8003066:	4619      	mov	r1, r3
 8003068:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800306a:	2200      	movs	r2, #0
 800306c:	62bb      	str	r3, [r7, #40]	; 0x28
 800306e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003070:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003074:	f7fd f914 	bl	80002a0 <__aeabi_uldivmod>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	4613      	mov	r3, r2
 800307e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003080:	e058      	b.n	8003134 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003082:	4b38      	ldr	r3, [pc, #224]	; (8003164 <HAL_RCC_GetSysClockFreq+0x200>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	099b      	lsrs	r3, r3, #6
 8003088:	2200      	movs	r2, #0
 800308a:	4618      	mov	r0, r3
 800308c:	4611      	mov	r1, r2
 800308e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003092:	623b      	str	r3, [r7, #32]
 8003094:	2300      	movs	r3, #0
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
 8003098:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800309c:	4642      	mov	r2, r8
 800309e:	464b      	mov	r3, r9
 80030a0:	f04f 0000 	mov.w	r0, #0
 80030a4:	f04f 0100 	mov.w	r1, #0
 80030a8:	0159      	lsls	r1, r3, #5
 80030aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030ae:	0150      	lsls	r0, r2, #5
 80030b0:	4602      	mov	r2, r0
 80030b2:	460b      	mov	r3, r1
 80030b4:	4641      	mov	r1, r8
 80030b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80030ba:	4649      	mov	r1, r9
 80030bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80030d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80030d4:	ebb2 040a 	subs.w	r4, r2, sl
 80030d8:	eb63 050b 	sbc.w	r5, r3, fp
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	00eb      	lsls	r3, r5, #3
 80030e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030ea:	00e2      	lsls	r2, r4, #3
 80030ec:	4614      	mov	r4, r2
 80030ee:	461d      	mov	r5, r3
 80030f0:	4643      	mov	r3, r8
 80030f2:	18e3      	adds	r3, r4, r3
 80030f4:	603b      	str	r3, [r7, #0]
 80030f6:	464b      	mov	r3, r9
 80030f8:	eb45 0303 	adc.w	r3, r5, r3
 80030fc:	607b      	str	r3, [r7, #4]
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	f04f 0300 	mov.w	r3, #0
 8003106:	e9d7 4500 	ldrd	r4, r5, [r7]
 800310a:	4629      	mov	r1, r5
 800310c:	028b      	lsls	r3, r1, #10
 800310e:	4621      	mov	r1, r4
 8003110:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003114:	4621      	mov	r1, r4
 8003116:	028a      	lsls	r2, r1, #10
 8003118:	4610      	mov	r0, r2
 800311a:	4619      	mov	r1, r3
 800311c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800311e:	2200      	movs	r2, #0
 8003120:	61bb      	str	r3, [r7, #24]
 8003122:	61fa      	str	r2, [r7, #28]
 8003124:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003128:	f7fd f8ba 	bl	80002a0 <__aeabi_uldivmod>
 800312c:	4602      	mov	r2, r0
 800312e:	460b      	mov	r3, r1
 8003130:	4613      	mov	r3, r2
 8003132:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003134:	4b0b      	ldr	r3, [pc, #44]	; (8003164 <HAL_RCC_GetSysClockFreq+0x200>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	0c1b      	lsrs	r3, r3, #16
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	3301      	adds	r3, #1
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003144:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003148:	fbb2 f3f3 	udiv	r3, r2, r3
 800314c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800314e:	e002      	b.n	8003156 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003150:	4b05      	ldr	r3, [pc, #20]	; (8003168 <HAL_RCC_GetSysClockFreq+0x204>)
 8003152:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003154:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003156:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003158:	4618      	mov	r0, r3
 800315a:	3750      	adds	r7, #80	; 0x50
 800315c:	46bd      	mov	sp, r7
 800315e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003162:	bf00      	nop
 8003164:	40023800 	.word	0x40023800
 8003168:	00f42400 	.word	0x00f42400
 800316c:	007a1200 	.word	0x007a1200

08003170 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003174:	4b03      	ldr	r3, [pc, #12]	; (8003184 <HAL_RCC_GetHCLKFreq+0x14>)
 8003176:	681b      	ldr	r3, [r3, #0]
}
 8003178:	4618      	mov	r0, r3
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	2000000c 	.word	0x2000000c

08003188 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003188:	b084      	sub	sp, #16
 800318a:	b580      	push	{r7, lr}
 800318c:	b084      	sub	sp, #16
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
 8003192:	f107 001c 	add.w	r0, r7, #28
 8003196:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800319a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800319c:	2b01      	cmp	r3, #1
 800319e:	d122      	bne.n	80031e6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80031b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80031c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d105      	bne.n	80031da <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f001 fbee 	bl	80049bc <USB_CoreReset>
 80031e0:	4603      	mov	r3, r0
 80031e2:	73fb      	strb	r3, [r7, #15]
 80031e4:	e01a      	b.n	800321c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f001 fbe2 	bl	80049bc <USB_CoreReset>
 80031f8:	4603      	mov	r3, r0
 80031fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80031fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d106      	bne.n	8003210 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003206:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	639a      	str	r2, [r3, #56]	; 0x38
 800320e:	e005      	b.n	800321c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003214:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800321c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800321e:	2b01      	cmp	r3, #1
 8003220:	d10b      	bne.n	800323a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f043 0206 	orr.w	r2, r3, #6
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f043 0220 	orr.w	r2, r3, #32
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800323a:	7bfb      	ldrb	r3, [r7, #15]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003246:	b004      	add	sp, #16
 8003248:	4770      	bx	lr
	...

0800324c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	4613      	mov	r3, r2
 8003258:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	2b02      	cmp	r3, #2
 800325e:	d165      	bne.n	800332c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	4a41      	ldr	r2, [pc, #260]	; (8003368 <USB_SetTurnaroundTime+0x11c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d906      	bls.n	8003276 <USB_SetTurnaroundTime+0x2a>
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	4a40      	ldr	r2, [pc, #256]	; (800336c <USB_SetTurnaroundTime+0x120>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d202      	bcs.n	8003276 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003270:	230f      	movs	r3, #15
 8003272:	617b      	str	r3, [r7, #20]
 8003274:	e062      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	4a3c      	ldr	r2, [pc, #240]	; (800336c <USB_SetTurnaroundTime+0x120>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d306      	bcc.n	800328c <USB_SetTurnaroundTime+0x40>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	4a3b      	ldr	r2, [pc, #236]	; (8003370 <USB_SetTurnaroundTime+0x124>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d202      	bcs.n	800328c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003286:	230e      	movs	r3, #14
 8003288:	617b      	str	r3, [r7, #20]
 800328a:	e057      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	4a38      	ldr	r2, [pc, #224]	; (8003370 <USB_SetTurnaroundTime+0x124>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d306      	bcc.n	80032a2 <USB_SetTurnaroundTime+0x56>
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	4a37      	ldr	r2, [pc, #220]	; (8003374 <USB_SetTurnaroundTime+0x128>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d202      	bcs.n	80032a2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800329c:	230d      	movs	r3, #13
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	e04c      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	4a33      	ldr	r2, [pc, #204]	; (8003374 <USB_SetTurnaroundTime+0x128>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d306      	bcc.n	80032b8 <USB_SetTurnaroundTime+0x6c>
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	4a32      	ldr	r2, [pc, #200]	; (8003378 <USB_SetTurnaroundTime+0x12c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d802      	bhi.n	80032b8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80032b2:	230c      	movs	r3, #12
 80032b4:	617b      	str	r3, [r7, #20]
 80032b6:	e041      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	4a2f      	ldr	r2, [pc, #188]	; (8003378 <USB_SetTurnaroundTime+0x12c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d906      	bls.n	80032ce <USB_SetTurnaroundTime+0x82>
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	4a2e      	ldr	r2, [pc, #184]	; (800337c <USB_SetTurnaroundTime+0x130>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d802      	bhi.n	80032ce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80032c8:	230b      	movs	r3, #11
 80032ca:	617b      	str	r3, [r7, #20]
 80032cc:	e036      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	4a2a      	ldr	r2, [pc, #168]	; (800337c <USB_SetTurnaroundTime+0x130>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d906      	bls.n	80032e4 <USB_SetTurnaroundTime+0x98>
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4a29      	ldr	r2, [pc, #164]	; (8003380 <USB_SetTurnaroundTime+0x134>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d802      	bhi.n	80032e4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80032de:	230a      	movs	r3, #10
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e02b      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	4a26      	ldr	r2, [pc, #152]	; (8003380 <USB_SetTurnaroundTime+0x134>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d906      	bls.n	80032fa <USB_SetTurnaroundTime+0xae>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4a25      	ldr	r2, [pc, #148]	; (8003384 <USB_SetTurnaroundTime+0x138>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d202      	bcs.n	80032fa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80032f4:	2309      	movs	r3, #9
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e020      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	4a21      	ldr	r2, [pc, #132]	; (8003384 <USB_SetTurnaroundTime+0x138>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d306      	bcc.n	8003310 <USB_SetTurnaroundTime+0xc4>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	4a20      	ldr	r2, [pc, #128]	; (8003388 <USB_SetTurnaroundTime+0x13c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d802      	bhi.n	8003310 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800330a:	2308      	movs	r3, #8
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	e015      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	4a1d      	ldr	r2, [pc, #116]	; (8003388 <USB_SetTurnaroundTime+0x13c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d906      	bls.n	8003326 <USB_SetTurnaroundTime+0xda>
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	4a1c      	ldr	r2, [pc, #112]	; (800338c <USB_SetTurnaroundTime+0x140>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d202      	bcs.n	8003326 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003320:	2307      	movs	r3, #7
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	e00a      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003326:	2306      	movs	r3, #6
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	e007      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d102      	bne.n	8003338 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003332:	2309      	movs	r3, #9
 8003334:	617b      	str	r3, [r7, #20]
 8003336:	e001      	b.n	800333c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003338:	2309      	movs	r3, #9
 800333a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	68da      	ldr	r2, [r3, #12]
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	029b      	lsls	r3, r3, #10
 8003350:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003354:	431a      	orrs	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	371c      	adds	r7, #28
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	00d8acbf 	.word	0x00d8acbf
 800336c:	00e4e1c0 	.word	0x00e4e1c0
 8003370:	00f42400 	.word	0x00f42400
 8003374:	01067380 	.word	0x01067380
 8003378:	011a499f 	.word	0x011a499f
 800337c:	01312cff 	.word	0x01312cff
 8003380:	014ca43f 	.word	0x014ca43f
 8003384:	016e3600 	.word	0x016e3600
 8003388:	01a6ab1f 	.word	0x01a6ab1f
 800338c:	01e84800 	.word	0x01e84800

08003390 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f043 0201 	orr.w	r2, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f023 0201 	bic.w	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	460b      	mov	r3, r1
 80033de:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d115      	bne.n	8003422 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003402:	2001      	movs	r0, #1
 8003404:	f7fd fcd8 	bl	8000db8 <HAL_Delay>
      ms++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	3301      	adds	r3, #1
 800340c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f001 fa45 	bl	800489e <USB_GetMode>
 8003414:	4603      	mov	r3, r0
 8003416:	2b01      	cmp	r3, #1
 8003418:	d01e      	beq.n	8003458 <USB_SetCurrentMode+0x84>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2b31      	cmp	r3, #49	; 0x31
 800341e:	d9f0      	bls.n	8003402 <USB_SetCurrentMode+0x2e>
 8003420:	e01a      	b.n	8003458 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003422:	78fb      	ldrb	r3, [r7, #3]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d115      	bne.n	8003454 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003434:	2001      	movs	r0, #1
 8003436:	f7fd fcbf 	bl	8000db8 <HAL_Delay>
      ms++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	3301      	adds	r3, #1
 800343e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f001 fa2c 	bl	800489e <USB_GetMode>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <USB_SetCurrentMode+0x84>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2b31      	cmp	r3, #49	; 0x31
 8003450:	d9f0      	bls.n	8003434 <USB_SetCurrentMode+0x60>
 8003452:	e001      	b.n	8003458 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e005      	b.n	8003464 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b32      	cmp	r3, #50	; 0x32
 800345c:	d101      	bne.n	8003462 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800346c:	b084      	sub	sp, #16
 800346e:	b580      	push	{r7, lr}
 8003470:	b086      	sub	sp, #24
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800347a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003486:	2300      	movs	r3, #0
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	e009      	b.n	80034a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	3340      	adds	r3, #64	; 0x40
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	2200      	movs	r2, #0
 8003498:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	3301      	adds	r3, #1
 800349e:	613b      	str	r3, [r7, #16]
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	2b0e      	cmp	r3, #14
 80034a4:	d9f2      	bls.n	800348c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80034a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d11c      	bne.n	80034e6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034ba:	f043 0302 	orr.w	r3, r3, #2
 80034be:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034dc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	639a      	str	r2, [r3, #56]	; 0x38
 80034e4:	e00b      	b.n	80034fe <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ea:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003504:	461a      	mov	r2, r3
 8003506:	2300      	movs	r3, #0
 8003508:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003510:	4619      	mov	r1, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003518:	461a      	mov	r2, r3
 800351a:	680b      	ldr	r3, [r1, #0]
 800351c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800351e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003520:	2b01      	cmp	r3, #1
 8003522:	d10c      	bne.n	800353e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003526:	2b00      	cmp	r3, #0
 8003528:	d104      	bne.n	8003534 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800352a:	2100      	movs	r1, #0
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f965 	bl	80037fc <USB_SetDevSpeed>
 8003532:	e008      	b.n	8003546 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003534:	2101      	movs	r1, #1
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f960 	bl	80037fc <USB_SetDevSpeed>
 800353c:	e003      	b.n	8003546 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800353e:	2103      	movs	r1, #3
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 f95b 	bl	80037fc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003546:	2110      	movs	r1, #16
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f8f3 	bl	8003734 <USB_FlushTxFifo>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f91f 	bl	800379c <USB_FlushRxFifo>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800356e:	461a      	mov	r2, r3
 8003570:	2300      	movs	r3, #0
 8003572:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800357a:	461a      	mov	r2, r3
 800357c:	2300      	movs	r3, #0
 800357e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003586:	461a      	mov	r2, r3
 8003588:	2300      	movs	r3, #0
 800358a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800358c:	2300      	movs	r3, #0
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	e043      	b.n	800361a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	015a      	lsls	r2, r3, #5
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	4413      	add	r3, r2
 800359a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80035a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035a8:	d118      	bne.n	80035dc <USB_DevInit+0x170>
    {
      if (i == 0U)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10a      	bne.n	80035c6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	015a      	lsls	r2, r3, #5
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035bc:	461a      	mov	r2, r3
 80035be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80035c2:	6013      	str	r3, [r2, #0]
 80035c4:	e013      	b.n	80035ee <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	015a      	lsls	r2, r3, #5
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4413      	add	r3, r2
 80035ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035d2:	461a      	mov	r2, r3
 80035d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	e008      	b.n	80035ee <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	015a      	lsls	r2, r3, #5
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	4413      	add	r3, r2
 80035e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035e8:	461a      	mov	r2, r3
 80035ea:	2300      	movs	r3, #0
 80035ec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	015a      	lsls	r2, r3, #5
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	4413      	add	r3, r2
 80035f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035fa:	461a      	mov	r2, r3
 80035fc:	2300      	movs	r3, #0
 80035fe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	015a      	lsls	r2, r3, #5
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4413      	add	r3, r2
 8003608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800360c:	461a      	mov	r2, r3
 800360e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003612:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	3301      	adds	r3, #1
 8003618:	613b      	str	r3, [r7, #16]
 800361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	429a      	cmp	r2, r3
 8003620:	d3b7      	bcc.n	8003592 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003622:	2300      	movs	r3, #0
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	e043      	b.n	80036b0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	015a      	lsls	r2, r3, #5
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4413      	add	r3, r2
 8003630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800363a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800363e:	d118      	bne.n	8003672 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d10a      	bne.n	800365c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	015a      	lsls	r2, r3, #5
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4413      	add	r3, r2
 800364e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003652:	461a      	mov	r2, r3
 8003654:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e013      	b.n	8003684 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	015a      	lsls	r2, r3, #5
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4413      	add	r3, r2
 8003664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003668:	461a      	mov	r2, r3
 800366a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800366e:	6013      	str	r3, [r2, #0]
 8003670:	e008      	b.n	8003684 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	015a      	lsls	r2, r3, #5
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4413      	add	r3, r2
 800367a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800367e:	461a      	mov	r2, r3
 8003680:	2300      	movs	r3, #0
 8003682:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	015a      	lsls	r2, r3, #5
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4413      	add	r3, r2
 800368c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003690:	461a      	mov	r2, r3
 8003692:	2300      	movs	r3, #0
 8003694:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	015a      	lsls	r2, r3, #5
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4413      	add	r3, r2
 800369e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036a2:	461a      	mov	r2, r3
 80036a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80036a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	3301      	adds	r3, #1
 80036ae:	613b      	str	r3, [r7, #16]
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d3b7      	bcc.n	8003628 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80036c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036ca:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80036d8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80036da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d105      	bne.n	80036ec <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	f043 0210 	orr.w	r2, r3, #16
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	699a      	ldr	r2, [r3, #24]
 80036f0:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <USB_DevInit+0x2c4>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80036f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d005      	beq.n	800370a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	699b      	ldr	r3, [r3, #24]
 8003702:	f043 0208 	orr.w	r2, r3, #8
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800370a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800370c:	2b01      	cmp	r3, #1
 800370e:	d107      	bne.n	8003720 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003718:	f043 0304 	orr.w	r3, r3, #4
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003720:	7dfb      	ldrb	r3, [r7, #23]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800372c:	b004      	add	sp, #16
 800372e:	4770      	bx	lr
 8003730:	803c3800 	.word	0x803c3800

08003734 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	3301      	adds	r3, #1
 8003746:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4a13      	ldr	r2, [pc, #76]	; (8003798 <USB_FlushTxFifo+0x64>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d901      	bls.n	8003754 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e01b      	b.n	800378c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	2b00      	cmp	r3, #0
 800375a:	daf2      	bge.n	8003742 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	019b      	lsls	r3, r3, #6
 8003764:	f043 0220 	orr.w	r2, r3, #32
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	3301      	adds	r3, #1
 8003770:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4a08      	ldr	r2, [pc, #32]	; (8003798 <USB_FlushTxFifo+0x64>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d901      	bls.n	800377e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e006      	b.n	800378c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b20      	cmp	r3, #32
 8003788:	d0f0      	beq.n	800376c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	00030d40 	.word	0x00030d40

0800379c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	3301      	adds	r3, #1
 80037ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a11      	ldr	r2, [pc, #68]	; (80037f8 <USB_FlushRxFifo+0x5c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d901      	bls.n	80037ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e018      	b.n	80037ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	daf2      	bge.n	80037a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2210      	movs	r2, #16
 80037ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	3301      	adds	r3, #1
 80037d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	4a08      	ldr	r2, [pc, #32]	; (80037f8 <USB_FlushRxFifo+0x5c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d901      	bls.n	80037de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e006      	b.n	80037ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b10      	cmp	r3, #16
 80037e8:	d0f0      	beq.n	80037cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	00030d40 	.word	0x00030d40

080037fc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	68f9      	ldr	r1, [r7, #12]
 8003818:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800381c:	4313      	orrs	r3, r2
 800381e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800382e:	b480      	push	{r7}
 8003830:	b087      	sub	sp, #28
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0306 	and.w	r3, r3, #6
 8003846:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800384e:	2300      	movs	r3, #0
 8003850:	75fb      	strb	r3, [r7, #23]
 8003852:	e00a      	b.n	800386a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b02      	cmp	r3, #2
 8003858:	d002      	beq.n	8003860 <USB_GetDevSpeed+0x32>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2b06      	cmp	r3, #6
 800385e:	d102      	bne.n	8003866 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003860:	2302      	movs	r3, #2
 8003862:	75fb      	strb	r3, [r7, #23]
 8003864:	e001      	b.n	800386a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8003866:	230f      	movs	r3, #15
 8003868:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800386a:	7dfb      	ldrb	r3, [r7, #23]
}
 800386c:	4618      	mov	r0, r3
 800386e:	371c      	adds	r7, #28
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	785b      	ldrb	r3, [r3, #1]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d13a      	bne.n	800390a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	f003 030f 	and.w	r3, r3, #15
 80038a4:	2101      	movs	r1, #1
 80038a6:	fa01 f303 	lsl.w	r3, r1, r3
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	68f9      	ldr	r1, [r7, #12]
 80038ae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	015a      	lsls	r2, r3, #5
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4413      	add	r3, r2
 80038be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d155      	bne.n	8003978 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	015a      	lsls	r2, r3, #5
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	791b      	ldrb	r3, [r3, #4]
 80038e6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80038e8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	059b      	lsls	r3, r3, #22
 80038ee:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80038f0:	4313      	orrs	r3, r2
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	0151      	lsls	r1, r2, #5
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	440a      	add	r2, r1
 80038fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003902:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	e036      	b.n	8003978 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003910:	69da      	ldr	r2, [r3, #28]
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	f003 030f 	and.w	r3, r3, #15
 800391a:	2101      	movs	r1, #1
 800391c:	fa01 f303 	lsl.w	r3, r1, r3
 8003920:	041b      	lsls	r3, r3, #16
 8003922:	68f9      	ldr	r1, [r7, #12]
 8003924:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003928:	4313      	orrs	r3, r2
 800392a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	015a      	lsls	r2, r3, #5
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4413      	add	r3, r2
 8003934:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d11a      	bne.n	8003978 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	015a      	lsls	r2, r3, #5
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4413      	add	r3, r2
 800394a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	791b      	ldrb	r3, [r3, #4]
 800395c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800395e:	430b      	orrs	r3, r1
 8003960:	4313      	orrs	r3, r2
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	0151      	lsls	r1, r2, #5
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	440a      	add	r2, r1
 800396a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800396e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003976:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
	...

08003988 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	785b      	ldrb	r3, [r3, #1]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d161      	bne.n	8003a68 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	015a      	lsls	r2, r3, #5
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4413      	add	r3, r2
 80039ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80039b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80039ba:	d11f      	bne.n	80039fc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	0151      	lsls	r1, r2, #5
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	440a      	add	r2, r1
 80039d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80039d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80039da:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	015a      	lsls	r2, r3, #5
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	4413      	add	r3, r2
 80039e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	0151      	lsls	r1, r2, #5
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	440a      	add	r2, r1
 80039f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80039f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80039fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	f003 030f 	and.w	r3, r3, #15
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	68f9      	ldr	r1, [r7, #12]
 8003a18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	f003 030f 	and.w	r3, r3, #15
 8003a30:	2101      	movs	r1, #1
 8003a32:	fa01 f303 	lsl.w	r3, r1, r3
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	68f9      	ldr	r1, [r7, #12]
 8003a3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a40:	4013      	ands	r3, r2
 8003a42:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	015a      	lsls	r2, r3, #5
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	0159      	lsls	r1, r3, #5
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	440b      	add	r3, r1
 8003a5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4b35      	ldr	r3, [pc, #212]	; (8003b38 <USB_DeactivateEndpoint+0x1b0>)
 8003a62:	4013      	ands	r3, r2
 8003a64:	600b      	str	r3, [r1, #0]
 8003a66:	e060      	b.n	8003b2a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a7e:	d11f      	bne.n	8003ac0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	015a      	lsls	r2, r3, #5
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	4413      	add	r3, r2
 8003a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	0151      	lsls	r1, r2, #5
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	440a      	add	r2, r1
 8003a96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a9a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003a9e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	015a      	lsls	r2, r3, #5
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	0151      	lsls	r1, r2, #5
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	440a      	add	r2, r1
 8003ab6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003aba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003abe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	f003 030f 	and.w	r3, r3, #15
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	041b      	lsls	r3, r3, #16
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	68f9      	ldr	r1, [r7, #12]
 8003adc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aea:	69da      	ldr	r2, [r3, #28]
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	f003 030f 	and.w	r3, r3, #15
 8003af4:	2101      	movs	r1, #1
 8003af6:	fa01 f303 	lsl.w	r3, r1, r3
 8003afa:	041b      	lsls	r3, r3, #16
 8003afc:	43db      	mvns	r3, r3
 8003afe:	68f9      	ldr	r1, [r7, #12]
 8003b00:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b04:	4013      	ands	r3, r2
 8003b06:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	015a      	lsls	r2, r3, #5
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4413      	add	r3, r2
 8003b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	0159      	lsls	r1, r3, #5
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	440b      	add	r3, r1
 8003b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b22:	4619      	mov	r1, r3
 8003b24:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <USB_DeactivateEndpoint+0x1b4>)
 8003b26:	4013      	ands	r3, r2
 8003b28:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3714      	adds	r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	ec337800 	.word	0xec337800
 8003b3c:	eff37800 	.word	0xeff37800

08003b40 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b08a      	sub	sp, #40	; 0x28
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	785b      	ldrb	r3, [r3, #1]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	f040 815c 	bne.w	8003e1a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d132      	bne.n	8003bd0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	015a      	lsls	r2, r3, #5
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	4413      	add	r3, r2
 8003b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	0151      	lsls	r1, r2, #5
 8003b7c:	69fa      	ldr	r2, [r7, #28]
 8003b7e:	440a      	add	r2, r1
 8003b80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003b84:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003b88:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003b8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	0151      	lsls	r1, r2, #5
 8003ba0:	69fa      	ldr	r2, [r7, #28]
 8003ba2:	440a      	add	r2, r1
 8003ba4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ba8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003bac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	015a      	lsls	r2, r3, #5
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	0151      	lsls	r1, r2, #5
 8003bc0:	69fa      	ldr	r2, [r7, #28]
 8003bc2:	440a      	add	r2, r1
 8003bc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bc8:	0cdb      	lsrs	r3, r3, #19
 8003bca:	04db      	lsls	r3, r3, #19
 8003bcc:	6113      	str	r3, [r2, #16]
 8003bce:	e074      	b.n	8003cba <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	0151      	lsls	r1, r2, #5
 8003be2:	69fa      	ldr	r2, [r7, #28]
 8003be4:	440a      	add	r2, r1
 8003be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bea:	0cdb      	lsrs	r3, r3, #19
 8003bec:	04db      	lsls	r3, r3, #19
 8003bee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	015a      	lsls	r2, r3, #5
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	0151      	lsls	r1, r2, #5
 8003c02:	69fa      	ldr	r2, [r7, #28]
 8003c04:	440a      	add	r2, r1
 8003c06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c0a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003c0e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003c12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	015a      	lsls	r2, r3, #5
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c20:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	6999      	ldr	r1, [r3, #24]
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	440b      	add	r3, r1
 8003c2c:	1e59      	subs	r1, r3, #1
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c36:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8003c38:	4b9d      	ldr	r3, [pc, #628]	; (8003eb0 <USB_EPStartXfer+0x370>)
 8003c3a:	400b      	ands	r3, r1
 8003c3c:	69b9      	ldr	r1, [r7, #24]
 8003c3e:	0148      	lsls	r0, r1, #5
 8003c40:	69f9      	ldr	r1, [r7, #28]
 8003c42:	4401      	add	r1, r0
 8003c44:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	015a      	lsls	r2, r3, #5
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	4413      	add	r3, r2
 8003c54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c62:	69b9      	ldr	r1, [r7, #24]
 8003c64:	0148      	lsls	r0, r1, #5
 8003c66:	69f9      	ldr	r1, [r7, #28]
 8003c68:	4401      	add	r1, r0
 8003c6a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	791b      	ldrb	r3, [r3, #4]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d11f      	bne.n	8003cba <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	015a      	lsls	r2, r3, #5
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	0151      	lsls	r1, r2, #5
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	440a      	add	r2, r1
 8003c90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c94:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8003c98:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	015a      	lsls	r2, r3, #5
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	0151      	lsls	r1, r2, #5
 8003cac:	69fa      	ldr	r2, [r7, #28]
 8003cae:	440a      	add	r2, r1
 8003cb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003cb4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003cb8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d14b      	bne.n	8003d58 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d009      	beq.n	8003cdc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	015a      	lsls	r2, r3, #5
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	4413      	add	r3, r2
 8003cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	791b      	ldrb	r3, [r3, #4]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d128      	bne.n	8003d36 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d110      	bne.n	8003d16 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	0151      	lsls	r1, r2, #5
 8003d06:	69fa      	ldr	r2, [r7, #28]
 8003d08:	440a      	add	r2, r1
 8003d0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d0e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	e00f      	b.n	8003d36 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	015a      	lsls	r2, r3, #5
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	0151      	lsls	r1, r2, #5
 8003d28:	69fa      	ldr	r2, [r7, #28]
 8003d2a:	440a      	add	r2, r1
 8003d2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d34:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	0151      	lsls	r1, r2, #5
 8003d48:	69fa      	ldr	r2, [r7, #28]
 8003d4a:	440a      	add	r2, r1
 8003d4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d50:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003d54:	6013      	str	r3, [r2, #0]
 8003d56:	e133      	b.n	8003fc0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	015a      	lsls	r2, r3, #5
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	4413      	add	r3, r2
 8003d60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	0151      	lsls	r1, r2, #5
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	440a      	add	r2, r1
 8003d6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d72:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003d76:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	791b      	ldrb	r3, [r3, #4]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d015      	beq.n	8003dac <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 811b 	beq.w	8003fc0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003da0:	69f9      	ldr	r1, [r7, #28]
 8003da2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003da6:	4313      	orrs	r3, r2
 8003da8:	634b      	str	r3, [r1, #52]	; 0x34
 8003daa:	e109      	b.n	8003fc0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d110      	bne.n	8003dde <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	015a      	lsls	r2, r3, #5
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	0151      	lsls	r1, r2, #5
 8003dce:	69fa      	ldr	r2, [r7, #28]
 8003dd0:	440a      	add	r2, r1
 8003dd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dd6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003dda:	6013      	str	r3, [r2, #0]
 8003ddc:	e00f      	b.n	8003dfe <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	0151      	lsls	r1, r2, #5
 8003df0:	69fa      	ldr	r2, [r7, #28]
 8003df2:	440a      	add	r2, r1
 8003df4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dfc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	6919      	ldr	r1, [r3, #16]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	781a      	ldrb	r2, [r3, #0]
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	b298      	uxth	r0, r3
 8003e0c:	79fb      	ldrb	r3, [r7, #7]
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	4603      	mov	r3, r0
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	f000 fade 	bl	80043d4 <USB_WritePacket>
 8003e18:	e0d2      	b.n	8003fc0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	015a      	lsls	r2, r3, #5
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	0151      	lsls	r1, r2, #5
 8003e2c:	69fa      	ldr	r2, [r7, #28]
 8003e2e:	440a      	add	r2, r1
 8003e30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e34:	0cdb      	lsrs	r3, r3, #19
 8003e36:	04db      	lsls	r3, r3, #19
 8003e38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	015a      	lsls	r2, r3, #5
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	0151      	lsls	r1, r2, #5
 8003e4c:	69fa      	ldr	r2, [r7, #28]
 8003e4e:	440a      	add	r2, r1
 8003e50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e54:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003e58:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003e5c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d126      	bne.n	8003eb4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e72:	691a      	ldr	r2, [r3, #16]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e7c:	69b9      	ldr	r1, [r7, #24]
 8003e7e:	0148      	lsls	r0, r1, #5
 8003e80:	69f9      	ldr	r1, [r7, #28]
 8003e82:	4401      	add	r1, r0
 8003e84:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	015a      	lsls	r2, r3, #5
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	4413      	add	r3, r2
 8003e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	0151      	lsls	r1, r2, #5
 8003e9e:	69fa      	ldr	r2, [r7, #28]
 8003ea0:	440a      	add	r2, r1
 8003ea2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ea6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003eaa:	6113      	str	r3, [r2, #16]
 8003eac:	e03a      	b.n	8003f24 <USB_EPStartXfer+0x3e4>
 8003eae:	bf00      	nop
 8003eb0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	699a      	ldr	r2, [r3, #24]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	1e5a      	subs	r2, r3, #1
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	8afa      	ldrh	r2, [r7, #22]
 8003ed0:	fb03 f202 	mul.w	r2, r3, r2
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	015a      	lsls	r2, r3, #5
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	4413      	add	r3, r2
 8003ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ee4:	691a      	ldr	r2, [r3, #16]
 8003ee6:	8afb      	ldrh	r3, [r7, #22]
 8003ee8:	04d9      	lsls	r1, r3, #19
 8003eea:	4b38      	ldr	r3, [pc, #224]	; (8003fcc <USB_EPStartXfer+0x48c>)
 8003eec:	400b      	ands	r3, r1
 8003eee:	69b9      	ldr	r1, [r7, #24]
 8003ef0:	0148      	lsls	r0, r1, #5
 8003ef2:	69f9      	ldr	r1, [r7, #28]
 8003ef4:	4401      	add	r1, r0
 8003ef6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8003efa:	4313      	orrs	r3, r2
 8003efc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	015a      	lsls	r2, r3, #5
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	4413      	add	r3, r2
 8003f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f14:	69b9      	ldr	r1, [r7, #24]
 8003f16:	0148      	lsls	r0, r1, #5
 8003f18:	69f9      	ldr	r1, [r7, #28]
 8003f1a:	4401      	add	r1, r0
 8003f1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8003f20:	4313      	orrs	r3, r2
 8003f22:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d10d      	bne.n	8003f46 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d009      	beq.n	8003f46 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6919      	ldr	r1, [r3, #16]
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	015a      	lsls	r2, r3, #5
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f42:	460a      	mov	r2, r1
 8003f44:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	791b      	ldrb	r3, [r3, #4]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d128      	bne.n	8003fa0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d110      	bne.n	8003f80 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	015a      	lsls	r2, r3, #5
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	4413      	add	r3, r2
 8003f66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	0151      	lsls	r1, r2, #5
 8003f70:	69fa      	ldr	r2, [r7, #28]
 8003f72:	440a      	add	r2, r1
 8003f74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f78:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e00f      	b.n	8003fa0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	0151      	lsls	r1, r2, #5
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	440a      	add	r2, r1
 8003f96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f9e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	0151      	lsls	r1, r2, #5
 8003fb2:	69fa      	ldr	r2, [r7, #28]
 8003fb4:	440a      	add	r2, r1
 8003fb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003fba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003fbe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3720      	adds	r7, #32
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	1ff80000 	.word	0x1ff80000

08003fd0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	785b      	ldrb	r3, [r3, #1]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	f040 80ce 	bne.w	800418e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d132      	bne.n	8004060 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	015a      	lsls	r2, r3, #5
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	4413      	add	r3, r2
 8004002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	0151      	lsls	r1, r2, #5
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	440a      	add	r2, r1
 8004010:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004014:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004018:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800401c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	015a      	lsls	r2, r3, #5
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	4413      	add	r3, r2
 8004026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	0151      	lsls	r1, r2, #5
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	440a      	add	r2, r1
 8004034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004038:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800403c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	015a      	lsls	r2, r3, #5
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	4413      	add	r3, r2
 8004046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	0151      	lsls	r1, r2, #5
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	440a      	add	r2, r1
 8004054:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004058:	0cdb      	lsrs	r3, r3, #19
 800405a:	04db      	lsls	r3, r3, #19
 800405c:	6113      	str	r3, [r2, #16]
 800405e:	e04e      	b.n	80040fe <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	015a      	lsls	r2, r3, #5
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	4413      	add	r3, r2
 8004068:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	0151      	lsls	r1, r2, #5
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	440a      	add	r2, r1
 8004076:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800407a:	0cdb      	lsrs	r3, r3, #19
 800407c:	04db      	lsls	r3, r3, #19
 800407e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	4413      	add	r3, r2
 8004088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	0151      	lsls	r1, r2, #5
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	440a      	add	r2, r1
 8004096:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800409a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800409e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80040a2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	699a      	ldr	r2, [r3, #24]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d903      	bls.n	80040b8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	0151      	lsls	r1, r2, #5
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	440a      	add	r2, r1
 80040ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80040d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	015a      	lsls	r2, r3, #5
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	4413      	add	r3, r2
 80040e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040e4:	691a      	ldr	r2, [r3, #16]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040ee:	6939      	ldr	r1, [r7, #16]
 80040f0:	0148      	lsls	r0, r1, #5
 80040f2:	6979      	ldr	r1, [r7, #20]
 80040f4:	4401      	add	r1, r0
 80040f6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80040fa:	4313      	orrs	r3, r2
 80040fc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d11e      	bne.n	8004142 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d009      	beq.n	8004120 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	015a      	lsls	r2, r3, #5
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	4413      	add	r3, r2
 8004114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004118:	461a      	mov	r2, r3
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	4413      	add	r3, r2
 8004128:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	0151      	lsls	r1, r2, #5
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	440a      	add	r2, r1
 8004136:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800413a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800413e:	6013      	str	r3, [r2, #0]
 8004140:	e097      	b.n	8004272 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	015a      	lsls	r2, r3, #5
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	4413      	add	r3, r2
 800414a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	0151      	lsls	r1, r2, #5
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	440a      	add	r2, r1
 8004158:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800415c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004160:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 8083 	beq.w	8004272 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004172:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	f003 030f 	and.w	r3, r3, #15
 800417c:	2101      	movs	r1, #1
 800417e:	fa01 f303 	lsl.w	r3, r1, r3
 8004182:	6979      	ldr	r1, [r7, #20]
 8004184:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004188:	4313      	orrs	r3, r2
 800418a:	634b      	str	r3, [r1, #52]	; 0x34
 800418c:	e071      	b.n	8004272 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	0151      	lsls	r1, r2, #5
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	440a      	add	r2, r1
 80041a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041a8:	0cdb      	lsrs	r3, r3, #19
 80041aa:	04db      	lsls	r3, r3, #19
 80041ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	015a      	lsls	r2, r3, #5
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	4413      	add	r3, r2
 80041b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	0151      	lsls	r1, r2, #5
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	440a      	add	r2, r1
 80041c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041c8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80041cc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80041d0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	68da      	ldr	r2, [r3, #12]
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	4413      	add	r3, r2
 80041f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	0151      	lsls	r1, r2, #5
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	440a      	add	r2, r1
 8004200:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004204:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004208:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	015a      	lsls	r2, r3, #5
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	4413      	add	r3, r2
 8004212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004216:	691a      	ldr	r2, [r3, #16]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004220:	6939      	ldr	r1, [r7, #16]
 8004222:	0148      	lsls	r0, r1, #5
 8004224:	6979      	ldr	r1, [r7, #20]
 8004226:	4401      	add	r1, r0
 8004228:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800422c:	4313      	orrs	r3, r2
 800422e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004230:	79fb      	ldrb	r3, [r7, #7]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d10d      	bne.n	8004252 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d009      	beq.n	8004252 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	6919      	ldr	r1, [r3, #16]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	015a      	lsls	r2, r3, #5
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	4413      	add	r3, r2
 800424a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800424e:	460a      	mov	r2, r1
 8004250:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	015a      	lsls	r2, r3, #5
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	4413      	add	r3, r2
 800425a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	0151      	lsls	r1, r2, #5
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	440a      	add	r2, r1
 8004268:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800426c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004270:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	371c      	adds	r7, #28
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	785b      	ldrb	r3, [r3, #1]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d14a      	bne.n	8004334 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80042b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042b6:	f040 8086 	bne.w	80043c6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	015a      	lsls	r2, r3, #5
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	4413      	add	r3, r2
 80042c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	7812      	ldrb	r2, [r2, #0]
 80042ce:	0151      	lsls	r1, r2, #5
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	440a      	add	r2, r1
 80042d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042d8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80042dc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	015a      	lsls	r2, r3, #5
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	4413      	add	r3, r2
 80042e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	7812      	ldrb	r2, [r2, #0]
 80042f2:	0151      	lsls	r1, r2, #5
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	440a      	add	r2, r1
 80042f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004300:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3301      	adds	r3, #1
 8004306:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f242 7210 	movw	r2, #10000	; 0x2710
 800430e:	4293      	cmp	r3, r2
 8004310:	d902      	bls.n	8004318 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	75fb      	strb	r3, [r7, #23]
          break;
 8004316:	e056      	b.n	80043c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	015a      	lsls	r2, r3, #5
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	4413      	add	r3, r2
 8004322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800432c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004330:	d0e7      	beq.n	8004302 <USB_EPStopXfer+0x82>
 8004332:	e048      	b.n	80043c6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	4413      	add	r3, r2
 800433e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004348:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800434c:	d13b      	bne.n	80043c6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	015a      	lsls	r2, r3, #5
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	4413      	add	r3, r2
 8004358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	7812      	ldrb	r2, [r2, #0]
 8004362:	0151      	lsls	r1, r2, #5
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	440a      	add	r2, r1
 8004368:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800436c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004370:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	015a      	lsls	r2, r3, #5
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	4413      	add	r3, r2
 800437c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	7812      	ldrb	r2, [r2, #0]
 8004386:	0151      	lsls	r1, r2, #5
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	440a      	add	r2, r1
 800438c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004390:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004394:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	3301      	adds	r3, #1
 800439a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f242 7210 	movw	r2, #10000	; 0x2710
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d902      	bls.n	80043ac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	75fb      	strb	r3, [r7, #23]
          break;
 80043aa:	e00c      	b.n	80043c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	015a      	lsls	r2, r3, #5
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80043c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80043c4:	d0e7      	beq.n	8004396 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80043c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	371c      	adds	r7, #28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b089      	sub	sp, #36	; 0x24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	4611      	mov	r1, r2
 80043e0:	461a      	mov	r2, r3
 80043e2:	460b      	mov	r3, r1
 80043e4:	71fb      	strb	r3, [r7, #7]
 80043e6:	4613      	mov	r3, r2
 80043e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80043f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d123      	bne.n	8004442 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80043fa:	88bb      	ldrh	r3, [r7, #4]
 80043fc:	3303      	adds	r3, #3
 80043fe:	089b      	lsrs	r3, r3, #2
 8004400:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004402:	2300      	movs	r3, #0
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	e018      	b.n	800443a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	031a      	lsls	r2, r3, #12
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	4413      	add	r3, r2
 8004410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004414:	461a      	mov	r2, r3
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	3301      	adds	r3, #1
 8004420:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	3301      	adds	r3, #1
 8004426:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	3301      	adds	r3, #1
 800442c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	3301      	adds	r3, #1
 8004432:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	3301      	adds	r3, #1
 8004438:	61bb      	str	r3, [r7, #24]
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	429a      	cmp	r2, r3
 8004440:	d3e2      	bcc.n	8004408 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3724      	adds	r7, #36	; 0x24
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004450:	b480      	push	{r7}
 8004452:	b08b      	sub	sp, #44	; 0x2c
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	4613      	mov	r3, r2
 800445c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	089b      	lsrs	r3, r3, #2
 800446a:	b29b      	uxth	r3, r3
 800446c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800446e:	88fb      	ldrh	r3, [r7, #6]
 8004470:	f003 0303 	and.w	r3, r3, #3
 8004474:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004476:	2300      	movs	r3, #0
 8004478:	623b      	str	r3, [r7, #32]
 800447a:	e014      	b.n	80044a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	601a      	str	r2, [r3, #0]
    pDest++;
 8004488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448a:	3301      	adds	r3, #1
 800448c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	3301      	adds	r3, #1
 8004492:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	3301      	adds	r3, #1
 8004498:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800449a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449c:	3301      	adds	r3, #1
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	3301      	adds	r3, #1
 80044a4:	623b      	str	r3, [r7, #32]
 80044a6:	6a3a      	ldr	r2, [r7, #32]
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d3e6      	bcc.n	800447c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80044ae:	8bfb      	ldrh	r3, [r7, #30]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d01e      	beq.n	80044f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044be:	461a      	mov	r2, r3
 80044c0:	f107 0310 	add.w	r3, r7, #16
 80044c4:	6812      	ldr	r2, [r2, #0]
 80044c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	fa22 f303 	lsr.w	r3, r2, r3
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	701a      	strb	r2, [r3, #0]
      i++;
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	3301      	adds	r3, #1
 80044de:	623b      	str	r3, [r7, #32]
      pDest++;
 80044e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e2:	3301      	adds	r3, #1
 80044e4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80044e6:	8bfb      	ldrh	r3, [r7, #30]
 80044e8:	3b01      	subs	r3, #1
 80044ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80044ec:	8bfb      	ldrh	r3, [r7, #30]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1ea      	bne.n	80044c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	372c      	adds	r7, #44	; 0x2c
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	785b      	ldrb	r3, [r3, #1]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d12c      	bne.n	8004576 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	015a      	lsls	r2, r3, #5
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4413      	add	r3, r2
 8004524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	db12      	blt.n	8004554 <USB_EPSetStall+0x54>
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00f      	beq.n	8004554 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4413      	add	r3, r2
 800453c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	0151      	lsls	r1, r2, #5
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	440a      	add	r2, r1
 800454a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800454e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004552:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	015a      	lsls	r2, r3, #5
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4413      	add	r3, r2
 800455c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68ba      	ldr	r2, [r7, #8]
 8004564:	0151      	lsls	r1, r2, #5
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	440a      	add	r2, r1
 800456a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800456e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	e02b      	b.n	80045ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	015a      	lsls	r2, r3, #5
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4413      	add	r3, r2
 800457e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	db12      	blt.n	80045ae <USB_EPSetStall+0xae>
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00f      	beq.n	80045ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	0151      	lsls	r1, r2, #5
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	440a      	add	r2, r1
 80045a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80045ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	015a      	lsls	r2, r3, #5
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	0151      	lsls	r1, r2, #5
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	440a      	add	r2, r1
 80045c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3714      	adds	r7, #20
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	785b      	ldrb	r3, [r3, #1]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d128      	bne.n	800464a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	0151      	lsls	r1, r2, #5
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	440a      	add	r2, r1
 800460e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004612:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004616:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	791b      	ldrb	r3, [r3, #4]
 800461c:	2b03      	cmp	r3, #3
 800461e:	d003      	beq.n	8004628 <USB_EPClearStall+0x4c>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	791b      	ldrb	r3, [r3, #4]
 8004624:	2b02      	cmp	r3, #2
 8004626:	d138      	bne.n	800469a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	0151      	lsls	r1, r2, #5
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	440a      	add	r2, r1
 800463e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004646:	6013      	str	r3, [r2, #0]
 8004648:	e027      	b.n	800469a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	015a      	lsls	r2, r3, #5
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	4413      	add	r3, r2
 8004652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	0151      	lsls	r1, r2, #5
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	440a      	add	r2, r1
 8004660:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004664:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004668:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	791b      	ldrb	r3, [r3, #4]
 800466e:	2b03      	cmp	r3, #3
 8004670:	d003      	beq.n	800467a <USB_EPClearStall+0x9e>
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	791b      	ldrb	r3, [r3, #4]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d10f      	bne.n	800469a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	015a      	lsls	r2, r3, #5
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4413      	add	r3, r2
 8004682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	0151      	lsls	r1, r2, #5
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	440a      	add	r2, r1
 8004690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004698:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	460b      	mov	r3, r1
 80046b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046c6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80046ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	78fb      	ldrb	r3, [r7, #3]
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80046dc:	68f9      	ldr	r1, [r7, #12]
 80046de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046e2:	4313      	orrs	r3, r2
 80046e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800470e:	f023 0303 	bic.w	r3, r3, #3
 8004712:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004722:	f023 0302 	bic.w	r3, r3, #2
 8004726:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004736:	b480      	push	{r7}
 8004738:	b085      	sub	sp, #20
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004750:	f023 0303 	bic.w	r3, r3, #3
 8004754:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004764:	f043 0302 	orr.w	r3, r3, #2
 8004768:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	4013      	ands	r3, r2
 800478e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004790:	68fb      	ldr	r3, [r7, #12]
}
 8004792:	4618      	mov	r0, r3
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800479e:	b480      	push	{r7}
 80047a0:	b085      	sub	sp, #20
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	4013      	ands	r3, r2
 80047c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	0c1b      	lsrs	r3, r3, #16
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ee:	69db      	ldr	r3, [r3, #28]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	4013      	ands	r3, r2
 80047f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	b29b      	uxth	r3, r3
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004806:	b480      	push	{r7}
 8004808:	b085      	sub	sp, #20
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	460b      	mov	r3, r1
 8004810:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004816:	78fb      	ldrb	r3, [r7, #3]
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	4413      	add	r3, r2
 800481e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	4013      	ands	r3, r2
 8004832:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004834:	68bb      	ldr	r3, [r7, #8]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004842:	b480      	push	{r7}
 8004844:	b087      	sub	sp, #28
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
 800484a:	460b      	mov	r3, r1
 800484c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004864:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004866:	78fb      	ldrb	r3, [r7, #3]
 8004868:	f003 030f 	and.w	r3, r3, #15
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	fa22 f303 	lsr.w	r3, r2, r3
 8004872:	01db      	lsls	r3, r3, #7
 8004874:	b2db      	uxtb	r3, r3
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	4413      	add	r3, r2
 8004884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	4013      	ands	r3, r2
 800488e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004890:	68bb      	ldr	r3, [r7, #8]
}
 8004892:	4618      	mov	r0, r3
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	f003 0301 	and.w	r3, r3, #1
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b085      	sub	sp, #20
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80048d8:	f023 0307 	bic.w	r3, r3, #7
 80048dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8004900:	b480      	push	{r7}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	460b      	mov	r3, r1
 800490a:	607a      	str	r2, [r7, #4]
 800490c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	333c      	adds	r3, #60	; 0x3c
 8004916:	3304      	adds	r3, #4
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	4a26      	ldr	r2, [pc, #152]	; (80049b8 <USB_EP0_OutStart+0xb8>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d90a      	bls.n	800493a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004930:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004934:	d101      	bne.n	800493a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e037      	b.n	80049aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004940:	461a      	mov	r2, r3
 8004942:	2300      	movs	r3, #0
 8004944:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004954:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004958:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004968:	f043 0318 	orr.w	r3, r3, #24
 800496c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800497c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8004980:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8004982:	7afb      	ldrb	r3, [r7, #11]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d10f      	bne.n	80049a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800498e:	461a      	mov	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049a2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80049a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	371c      	adds	r7, #28
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	4f54300a 	.word	0x4f54300a

080049bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	3301      	adds	r3, #1
 80049cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a13      	ldr	r2, [pc, #76]	; (8004a20 <USB_CoreReset+0x64>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d901      	bls.n	80049da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e01b      	b.n	8004a12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	daf2      	bge.n	80049c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	f043 0201 	orr.w	r2, r3, #1
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3301      	adds	r3, #1
 80049f6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4a09      	ldr	r2, [pc, #36]	; (8004a20 <USB_CoreReset+0x64>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d901      	bls.n	8004a04 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e006      	b.n	8004a12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d0f0      	beq.n	80049f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	00030d40 	.word	0x00030d40

08004a24 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004a30:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004a34:	f006 ff02 	bl	800b83c <USBD_static_malloc>
 8004a38:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d109      	bne.n	8004a54 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	32b0      	adds	r2, #176	; 0xb0
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004a50:	2302      	movs	r3, #2
 8004a52:	e0d4      	b.n	8004bfe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004a54:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8004a58:	2100      	movs	r1, #0
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	f006 ff6c 	bl	800b938 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	32b0      	adds	r2, #176	; 0xb0
 8004a6a:	68f9      	ldr	r1, [r7, #12]
 8004a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	32b0      	adds	r2, #176	; 0xb0
 8004a7a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	7c1b      	ldrb	r3, [r3, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d138      	bne.n	8004afe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004a8c:	4b5e      	ldr	r3, [pc, #376]	; (8004c08 <USBD_CDC_Init+0x1e4>)
 8004a8e:	7819      	ldrb	r1, [r3, #0]
 8004a90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a94:	2202      	movs	r2, #2
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f006 fdad 	bl	800b5f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004a9c:	4b5a      	ldr	r3, [pc, #360]	; (8004c08 <USBD_CDC_Init+0x1e4>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	f003 020f 	and.w	r2, r3, #15
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4413      	add	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3324      	adds	r3, #36	; 0x24
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004ab6:	4b55      	ldr	r3, [pc, #340]	; (8004c0c <USBD_CDC_Init+0x1e8>)
 8004ab8:	7819      	ldrb	r1, [r3, #0]
 8004aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004abe:	2202      	movs	r2, #2
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f006 fd98 	bl	800b5f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004ac6:	4b51      	ldr	r3, [pc, #324]	; (8004c0c <USBD_CDC_Init+0x1e8>)
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	f003 020f 	and.w	r2, r3, #15
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	4413      	add	r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8004ade:	2201      	movs	r2, #1
 8004ae0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004ae2:	4b4b      	ldr	r3, [pc, #300]	; (8004c10 <USBD_CDC_Init+0x1ec>)
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	f003 020f 	and.w	r2, r3, #15
 8004aea:	6879      	ldr	r1, [r7, #4]
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	440b      	add	r3, r1
 8004af6:	3326      	adds	r3, #38	; 0x26
 8004af8:	2210      	movs	r2, #16
 8004afa:	801a      	strh	r2, [r3, #0]
 8004afc:	e035      	b.n	8004b6a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004afe:	4b42      	ldr	r3, [pc, #264]	; (8004c08 <USBD_CDC_Init+0x1e4>)
 8004b00:	7819      	ldrb	r1, [r3, #0]
 8004b02:	2340      	movs	r3, #64	; 0x40
 8004b04:	2202      	movs	r2, #2
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f006 fd75 	bl	800b5f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004b0c:	4b3e      	ldr	r3, [pc, #248]	; (8004c08 <USBD_CDC_Init+0x1e4>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	f003 020f 	and.w	r2, r3, #15
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	4413      	add	r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	3324      	adds	r3, #36	; 0x24
 8004b22:	2201      	movs	r2, #1
 8004b24:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004b26:	4b39      	ldr	r3, [pc, #228]	; (8004c0c <USBD_CDC_Init+0x1e8>)
 8004b28:	7819      	ldrb	r1, [r3, #0]
 8004b2a:	2340      	movs	r3, #64	; 0x40
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f006 fd61 	bl	800b5f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004b34:	4b35      	ldr	r3, [pc, #212]	; (8004c0c <USBD_CDC_Init+0x1e8>)
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	f003 020f 	and.w	r2, r3, #15
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	440b      	add	r3, r1
 8004b48:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004b50:	4b2f      	ldr	r3, [pc, #188]	; (8004c10 <USBD_CDC_Init+0x1ec>)
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	f003 020f 	and.w	r2, r3, #15
 8004b58:	6879      	ldr	r1, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	440b      	add	r3, r1
 8004b64:	3326      	adds	r3, #38	; 0x26
 8004b66:	2210      	movs	r2, #16
 8004b68:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004b6a:	4b29      	ldr	r3, [pc, #164]	; (8004c10 <USBD_CDC_Init+0x1ec>)
 8004b6c:	7819      	ldrb	r1, [r3, #0]
 8004b6e:	2308      	movs	r3, #8
 8004b70:	2203      	movs	r2, #3
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f006 fd3f 	bl	800b5f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8004b78:	4b25      	ldr	r3, [pc, #148]	; (8004c10 <USBD_CDC_Init+0x1ec>)
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	f003 020f 	and.w	r2, r3, #15
 8004b80:	6879      	ldr	r1, [r7, #4]
 8004b82:	4613      	mov	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	440b      	add	r3, r1
 8004b8c:	3324      	adds	r3, #36	; 0x24
 8004b8e:	2201      	movs	r2, #1
 8004b90:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	33b0      	adds	r3, #176	; 0xb0
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d101      	bne.n	8004bcc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8004bc8:	2302      	movs	r3, #2
 8004bca:	e018      	b.n	8004bfe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	7c1b      	ldrb	r3, [r3, #16]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10a      	bne.n	8004bea <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004bd4:	4b0d      	ldr	r3, [pc, #52]	; (8004c0c <USBD_CDC_Init+0x1e8>)
 8004bd6:	7819      	ldrb	r1, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004bde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f006 fdf6 	bl	800b7d4 <USBD_LL_PrepareReceive>
 8004be8:	e008      	b.n	8004bfc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004bea:	4b08      	ldr	r3, [pc, #32]	; (8004c0c <USBD_CDC_Init+0x1e8>)
 8004bec:	7819      	ldrb	r1, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004bf4:	2340      	movs	r3, #64	; 0x40
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f006 fdec 	bl	800b7d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	2000009f 	.word	0x2000009f
 8004c0c:	200000a0 	.word	0x200000a0
 8004c10:	200000a1 	.word	0x200000a1

08004c14 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8004c20:	4b3a      	ldr	r3, [pc, #232]	; (8004d0c <USBD_CDC_DeInit+0xf8>)
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	4619      	mov	r1, r3
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f006 fd0b 	bl	800b642 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8004c2c:	4b37      	ldr	r3, [pc, #220]	; (8004d0c <USBD_CDC_DeInit+0xf8>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	f003 020f 	and.w	r2, r3, #15
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	4613      	mov	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4413      	add	r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	440b      	add	r3, r1
 8004c40:	3324      	adds	r3, #36	; 0x24
 8004c42:	2200      	movs	r2, #0
 8004c44:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8004c46:	4b32      	ldr	r3, [pc, #200]	; (8004d10 <USBD_CDC_DeInit+0xfc>)
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f006 fcf8 	bl	800b642 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8004c52:	4b2f      	ldr	r3, [pc, #188]	; (8004d10 <USBD_CDC_DeInit+0xfc>)
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	6879      	ldr	r1, [r7, #4]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	440b      	add	r3, r1
 8004c66:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8004c6e:	4b29      	ldr	r3, [pc, #164]	; (8004d14 <USBD_CDC_DeInit+0x100>)
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	4619      	mov	r1, r3
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f006 fce4 	bl	800b642 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8004c7a:	4b26      	ldr	r3, [pc, #152]	; (8004d14 <USBD_CDC_DeInit+0x100>)
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	f003 020f 	and.w	r2, r3, #15
 8004c82:	6879      	ldr	r1, [r7, #4]
 8004c84:	4613      	mov	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	3324      	adds	r3, #36	; 0x24
 8004c90:	2200      	movs	r2, #0
 8004c92:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8004c94:	4b1f      	ldr	r3, [pc, #124]	; (8004d14 <USBD_CDC_DeInit+0x100>)
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	f003 020f 	and.w	r2, r3, #15
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	4413      	add	r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	440b      	add	r3, r1
 8004ca8:	3326      	adds	r3, #38	; 0x26
 8004caa:	2200      	movs	r2, #0
 8004cac:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	32b0      	adds	r2, #176	; 0xb0
 8004cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d01f      	beq.n	8004d00 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	33b0      	adds	r3, #176	; 0xb0
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	32b0      	adds	r2, #176	; 0xb0
 8004cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f006 fdb8 	bl	800b858 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	32b0      	adds	r2, #176	; 0xb0
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	2000009f 	.word	0x2000009f
 8004d10:	200000a0 	.word	0x200000a0
 8004d14:	200000a1 	.word	0x200000a1

08004d18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	32b0      	adds	r2, #176	; 0xb0
 8004d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d30:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e0bf      	b.n	8004ec8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d050      	beq.n	8004df6 <USBD_CDC_Setup+0xde>
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	f040 80af 	bne.w	8004eb8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	88db      	ldrh	r3, [r3, #6]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d03a      	beq.n	8004dd8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	b25b      	sxtb	r3, r3
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	da1b      	bge.n	8004da4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	33b0      	adds	r3, #176	; 0xb0
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	4413      	add	r3, r2
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8004d82:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	88d2      	ldrh	r2, [r2, #6]
 8004d88:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	88db      	ldrh	r3, [r3, #6]
 8004d8e:	2b07      	cmp	r3, #7
 8004d90:	bf28      	it	cs
 8004d92:	2307      	movcs	r3, #7
 8004d94:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	89fa      	ldrh	r2, [r7, #14]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f001 fd89 	bl	80068b4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8004da2:	e090      	b.n	8004ec6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	785a      	ldrb	r2, [r3, #1]
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	88db      	ldrh	r3, [r3, #6]
 8004db2:	2b3f      	cmp	r3, #63	; 0x3f
 8004db4:	d803      	bhi.n	8004dbe <USBD_CDC_Setup+0xa6>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	88db      	ldrh	r3, [r3, #6]
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	e000      	b.n	8004dc0 <USBD_CDC_Setup+0xa8>
 8004dbe:	2240      	movs	r2, #64	; 0x40
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8004dc6:	6939      	ldr	r1, [r7, #16]
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8004dce:	461a      	mov	r2, r3
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f001 fd9b 	bl	800690c <USBD_CtlPrepareRx>
      break;
 8004dd6:	e076      	b.n	8004ec6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	33b0      	adds	r3, #176	; 0xb0
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	7850      	ldrb	r0, [r2, #1]
 8004dee:	2200      	movs	r2, #0
 8004df0:	6839      	ldr	r1, [r7, #0]
 8004df2:	4798      	blx	r3
      break;
 8004df4:	e067      	b.n	8004ec6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	785b      	ldrb	r3, [r3, #1]
 8004dfa:	2b0b      	cmp	r3, #11
 8004dfc:	d851      	bhi.n	8004ea2 <USBD_CDC_Setup+0x18a>
 8004dfe:	a201      	add	r2, pc, #4	; (adr r2, 8004e04 <USBD_CDC_Setup+0xec>)
 8004e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e04:	08004e35 	.word	0x08004e35
 8004e08:	08004eb1 	.word	0x08004eb1
 8004e0c:	08004ea3 	.word	0x08004ea3
 8004e10:	08004ea3 	.word	0x08004ea3
 8004e14:	08004ea3 	.word	0x08004ea3
 8004e18:	08004ea3 	.word	0x08004ea3
 8004e1c:	08004ea3 	.word	0x08004ea3
 8004e20:	08004ea3 	.word	0x08004ea3
 8004e24:	08004ea3 	.word	0x08004ea3
 8004e28:	08004ea3 	.word	0x08004ea3
 8004e2c:	08004e5f 	.word	0x08004e5f
 8004e30:	08004e89 	.word	0x08004e89
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b03      	cmp	r3, #3
 8004e3e:	d107      	bne.n	8004e50 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8004e40:	f107 030a 	add.w	r3, r7, #10
 8004e44:	2202      	movs	r2, #2
 8004e46:	4619      	mov	r1, r3
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f001 fd33 	bl	80068b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004e4e:	e032      	b.n	8004eb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8004e50:	6839      	ldr	r1, [r7, #0]
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f001 fcbd 	bl	80067d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	75fb      	strb	r3, [r7, #23]
          break;
 8004e5c:	e02b      	b.n	8004eb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d107      	bne.n	8004e7a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8004e6a:	f107 030d 	add.w	r3, r7, #13
 8004e6e:	2201      	movs	r2, #1
 8004e70:	4619      	mov	r1, r3
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f001 fd1e 	bl	80068b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004e78:	e01d      	b.n	8004eb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8004e7a:	6839      	ldr	r1, [r7, #0]
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f001 fca8 	bl	80067d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8004e82:	2303      	movs	r3, #3
 8004e84:	75fb      	strb	r3, [r7, #23]
          break;
 8004e86:	e016      	b.n	8004eb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b03      	cmp	r3, #3
 8004e92:	d00f      	beq.n	8004eb4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8004e94:	6839      	ldr	r1, [r7, #0]
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f001 fc9b 	bl	80067d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8004ea0:	e008      	b.n	8004eb4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8004ea2:	6839      	ldr	r1, [r7, #0]
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f001 fc94 	bl	80067d2 <USBD_CtlError>
          ret = USBD_FAIL;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	75fb      	strb	r3, [r7, #23]
          break;
 8004eae:	e002      	b.n	8004eb6 <USBD_CDC_Setup+0x19e>
          break;
 8004eb0:	bf00      	nop
 8004eb2:	e008      	b.n	8004ec6 <USBD_CDC_Setup+0x1ae>
          break;
 8004eb4:	bf00      	nop
      }
      break;
 8004eb6:	e006      	b.n	8004ec6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8004eb8:	6839      	ldr	r1, [r7, #0]
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f001 fc89 	bl	80067d2 <USBD_CtlError>
      ret = USBD_FAIL;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ec4:	bf00      	nop
  }

  return (uint8_t)ret;
 8004ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	460b      	mov	r3, r1
 8004eda:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8004ee2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	32b0      	adds	r2, #176	; 0xb0
 8004eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e065      	b.n	8004fc6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	32b0      	adds	r2, #176	; 0xb0
 8004f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f08:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	f003 020f 	and.w	r2, r3, #15
 8004f10:	6879      	ldr	r1, [r7, #4]
 8004f12:	4613      	mov	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4413      	add	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	440b      	add	r3, r1
 8004f1c:	3318      	adds	r3, #24
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d02f      	beq.n	8004f84 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	f003 020f 	and.w	r2, r3, #15
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	4413      	add	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	3318      	adds	r3, #24
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	78fb      	ldrb	r3, [r7, #3]
 8004f3c:	f003 010f 	and.w	r1, r3, #15
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	460b      	mov	r3, r1
 8004f44:	00db      	lsls	r3, r3, #3
 8004f46:	440b      	add	r3, r1
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4403      	add	r3, r0
 8004f4c:	3348      	adds	r3, #72	; 0x48
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	fbb2 f1f3 	udiv	r1, r2, r3
 8004f54:	fb01 f303 	mul.w	r3, r1, r3
 8004f58:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d112      	bne.n	8004f84 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8004f5e:	78fb      	ldrb	r3, [r7, #3]
 8004f60:	f003 020f 	and.w	r2, r3, #15
 8004f64:	6879      	ldr	r1, [r7, #4]
 8004f66:	4613      	mov	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4413      	add	r3, r2
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	440b      	add	r3, r1
 8004f70:	3318      	adds	r3, #24
 8004f72:	2200      	movs	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004f76:	78f9      	ldrb	r1, [r7, #3]
 8004f78:	2300      	movs	r3, #0
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f006 fc08 	bl	800b792 <USBD_LL_Transmit>
 8004f82:	e01f      	b.n	8004fc4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	33b0      	adds	r3, #176	; 0xb0
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d010      	beq.n	8004fc4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	33b0      	adds	r3, #176	; 0xb0
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	4413      	add	r3, r2
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8004fc0:	78fa      	ldrb	r2, [r7, #3]
 8004fc2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
 8004fd6:	460b      	mov	r3, r1
 8004fd8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	32b0      	adds	r2, #176	; 0xb0
 8004fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fe8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	32b0      	adds	r2, #176	; 0xb0
 8004ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e01a      	b.n	8005036 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005000:	78fb      	ldrb	r3, [r7, #3]
 8005002:	4619      	mov	r1, r3
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f006 fc06 	bl	800b816 <USBD_LL_GetRxDataSize>
 800500a:	4602      	mov	r2, r0
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	33b0      	adds	r3, #176	; 0xb0
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005030:	4611      	mov	r1, r2
 8005032:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b084      	sub	sp, #16
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	32b0      	adds	r2, #176	; 0xb0
 8005050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005054:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800505c:	2303      	movs	r3, #3
 800505e:	e025      	b.n	80050ac <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	33b0      	adds	r3, #176	; 0xb0
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d01a      	beq.n	80050aa <USBD_CDC_EP0_RxReady+0x6c>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800507a:	2bff      	cmp	r3, #255	; 0xff
 800507c:	d015      	beq.n	80050aa <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	33b0      	adds	r3, #176	; 0xb0
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4413      	add	r3, r2
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8005096:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800509e:	b292      	uxth	r2, r2
 80050a0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	22ff      	movs	r2, #255	; 0xff
 80050a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80050bc:	2182      	movs	r1, #130	; 0x82
 80050be:	4818      	ldr	r0, [pc, #96]	; (8005120 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80050c0:	f000 fd4f 	bl	8005b62 <USBD_GetEpDesc>
 80050c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80050c6:	2101      	movs	r1, #1
 80050c8:	4815      	ldr	r0, [pc, #84]	; (8005120 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80050ca:	f000 fd4a 	bl	8005b62 <USBD_GetEpDesc>
 80050ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80050d0:	2181      	movs	r1, #129	; 0x81
 80050d2:	4813      	ldr	r0, [pc, #76]	; (8005120 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80050d4:	f000 fd45 	bl	8005b62 <USBD_GetEpDesc>
 80050d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	2210      	movs	r2, #16
 80050e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d006      	beq.n	80050fa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050f4:	711a      	strb	r2, [r3, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d006      	beq.n	800510e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005108:	711a      	strb	r2, [r3, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2243      	movs	r2, #67	; 0x43
 8005112:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005114:	4b02      	ldr	r3, [pc, #8]	; (8005120 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005116:	4618      	mov	r0, r3
 8005118:	3718      	adds	r7, #24
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	2000005c 	.word	0x2000005c

08005124 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800512c:	2182      	movs	r1, #130	; 0x82
 800512e:	4818      	ldr	r0, [pc, #96]	; (8005190 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005130:	f000 fd17 	bl	8005b62 <USBD_GetEpDesc>
 8005134:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005136:	2101      	movs	r1, #1
 8005138:	4815      	ldr	r0, [pc, #84]	; (8005190 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800513a:	f000 fd12 	bl	8005b62 <USBD_GetEpDesc>
 800513e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005140:	2181      	movs	r1, #129	; 0x81
 8005142:	4813      	ldr	r0, [pc, #76]	; (8005190 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005144:	f000 fd0d 	bl	8005b62 <USBD_GetEpDesc>
 8005148:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2210      	movs	r2, #16
 8005154:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d006      	beq.n	800516a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	2200      	movs	r2, #0
 8005160:	711a      	strb	r2, [r3, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f042 0202 	orr.w	r2, r2, #2
 8005168:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d006      	beq.n	800517e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	711a      	strb	r2, [r3, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f042 0202 	orr.w	r2, r2, #2
 800517c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2243      	movs	r2, #67	; 0x43
 8005182:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005184:	4b02      	ldr	r3, [pc, #8]	; (8005190 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	2000005c 	.word	0x2000005c

08005194 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800519c:	2182      	movs	r1, #130	; 0x82
 800519e:	4818      	ldr	r0, [pc, #96]	; (8005200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80051a0:	f000 fcdf 	bl	8005b62 <USBD_GetEpDesc>
 80051a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80051a6:	2101      	movs	r1, #1
 80051a8:	4815      	ldr	r0, [pc, #84]	; (8005200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80051aa:	f000 fcda 	bl	8005b62 <USBD_GetEpDesc>
 80051ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80051b0:	2181      	movs	r1, #129	; 0x81
 80051b2:	4813      	ldr	r0, [pc, #76]	; (8005200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80051b4:	f000 fcd5 	bl	8005b62 <USBD_GetEpDesc>
 80051b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d002      	beq.n	80051c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	2210      	movs	r2, #16
 80051c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d006      	beq.n	80051da <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051d4:	711a      	strb	r2, [r3, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d006      	beq.n	80051ee <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051e8:	711a      	strb	r2, [r3, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2243      	movs	r2, #67	; 0x43
 80051f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80051f4:	4b02      	ldr	r3, [pc, #8]	; (8005200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	2000005c 	.word	0x2000005c

08005204 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	220a      	movs	r2, #10
 8005210:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005212:	4b03      	ldr	r3, [pc, #12]	; (8005220 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005214:	4618      	mov	r0, r3
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	20000018 	.word	0x20000018

08005224 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005234:	2303      	movs	r3, #3
 8005236:	e009      	b.n	800524c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	33b0      	adds	r3, #176	; 0xb0
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	370c      	adds	r7, #12
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005258:	b480      	push	{r7}
 800525a:	b087      	sub	sp, #28
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	32b0      	adds	r2, #176	; 0xb0
 800526e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005272:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800527a:	2303      	movs	r3, #3
 800527c:	e008      	b.n	8005290 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	371c      	adds	r7, #28
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	32b0      	adds	r2, #176	; 0xb0
 80052b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052b4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80052bc:	2303      	movs	r3, #3
 80052be:	e004      	b.n	80052ca <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
	...

080052d8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	32b0      	adds	r2, #176	; 0xb0
 80052ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052ee:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80052f0:	2301      	movs	r3, #1
 80052f2:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	32b0      	adds	r2, #176	; 0xb0
 80052fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005306:	2303      	movs	r3, #3
 8005308:	e025      	b.n	8005356 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005310:	2b00      	cmp	r3, #0
 8005312:	d11f      	bne.n	8005354 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	2201      	movs	r2, #1
 8005318:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800531c:	4b10      	ldr	r3, [pc, #64]	; (8005360 <USBD_CDC_TransmitPacket+0x88>)
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	f003 020f 	and.w	r2, r3, #15
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4403      	add	r3, r0
 8005336:	3318      	adds	r3, #24
 8005338:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800533a:	4b09      	ldr	r3, [pc, #36]	; (8005360 <USBD_CDC_TransmitPacket+0x88>)
 800533c:	7819      	ldrb	r1, [r3, #0]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f006 fa21 	bl	800b792 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005354:	7bfb      	ldrb	r3, [r7, #15]
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	2000009f 	.word	0x2000009f

08005364 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	32b0      	adds	r2, #176	; 0xb0
 8005376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800537a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	32b0      	adds	r2, #176	; 0xb0
 8005386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800538e:	2303      	movs	r3, #3
 8005390:	e018      	b.n	80053c4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	7c1b      	ldrb	r3, [r3, #16]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10a      	bne.n	80053b0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800539a:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <USBD_CDC_ReceivePacket+0x68>)
 800539c:	7819      	ldrb	r1, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80053a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f006 fa13 	bl	800b7d4 <USBD_LL_PrepareReceive>
 80053ae:	e008      	b.n	80053c2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80053b0:	4b06      	ldr	r3, [pc, #24]	; (80053cc <USBD_CDC_ReceivePacket+0x68>)
 80053b2:	7819      	ldrb	r1, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80053ba:	2340      	movs	r3, #64	; 0x40
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f006 fa09 	bl	800b7d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	200000a0 	.word	0x200000a0

080053d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b086      	sub	sp, #24
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	60b9      	str	r1, [r7, #8]
 80053da:	4613      	mov	r3, r2
 80053dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d101      	bne.n	80053e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e01f      	b.n	8005428 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	79fa      	ldrb	r2, [r7, #7]
 800541a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f006 f87d 	bl	800b51c <USBD_LL_Init>
 8005422:	4603      	mov	r3, r0
 8005424:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005426:	7dfb      	ldrb	r3, [r7, #23]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3718      	adds	r7, #24
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800543a:	2300      	movs	r3, #0
 800543c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005444:	2303      	movs	r3, #3
 8005446:	e025      	b.n	8005494 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	32ae      	adds	r2, #174	; 0xae
 800545a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800545e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00f      	beq.n	8005484 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	32ae      	adds	r2, #174	; 0xae
 800546e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005474:	f107 020e 	add.w	r2, r7, #14
 8005478:	4610      	mov	r0, r2
 800547a:	4798      	blx	r3
 800547c:	4602      	mov	r2, r0
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800548a:	1c5a      	adds	r2, r3, #1
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f006 f88b 	bl	800b5c0 <USBD_LL_Start>
 80054aa:	4603      	mov	r3, r0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80054bc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80054be:	4618      	mov	r0, r3
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b084      	sub	sp, #16
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
 80054d2:	460b      	mov	r3, r1
 80054d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80054d6:	2300      	movs	r3, #0
 80054d8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d009      	beq.n	80054f8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	78fa      	ldrb	r2, [r7, #3]
 80054ee:	4611      	mov	r1, r2
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	4798      	blx	r3
 80054f4:	4603      	mov	r3, r0
 80054f6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005502:	b580      	push	{r7, lr}
 8005504:	b084      	sub	sp, #16
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	460b      	mov	r3, r1
 800550c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800550e:	2300      	movs	r3, #0
 8005510:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	78fa      	ldrb	r2, [r7, #3]
 800551c:	4611      	mov	r1, r2
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	4798      	blx	r3
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005528:	2303      	movs	r3, #3
 800552a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800552c:	7bfb      	ldrb	r3, [r7, #15]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
 800553e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005546:	6839      	ldr	r1, [r7, #0]
 8005548:	4618      	mov	r0, r3
 800554a:	f001 f908 	bl	800675e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800555c:	461a      	mov	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800556a:	f003 031f 	and.w	r3, r3, #31
 800556e:	2b02      	cmp	r3, #2
 8005570:	d01a      	beq.n	80055a8 <USBD_LL_SetupStage+0x72>
 8005572:	2b02      	cmp	r3, #2
 8005574:	d822      	bhi.n	80055bc <USBD_LL_SetupStage+0x86>
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <USBD_LL_SetupStage+0x4a>
 800557a:	2b01      	cmp	r3, #1
 800557c:	d00a      	beq.n	8005594 <USBD_LL_SetupStage+0x5e>
 800557e:	e01d      	b.n	80055bc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005586:	4619      	mov	r1, r3
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 fb5f 	bl	8005c4c <USBD_StdDevReq>
 800558e:	4603      	mov	r3, r0
 8005590:	73fb      	strb	r3, [r7, #15]
      break;
 8005592:	e020      	b.n	80055d6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800559a:	4619      	mov	r1, r3
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fbc7 	bl	8005d30 <USBD_StdItfReq>
 80055a2:	4603      	mov	r3, r0
 80055a4:	73fb      	strb	r3, [r7, #15]
      break;
 80055a6:	e016      	b.n	80055d6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80055ae:	4619      	mov	r1, r3
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 fc29 	bl	8005e08 <USBD_StdEPReq>
 80055b6:	4603      	mov	r3, r0
 80055b8:	73fb      	strb	r3, [r7, #15]
      break;
 80055ba:	e00c      	b.n	80055d6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80055c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	4619      	mov	r1, r3
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f006 f858 	bl	800b680 <USBD_LL_StallEP>
 80055d0:	4603      	mov	r3, r0
 80055d2:	73fb      	strb	r3, [r7, #15]
      break;
 80055d4:	bf00      	nop
  }

  return ret;
 80055d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	460b      	mov	r3, r1
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80055f2:	7afb      	ldrb	r3, [r7, #11]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d16e      	bne.n	80056d6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80055fe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005606:	2b03      	cmp	r3, #3
 8005608:	f040 8098 	bne.w	800573c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	429a      	cmp	r2, r3
 8005616:	d913      	bls.n	8005640 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	689a      	ldr	r2, [r3, #8]
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	1ad2      	subs	r2, r2, r3
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	4293      	cmp	r3, r2
 8005630:	bf28      	it	cs
 8005632:	4613      	movcs	r3, r2
 8005634:	461a      	mov	r2, r3
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f001 f984 	bl	8006946 <USBD_CtlContinueRx>
 800563e:	e07d      	b.n	800573c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005646:	f003 031f 	and.w	r3, r3, #31
 800564a:	2b02      	cmp	r3, #2
 800564c:	d014      	beq.n	8005678 <USBD_LL_DataOutStage+0x98>
 800564e:	2b02      	cmp	r3, #2
 8005650:	d81d      	bhi.n	800568e <USBD_LL_DataOutStage+0xae>
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <USBD_LL_DataOutStage+0x7c>
 8005656:	2b01      	cmp	r3, #1
 8005658:	d003      	beq.n	8005662 <USBD_LL_DataOutStage+0x82>
 800565a:	e018      	b.n	800568e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800565c:	2300      	movs	r3, #0
 800565e:	75bb      	strb	r3, [r7, #22]
            break;
 8005660:	e018      	b.n	8005694 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005668:	b2db      	uxtb	r3, r3
 800566a:	4619      	mov	r1, r3
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 fa5e 	bl	8005b2e <USBD_CoreFindIF>
 8005672:	4603      	mov	r3, r0
 8005674:	75bb      	strb	r3, [r7, #22]
            break;
 8005676:	e00d      	b.n	8005694 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800567e:	b2db      	uxtb	r3, r3
 8005680:	4619      	mov	r1, r3
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 fa60 	bl	8005b48 <USBD_CoreFindEP>
 8005688:	4603      	mov	r3, r0
 800568a:	75bb      	strb	r3, [r7, #22]
            break;
 800568c:	e002      	b.n	8005694 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800568e:	2300      	movs	r3, #0
 8005690:	75bb      	strb	r3, [r7, #22]
            break;
 8005692:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005694:	7dbb      	ldrb	r3, [r7, #22]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d119      	bne.n	80056ce <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d113      	bne.n	80056ce <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80056a6:	7dba      	ldrb	r2, [r7, #22]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	32ae      	adds	r2, #174	; 0xae
 80056ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00b      	beq.n	80056ce <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80056b6:	7dba      	ldrb	r2, [r7, #22]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80056be:	7dba      	ldrb	r2, [r7, #22]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	32ae      	adds	r2, #174	; 0xae
 80056c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f001 f94a 	bl	8006968 <USBD_CtlSendStatus>
 80056d4:	e032      	b.n	800573c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80056d6:	7afb      	ldrb	r3, [r7, #11]
 80056d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	4619      	mov	r1, r3
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 fa31 	bl	8005b48 <USBD_CoreFindEP>
 80056e6:	4603      	mov	r3, r0
 80056e8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80056ea:	7dbb      	ldrb	r3, [r7, #22]
 80056ec:	2bff      	cmp	r3, #255	; 0xff
 80056ee:	d025      	beq.n	800573c <USBD_LL_DataOutStage+0x15c>
 80056f0:	7dbb      	ldrb	r3, [r7, #22]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d122      	bne.n	800573c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b03      	cmp	r3, #3
 8005700:	d117      	bne.n	8005732 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005702:	7dba      	ldrb	r2, [r7, #22]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	32ae      	adds	r2, #174	; 0xae
 8005708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00f      	beq.n	8005732 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8005712:	7dba      	ldrb	r2, [r7, #22]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800571a:	7dba      	ldrb	r2, [r7, #22]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	32ae      	adds	r2, #174	; 0xae
 8005720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	7afa      	ldrb	r2, [r7, #11]
 8005728:	4611      	mov	r1, r2
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	4798      	blx	r3
 800572e:	4603      	mov	r3, r0
 8005730:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005732:	7dfb      	ldrb	r3, [r7, #23]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d001      	beq.n	800573c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005738:	7dfb      	ldrb	r3, [r7, #23]
 800573a:	e000      	b.n	800573e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3718      	adds	r7, #24
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b086      	sub	sp, #24
 800574a:	af00      	add	r7, sp, #0
 800574c:	60f8      	str	r0, [r7, #12]
 800574e:	460b      	mov	r3, r1
 8005750:	607a      	str	r2, [r7, #4]
 8005752:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005754:	7afb      	ldrb	r3, [r7, #11]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d16f      	bne.n	800583a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	3314      	adds	r3, #20
 800575e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005766:	2b02      	cmp	r3, #2
 8005768:	d15a      	bne.n	8005820 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	689a      	ldr	r2, [r3, #8]
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	429a      	cmp	r2, r3
 8005774:	d914      	bls.n	80057a0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	1ad2      	subs	r2, r2, r3
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	461a      	mov	r2, r3
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f001 f8ac 	bl	80068ea <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005792:	2300      	movs	r3, #0
 8005794:	2200      	movs	r2, #0
 8005796:	2100      	movs	r1, #0
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f006 f81b 	bl	800b7d4 <USBD_LL_PrepareReceive>
 800579e:	e03f      	b.n	8005820 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d11c      	bne.n	80057e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d316      	bcc.n	80057e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d20f      	bcs.n	80057e6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80057c6:	2200      	movs	r2, #0
 80057c8:	2100      	movs	r1, #0
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f001 f88d 	bl	80068ea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80057d8:	2300      	movs	r3, #0
 80057da:	2200      	movs	r2, #0
 80057dc:	2100      	movs	r1, #0
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f005 fff8 	bl	800b7d4 <USBD_LL_PrepareReceive>
 80057e4:	e01c      	b.n	8005820 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	2b03      	cmp	r3, #3
 80057f0:	d10f      	bne.n	8005812 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d009      	beq.n	8005812 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005812:	2180      	movs	r1, #128	; 0x80
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f005 ff33 	bl	800b680 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f001 f8b7 	bl	800698e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d03a      	beq.n	80058a0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f7ff fe42 	bl	80054b4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005838:	e032      	b.n	80058a0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800583a:	7afb      	ldrb	r3, [r7, #11]
 800583c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005840:	b2db      	uxtb	r3, r3
 8005842:	4619      	mov	r1, r3
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f000 f97f 	bl	8005b48 <USBD_CoreFindEP>
 800584a:	4603      	mov	r3, r0
 800584c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800584e:	7dfb      	ldrb	r3, [r7, #23]
 8005850:	2bff      	cmp	r3, #255	; 0xff
 8005852:	d025      	beq.n	80058a0 <USBD_LL_DataInStage+0x15a>
 8005854:	7dfb      	ldrb	r3, [r7, #23]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d122      	bne.n	80058a0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b03      	cmp	r3, #3
 8005864:	d11c      	bne.n	80058a0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005866:	7dfa      	ldrb	r2, [r7, #23]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	32ae      	adds	r2, #174	; 0xae
 800586c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d014      	beq.n	80058a0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005876:	7dfa      	ldrb	r2, [r7, #23]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800587e:	7dfa      	ldrb	r2, [r7, #23]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	32ae      	adds	r2, #174	; 0xae
 8005884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	7afa      	ldrb	r2, [r7, #11]
 800588c:	4611      	mov	r1, r2
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	4798      	blx	r3
 8005892:	4603      	mov	r3, r0
 8005894:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005896:	7dbb      	ldrb	r3, [r7, #22]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d001      	beq.n	80058a0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800589c:	7dbb      	ldrb	r3, [r7, #22]
 800589e:	e000      	b.n	80058a2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3718      	adds	r7, #24
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b084      	sub	sp, #16
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d014      	beq.n	8005910 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00e      	beq.n	8005910 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	6852      	ldr	r2, [r2, #4]
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	4611      	mov	r1, r2
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	4798      	blx	r3
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d001      	beq.n	8005910 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800590c:	2303      	movs	r3, #3
 800590e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005910:	2340      	movs	r3, #64	; 0x40
 8005912:	2200      	movs	r2, #0
 8005914:	2100      	movs	r1, #0
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f005 fe6d 	bl	800b5f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2240      	movs	r2, #64	; 0x40
 8005928:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800592c:	2340      	movs	r3, #64	; 0x40
 800592e:	2200      	movs	r2, #0
 8005930:	2180      	movs	r1, #128	; 0x80
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f005 fe5f 	bl	800b5f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2240      	movs	r2, #64	; 0x40
 8005942:	621a      	str	r2, [r3, #32]

  return ret;
 8005944:	7bfb      	ldrb	r3, [r7, #15]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	460b      	mov	r3, r1
 8005958:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	78fa      	ldrb	r2, [r7, #3]
 800595e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800597c:	b2da      	uxtb	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2204      	movs	r2, #4
 8005988:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	370c      	adds	r7, #12
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr

0800599a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800599a:	b480      	push	{r7}
 800599c:	b083      	sub	sp, #12
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d106      	bne.n	80059bc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b082      	sub	sp, #8
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	2b03      	cmp	r3, #3
 80059dc:	d110      	bne.n	8005a00 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00b      	beq.n	8005a00 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3708      	adds	r7, #8
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b082      	sub	sp, #8
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	460b      	mov	r3, r1
 8005a14:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	32ae      	adds	r2, #174	; 0xae
 8005a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e01c      	b.n	8005a66 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b03      	cmp	r3, #3
 8005a36:	d115      	bne.n	8005a64 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	32ae      	adds	r2, #174	; 0xae
 8005a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00b      	beq.n	8005a64 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	32ae      	adds	r2, #174	; 0xae
 8005a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	78fa      	ldrb	r2, [r7, #3]
 8005a5e:	4611      	mov	r1, r2
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b082      	sub	sp, #8
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
 8005a76:	460b      	mov	r3, r1
 8005a78:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	32ae      	adds	r2, #174	; 0xae
 8005a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d101      	bne.n	8005a90 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e01c      	b.n	8005aca <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b03      	cmp	r3, #3
 8005a9a:	d115      	bne.n	8005ac8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	32ae      	adds	r2, #174	; 0xae
 8005aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00b      	beq.n	8005ac8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	32ae      	adds	r2, #174	; 0xae
 8005aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac0:	78fa      	ldrb	r2, [r7, #3]
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005ad2:	b480      	push	{r7}
 8005ad4:	b083      	sub	sp, #12
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00e      	beq.n	8005b24 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	6852      	ldr	r2, [r2, #4]
 8005b12:	b2d2      	uxtb	r2, r2
 8005b14:	4611      	mov	r1, r2
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	4798      	blx	r3
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8005b20:	2303      	movs	r3, #3
 8005b22:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
 8005b36:	460b      	mov	r3, r1
 8005b38:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005b3a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005b54:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	370c      	adds	r7, #12
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr

08005b62 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b086      	sub	sp, #24
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	885b      	ldrh	r3, [r3, #2]
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d920      	bls.n	8005bcc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005b92:	e013      	b.n	8005bbc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005b94:	f107 030a 	add.w	r3, r7, #10
 8005b98:	4619      	mov	r1, r3
 8005b9a:	6978      	ldr	r0, [r7, #20]
 8005b9c:	f000 f81b 	bl	8005bd6 <USBD_GetNextDesc>
 8005ba0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	785b      	ldrb	r3, [r3, #1]
 8005ba6:	2b05      	cmp	r3, #5
 8005ba8:	d108      	bne.n	8005bbc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	789b      	ldrb	r3, [r3, #2]
 8005bb2:	78fa      	ldrb	r2, [r7, #3]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d008      	beq.n	8005bca <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	885b      	ldrh	r3, [r3, #2]
 8005bc0:	b29a      	uxth	r2, r3
 8005bc2:	897b      	ldrh	r3, [r7, #10]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d8e5      	bhi.n	8005b94 <USBD_GetEpDesc+0x32>
 8005bc8:	e000      	b.n	8005bcc <USBD_GetEpDesc+0x6a>
          break;
 8005bca:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8005bcc:	693b      	ldr	r3, [r7, #16]
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3718      	adds	r7, #24
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b085      	sub	sp, #20
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	881a      	ldrh	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	4413      	add	r3, r2
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4413      	add	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8005c02:	68fb      	ldr	r3, [r7, #12]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	3301      	adds	r3, #1
 8005c26:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005c2e:	8a3b      	ldrh	r3, [r7, #16]
 8005c30:	021b      	lsls	r3, r3, #8
 8005c32:	b21a      	sxth	r2, r3
 8005c34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	b21b      	sxth	r3, r3
 8005c3c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005c3e:	89fb      	ldrh	r3, [r7, #14]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	371c      	adds	r7, #28
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005c56:	2300      	movs	r3, #0
 8005c58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c62:	2b40      	cmp	r3, #64	; 0x40
 8005c64:	d005      	beq.n	8005c72 <USBD_StdDevReq+0x26>
 8005c66:	2b40      	cmp	r3, #64	; 0x40
 8005c68:	d857      	bhi.n	8005d1a <USBD_StdDevReq+0xce>
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00f      	beq.n	8005c8e <USBD_StdDevReq+0x42>
 8005c6e:	2b20      	cmp	r3, #32
 8005c70:	d153      	bne.n	8005d1a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	32ae      	adds	r2, #174	; 0xae
 8005c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	6839      	ldr	r1, [r7, #0]
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	4798      	blx	r3
 8005c88:	4603      	mov	r3, r0
 8005c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c8c:	e04a      	b.n	8005d24 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	785b      	ldrb	r3, [r3, #1]
 8005c92:	2b09      	cmp	r3, #9
 8005c94:	d83b      	bhi.n	8005d0e <USBD_StdDevReq+0xc2>
 8005c96:	a201      	add	r2, pc, #4	; (adr r2, 8005c9c <USBD_StdDevReq+0x50>)
 8005c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c9c:	08005cf1 	.word	0x08005cf1
 8005ca0:	08005d05 	.word	0x08005d05
 8005ca4:	08005d0f 	.word	0x08005d0f
 8005ca8:	08005cfb 	.word	0x08005cfb
 8005cac:	08005d0f 	.word	0x08005d0f
 8005cb0:	08005ccf 	.word	0x08005ccf
 8005cb4:	08005cc5 	.word	0x08005cc5
 8005cb8:	08005d0f 	.word	0x08005d0f
 8005cbc:	08005ce7 	.word	0x08005ce7
 8005cc0:	08005cd9 	.word	0x08005cd9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005cc4:	6839      	ldr	r1, [r7, #0]
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 fa3c 	bl	8006144 <USBD_GetDescriptor>
          break;
 8005ccc:	e024      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005cce:	6839      	ldr	r1, [r7, #0]
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 fba1 	bl	8006418 <USBD_SetAddress>
          break;
 8005cd6:	e01f      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8005cd8:	6839      	ldr	r1, [r7, #0]
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 fbe0 	bl	80064a0 <USBD_SetConfig>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	73fb      	strb	r3, [r7, #15]
          break;
 8005ce4:	e018      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005ce6:	6839      	ldr	r1, [r7, #0]
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 fc83 	bl	80065f4 <USBD_GetConfig>
          break;
 8005cee:	e013      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005cf0:	6839      	ldr	r1, [r7, #0]
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fcb4 	bl	8006660 <USBD_GetStatus>
          break;
 8005cf8:	e00e      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005cfa:	6839      	ldr	r1, [r7, #0]
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 fce3 	bl	80066c8 <USBD_SetFeature>
          break;
 8005d02:	e009      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 fd07 	bl	800671a <USBD_ClrFeature>
          break;
 8005d0c:	e004      	b.n	8005d18 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8005d0e:	6839      	ldr	r1, [r7, #0]
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 fd5e 	bl	80067d2 <USBD_CtlError>
          break;
 8005d16:	bf00      	nop
      }
      break;
 8005d18:	e004      	b.n	8005d24 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8005d1a:	6839      	ldr	r1, [r7, #0]
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fd58 	bl	80067d2 <USBD_CtlError>
      break;
 8005d22:	bf00      	nop
  }

  return ret;
 8005d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3710      	adds	r7, #16
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop

08005d30 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d46:	2b40      	cmp	r3, #64	; 0x40
 8005d48:	d005      	beq.n	8005d56 <USBD_StdItfReq+0x26>
 8005d4a:	2b40      	cmp	r3, #64	; 0x40
 8005d4c:	d852      	bhi.n	8005df4 <USBD_StdItfReq+0xc4>
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <USBD_StdItfReq+0x26>
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d14e      	bne.n	8005df4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d840      	bhi.n	8005de6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	889b      	ldrh	r3, [r3, #4]
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d836      	bhi.n	8005ddc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	889b      	ldrh	r3, [r3, #4]
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	4619      	mov	r1, r3
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7ff fed9 	bl	8005b2e <USBD_CoreFindIF>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005d80:	7bbb      	ldrb	r3, [r7, #14]
 8005d82:	2bff      	cmp	r3, #255	; 0xff
 8005d84:	d01d      	beq.n	8005dc2 <USBD_StdItfReq+0x92>
 8005d86:	7bbb      	ldrb	r3, [r7, #14]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d11a      	bne.n	8005dc2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8005d8c:	7bba      	ldrb	r2, [r7, #14]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	32ae      	adds	r2, #174	; 0xae
 8005d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00f      	beq.n	8005dbc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8005d9c:	7bba      	ldrb	r2, [r7, #14]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8005da4:	7bba      	ldrb	r2, [r7, #14]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	32ae      	adds	r2, #174	; 0xae
 8005daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	6839      	ldr	r1, [r7, #0]
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	4798      	blx	r3
 8005db6:	4603      	mov	r3, r0
 8005db8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8005dba:	e004      	b.n	8005dc6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8005dc0:	e001      	b.n	8005dc6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	88db      	ldrh	r3, [r3, #6]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d110      	bne.n	8005df0 <USBD_StdItfReq+0xc0>
 8005dce:	7bfb      	ldrb	r3, [r7, #15]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10d      	bne.n	8005df0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 fdc7 	bl	8006968 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005dda:	e009      	b.n	8005df0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8005ddc:	6839      	ldr	r1, [r7, #0]
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 fcf7 	bl	80067d2 <USBD_CtlError>
          break;
 8005de4:	e004      	b.n	8005df0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8005de6:	6839      	ldr	r1, [r7, #0]
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 fcf2 	bl	80067d2 <USBD_CtlError>
          break;
 8005dee:	e000      	b.n	8005df2 <USBD_StdItfReq+0xc2>
          break;
 8005df0:	bf00      	nop
      }
      break;
 8005df2:	e004      	b.n	8005dfe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8005df4:	6839      	ldr	r1, [r7, #0]
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 fceb 	bl	80067d2 <USBD_CtlError>
      break;
 8005dfc:	bf00      	nop
  }

  return ret;
 8005dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	889b      	ldrh	r3, [r3, #4]
 8005e1a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005e24:	2b40      	cmp	r3, #64	; 0x40
 8005e26:	d007      	beq.n	8005e38 <USBD_StdEPReq+0x30>
 8005e28:	2b40      	cmp	r3, #64	; 0x40
 8005e2a:	f200 817f 	bhi.w	800612c <USBD_StdEPReq+0x324>
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d02a      	beq.n	8005e88 <USBD_StdEPReq+0x80>
 8005e32:	2b20      	cmp	r3, #32
 8005e34:	f040 817a 	bne.w	800612c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8005e38:	7bbb      	ldrb	r3, [r7, #14]
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7ff fe83 	bl	8005b48 <USBD_CoreFindEP>
 8005e42:	4603      	mov	r3, r0
 8005e44:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005e46:	7b7b      	ldrb	r3, [r7, #13]
 8005e48:	2bff      	cmp	r3, #255	; 0xff
 8005e4a:	f000 8174 	beq.w	8006136 <USBD_StdEPReq+0x32e>
 8005e4e:	7b7b      	ldrb	r3, [r7, #13]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f040 8170 	bne.w	8006136 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8005e56:	7b7a      	ldrb	r2, [r7, #13]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8005e5e:	7b7a      	ldrb	r2, [r7, #13]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	32ae      	adds	r2, #174	; 0xae
 8005e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 8163 	beq.w	8006136 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8005e70:	7b7a      	ldrb	r2, [r7, #13]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	32ae      	adds	r2, #174	; 0xae
 8005e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	6839      	ldr	r1, [r7, #0]
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	4798      	blx	r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e86:	e156      	b.n	8006136 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	785b      	ldrb	r3, [r3, #1]
 8005e8c:	2b03      	cmp	r3, #3
 8005e8e:	d008      	beq.n	8005ea2 <USBD_StdEPReq+0x9a>
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	f300 8145 	bgt.w	8006120 <USBD_StdEPReq+0x318>
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 809b 	beq.w	8005fd2 <USBD_StdEPReq+0x1ca>
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d03c      	beq.n	8005f1a <USBD_StdEPReq+0x112>
 8005ea0:	e13e      	b.n	8006120 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d002      	beq.n	8005eb4 <USBD_StdEPReq+0xac>
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d016      	beq.n	8005ee0 <USBD_StdEPReq+0xd8>
 8005eb2:	e02c      	b.n	8005f0e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005eb4:	7bbb      	ldrb	r3, [r7, #14]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d00d      	beq.n	8005ed6 <USBD_StdEPReq+0xce>
 8005eba:	7bbb      	ldrb	r3, [r7, #14]
 8005ebc:	2b80      	cmp	r3, #128	; 0x80
 8005ebe:	d00a      	beq.n	8005ed6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005ec0:	7bbb      	ldrb	r3, [r7, #14]
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f005 fbdb 	bl	800b680 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005eca:	2180      	movs	r1, #128	; 0x80
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f005 fbd7 	bl	800b680 <USBD_LL_StallEP>
 8005ed2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005ed4:	e020      	b.n	8005f18 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8005ed6:	6839      	ldr	r1, [r7, #0]
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 fc7a 	bl	80067d2 <USBD_CtlError>
              break;
 8005ede:	e01b      	b.n	8005f18 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	885b      	ldrh	r3, [r3, #2]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10e      	bne.n	8005f06 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005ee8:	7bbb      	ldrb	r3, [r7, #14]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00b      	beq.n	8005f06 <USBD_StdEPReq+0xfe>
 8005eee:	7bbb      	ldrb	r3, [r7, #14]
 8005ef0:	2b80      	cmp	r3, #128	; 0x80
 8005ef2:	d008      	beq.n	8005f06 <USBD_StdEPReq+0xfe>
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	88db      	ldrh	r3, [r3, #6]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d104      	bne.n	8005f06 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8005efc:	7bbb      	ldrb	r3, [r7, #14]
 8005efe:	4619      	mov	r1, r3
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f005 fbbd 	bl	800b680 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fd2e 	bl	8006968 <USBD_CtlSendStatus>

              break;
 8005f0c:	e004      	b.n	8005f18 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8005f0e:	6839      	ldr	r1, [r7, #0]
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 fc5e 	bl	80067d2 <USBD_CtlError>
              break;
 8005f16:	bf00      	nop
          }
          break;
 8005f18:	e107      	b.n	800612a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d002      	beq.n	8005f2c <USBD_StdEPReq+0x124>
 8005f26:	2b03      	cmp	r3, #3
 8005f28:	d016      	beq.n	8005f58 <USBD_StdEPReq+0x150>
 8005f2a:	e04b      	b.n	8005fc4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f2c:	7bbb      	ldrb	r3, [r7, #14]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00d      	beq.n	8005f4e <USBD_StdEPReq+0x146>
 8005f32:	7bbb      	ldrb	r3, [r7, #14]
 8005f34:	2b80      	cmp	r3, #128	; 0x80
 8005f36:	d00a      	beq.n	8005f4e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005f38:	7bbb      	ldrb	r3, [r7, #14]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f005 fb9f 	bl	800b680 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005f42:	2180      	movs	r1, #128	; 0x80
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f005 fb9b 	bl	800b680 <USBD_LL_StallEP>
 8005f4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005f4c:	e040      	b.n	8005fd0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8005f4e:	6839      	ldr	r1, [r7, #0]
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 fc3e 	bl	80067d2 <USBD_CtlError>
              break;
 8005f56:	e03b      	b.n	8005fd0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	885b      	ldrh	r3, [r3, #2]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d136      	bne.n	8005fce <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005f60:	7bbb      	ldrb	r3, [r7, #14]
 8005f62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d004      	beq.n	8005f74 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8005f6a:	7bbb      	ldrb	r3, [r7, #14]
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f005 fba5 	bl	800b6be <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 fcf7 	bl	8006968 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8005f7a:	7bbb      	ldrb	r3, [r7, #14]
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7ff fde2 	bl	8005b48 <USBD_CoreFindEP>
 8005f84:	4603      	mov	r3, r0
 8005f86:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005f88:	7b7b      	ldrb	r3, [r7, #13]
 8005f8a:	2bff      	cmp	r3, #255	; 0xff
 8005f8c:	d01f      	beq.n	8005fce <USBD_StdEPReq+0x1c6>
 8005f8e:	7b7b      	ldrb	r3, [r7, #13]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d11c      	bne.n	8005fce <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8005f94:	7b7a      	ldrb	r2, [r7, #13]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8005f9c:	7b7a      	ldrb	r2, [r7, #13]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	32ae      	adds	r2, #174	; 0xae
 8005fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d010      	beq.n	8005fce <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8005fac:	7b7a      	ldrb	r2, [r7, #13]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	32ae      	adds	r2, #174	; 0xae
 8005fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	6839      	ldr	r1, [r7, #0]
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	4798      	blx	r3
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8005fc2:	e004      	b.n	8005fce <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8005fc4:	6839      	ldr	r1, [r7, #0]
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fc03 	bl	80067d2 <USBD_CtlError>
              break;
 8005fcc:	e000      	b.n	8005fd0 <USBD_StdEPReq+0x1c8>
              break;
 8005fce:	bf00      	nop
          }
          break;
 8005fd0:	e0ab      	b.n	800612a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d002      	beq.n	8005fe4 <USBD_StdEPReq+0x1dc>
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d032      	beq.n	8006048 <USBD_StdEPReq+0x240>
 8005fe2:	e097      	b.n	8006114 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005fe4:	7bbb      	ldrb	r3, [r7, #14]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d007      	beq.n	8005ffa <USBD_StdEPReq+0x1f2>
 8005fea:	7bbb      	ldrb	r3, [r7, #14]
 8005fec:	2b80      	cmp	r3, #128	; 0x80
 8005fee:	d004      	beq.n	8005ffa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8005ff0:	6839      	ldr	r1, [r7, #0]
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 fbed 	bl	80067d2 <USBD_CtlError>
                break;
 8005ff8:	e091      	b.n	800611e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ffa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	da0b      	bge.n	800601a <USBD_StdEPReq+0x212>
 8006002:	7bbb      	ldrb	r3, [r7, #14]
 8006004:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	3310      	adds	r3, #16
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	4413      	add	r3, r2
 8006016:	3304      	adds	r3, #4
 8006018:	e00b      	b.n	8006032 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800601a:	7bbb      	ldrb	r3, [r7, #14]
 800601c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006020:	4613      	mov	r3, r2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	4413      	add	r3, r2
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	4413      	add	r3, r2
 8006030:	3304      	adds	r3, #4
 8006032:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2200      	movs	r2, #0
 8006038:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2202      	movs	r2, #2
 800603e:	4619      	mov	r1, r3
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fc37 	bl	80068b4 <USBD_CtlSendData>
              break;
 8006046:	e06a      	b.n	800611e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006048:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800604c:	2b00      	cmp	r3, #0
 800604e:	da11      	bge.n	8006074 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006050:	7bbb      	ldrb	r3, [r7, #14]
 8006052:	f003 020f 	and.w	r2, r3, #15
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	4613      	mov	r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4413      	add	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	3324      	adds	r3, #36	; 0x24
 8006064:	881b      	ldrh	r3, [r3, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d117      	bne.n	800609a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800606a:	6839      	ldr	r1, [r7, #0]
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 fbb0 	bl	80067d2 <USBD_CtlError>
                  break;
 8006072:	e054      	b.n	800611e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006074:	7bbb      	ldrb	r3, [r7, #14]
 8006076:	f003 020f 	and.w	r2, r3, #15
 800607a:	6879      	ldr	r1, [r7, #4]
 800607c:	4613      	mov	r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	440b      	add	r3, r1
 8006086:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800608a:	881b      	ldrh	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d104      	bne.n	800609a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006090:	6839      	ldr	r1, [r7, #0]
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fb9d 	bl	80067d2 <USBD_CtlError>
                  break;
 8006098:	e041      	b.n	800611e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800609a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	da0b      	bge.n	80060ba <USBD_StdEPReq+0x2b2>
 80060a2:	7bbb      	ldrb	r3, [r7, #14]
 80060a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80060a8:	4613      	mov	r3, r2
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	4413      	add	r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	3310      	adds	r3, #16
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	4413      	add	r3, r2
 80060b6:	3304      	adds	r3, #4
 80060b8:	e00b      	b.n	80060d2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80060ba:	7bbb      	ldrb	r3, [r7, #14]
 80060bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80060c0:	4613      	mov	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	4413      	add	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	4413      	add	r3, r2
 80060d0:	3304      	adds	r3, #4
 80060d2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80060d4:	7bbb      	ldrb	r3, [r7, #14]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d002      	beq.n	80060e0 <USBD_StdEPReq+0x2d8>
 80060da:	7bbb      	ldrb	r3, [r7, #14]
 80060dc:	2b80      	cmp	r3, #128	; 0x80
 80060de:	d103      	bne.n	80060e8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	2200      	movs	r2, #0
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	e00e      	b.n	8006106 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80060e8:	7bbb      	ldrb	r3, [r7, #14]
 80060ea:	4619      	mov	r1, r3
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f005 fb05 	bl	800b6fc <USBD_LL_IsStallEP>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d003      	beq.n	8006100 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	2201      	movs	r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
 80060fe:	e002      	b.n	8006106 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2202      	movs	r2, #2
 800610a:	4619      	mov	r1, r3
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f000 fbd1 	bl	80068b4 <USBD_CtlSendData>
              break;
 8006112:	e004      	b.n	800611e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006114:	6839      	ldr	r1, [r7, #0]
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fb5b 	bl	80067d2 <USBD_CtlError>
              break;
 800611c:	bf00      	nop
          }
          break;
 800611e:	e004      	b.n	800612a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006120:	6839      	ldr	r1, [r7, #0]
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fb55 	bl	80067d2 <USBD_CtlError>
          break;
 8006128:	bf00      	nop
      }
      break;
 800612a:	e005      	b.n	8006138 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800612c:	6839      	ldr	r1, [r7, #0]
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fb4f 	bl	80067d2 <USBD_CtlError>
      break;
 8006134:	e000      	b.n	8006138 <USBD_StdEPReq+0x330>
      break;
 8006136:	bf00      	nop
  }

  return ret;
 8006138:	7bfb      	ldrb	r3, [r7, #15]
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}
	...

08006144 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	885b      	ldrh	r3, [r3, #2]
 800615e:	0a1b      	lsrs	r3, r3, #8
 8006160:	b29b      	uxth	r3, r3
 8006162:	3b01      	subs	r3, #1
 8006164:	2b06      	cmp	r3, #6
 8006166:	f200 8128 	bhi.w	80063ba <USBD_GetDescriptor+0x276>
 800616a:	a201      	add	r2, pc, #4	; (adr r2, 8006170 <USBD_GetDescriptor+0x2c>)
 800616c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006170:	0800618d 	.word	0x0800618d
 8006174:	080061a5 	.word	0x080061a5
 8006178:	080061e5 	.word	0x080061e5
 800617c:	080063bb 	.word	0x080063bb
 8006180:	080063bb 	.word	0x080063bb
 8006184:	0800635b 	.word	0x0800635b
 8006188:	08006387 	.word	0x08006387
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	7c12      	ldrb	r2, [r2, #16]
 8006198:	f107 0108 	add.w	r1, r7, #8
 800619c:	4610      	mov	r0, r2
 800619e:	4798      	blx	r3
 80061a0:	60f8      	str	r0, [r7, #12]
      break;
 80061a2:	e112      	b.n	80063ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	7c1b      	ldrb	r3, [r3, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10d      	bne.n	80061c8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b4:	f107 0208 	add.w	r2, r7, #8
 80061b8:	4610      	mov	r0, r2
 80061ba:	4798      	blx	r3
 80061bc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	3301      	adds	r3, #1
 80061c2:	2202      	movs	r2, #2
 80061c4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80061c6:	e100      	b.n	80063ca <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d0:	f107 0208 	add.w	r2, r7, #8
 80061d4:	4610      	mov	r0, r2
 80061d6:	4798      	blx	r3
 80061d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	3301      	adds	r3, #1
 80061de:	2202      	movs	r2, #2
 80061e0:	701a      	strb	r2, [r3, #0]
      break;
 80061e2:	e0f2      	b.n	80063ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	885b      	ldrh	r3, [r3, #2]
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b05      	cmp	r3, #5
 80061ec:	f200 80ac 	bhi.w	8006348 <USBD_GetDescriptor+0x204>
 80061f0:	a201      	add	r2, pc, #4	; (adr r2, 80061f8 <USBD_GetDescriptor+0xb4>)
 80061f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f6:	bf00      	nop
 80061f8:	08006211 	.word	0x08006211
 80061fc:	08006245 	.word	0x08006245
 8006200:	08006279 	.word	0x08006279
 8006204:	080062ad 	.word	0x080062ad
 8006208:	080062e1 	.word	0x080062e1
 800620c:	08006315 	.word	0x08006315
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00b      	beq.n	8006234 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	7c12      	ldrb	r2, [r2, #16]
 8006228:	f107 0108 	add.w	r1, r7, #8
 800622c:	4610      	mov	r0, r2
 800622e:	4798      	blx	r3
 8006230:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006232:	e091      	b.n	8006358 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006234:	6839      	ldr	r1, [r7, #0]
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 facb 	bl	80067d2 <USBD_CtlError>
            err++;
 800623c:	7afb      	ldrb	r3, [r7, #11]
 800623e:	3301      	adds	r3, #1
 8006240:	72fb      	strb	r3, [r7, #11]
          break;
 8006242:	e089      	b.n	8006358 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00b      	beq.n	8006268 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	7c12      	ldrb	r2, [r2, #16]
 800625c:	f107 0108 	add.w	r1, r7, #8
 8006260:	4610      	mov	r0, r2
 8006262:	4798      	blx	r3
 8006264:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006266:	e077      	b.n	8006358 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006268:	6839      	ldr	r1, [r7, #0]
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fab1 	bl	80067d2 <USBD_CtlError>
            err++;
 8006270:	7afb      	ldrb	r3, [r7, #11]
 8006272:	3301      	adds	r3, #1
 8006274:	72fb      	strb	r3, [r7, #11]
          break;
 8006276:	e06f      	b.n	8006358 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00b      	beq.n	800629c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	7c12      	ldrb	r2, [r2, #16]
 8006290:	f107 0108 	add.w	r1, r7, #8
 8006294:	4610      	mov	r0, r2
 8006296:	4798      	blx	r3
 8006298:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800629a:	e05d      	b.n	8006358 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800629c:	6839      	ldr	r1, [r7, #0]
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 fa97 	bl	80067d2 <USBD_CtlError>
            err++;
 80062a4:	7afb      	ldrb	r3, [r7, #11]
 80062a6:	3301      	adds	r3, #1
 80062a8:	72fb      	strb	r3, [r7, #11]
          break;
 80062aa:	e055      	b.n	8006358 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00b      	beq.n	80062d0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	7c12      	ldrb	r2, [r2, #16]
 80062c4:	f107 0108 	add.w	r1, r7, #8
 80062c8:	4610      	mov	r0, r2
 80062ca:	4798      	blx	r3
 80062cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80062ce:	e043      	b.n	8006358 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80062d0:	6839      	ldr	r1, [r7, #0]
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fa7d 	bl	80067d2 <USBD_CtlError>
            err++;
 80062d8:	7afb      	ldrb	r3, [r7, #11]
 80062da:	3301      	adds	r3, #1
 80062dc:	72fb      	strb	r3, [r7, #11]
          break;
 80062de:	e03b      	b.n	8006358 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062e6:	695b      	ldr	r3, [r3, #20]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00b      	beq.n	8006304 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062f2:	695b      	ldr	r3, [r3, #20]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	7c12      	ldrb	r2, [r2, #16]
 80062f8:	f107 0108 	add.w	r1, r7, #8
 80062fc:	4610      	mov	r0, r2
 80062fe:	4798      	blx	r3
 8006300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006302:	e029      	b.n	8006358 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006304:	6839      	ldr	r1, [r7, #0]
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 fa63 	bl	80067d2 <USBD_CtlError>
            err++;
 800630c:	7afb      	ldrb	r3, [r7, #11]
 800630e:	3301      	adds	r3, #1
 8006310:	72fb      	strb	r3, [r7, #11]
          break;
 8006312:	e021      	b.n	8006358 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00b      	beq.n	8006338 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	7c12      	ldrb	r2, [r2, #16]
 800632c:	f107 0108 	add.w	r1, r7, #8
 8006330:	4610      	mov	r0, r2
 8006332:	4798      	blx	r3
 8006334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006336:	e00f      	b.n	8006358 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006338:	6839      	ldr	r1, [r7, #0]
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 fa49 	bl	80067d2 <USBD_CtlError>
            err++;
 8006340:	7afb      	ldrb	r3, [r7, #11]
 8006342:	3301      	adds	r3, #1
 8006344:	72fb      	strb	r3, [r7, #11]
          break;
 8006346:	e007      	b.n	8006358 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006348:	6839      	ldr	r1, [r7, #0]
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 fa41 	bl	80067d2 <USBD_CtlError>
          err++;
 8006350:	7afb      	ldrb	r3, [r7, #11]
 8006352:	3301      	adds	r3, #1
 8006354:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006356:	bf00      	nop
      }
      break;
 8006358:	e037      	b.n	80063ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	7c1b      	ldrb	r3, [r3, #16]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d109      	bne.n	8006376 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800636a:	f107 0208 	add.w	r2, r7, #8
 800636e:	4610      	mov	r0, r2
 8006370:	4798      	blx	r3
 8006372:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006374:	e029      	b.n	80063ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006376:	6839      	ldr	r1, [r7, #0]
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fa2a 	bl	80067d2 <USBD_CtlError>
        err++;
 800637e:	7afb      	ldrb	r3, [r7, #11]
 8006380:	3301      	adds	r3, #1
 8006382:	72fb      	strb	r3, [r7, #11]
      break;
 8006384:	e021      	b.n	80063ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	7c1b      	ldrb	r3, [r3, #16]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10d      	bne.n	80063aa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006396:	f107 0208 	add.w	r2, r7, #8
 800639a:	4610      	mov	r0, r2
 800639c:	4798      	blx	r3
 800639e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	3301      	adds	r3, #1
 80063a4:	2207      	movs	r2, #7
 80063a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80063a8:	e00f      	b.n	80063ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80063aa:	6839      	ldr	r1, [r7, #0]
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 fa10 	bl	80067d2 <USBD_CtlError>
        err++;
 80063b2:	7afb      	ldrb	r3, [r7, #11]
 80063b4:	3301      	adds	r3, #1
 80063b6:	72fb      	strb	r3, [r7, #11]
      break;
 80063b8:	e007      	b.n	80063ca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80063ba:	6839      	ldr	r1, [r7, #0]
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 fa08 	bl	80067d2 <USBD_CtlError>
      err++;
 80063c2:	7afb      	ldrb	r3, [r7, #11]
 80063c4:	3301      	adds	r3, #1
 80063c6:	72fb      	strb	r3, [r7, #11]
      break;
 80063c8:	bf00      	nop
  }

  if (err != 0U)
 80063ca:	7afb      	ldrb	r3, [r7, #11]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d11e      	bne.n	800640e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	88db      	ldrh	r3, [r3, #6]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d016      	beq.n	8006406 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80063d8:	893b      	ldrh	r3, [r7, #8]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00e      	beq.n	80063fc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	88da      	ldrh	r2, [r3, #6]
 80063e2:	893b      	ldrh	r3, [r7, #8]
 80063e4:	4293      	cmp	r3, r2
 80063e6:	bf28      	it	cs
 80063e8:	4613      	movcs	r3, r2
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80063ee:	893b      	ldrh	r3, [r7, #8]
 80063f0:	461a      	mov	r2, r3
 80063f2:	68f9      	ldr	r1, [r7, #12]
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 fa5d 	bl	80068b4 <USBD_CtlSendData>
 80063fa:	e009      	b.n	8006410 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80063fc:	6839      	ldr	r1, [r7, #0]
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f9e7 	bl	80067d2 <USBD_CtlError>
 8006404:	e004      	b.n	8006410 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 faae 	bl	8006968 <USBD_CtlSendStatus>
 800640c:	e000      	b.n	8006410 <USBD_GetDescriptor+0x2cc>
    return;
 800640e:	bf00      	nop
  }
}
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop

08006418 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	889b      	ldrh	r3, [r3, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d131      	bne.n	800648e <USBD_SetAddress+0x76>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	88db      	ldrh	r3, [r3, #6]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d12d      	bne.n	800648e <USBD_SetAddress+0x76>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	885b      	ldrh	r3, [r3, #2]
 8006436:	2b7f      	cmp	r3, #127	; 0x7f
 8006438:	d829      	bhi.n	800648e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	885b      	ldrh	r3, [r3, #2]
 800643e:	b2db      	uxtb	r3, r3
 8006440:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006444:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b03      	cmp	r3, #3
 8006450:	d104      	bne.n	800645c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006452:	6839      	ldr	r1, [r7, #0]
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f9bc 	bl	80067d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800645a:	e01d      	b.n	8006498 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	7bfa      	ldrb	r2, [r7, #15]
 8006460:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	4619      	mov	r1, r3
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f005 f973 	bl	800b754 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 fa7a 	bl	8006968 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006474:	7bfb      	ldrb	r3, [r7, #15]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d004      	beq.n	8006484 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2202      	movs	r2, #2
 800647e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006482:	e009      	b.n	8006498 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800648c:	e004      	b.n	8006498 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800648e:	6839      	ldr	r1, [r7, #0]
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f99e 	bl	80067d2 <USBD_CtlError>
  }
}
 8006496:	bf00      	nop
 8006498:	bf00      	nop
 800649a:	3710      	adds	r7, #16
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80064aa:	2300      	movs	r3, #0
 80064ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	885b      	ldrh	r3, [r3, #2]
 80064b2:	b2da      	uxtb	r2, r3
 80064b4:	4b4e      	ldr	r3, [pc, #312]	; (80065f0 <USBD_SetConfig+0x150>)
 80064b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80064b8:	4b4d      	ldr	r3, [pc, #308]	; (80065f0 <USBD_SetConfig+0x150>)
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d905      	bls.n	80064cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80064c0:	6839      	ldr	r1, [r7, #0]
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f985 	bl	80067d2 <USBD_CtlError>
    return USBD_FAIL;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e08c      	b.n	80065e6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d002      	beq.n	80064de <USBD_SetConfig+0x3e>
 80064d8:	2b03      	cmp	r3, #3
 80064da:	d029      	beq.n	8006530 <USBD_SetConfig+0x90>
 80064dc:	e075      	b.n	80065ca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80064de:	4b44      	ldr	r3, [pc, #272]	; (80065f0 <USBD_SetConfig+0x150>)
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d020      	beq.n	8006528 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80064e6:	4b42      	ldr	r3, [pc, #264]	; (80065f0 <USBD_SetConfig+0x150>)
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	461a      	mov	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80064f0:	4b3f      	ldr	r3, [pc, #252]	; (80065f0 <USBD_SetConfig+0x150>)
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	4619      	mov	r1, r3
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7fe ffe7 	bl	80054ca <USBD_SetClassConfig>
 80064fc:	4603      	mov	r3, r0
 80064fe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006500:	7bfb      	ldrb	r3, [r7, #15]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d008      	beq.n	8006518 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006506:	6839      	ldr	r1, [r7, #0]
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f962 	bl	80067d2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2202      	movs	r2, #2
 8006512:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006516:	e065      	b.n	80065e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 fa25 	bl	8006968 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2203      	movs	r2, #3
 8006522:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006526:	e05d      	b.n	80065e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fa1d 	bl	8006968 <USBD_CtlSendStatus>
      break;
 800652e:	e059      	b.n	80065e4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006530:	4b2f      	ldr	r3, [pc, #188]	; (80065f0 <USBD_SetConfig+0x150>)
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d112      	bne.n	800655e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006540:	4b2b      	ldr	r3, [pc, #172]	; (80065f0 <USBD_SetConfig+0x150>)
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	461a      	mov	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800654a:	4b29      	ldr	r3, [pc, #164]	; (80065f0 <USBD_SetConfig+0x150>)
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	4619      	mov	r1, r3
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7fe ffd6 	bl	8005502 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 fa06 	bl	8006968 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800655c:	e042      	b.n	80065e4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800655e:	4b24      	ldr	r3, [pc, #144]	; (80065f0 <USBD_SetConfig+0x150>)
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	461a      	mov	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	429a      	cmp	r2, r3
 800656a:	d02a      	beq.n	80065c2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	b2db      	uxtb	r3, r3
 8006572:	4619      	mov	r1, r3
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f7fe ffc4 	bl	8005502 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800657a:	4b1d      	ldr	r3, [pc, #116]	; (80065f0 <USBD_SetConfig+0x150>)
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006584:	4b1a      	ldr	r3, [pc, #104]	; (80065f0 <USBD_SetConfig+0x150>)
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	4619      	mov	r1, r3
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7fe ff9d 	bl	80054ca <USBD_SetClassConfig>
 8006590:	4603      	mov	r3, r0
 8006592:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006594:	7bfb      	ldrb	r3, [r7, #15]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00f      	beq.n	80065ba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800659a:	6839      	ldr	r1, [r7, #0]
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 f918 	bl	80067d2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	4619      	mov	r1, r3
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f7fe ffa9 	bl	8005502 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80065b8:	e014      	b.n	80065e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f9d4 	bl	8006968 <USBD_CtlSendStatus>
      break;
 80065c0:	e010      	b.n	80065e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f9d0 	bl	8006968 <USBD_CtlSendStatus>
      break;
 80065c8:	e00c      	b.n	80065e4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80065ca:	6839      	ldr	r1, [r7, #0]
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 f900 	bl	80067d2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80065d2:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <USBD_SetConfig+0x150>)
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f7fe ff92 	bl	8005502 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80065de:	2303      	movs	r3, #3
 80065e0:	73fb      	strb	r3, [r7, #15]
      break;
 80065e2:	bf00      	nop
  }

  return ret;
 80065e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000238 	.word	0x20000238

080065f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	88db      	ldrh	r3, [r3, #6]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d004      	beq.n	8006610 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006606:	6839      	ldr	r1, [r7, #0]
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f8e2 	bl	80067d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800660e:	e023      	b.n	8006658 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b02      	cmp	r3, #2
 800661a:	dc02      	bgt.n	8006622 <USBD_GetConfig+0x2e>
 800661c:	2b00      	cmp	r3, #0
 800661e:	dc03      	bgt.n	8006628 <USBD_GetConfig+0x34>
 8006620:	e015      	b.n	800664e <USBD_GetConfig+0x5a>
 8006622:	2b03      	cmp	r3, #3
 8006624:	d00b      	beq.n	800663e <USBD_GetConfig+0x4a>
 8006626:	e012      	b.n	800664e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	3308      	adds	r3, #8
 8006632:	2201      	movs	r2, #1
 8006634:	4619      	mov	r1, r3
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f93c 	bl	80068b4 <USBD_CtlSendData>
        break;
 800663c:	e00c      	b.n	8006658 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	3304      	adds	r3, #4
 8006642:	2201      	movs	r2, #1
 8006644:	4619      	mov	r1, r3
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f934 	bl	80068b4 <USBD_CtlSendData>
        break;
 800664c:	e004      	b.n	8006658 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800664e:	6839      	ldr	r1, [r7, #0]
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f8be 	bl	80067d2 <USBD_CtlError>
        break;
 8006656:	bf00      	nop
}
 8006658:	bf00      	nop
 800665a:	3708      	adds	r7, #8
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b082      	sub	sp, #8
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006670:	b2db      	uxtb	r3, r3
 8006672:	3b01      	subs	r3, #1
 8006674:	2b02      	cmp	r3, #2
 8006676:	d81e      	bhi.n	80066b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	88db      	ldrh	r3, [r3, #6]
 800667c:	2b02      	cmp	r3, #2
 800667e:	d004      	beq.n	800668a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006680:	6839      	ldr	r1, [r7, #0]
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f8a5 	bl	80067d2 <USBD_CtlError>
        break;
 8006688:	e01a      	b.n	80066c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006696:	2b00      	cmp	r3, #0
 8006698:	d005      	beq.n	80066a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	f043 0202 	orr.w	r2, r3, #2
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	330c      	adds	r3, #12
 80066aa:	2202      	movs	r2, #2
 80066ac:	4619      	mov	r1, r3
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f900 	bl	80068b4 <USBD_CtlSendData>
      break;
 80066b4:	e004      	b.n	80066c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80066b6:	6839      	ldr	r1, [r7, #0]
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f000 f88a 	bl	80067d2 <USBD_CtlError>
      break;
 80066be:	bf00      	nop
  }
}
 80066c0:	bf00      	nop
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	885b      	ldrh	r3, [r3, #2]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d107      	bne.n	80066ea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f940 	bl	8006968 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80066e8:	e013      	b.n	8006712 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	885b      	ldrh	r3, [r3, #2]
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d10b      	bne.n	800670a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	889b      	ldrh	r3, [r3, #4]
 80066f6:	0a1b      	lsrs	r3, r3, #8
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f930 	bl	8006968 <USBD_CtlSendStatus>
}
 8006708:	e003      	b.n	8006712 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800670a:	6839      	ldr	r1, [r7, #0]
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 f860 	bl	80067d2 <USBD_CtlError>
}
 8006712:	bf00      	nop
 8006714:	3708      	adds	r7, #8
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b082      	sub	sp, #8
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
 8006722:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800672a:	b2db      	uxtb	r3, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	2b02      	cmp	r3, #2
 8006730:	d80b      	bhi.n	800674a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	885b      	ldrh	r3, [r3, #2]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d10c      	bne.n	8006754 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f910 	bl	8006968 <USBD_CtlSendStatus>
      }
      break;
 8006748:	e004      	b.n	8006754 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800674a:	6839      	ldr	r1, [r7, #0]
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f840 	bl	80067d2 <USBD_CtlError>
      break;
 8006752:	e000      	b.n	8006756 <USBD_ClrFeature+0x3c>
      break;
 8006754:	bf00      	nop
  }
}
 8006756:	bf00      	nop
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b084      	sub	sp, #16
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
 8006766:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	781a      	ldrb	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	3301      	adds	r3, #1
 8006778:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	781a      	ldrb	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	3301      	adds	r3, #1
 8006786:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f7ff fa41 	bl	8005c10 <SWAPBYTE>
 800678e:	4603      	mov	r3, r0
 8006790:	461a      	mov	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	3301      	adds	r3, #1
 800679a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	3301      	adds	r3, #1
 80067a0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f7ff fa34 	bl	8005c10 <SWAPBYTE>
 80067a8:	4603      	mov	r3, r0
 80067aa:	461a      	mov	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	3301      	adds	r3, #1
 80067b4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	3301      	adds	r3, #1
 80067ba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f7ff fa27 	bl	8005c10 <SWAPBYTE>
 80067c2:	4603      	mov	r3, r0
 80067c4:	461a      	mov	r2, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	80da      	strh	r2, [r3, #6]
}
 80067ca:	bf00      	nop
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067d2:	b580      	push	{r7, lr}
 80067d4:	b082      	sub	sp, #8
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
 80067da:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80067dc:	2180      	movs	r1, #128	; 0x80
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f004 ff4e 	bl	800b680 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80067e4:	2100      	movs	r1, #0
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f004 ff4a 	bl	800b680 <USBD_LL_StallEP>
}
 80067ec:	bf00      	nop
 80067ee:	3708      	adds	r7, #8
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b086      	sub	sp, #24
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006800:	2300      	movs	r3, #0
 8006802:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d036      	beq.n	8006878 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800680e:	6938      	ldr	r0, [r7, #16]
 8006810:	f000 f836 	bl	8006880 <USBD_GetLen>
 8006814:	4603      	mov	r3, r0
 8006816:	3301      	adds	r3, #1
 8006818:	b29b      	uxth	r3, r3
 800681a:	005b      	lsls	r3, r3, #1
 800681c:	b29a      	uxth	r2, r3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006822:	7dfb      	ldrb	r3, [r7, #23]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	4413      	add	r3, r2
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	7812      	ldrb	r2, [r2, #0]
 800682c:	701a      	strb	r2, [r3, #0]
  idx++;
 800682e:	7dfb      	ldrb	r3, [r7, #23]
 8006830:	3301      	adds	r3, #1
 8006832:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006834:	7dfb      	ldrb	r3, [r7, #23]
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	4413      	add	r3, r2
 800683a:	2203      	movs	r2, #3
 800683c:	701a      	strb	r2, [r3, #0]
  idx++;
 800683e:	7dfb      	ldrb	r3, [r7, #23]
 8006840:	3301      	adds	r3, #1
 8006842:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006844:	e013      	b.n	800686e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006846:	7dfb      	ldrb	r3, [r7, #23]
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	4413      	add	r3, r2
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	7812      	ldrb	r2, [r2, #0]
 8006850:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	3301      	adds	r3, #1
 8006856:	613b      	str	r3, [r7, #16]
    idx++;
 8006858:	7dfb      	ldrb	r3, [r7, #23]
 800685a:	3301      	adds	r3, #1
 800685c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800685e:	7dfb      	ldrb	r3, [r7, #23]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	4413      	add	r3, r2
 8006864:	2200      	movs	r2, #0
 8006866:	701a      	strb	r2, [r3, #0]
    idx++;
 8006868:	7dfb      	ldrb	r3, [r7, #23]
 800686a:	3301      	adds	r3, #1
 800686c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1e7      	bne.n	8006846 <USBD_GetString+0x52>
 8006876:	e000      	b.n	800687a <USBD_GetString+0x86>
    return;
 8006878:	bf00      	nop
  }
}
 800687a:	3718      	adds	r7, #24
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006888:	2300      	movs	r3, #0
 800688a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006890:	e005      	b.n	800689e <USBD_GetLen+0x1e>
  {
    len++;
 8006892:	7bfb      	ldrb	r3, [r7, #15]
 8006894:	3301      	adds	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	3301      	adds	r3, #1
 800689c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1f5      	bne.n	8006892 <USBD_GetLen+0x12>
  }

  return len;
 80068a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3714      	adds	r7, #20
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2202      	movs	r2, #2
 80068c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	2100      	movs	r1, #0
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f004 ff59 	bl	800b792 <USBD_LL_Transmit>

  return USBD_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b084      	sub	sp, #16
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	60f8      	str	r0, [r7, #12]
 80068f2:	60b9      	str	r1, [r7, #8]
 80068f4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	2100      	movs	r1, #0
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f004 ff48 	bl	800b792 <USBD_LL_Transmit>

  return USBD_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2203      	movs	r2, #3
 800691c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	2100      	movs	r1, #0
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	f004 ff4c 	bl	800b7d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b084      	sub	sp, #16
 800694a:	af00      	add	r7, sp, #0
 800694c:	60f8      	str	r0, [r7, #12]
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	2100      	movs	r1, #0
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f004 ff3b 	bl	800b7d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2204      	movs	r2, #4
 8006974:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006978:	2300      	movs	r3, #0
 800697a:	2200      	movs	r2, #0
 800697c:	2100      	movs	r1, #0
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f004 ff07 	bl	800b792 <USBD_LL_Transmit>

  return USBD_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3708      	adds	r7, #8
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b082      	sub	sp, #8
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2205      	movs	r2, #5
 800699a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800699e:	2300      	movs	r3, #0
 80069a0:	2200      	movs	r2, #0
 80069a2:	2100      	movs	r1, #0
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f004 ff15 	bl	800b7d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <__NVIC_SetPriority>:
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	4603      	mov	r3, r0
 80069bc:	6039      	str	r1, [r7, #0]
 80069be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	db0a      	blt.n	80069de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	490c      	ldr	r1, [pc, #48]	; (8006a00 <__NVIC_SetPriority+0x4c>)
 80069ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d2:	0112      	lsls	r2, r2, #4
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	440b      	add	r3, r1
 80069d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80069dc:	e00a      	b.n	80069f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	4908      	ldr	r1, [pc, #32]	; (8006a04 <__NVIC_SetPriority+0x50>)
 80069e4:	79fb      	ldrb	r3, [r7, #7]
 80069e6:	f003 030f 	and.w	r3, r3, #15
 80069ea:	3b04      	subs	r3, #4
 80069ec:	0112      	lsls	r2, r2, #4
 80069ee:	b2d2      	uxtb	r2, r2
 80069f0:	440b      	add	r3, r1
 80069f2:	761a      	strb	r2, [r3, #24]
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr
 8006a00:	e000e100 	.word	0xe000e100
 8006a04:	e000ed00 	.word	0xe000ed00

08006a08 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	f06f 0004 	mvn.w	r0, #4
 8006a12:	f7ff ffcf 	bl	80069b4 <__NVIC_SetPriority>
#endif
}
 8006a16:	bf00      	nop
 8006a18:	bd80      	pop	{r7, pc}
	...

08006a1c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a22:	f3ef 8305 	mrs	r3, IPSR
 8006a26:	603b      	str	r3, [r7, #0]
  return(result);
 8006a28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006a2e:	f06f 0305 	mvn.w	r3, #5
 8006a32:	607b      	str	r3, [r7, #4]
 8006a34:	e00c      	b.n	8006a50 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006a36:	4b0a      	ldr	r3, [pc, #40]	; (8006a60 <osKernelInitialize+0x44>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d105      	bne.n	8006a4a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006a3e:	4b08      	ldr	r3, [pc, #32]	; (8006a60 <osKernelInitialize+0x44>)
 8006a40:	2201      	movs	r2, #1
 8006a42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006a44:	2300      	movs	r3, #0
 8006a46:	607b      	str	r3, [r7, #4]
 8006a48:	e002      	b.n	8006a50 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a50:	687b      	ldr	r3, [r7, #4]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	2000023c 	.word	0x2000023c

08006a64 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a6a:	f3ef 8305 	mrs	r3, IPSR
 8006a6e:	603b      	str	r3, [r7, #0]
  return(result);
 8006a70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d003      	beq.n	8006a7e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006a76:	f06f 0305 	mvn.w	r3, #5
 8006a7a:	607b      	str	r3, [r7, #4]
 8006a7c:	e010      	b.n	8006aa0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006a7e:	4b0b      	ldr	r3, [pc, #44]	; (8006aac <osKernelStart+0x48>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d109      	bne.n	8006a9a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006a86:	f7ff ffbf 	bl	8006a08 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006a8a:	4b08      	ldr	r3, [pc, #32]	; (8006aac <osKernelStart+0x48>)
 8006a8c:	2202      	movs	r2, #2
 8006a8e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006a90:	f001 fea6 	bl	80087e0 <vTaskStartScheduler>
      stat = osOK;
 8006a94:	2300      	movs	r3, #0
 8006a96:	607b      	str	r3, [r7, #4]
 8006a98:	e002      	b.n	8006aa0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006aa0:	687b      	ldr	r3, [r7, #4]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3708      	adds	r7, #8
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	2000023c 	.word	0x2000023c

08006ab0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b08e      	sub	sp, #56	; 0x38
 8006ab4:	af04      	add	r7, sp, #16
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006abc:	2300      	movs	r3, #0
 8006abe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ac0:	f3ef 8305 	mrs	r3, IPSR
 8006ac4:	617b      	str	r3, [r7, #20]
  return(result);
 8006ac6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d17e      	bne.n	8006bca <osThreadNew+0x11a>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d07b      	beq.n	8006bca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006ad2:	2380      	movs	r3, #128	; 0x80
 8006ad4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ad6:	2318      	movs	r3, #24
 8006ad8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006ada:	2300      	movs	r3, #0
 8006adc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006ade:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d045      	beq.n	8006b76 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d002      	beq.n	8006af8 <osThreadNew+0x48>
        name = attr->name;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d002      	beq.n	8006b06 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <osThreadNew+0x6e>
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	2b38      	cmp	r3, #56	; 0x38
 8006b10:	d805      	bhi.n	8006b1e <osThreadNew+0x6e>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d001      	beq.n	8006b22 <osThreadNew+0x72>
        return (NULL);
 8006b1e:	2300      	movs	r3, #0
 8006b20:	e054      	b.n	8006bcc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	695b      	ldr	r3, [r3, #20]
 8006b2e:	089b      	lsrs	r3, r3, #2
 8006b30:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00e      	beq.n	8006b58 <osThreadNew+0xa8>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	2bcb      	cmp	r3, #203	; 0xcb
 8006b40:	d90a      	bls.n	8006b58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d006      	beq.n	8006b58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <osThreadNew+0xa8>
        mem = 1;
 8006b52:	2301      	movs	r3, #1
 8006b54:	61bb      	str	r3, [r7, #24]
 8006b56:	e010      	b.n	8006b7a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10c      	bne.n	8006b7a <osThreadNew+0xca>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d108      	bne.n	8006b7a <osThreadNew+0xca>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d104      	bne.n	8006b7a <osThreadNew+0xca>
          mem = 0;
 8006b70:	2300      	movs	r3, #0
 8006b72:	61bb      	str	r3, [r7, #24]
 8006b74:	e001      	b.n	8006b7a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006b76:	2300      	movs	r3, #0
 8006b78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d110      	bne.n	8006ba2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b88:	9202      	str	r2, [sp, #8]
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	6a3a      	ldr	r2, [r7, #32]
 8006b94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f001 fc03 	bl	80083a2 <xTaskCreateStatic>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	613b      	str	r3, [r7, #16]
 8006ba0:	e013      	b.n	8006bca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d110      	bne.n	8006bca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ba8:	6a3b      	ldr	r3, [r7, #32]
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	f107 0310 	add.w	r3, r7, #16
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f001 fc4e 	bl	800845c <xTaskCreate>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d001      	beq.n	8006bca <osThreadNew+0x11a>
            hTask = NULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006bca:	693b      	ldr	r3, [r7, #16]
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3728      	adds	r7, #40	; 0x28
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4a07      	ldr	r2, [pc, #28]	; (8006c00 <vApplicationGetIdleTaskMemory+0x2c>)
 8006be4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	4a06      	ldr	r2, [pc, #24]	; (8006c04 <vApplicationGetIdleTaskMemory+0x30>)
 8006bea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2280      	movs	r2, #128	; 0x80
 8006bf0:	601a      	str	r2, [r3, #0]
}
 8006bf2:	bf00      	nop
 8006bf4:	3714      	adds	r7, #20
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	20000240 	.word	0x20000240
 8006c04:	2000030c 	.word	0x2000030c

08006c08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	4a07      	ldr	r2, [pc, #28]	; (8006c34 <vApplicationGetTimerTaskMemory+0x2c>)
 8006c18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	4a06      	ldr	r2, [pc, #24]	; (8006c38 <vApplicationGetTimerTaskMemory+0x30>)
 8006c1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c26:	601a      	str	r2, [r3, #0]
}
 8006c28:	bf00      	nop
 8006c2a:	3714      	adds	r7, #20
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr
 8006c34:	2000050c 	.word	0x2000050c
 8006c38:	200005d8 	.word	0x200005d8

08006c3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f103 0208 	add.w	r2, r3, #8
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f04f 32ff 	mov.w	r2, #4294967295
 8006c54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f103 0208 	add.w	r2, r3, #8
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f103 0208 	add.w	r2, r3, #8
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c8a:	bf00      	nop
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c96:	b480      	push	{r7}
 8006c98:	b085      	sub	sp, #20
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
 8006c9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	689a      	ldr	r2, [r3, #8]
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	1c5a      	adds	r2, r3, #1
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	601a      	str	r2, [r3, #0]
}
 8006cd2:	bf00      	nop
 8006cd4:	3714      	adds	r7, #20
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr

08006cde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cde:	b480      	push	{r7}
 8006ce0:	b085      	sub	sp, #20
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
 8006ce6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf4:	d103      	bne.n	8006cfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	60fb      	str	r3, [r7, #12]
 8006cfc:	e00c      	b.n	8006d18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	3308      	adds	r3, #8
 8006d02:	60fb      	str	r3, [r7, #12]
 8006d04:	e002      	b.n	8006d0c <vListInsert+0x2e>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	60fb      	str	r3, [r7, #12]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d2f6      	bcs.n	8006d06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	683a      	ldr	r2, [r7, #0]
 8006d32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	601a      	str	r2, [r3, #0]
}
 8006d44:	bf00      	nop
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	6892      	ldr	r2, [r2, #8]
 8006d66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	6852      	ldr	r2, [r2, #4]
 8006d70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d103      	bne.n	8006d84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	1e5a      	subs	r2, r3, #1
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3714      	adds	r7, #20
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10a      	bne.n	8006dce <xQueueGenericReset+0x2a>
	__asm volatile
 8006db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	60bb      	str	r3, [r7, #8]
}
 8006dca:	bf00      	nop
 8006dcc:	e7fe      	b.n	8006dcc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006dce:	f003 fc39 	bl	800a644 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dda:	68f9      	ldr	r1, [r7, #12]
 8006ddc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006dde:	fb01 f303 	mul.w	r3, r1, r3
 8006de2:	441a      	add	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	68f9      	ldr	r1, [r7, #12]
 8006e02:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e04:	fb01 f303 	mul.w	r3, r1, r3
 8006e08:	441a      	add	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	22ff      	movs	r2, #255	; 0xff
 8006e12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	22ff      	movs	r2, #255	; 0xff
 8006e1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d114      	bne.n	8006e4e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d01a      	beq.n	8006e62 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	3310      	adds	r3, #16
 8006e30:	4618      	mov	r0, r3
 8006e32:	f001 fffd 	bl	8008e30 <xTaskRemoveFromEventList>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d012      	beq.n	8006e62 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006e3c:	4b0c      	ldr	r3, [pc, #48]	; (8006e70 <xQueueGenericReset+0xcc>)
 8006e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	e009      	b.n	8006e62 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3310      	adds	r3, #16
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff fef2 	bl	8006c3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3324      	adds	r3, #36	; 0x24
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff feed 	bl	8006c3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e62:	f003 fc1f 	bl	800a6a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e66:	2301      	movs	r3, #1
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	e000ed04 	.word	0xe000ed04

08006e74 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08e      	sub	sp, #56	; 0x38
 8006e78:	af02      	add	r7, sp, #8
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
 8006e80:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d10a      	bne.n	8006e9e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e8c:	f383 8811 	msr	BASEPRI, r3
 8006e90:	f3bf 8f6f 	isb	sy
 8006e94:	f3bf 8f4f 	dsb	sy
 8006e98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006e9a:	bf00      	nop
 8006e9c:	e7fe      	b.n	8006e9c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d10a      	bne.n	8006eba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006eb6:	bf00      	nop
 8006eb8:	e7fe      	b.n	8006eb8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <xQueueGenericCreateStatic+0x52>
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <xQueueGenericCreateStatic+0x56>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e000      	b.n	8006ecc <xQueueGenericCreateStatic+0x58>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10a      	bne.n	8006ee6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed4:	f383 8811 	msr	BASEPRI, r3
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	f3bf 8f4f 	dsb	sy
 8006ee0:	623b      	str	r3, [r7, #32]
}
 8006ee2:	bf00      	nop
 8006ee4:	e7fe      	b.n	8006ee4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d102      	bne.n	8006ef2 <xQueueGenericCreateStatic+0x7e>
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <xQueueGenericCreateStatic+0x82>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e000      	b.n	8006ef8 <xQueueGenericCreateStatic+0x84>
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10a      	bne.n	8006f12 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f00:	f383 8811 	msr	BASEPRI, r3
 8006f04:	f3bf 8f6f 	isb	sy
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	61fb      	str	r3, [r7, #28]
}
 8006f0e:	bf00      	nop
 8006f10:	e7fe      	b.n	8006f10 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006f12:	2350      	movs	r3, #80	; 0x50
 8006f14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	2b50      	cmp	r3, #80	; 0x50
 8006f1a:	d00a      	beq.n	8006f32 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f20:	f383 8811 	msr	BASEPRI, r3
 8006f24:	f3bf 8f6f 	isb	sy
 8006f28:	f3bf 8f4f 	dsb	sy
 8006f2c:	61bb      	str	r3, [r7, #24]
}
 8006f2e:	bf00      	nop
 8006f30:	e7fe      	b.n	8006f30 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006f32:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00d      	beq.n	8006f5a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f46:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	68b9      	ldr	r1, [r7, #8]
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f000 f83f 	bl	8006fd8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3730      	adds	r7, #48	; 0x30
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b08a      	sub	sp, #40	; 0x28
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10a      	bne.n	8006f8e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	613b      	str	r3, [r7, #16]
}
 8006f8a:	bf00      	nop
 8006f8c:	e7fe      	b.n	8006f8c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	fb02 f303 	mul.w	r3, r2, r3
 8006f96:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	3350      	adds	r3, #80	; 0x50
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f003 fc73 	bl	800a888 <pvPortMalloc>
 8006fa2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d011      	beq.n	8006fce <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	3350      	adds	r3, #80	; 0x50
 8006fb2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006fbc:	79fa      	ldrb	r2, [r7, #7]
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	68b9      	ldr	r1, [r7, #8]
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 f805 	bl	8006fd8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006fce:	69bb      	ldr	r3, [r7, #24]
	}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3720      	adds	r7, #32
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d103      	bne.n	8006ff4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	69ba      	ldr	r2, [r7, #24]
 8006ff0:	601a      	str	r2, [r3, #0]
 8006ff2:	e002      	b.n	8006ffa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	68ba      	ldr	r2, [r7, #8]
 8007004:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007006:	2101      	movs	r1, #1
 8007008:	69b8      	ldr	r0, [r7, #24]
 800700a:	f7ff fecb 	bl	8006da4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	78fa      	ldrb	r2, [r7, #3]
 8007012:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007016:	bf00      	nop
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800701e:	b580      	push	{r7, lr}
 8007020:	b082      	sub	sp, #8
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00e      	beq.n	800704a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800703e:	2300      	movs	r3, #0
 8007040:	2200      	movs	r2, #0
 8007042:	2100      	movs	r1, #0
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f81d 	bl	8007084 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800704a:	bf00      	nop
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}

08007052 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007052:	b580      	push	{r7, lr}
 8007054:	b086      	sub	sp, #24
 8007056:	af00      	add	r7, sp, #0
 8007058:	4603      	mov	r3, r0
 800705a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800705c:	2301      	movs	r3, #1
 800705e:	617b      	str	r3, [r7, #20]
 8007060:	2300      	movs	r3, #0
 8007062:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007064:	79fb      	ldrb	r3, [r7, #7]
 8007066:	461a      	mov	r2, r3
 8007068:	6939      	ldr	r1, [r7, #16]
 800706a:	6978      	ldr	r0, [r7, #20]
 800706c:	f7ff ff7a 	bl	8006f64 <xQueueGenericCreate>
 8007070:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f7ff ffd3 	bl	800701e <prvInitialiseMutex>

		return xNewQueue;
 8007078:	68fb      	ldr	r3, [r7, #12]
	}
 800707a:	4618      	mov	r0, r3
 800707c:	3718      	adds	r7, #24
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
	...

08007084 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08e      	sub	sp, #56	; 0x38
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007092:	2300      	movs	r3, #0
 8007094:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800709a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10a      	bne.n	80070b6 <xQueueGenericSend+0x32>
	__asm volatile
 80070a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070b2:	bf00      	nop
 80070b4:	e7fe      	b.n	80070b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d103      	bne.n	80070c4 <xQueueGenericSend+0x40>
 80070bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d101      	bne.n	80070c8 <xQueueGenericSend+0x44>
 80070c4:	2301      	movs	r3, #1
 80070c6:	e000      	b.n	80070ca <xQueueGenericSend+0x46>
 80070c8:	2300      	movs	r3, #0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d10a      	bne.n	80070e4 <xQueueGenericSend+0x60>
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80070e0:	bf00      	nop
 80070e2:	e7fe      	b.n	80070e2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	2b02      	cmp	r3, #2
 80070e8:	d103      	bne.n	80070f2 <xQueueGenericSend+0x6e>
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d101      	bne.n	80070f6 <xQueueGenericSend+0x72>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e000      	b.n	80070f8 <xQueueGenericSend+0x74>
 80070f6:	2300      	movs	r3, #0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10a      	bne.n	8007112 <xQueueGenericSend+0x8e>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	623b      	str	r3, [r7, #32]
}
 800710e:	bf00      	nop
 8007110:	e7fe      	b.n	8007110 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007112:	f002 f959 	bl	80093c8 <xTaskGetSchedulerState>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d102      	bne.n	8007122 <xQueueGenericSend+0x9e>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d101      	bne.n	8007126 <xQueueGenericSend+0xa2>
 8007122:	2301      	movs	r3, #1
 8007124:	e000      	b.n	8007128 <xQueueGenericSend+0xa4>
 8007126:	2300      	movs	r3, #0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10a      	bne.n	8007142 <xQueueGenericSend+0xbe>
	__asm volatile
 800712c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007130:	f383 8811 	msr	BASEPRI, r3
 8007134:	f3bf 8f6f 	isb	sy
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	61fb      	str	r3, [r7, #28]
}
 800713e:	bf00      	nop
 8007140:	e7fe      	b.n	8007140 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007142:	f003 fa7f 	bl	800a644 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800714a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800714c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800714e:	429a      	cmp	r2, r3
 8007150:	d302      	bcc.n	8007158 <xQueueGenericSend+0xd4>
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	2b02      	cmp	r3, #2
 8007156:	d129      	bne.n	80071ac <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	68b9      	ldr	r1, [r7, #8]
 800715c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800715e:	f000 fbbb 	bl	80078d8 <prvCopyDataToQueue>
 8007162:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007168:	2b00      	cmp	r3, #0
 800716a:	d010      	beq.n	800718e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800716c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800716e:	3324      	adds	r3, #36	; 0x24
 8007170:	4618      	mov	r0, r3
 8007172:	f001 fe5d 	bl	8008e30 <xTaskRemoveFromEventList>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d013      	beq.n	80071a4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800717c:	4b3f      	ldr	r3, [pc, #252]	; (800727c <xQueueGenericSend+0x1f8>)
 800717e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	e00a      	b.n	80071a4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800718e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007190:	2b00      	cmp	r3, #0
 8007192:	d007      	beq.n	80071a4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007194:	4b39      	ldr	r3, [pc, #228]	; (800727c <xQueueGenericSend+0x1f8>)
 8007196:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800719a:	601a      	str	r2, [r3, #0]
 800719c:	f3bf 8f4f 	dsb	sy
 80071a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80071a4:	f003 fa7e 	bl	800a6a4 <vPortExitCritical>
				return pdPASS;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e063      	b.n	8007274 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d103      	bne.n	80071ba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80071b2:	f003 fa77 	bl	800a6a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80071b6:	2300      	movs	r3, #0
 80071b8:	e05c      	b.n	8007274 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d106      	bne.n	80071ce <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071c0:	f107 0314 	add.w	r3, r7, #20
 80071c4:	4618      	mov	r0, r3
 80071c6:	f001 febd 	bl	8008f44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071ca:	2301      	movs	r3, #1
 80071cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071ce:	f003 fa69 	bl	800a6a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071d2:	f001 fb75 	bl	80088c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071d6:	f003 fa35 	bl	800a644 <vPortEnterCritical>
 80071da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071e0:	b25b      	sxtb	r3, r3
 80071e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e6:	d103      	bne.n	80071f0 <xQueueGenericSend+0x16c>
 80071e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ea:	2200      	movs	r2, #0
 80071ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071f6:	b25b      	sxtb	r3, r3
 80071f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071fc:	d103      	bne.n	8007206 <xQueueGenericSend+0x182>
 80071fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007200:	2200      	movs	r2, #0
 8007202:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007206:	f003 fa4d 	bl	800a6a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800720a:	1d3a      	adds	r2, r7, #4
 800720c:	f107 0314 	add.w	r3, r7, #20
 8007210:	4611      	mov	r1, r2
 8007212:	4618      	mov	r0, r3
 8007214:	f001 feac 	bl	8008f70 <xTaskCheckForTimeOut>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d124      	bne.n	8007268 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800721e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007220:	f000 fc52 	bl	8007ac8 <prvIsQueueFull>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d018      	beq.n	800725c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800722a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800722c:	3310      	adds	r3, #16
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	4611      	mov	r1, r2
 8007232:	4618      	mov	r0, r3
 8007234:	f001 fdac 	bl	8008d90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007238:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800723a:	f000 fbdd 	bl	80079f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800723e:	f001 fb4d 	bl	80088dc <xTaskResumeAll>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	f47f af7c 	bne.w	8007142 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800724a:	4b0c      	ldr	r3, [pc, #48]	; (800727c <xQueueGenericSend+0x1f8>)
 800724c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007250:	601a      	str	r2, [r3, #0]
 8007252:	f3bf 8f4f 	dsb	sy
 8007256:	f3bf 8f6f 	isb	sy
 800725a:	e772      	b.n	8007142 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800725c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800725e:	f000 fbcb 	bl	80079f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007262:	f001 fb3b 	bl	80088dc <xTaskResumeAll>
 8007266:	e76c      	b.n	8007142 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007268:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800726a:	f000 fbc5 	bl	80079f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800726e:	f001 fb35 	bl	80088dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007272:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007274:	4618      	mov	r0, r3
 8007276:	3738      	adds	r7, #56	; 0x38
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	e000ed04 	.word	0xe000ed04

08007280 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b090      	sub	sp, #64	; 0x40
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
 800728c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10a      	bne.n	80072ae <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729c:	f383 8811 	msr	BASEPRI, r3
 80072a0:	f3bf 8f6f 	isb	sy
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80072aa:	bf00      	nop
 80072ac:	e7fe      	b.n	80072ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d103      	bne.n	80072bc <xQueueGenericSendFromISR+0x3c>
 80072b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <xQueueGenericSendFromISR+0x40>
 80072bc:	2301      	movs	r3, #1
 80072be:	e000      	b.n	80072c2 <xQueueGenericSendFromISR+0x42>
 80072c0:	2300      	movs	r3, #0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10a      	bne.n	80072dc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80072d8:	bf00      	nop
 80072da:	e7fe      	b.n	80072da <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d103      	bne.n	80072ea <xQueueGenericSendFromISR+0x6a>
 80072e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d101      	bne.n	80072ee <xQueueGenericSendFromISR+0x6e>
 80072ea:	2301      	movs	r3, #1
 80072ec:	e000      	b.n	80072f0 <xQueueGenericSendFromISR+0x70>
 80072ee:	2300      	movs	r3, #0
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d10a      	bne.n	800730a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80072f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f8:	f383 8811 	msr	BASEPRI, r3
 80072fc:	f3bf 8f6f 	isb	sy
 8007300:	f3bf 8f4f 	dsb	sy
 8007304:	623b      	str	r3, [r7, #32]
}
 8007306:	bf00      	nop
 8007308:	e7fe      	b.n	8007308 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800730a:	f003 fa7d 	bl	800a808 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800730e:	f3ef 8211 	mrs	r2, BASEPRI
 8007312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007316:	f383 8811 	msr	BASEPRI, r3
 800731a:	f3bf 8f6f 	isb	sy
 800731e:	f3bf 8f4f 	dsb	sy
 8007322:	61fa      	str	r2, [r7, #28]
 8007324:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007326:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007328:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800732a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800732c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800732e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007332:	429a      	cmp	r2, r3
 8007334:	d302      	bcc.n	800733c <xQueueGenericSendFromISR+0xbc>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b02      	cmp	r3, #2
 800733a:	d12f      	bne.n	800739c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800733c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007342:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800734a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800734c:	683a      	ldr	r2, [r7, #0]
 800734e:	68b9      	ldr	r1, [r7, #8]
 8007350:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007352:	f000 fac1 	bl	80078d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007356:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800735a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735e:	d112      	bne.n	8007386 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007364:	2b00      	cmp	r3, #0
 8007366:	d016      	beq.n	8007396 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736a:	3324      	adds	r3, #36	; 0x24
 800736c:	4618      	mov	r0, r3
 800736e:	f001 fd5f 	bl	8008e30 <xTaskRemoveFromEventList>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00e      	beq.n	8007396 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00b      	beq.n	8007396 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	e007      	b.n	8007396 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007386:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800738a:	3301      	adds	r3, #1
 800738c:	b2db      	uxtb	r3, r3
 800738e:	b25a      	sxtb	r2, r3
 8007390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007392:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007396:	2301      	movs	r3, #1
 8007398:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800739a:	e001      	b.n	80073a0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800739c:	2300      	movs	r3, #0
 800739e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073a2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80073aa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80073ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3740      	adds	r7, #64	; 0x40
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b08e      	sub	sp, #56	; 0x38
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
 80073be:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80073c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10a      	bne.n	80073e0 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80073ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ce:	f383 8811 	msr	BASEPRI, r3
 80073d2:	f3bf 8f6f 	isb	sy
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	623b      	str	r3, [r7, #32]
}
 80073dc:	bf00      	nop
 80073de:	e7fe      	b.n	80073de <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80073e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00a      	beq.n	80073fe <xQueueGiveFromISR+0x48>
	__asm volatile
 80073e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	61fb      	str	r3, [r7, #28]
}
 80073fa:	bf00      	nop
 80073fc:	e7fe      	b.n	80073fc <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80073fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d103      	bne.n	800740e <xQueueGiveFromISR+0x58>
 8007406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d101      	bne.n	8007412 <xQueueGiveFromISR+0x5c>
 800740e:	2301      	movs	r3, #1
 8007410:	e000      	b.n	8007414 <xQueueGiveFromISR+0x5e>
 8007412:	2300      	movs	r3, #0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10a      	bne.n	800742e <xQueueGiveFromISR+0x78>
	__asm volatile
 8007418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	61bb      	str	r3, [r7, #24]
}
 800742a:	bf00      	nop
 800742c:	e7fe      	b.n	800742c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800742e:	f003 f9eb 	bl	800a808 <vPortValidateInterruptPriority>
	__asm volatile
 8007432:	f3ef 8211 	mrs	r2, BASEPRI
 8007436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800743a:	f383 8811 	msr	BASEPRI, r3
 800743e:	f3bf 8f6f 	isb	sy
 8007442:	f3bf 8f4f 	dsb	sy
 8007446:	617a      	str	r2, [r7, #20]
 8007448:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800744a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800744c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800744e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007452:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007458:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800745a:	429a      	cmp	r2, r3
 800745c:	d22b      	bcs.n	80074b6 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800745e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007460:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007470:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007478:	d112      	bne.n	80074a0 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800747a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747e:	2b00      	cmp	r3, #0
 8007480:	d016      	beq.n	80074b0 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007484:	3324      	adds	r3, #36	; 0x24
 8007486:	4618      	mov	r0, r3
 8007488:	f001 fcd2 	bl	8008e30 <xTaskRemoveFromEventList>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00e      	beq.n	80074b0 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00b      	beq.n	80074b0 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2201      	movs	r2, #1
 800749c:	601a      	str	r2, [r3, #0]
 800749e:	e007      	b.n	80074b0 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074a4:	3301      	adds	r3, #1
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	b25a      	sxtb	r2, r3
 80074aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80074b0:	2301      	movs	r3, #1
 80074b2:	637b      	str	r3, [r7, #52]	; 0x34
 80074b4:	e001      	b.n	80074ba <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074b6:	2300      	movs	r3, #0
 80074b8:	637b      	str	r3, [r7, #52]	; 0x34
 80074ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074bc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f383 8811 	msr	BASEPRI, r3
}
 80074c4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80074c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3738      	adds	r7, #56	; 0x38
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08c      	sub	sp, #48	; 0x30
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80074dc:	2300      	movs	r3, #0
 80074de:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10a      	bne.n	8007500 <xQueueReceive+0x30>
	__asm volatile
 80074ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ee:	f383 8811 	msr	BASEPRI, r3
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	623b      	str	r3, [r7, #32]
}
 80074fc:	bf00      	nop
 80074fe:	e7fe      	b.n	80074fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d103      	bne.n	800750e <xQueueReceive+0x3e>
 8007506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <xQueueReceive+0x42>
 800750e:	2301      	movs	r3, #1
 8007510:	e000      	b.n	8007514 <xQueueReceive+0x44>
 8007512:	2300      	movs	r3, #0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d10a      	bne.n	800752e <xQueueReceive+0x5e>
	__asm volatile
 8007518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800751c:	f383 8811 	msr	BASEPRI, r3
 8007520:	f3bf 8f6f 	isb	sy
 8007524:	f3bf 8f4f 	dsb	sy
 8007528:	61fb      	str	r3, [r7, #28]
}
 800752a:	bf00      	nop
 800752c:	e7fe      	b.n	800752c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800752e:	f001 ff4b 	bl	80093c8 <xTaskGetSchedulerState>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d102      	bne.n	800753e <xQueueReceive+0x6e>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d101      	bne.n	8007542 <xQueueReceive+0x72>
 800753e:	2301      	movs	r3, #1
 8007540:	e000      	b.n	8007544 <xQueueReceive+0x74>
 8007542:	2300      	movs	r3, #0
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10a      	bne.n	800755e <xQueueReceive+0x8e>
	__asm volatile
 8007548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754c:	f383 8811 	msr	BASEPRI, r3
 8007550:	f3bf 8f6f 	isb	sy
 8007554:	f3bf 8f4f 	dsb	sy
 8007558:	61bb      	str	r3, [r7, #24]
}
 800755a:	bf00      	nop
 800755c:	e7fe      	b.n	800755c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800755e:	f003 f871 	bl	800a644 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007566:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756a:	2b00      	cmp	r3, #0
 800756c:	d01f      	beq.n	80075ae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800756e:	68b9      	ldr	r1, [r7, #8]
 8007570:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007572:	f000 fa1b 	bl	80079ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	1e5a      	subs	r2, r3, #1
 800757a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800757c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800757e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00f      	beq.n	80075a6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007588:	3310      	adds	r3, #16
 800758a:	4618      	mov	r0, r3
 800758c:	f001 fc50 	bl	8008e30 <xTaskRemoveFromEventList>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d007      	beq.n	80075a6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007596:	4b3d      	ldr	r3, [pc, #244]	; (800768c <xQueueReceive+0x1bc>)
 8007598:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800759c:	601a      	str	r2, [r3, #0]
 800759e:	f3bf 8f4f 	dsb	sy
 80075a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075a6:	f003 f87d 	bl	800a6a4 <vPortExitCritical>
				return pdPASS;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e069      	b.n	8007682 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d103      	bne.n	80075bc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80075b4:	f003 f876 	bl	800a6a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80075b8:	2300      	movs	r3, #0
 80075ba:	e062      	b.n	8007682 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80075bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d106      	bne.n	80075d0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075c2:	f107 0310 	add.w	r3, r7, #16
 80075c6:	4618      	mov	r0, r3
 80075c8:	f001 fcbc 	bl	8008f44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075cc:	2301      	movs	r3, #1
 80075ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075d0:	f003 f868 	bl	800a6a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075d4:	f001 f974 	bl	80088c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075d8:	f003 f834 	bl	800a644 <vPortEnterCritical>
 80075dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075e2:	b25b      	sxtb	r3, r3
 80075e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e8:	d103      	bne.n	80075f2 <xQueueReceive+0x122>
 80075ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075f8:	b25b      	sxtb	r3, r3
 80075fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075fe:	d103      	bne.n	8007608 <xQueueReceive+0x138>
 8007600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007602:	2200      	movs	r2, #0
 8007604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007608:	f003 f84c 	bl	800a6a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800760c:	1d3a      	adds	r2, r7, #4
 800760e:	f107 0310 	add.w	r3, r7, #16
 8007612:	4611      	mov	r1, r2
 8007614:	4618      	mov	r0, r3
 8007616:	f001 fcab 	bl	8008f70 <xTaskCheckForTimeOut>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d123      	bne.n	8007668 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007620:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007622:	f000 fa3b 	bl	8007a9c <prvIsQueueEmpty>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d017      	beq.n	800765c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800762c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762e:	3324      	adds	r3, #36	; 0x24
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	4611      	mov	r1, r2
 8007634:	4618      	mov	r0, r3
 8007636:	f001 fbab 	bl	8008d90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800763a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800763c:	f000 f9dc 	bl	80079f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007640:	f001 f94c 	bl	80088dc <xTaskResumeAll>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d189      	bne.n	800755e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800764a:	4b10      	ldr	r3, [pc, #64]	; (800768c <xQueueReceive+0x1bc>)
 800764c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007650:	601a      	str	r2, [r3, #0]
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	e780      	b.n	800755e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800765c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800765e:	f000 f9cb 	bl	80079f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007662:	f001 f93b 	bl	80088dc <xTaskResumeAll>
 8007666:	e77a      	b.n	800755e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007668:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800766a:	f000 f9c5 	bl	80079f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800766e:	f001 f935 	bl	80088dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007672:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007674:	f000 fa12 	bl	8007a9c <prvIsQueueEmpty>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	f43f af6f 	beq.w	800755e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007680:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007682:	4618      	mov	r0, r3
 8007684:	3730      	adds	r7, #48	; 0x30
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	e000ed04 	.word	0xe000ed04

08007690 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b08e      	sub	sp, #56	; 0x38
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800769a:	2300      	movs	r3, #0
 800769c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80076a2:	2300      	movs	r3, #0
 80076a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10a      	bne.n	80076c2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80076ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	623b      	str	r3, [r7, #32]
}
 80076be:	bf00      	nop
 80076c0:	e7fe      	b.n	80076c0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80076c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00a      	beq.n	80076e0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	61fb      	str	r3, [r7, #28]
}
 80076dc:	bf00      	nop
 80076de:	e7fe      	b.n	80076de <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076e0:	f001 fe72 	bl	80093c8 <xTaskGetSchedulerState>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d102      	bne.n	80076f0 <xQueueSemaphoreTake+0x60>
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <xQueueSemaphoreTake+0x64>
 80076f0:	2301      	movs	r3, #1
 80076f2:	e000      	b.n	80076f6 <xQueueSemaphoreTake+0x66>
 80076f4:	2300      	movs	r3, #0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10a      	bne.n	8007710 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	61bb      	str	r3, [r7, #24]
}
 800770c:	bf00      	nop
 800770e:	e7fe      	b.n	800770e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007710:	f002 ff98 	bl	800a644 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007718:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800771a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771c:	2b00      	cmp	r3, #0
 800771e:	d024      	beq.n	800776a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007722:	1e5a      	subs	r2, r3, #1
 8007724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007726:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d104      	bne.n	800773a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007730:	f002 f87c 	bl	800982c <pvTaskIncrementMutexHeldCount>
 8007734:	4602      	mov	r2, r0
 8007736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007738:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800773a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00f      	beq.n	8007762 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007744:	3310      	adds	r3, #16
 8007746:	4618      	mov	r0, r3
 8007748:	f001 fb72 	bl	8008e30 <xTaskRemoveFromEventList>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d007      	beq.n	8007762 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007752:	4b54      	ldr	r3, [pc, #336]	; (80078a4 <xQueueSemaphoreTake+0x214>)
 8007754:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007758:	601a      	str	r2, [r3, #0]
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007762:	f002 ff9f 	bl	800a6a4 <vPortExitCritical>
				return pdPASS;
 8007766:	2301      	movs	r3, #1
 8007768:	e097      	b.n	800789a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d111      	bne.n	8007794 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00a      	beq.n	800778c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	617b      	str	r3, [r7, #20]
}
 8007788:	bf00      	nop
 800778a:	e7fe      	b.n	800778a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800778c:	f002 ff8a 	bl	800a6a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007790:	2300      	movs	r3, #0
 8007792:	e082      	b.n	800789a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007796:	2b00      	cmp	r3, #0
 8007798:	d106      	bne.n	80077a8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800779a:	f107 030c 	add.w	r3, r7, #12
 800779e:	4618      	mov	r0, r3
 80077a0:	f001 fbd0 	bl	8008f44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077a4:	2301      	movs	r3, #1
 80077a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077a8:	f002 ff7c 	bl	800a6a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077ac:	f001 f888 	bl	80088c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077b0:	f002 ff48 	bl	800a644 <vPortEnterCritical>
 80077b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077ba:	b25b      	sxtb	r3, r3
 80077bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c0:	d103      	bne.n	80077ca <xQueueSemaphoreTake+0x13a>
 80077c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077d0:	b25b      	sxtb	r3, r3
 80077d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d6:	d103      	bne.n	80077e0 <xQueueSemaphoreTake+0x150>
 80077d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077e0:	f002 ff60 	bl	800a6a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077e4:	463a      	mov	r2, r7
 80077e6:	f107 030c 	add.w	r3, r7, #12
 80077ea:	4611      	mov	r1, r2
 80077ec:	4618      	mov	r0, r3
 80077ee:	f001 fbbf 	bl	8008f70 <xTaskCheckForTimeOut>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d132      	bne.n	800785e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80077fa:	f000 f94f 	bl	8007a9c <prvIsQueueEmpty>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d026      	beq.n	8007852 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d109      	bne.n	8007820 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800780c:	f002 ff1a 	bl	800a644 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	4618      	mov	r0, r3
 8007816:	f001 fdf5 	bl	8009404 <xTaskPriorityInherit>
 800781a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800781c:	f002 ff42 	bl	800a6a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007822:	3324      	adds	r3, #36	; 0x24
 8007824:	683a      	ldr	r2, [r7, #0]
 8007826:	4611      	mov	r1, r2
 8007828:	4618      	mov	r0, r3
 800782a:	f001 fab1 	bl	8008d90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800782e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007830:	f000 f8e2 	bl	80079f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007834:	f001 f852 	bl	80088dc <xTaskResumeAll>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	f47f af68 	bne.w	8007710 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007840:	4b18      	ldr	r3, [pc, #96]	; (80078a4 <xQueueSemaphoreTake+0x214>)
 8007842:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007846:	601a      	str	r2, [r3, #0]
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	f3bf 8f6f 	isb	sy
 8007850:	e75e      	b.n	8007710 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007852:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007854:	f000 f8d0 	bl	80079f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007858:	f001 f840 	bl	80088dc <xTaskResumeAll>
 800785c:	e758      	b.n	8007710 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800785e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007860:	f000 f8ca 	bl	80079f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007864:	f001 f83a 	bl	80088dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007868:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800786a:	f000 f917 	bl	8007a9c <prvIsQueueEmpty>
 800786e:	4603      	mov	r3, r0
 8007870:	2b00      	cmp	r3, #0
 8007872:	f43f af4d 	beq.w	8007710 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00d      	beq.n	8007898 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800787c:	f002 fee2 	bl	800a644 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007880:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007882:	f000 f811 	bl	80078a8 <prvGetDisinheritPriorityAfterTimeout>
 8007886:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800788e:	4618      	mov	r0, r3
 8007890:	f001 fe8e 	bl	80095b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007894:	f002 ff06 	bl	800a6a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007898:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800789a:	4618      	mov	r0, r3
 800789c:	3738      	adds	r7, #56	; 0x38
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	e000ed04 	.word	0xe000ed04

080078a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d006      	beq.n	80078c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80078c2:	60fb      	str	r3, [r7, #12]
 80078c4:	e001      	b.n	80078ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80078c6:	2300      	movs	r3, #0
 80078c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80078ca:	68fb      	ldr	r3, [r7, #12]
	}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3714      	adds	r7, #20
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr

080078d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b086      	sub	sp, #24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80078e4:	2300      	movs	r3, #0
 80078e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10d      	bne.n	8007912 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d14d      	bne.n	800799a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	4618      	mov	r0, r3
 8007904:	f001 fde6 	bl	80094d4 <xTaskPriorityDisinherit>
 8007908:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	609a      	str	r2, [r3, #8]
 8007910:	e043      	b.n	800799a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d119      	bne.n	800794c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6858      	ldr	r0, [r3, #4]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007920:	461a      	mov	r2, r3
 8007922:	68b9      	ldr	r1, [r7, #8]
 8007924:	f003 fffa 	bl	800b91c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007930:	441a      	add	r2, r3
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	685a      	ldr	r2, [r3, #4]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	429a      	cmp	r2, r3
 8007940:	d32b      	bcc.n	800799a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	605a      	str	r2, [r3, #4]
 800794a:	e026      	b.n	800799a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	68d8      	ldr	r0, [r3, #12]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007954:	461a      	mov	r2, r3
 8007956:	68b9      	ldr	r1, [r7, #8]
 8007958:	f003 ffe0 	bl	800b91c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	68da      	ldr	r2, [r3, #12]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007964:	425b      	negs	r3, r3
 8007966:	441a      	add	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	68da      	ldr	r2, [r3, #12]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	429a      	cmp	r2, r3
 8007976:	d207      	bcs.n	8007988 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	689a      	ldr	r2, [r3, #8]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007980:	425b      	negs	r3, r3
 8007982:	441a      	add	r2, r3
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2b02      	cmp	r3, #2
 800798c:	d105      	bne.n	800799a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d002      	beq.n	800799a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	3b01      	subs	r3, #1
 8007998:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	1c5a      	adds	r2, r3, #1
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80079a2:	697b      	ldr	r3, [r7, #20]
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3718      	adds	r7, #24
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d018      	beq.n	80079f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	68da      	ldr	r2, [r3, #12]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	441a      	add	r2, r3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	68da      	ldr	r2, [r3, #12]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d303      	bcc.n	80079e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68d9      	ldr	r1, [r3, #12]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e8:	461a      	mov	r2, r3
 80079ea:	6838      	ldr	r0, [r7, #0]
 80079ec:	f003 ff96 	bl	800b91c <memcpy>
	}
}
 80079f0:	bf00      	nop
 80079f2:	3708      	adds	r7, #8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007a00:	f002 fe20 	bl	800a644 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a0c:	e011      	b.n	8007a32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d012      	beq.n	8007a3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	3324      	adds	r3, #36	; 0x24
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f001 fa08 	bl	8008e30 <xTaskRemoveFromEventList>
 8007a20:	4603      	mov	r3, r0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d001      	beq.n	8007a2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007a26:	f001 fb05 	bl	8009034 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007a2a:	7bfb      	ldrb	r3, [r7, #15]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	dce9      	bgt.n	8007a0e <prvUnlockQueue+0x16>
 8007a3a:	e000      	b.n	8007a3e <prvUnlockQueue+0x46>
					break;
 8007a3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	22ff      	movs	r2, #255	; 0xff
 8007a42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007a46:	f002 fe2d 	bl	800a6a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a4a:	f002 fdfb 	bl	800a644 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a56:	e011      	b.n	8007a7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d012      	beq.n	8007a86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	3310      	adds	r3, #16
 8007a64:	4618      	mov	r0, r3
 8007a66:	f001 f9e3 	bl	8008e30 <xTaskRemoveFromEventList>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d001      	beq.n	8007a74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a70:	f001 fae0 	bl	8009034 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a74:	7bbb      	ldrb	r3, [r7, #14]
 8007a76:	3b01      	subs	r3, #1
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	dce9      	bgt.n	8007a58 <prvUnlockQueue+0x60>
 8007a84:	e000      	b.n	8007a88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	22ff      	movs	r2, #255	; 0xff
 8007a8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007a90:	f002 fe08 	bl	800a6a4 <vPortExitCritical>
}
 8007a94:	bf00      	nop
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007aa4:	f002 fdce 	bl	800a644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d102      	bne.n	8007ab6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	60fb      	str	r3, [r7, #12]
 8007ab4:	e001      	b.n	8007aba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007aba:	f002 fdf3 	bl	800a6a4 <vPortExitCritical>

	return xReturn;
 8007abe:	68fb      	ldr	r3, [r7, #12]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3710      	adds	r7, #16
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ad0:	f002 fdb8 	bl	800a644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d102      	bne.n	8007ae6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	60fb      	str	r3, [r7, #12]
 8007ae4:	e001      	b.n	8007aea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007aea:	f002 fddb 	bl	800a6a4 <vPortExitCritical>

	return xReturn;
 8007aee:	68fb      	ldr	r3, [r7, #12]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3710      	adds	r7, #16
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]
 8007b06:	e014      	b.n	8007b32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007b08:	4a0f      	ldr	r2, [pc, #60]	; (8007b48 <vQueueAddToRegistry+0x50>)
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10b      	bne.n	8007b2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007b14:	490c      	ldr	r1, [pc, #48]	; (8007b48 <vQueueAddToRegistry+0x50>)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007b1e:	4a0a      	ldr	r2, [pc, #40]	; (8007b48 <vQueueAddToRegistry+0x50>)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	00db      	lsls	r3, r3, #3
 8007b24:	4413      	add	r3, r2
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007b2a:	e006      	b.n	8007b3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2b07      	cmp	r3, #7
 8007b36:	d9e7      	bls.n	8007b08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007b38:	bf00      	nop
 8007b3a:	bf00      	nop
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	200009d8 	.word	0x200009d8

08007b4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b086      	sub	sp, #24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b5c:	f002 fd72 	bl	800a644 <vPortEnterCritical>
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b66:	b25b      	sxtb	r3, r3
 8007b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6c:	d103      	bne.n	8007b76 <vQueueWaitForMessageRestricted+0x2a>
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b7c:	b25b      	sxtb	r3, r3
 8007b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b82:	d103      	bne.n	8007b8c <vQueueWaitForMessageRestricted+0x40>
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b8c:	f002 fd8a 	bl	800a6a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d106      	bne.n	8007ba6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	3324      	adds	r3, #36	; 0x24
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	68b9      	ldr	r1, [r7, #8]
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f001 f919 	bl	8008dd8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007ba6:	6978      	ldr	r0, [r7, #20]
 8007ba8:	f7ff ff26 	bl	80079f8 <prvUnlockQueue>
	}
 8007bac:	bf00      	nop
 8007bae:	3718      	adds	r7, #24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b08c      	sub	sp, #48	; 0x30
 8007bb8:	af02      	add	r7, sp, #8
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d110      	bne.n	8007be8 <xStreamBufferGenericCreate+0x34>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2b04      	cmp	r3, #4
 8007bd0:	d81b      	bhi.n	8007c0a <xStreamBufferGenericCreate+0x56>
	__asm volatile
 8007bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd6:	f383 8811 	msr	BASEPRI, r3
 8007bda:	f3bf 8f6f 	isb	sy
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	61fb      	str	r3, [r7, #28]
}
 8007be4:	bf00      	nop
 8007be6:	e7fe      	b.n	8007be6 <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8007be8:	2300      	movs	r3, #0
 8007bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d10a      	bne.n	8007c0a <xStreamBufferGenericCreate+0x56>
	__asm volatile
 8007bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf8:	f383 8811 	msr	BASEPRI, r3
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	f3bf 8f4f 	dsb	sy
 8007c04:	61bb      	str	r3, [r7, #24]
}
 8007c06:	bf00      	nop
 8007c08:	e7fe      	b.n	8007c08 <xStreamBufferGenericCreate+0x54>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8007c0a:	68ba      	ldr	r2, [r7, #8]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d90a      	bls.n	8007c28 <xStreamBufferGenericCreate+0x74>
	__asm volatile
 8007c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	617b      	str	r3, [r7, #20]
}
 8007c24:	bf00      	nop
 8007c26:	e7fe      	b.n	8007c26 <xStreamBufferGenericCreate+0x72>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d101      	bne.n	8007c32 <xStreamBufferGenericCreate+0x7e>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	3301      	adds	r3, #1
 8007c36:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	3324      	adds	r3, #36	; 0x24
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f002 fe23 	bl	800a888 <pvPortMalloc>
 8007c42:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8007c44:	6a3b      	ldr	r3, [r7, #32]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <xStreamBufferGenericCreate+0xac>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007c50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c54:	9300      	str	r3, [sp, #0]
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	6a38      	ldr	r0, [r7, #32]
 8007c5c:	f000 fb6e 	bl	800833c <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8007c60:	6a3b      	ldr	r3, [r7, #32]
	}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3728      	adds	r7, #40	; 0x28
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}

08007c6a <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b087      	sub	sp, #28
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d10a      	bne.n	8007c92 <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 8007c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c80:	f383 8811 	msr	BASEPRI, r3
 8007c84:	f3bf 8f6f 	isb	sy
 8007c88:	f3bf 8f4f 	dsb	sy
 8007c8c:	60fb      	str	r3, [r7, #12]
}
 8007c8e:	bf00      	nop
 8007c90:	e7fe      	b.n	8007c90 <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	689a      	ldr	r2, [r3, #8]
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	3b01      	subs	r3, #1
 8007cac:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d304      	bcc.n	8007cc2 <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	697a      	ldr	r2, [r7, #20]
 8007cbe:	1ad3      	subs	r3, r2, r3
 8007cc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8007cc2:	697b      	ldr	r3, [r7, #20]
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	371c      	adds	r7, #28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b090      	sub	sp, #64	; 0x40
 8007cd4:	af02      	add	r7, sp, #8
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d10a      	bne.n	8007d06 <xStreamBufferSend+0x36>
	__asm volatile
 8007cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf4:	f383 8811 	msr	BASEPRI, r3
 8007cf8:	f3bf 8f6f 	isb	sy
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d02:	bf00      	nop
 8007d04:	e7fe      	b.n	8007d04 <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 8007d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10a      	bne.n	8007d22 <xStreamBufferSend+0x52>
	__asm volatile
 8007d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d10:	f383 8811 	msr	BASEPRI, r3
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	f3bf 8f4f 	dsb	sy
 8007d1c:	623b      	str	r3, [r7, #32]
}
 8007d1e:	bf00      	nop
 8007d20:	e7fe      	b.n	8007d20 <xStreamBufferSend+0x50>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8007d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d24:	7f1b      	ldrb	r3, [r3, #28]
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d011      	beq.n	8007d52 <xStreamBufferSend+0x82>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d30:	3304      	adds	r3, #4
 8007d32:	633b      	str	r3, [r7, #48]	; 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 8007d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d80a      	bhi.n	8007d52 <xStreamBufferSend+0x82>
	__asm volatile
 8007d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	61fb      	str	r3, [r7, #28]
}
 8007d4e:	bf00      	nop
 8007d50:	e7fe      	b.n	8007d50 <xStreamBufferSend+0x80>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d03e      	beq.n	8007dd6 <xStreamBufferSend+0x106>
	{
		vTaskSetTimeOutState( &xTimeOut );
 8007d58:	f107 0310 	add.w	r3, r7, #16
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f001 f8cb 	bl	8008ef8 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 8007d62:	f002 fc6f 	bl	800a644 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8007d66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007d68:	f7ff ff7f 	bl	8007c6a <xStreamBufferSpacesAvailable>
 8007d6c:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 8007d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d217      	bcs.n	8007da6 <xStreamBufferSend+0xd6>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 8007d76:	2000      	movs	r0, #0
 8007d78:	f001 ff6e 	bl	8009c58 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8007d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00a      	beq.n	8007d9a <xStreamBufferSend+0xca>
	__asm volatile
 8007d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d88:	f383 8811 	msr	BASEPRI, r3
 8007d8c:	f3bf 8f6f 	isb	sy
 8007d90:	f3bf 8f4f 	dsb	sy
 8007d94:	61bb      	str	r3, [r7, #24]
}
 8007d96:	bf00      	nop
 8007d98:	e7fe      	b.n	8007d98 <xStreamBufferSend+0xc8>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 8007d9a:	f001 fb05 	bl	80093a8 <xTaskGetCurrentTaskHandle>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da2:	615a      	str	r2, [r3, #20]
 8007da4:	e002      	b.n	8007dac <xStreamBufferSend+0xdc>
				}
				else
				{
					taskEXIT_CRITICAL();
 8007da6:	f002 fc7d 	bl	800a6a4 <vPortExitCritical>
					break;
 8007daa:	e014      	b.n	8007dd6 <xStreamBufferSend+0x106>
				}
			}
			taskEXIT_CRITICAL();
 8007dac:	f002 fc7a 	bl	800a6a4 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2200      	movs	r2, #0
 8007db4:	2100      	movs	r1, #0
 8007db6:	2000      	movs	r0, #0
 8007db8:	f001 fd4c 	bl	8009854 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 8007dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 8007dc2:	463a      	mov	r2, r7
 8007dc4:	f107 0310 	add.w	r3, r7, #16
 8007dc8:	4611      	mov	r1, r2
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f001 f8d0 	bl	8008f70 <xTaskCheckForTimeOut>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d0c5      	beq.n	8007d62 <xStreamBufferSend+0x92>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 8007dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d103      	bne.n	8007de4 <xStreamBufferSend+0x114>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8007ddc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007dde:	f7ff ff44 	bl	8007c6a <xStreamBufferSpacesAvailable>
 8007de2:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8007de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de6:	9300      	str	r3, [sp, #0]
 8007de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	68b9      	ldr	r1, [r7, #8]
 8007dee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007df0:	f000 f894 	bl	8007f1c <prvWriteMessageToBuffer>
 8007df4:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8007df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d019      	beq.n	8007e30 <xStreamBufferSend+0x160>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8007dfc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007dfe:	f000 fa7d 	bl	80082fc <prvBytesInBuffer>
 8007e02:	4602      	mov	r2, r0
 8007e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d311      	bcc.n	8007e30 <xStreamBufferSend+0x160>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 8007e0c:	f000 fd58 	bl	80088c0 <vTaskSuspendAll>
 8007e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d009      	beq.n	8007e2c <xStreamBufferSend+0x15c>
 8007e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e1a:	6918      	ldr	r0, [r3, #16]
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	2200      	movs	r2, #0
 8007e20:	2100      	movs	r1, #0
 8007e22:	f001 fd77 	bl	8009914 <xTaskGenericNotify>
 8007e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e28:	2200      	movs	r2, #0
 8007e2a:	611a      	str	r2, [r3, #16]
 8007e2c:	f000 fd56 	bl	80088dc <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 8007e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3738      	adds	r7, #56	; 0x38
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b090      	sub	sp, #64	; 0x40
 8007e3e:	af02      	add	r7, sp, #8
 8007e40:	60f8      	str	r0, [r7, #12]
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	607a      	str	r2, [r7, #4]
 8007e46:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	633b      	str	r3, [r7, #48]	; 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvTxData );
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d10a      	bne.n	8007e6c <xStreamBufferSendFromISR+0x32>
	__asm volatile
 8007e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5a:	f383 8811 	msr	BASEPRI, r3
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	623b      	str	r3, [r7, #32]
}
 8007e68:	bf00      	nop
 8007e6a:	e7fe      	b.n	8007e6a <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 8007e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d10a      	bne.n	8007e88 <xStreamBufferSendFromISR+0x4e>
	__asm volatile
 8007e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	61fb      	str	r3, [r7, #28]
}
 8007e84:	bf00      	nop
 8007e86:	e7fe      	b.n	8007e86 <xStreamBufferSendFromISR+0x4c>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8007e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8a:	7f1b      	ldrb	r3, [r3, #28]
 8007e8c:	f003 0301 	and.w	r3, r3, #1
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d002      	beq.n	8007e9a <xStreamBufferSendFromISR+0x60>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8007e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e96:	3304      	adds	r3, #4
 8007e98:	637b      	str	r3, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8007e9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e9c:	f7ff fee5 	bl	8007c6a <xStreamBufferSpacesAvailable>
 8007ea0:	62f8      	str	r0, [r7, #44]	; 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8007ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	68b9      	ldr	r1, [r7, #8]
 8007eac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007eae:	f000 f835 	bl	8007f1c <prvWriteMessageToBuffer>
 8007eb2:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8007eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d02b      	beq.n	8007f12 <xStreamBufferSendFromISR+0xd8>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8007eba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ebc:	f000 fa1e 	bl	80082fc <prvBytesInBuffer>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	d323      	bcc.n	8007f12 <xStreamBufferSendFromISR+0xd8>
	__asm volatile
 8007eca:	f3ef 8211 	mrs	r2, BASEPRI
 8007ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed2:	f383 8811 	msr	BASEPRI, r3
 8007ed6:	f3bf 8f6f 	isb	sy
 8007eda:	f3bf 8f4f 	dsb	sy
 8007ede:	61ba      	str	r2, [r7, #24]
 8007ee0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007ee2:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 8007ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee8:	691b      	ldr	r3, [r3, #16]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00b      	beq.n	8007f06 <xStreamBufferSendFromISR+0xcc>
 8007eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ef0:	6918      	ldr	r0, [r3, #16]
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	2200      	movs	r2, #0
 8007efa:	2100      	movs	r1, #0
 8007efc:	f001 fdc8 	bl	8009a90 <xTaskGenericNotifyFromISR>
 8007f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f02:	2200      	movs	r2, #0
 8007f04:	611a      	str	r2, [r3, #16]
 8007f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f08:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	f383 8811 	msr	BASEPRI, r3
}
 8007f10:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 8007f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3738      	adds	r7, #56	; 0x38
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
 8007f28:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d102      	bne.n	8007f36 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 8007f30:	2300      	movs	r3, #0
 8007f32:	617b      	str	r3, [r7, #20]
 8007f34:	e01d      	b.n	8007f72 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	7f1b      	ldrb	r3, [r3, #28]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d108      	bne.n	8007f54 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 8007f42:	2301      	movs	r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	bf28      	it	cs
 8007f4e:	4613      	movcs	r3, r2
 8007f50:	607b      	str	r3, [r7, #4]
 8007f52:	e00e      	b.n	8007f72 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	6a3b      	ldr	r3, [r7, #32]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d308      	bcc.n	8007f6e <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8007f60:	1d3b      	adds	r3, r7, #4
 8007f62:	2204      	movs	r2, #4
 8007f64:	4619      	mov	r1, r3
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f000 f8dc 	bl	8008124 <prvWriteBytesToBuffer>
 8007f6c:	e001      	b.n	8007f72 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d007      	beq.n	8007f88 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	68b9      	ldr	r1, [r7, #8]
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f000 f8d0 	bl	8008124 <prvWriteBytesToBuffer>
 8007f84:	6138      	str	r0, [r7, #16]
 8007f86:	e001      	b.n	8007f8c <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8007f8c:	693b      	ldr	r3, [r7, #16]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3718      	adds	r7, #24
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}

08007f96 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	b08e      	sub	sp, #56	; 0x38
 8007f9a:	af02      	add	r7, sp, #8
 8007f9c:	60f8      	str	r0, [r7, #12]
 8007f9e:	60b9      	str	r1, [r7, #8]
 8007fa0:	607a      	str	r2, [r7, #4]
 8007fa2:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10a      	bne.n	8007fc8 <xStreamBufferReceive+0x32>
	__asm volatile
 8007fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	61fb      	str	r3, [r7, #28]
}
 8007fc4:	bf00      	nop
 8007fc6:	e7fe      	b.n	8007fc6 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d10a      	bne.n	8007fe4 <xStreamBufferReceive+0x4e>
	__asm volatile
 8007fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd2:	f383 8811 	msr	BASEPRI, r3
 8007fd6:	f3bf 8f6f 	isb	sy
 8007fda:	f3bf 8f4f 	dsb	sy
 8007fde:	61bb      	str	r3, [r7, #24]
}
 8007fe0:	bf00      	nop
 8007fe2:	e7fe      	b.n	8007fe2 <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	7f1b      	ldrb	r3, [r3, #28]
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d002      	beq.n	8007ff6 <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8007ff0:	2304      	movs	r3, #4
 8007ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ff4:	e001      	b.n	8007ffa <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d034      	beq.n	800806a <xStreamBufferReceive+0xd4>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 8008000:	f002 fb20 	bl	800a644 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008004:	6a38      	ldr	r0, [r7, #32]
 8008006:	f000 f979 	bl	80082fc <prvBytesInBuffer>
 800800a:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800800c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800800e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008010:	429a      	cmp	r2, r3
 8008012:	d816      	bhi.n	8008042 <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8008014:	2000      	movs	r0, #0
 8008016:	f001 fe1f 	bl	8009c58 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	691b      	ldr	r3, [r3, #16]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00a      	beq.n	8008038 <xStreamBufferReceive+0xa2>
	__asm volatile
 8008022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008026:	f383 8811 	msr	BASEPRI, r3
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	617b      	str	r3, [r7, #20]
}
 8008034:	bf00      	nop
 8008036:	e7fe      	b.n	8008036 <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8008038:	f001 f9b6 	bl	80093a8 <xTaskGetCurrentTaskHandle>
 800803c:	4602      	mov	r2, r0
 800803e:	6a3b      	ldr	r3, [r7, #32]
 8008040:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008042:	f002 fb2f 	bl	800a6a4 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8008046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804a:	429a      	cmp	r2, r3
 800804c:	d811      	bhi.n	8008072 <xStreamBufferReceive+0xdc>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	2200      	movs	r2, #0
 8008052:	2100      	movs	r1, #0
 8008054:	2000      	movs	r0, #0
 8008056:	f001 fbfd 	bl	8009854 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800805a:	6a3b      	ldr	r3, [r7, #32]
 800805c:	2200      	movs	r2, #0
 800805e:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008060:	6a38      	ldr	r0, [r7, #32]
 8008062:	f000 f94b 	bl	80082fc <prvBytesInBuffer>
 8008066:	62b8      	str	r0, [r7, #40]	; 0x28
 8008068:	e003      	b.n	8008072 <xStreamBufferReceive+0xdc>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800806a:	6a38      	ldr	r0, [r7, #32]
 800806c:	f000 f946 	bl	80082fc <prvBytesInBuffer>
 8008070:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 8008072:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008076:	429a      	cmp	r2, r3
 8008078:	d91d      	bls.n	80080b6 <xStreamBufferReceive+0x120>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800807a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	68b9      	ldr	r1, [r7, #8]
 8008084:	6a38      	ldr	r0, [r7, #32]
 8008086:	f000 f81b 	bl	80080c0 <prvReadMessageFromBuffer>
 800808a:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800808c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800808e:	2b00      	cmp	r3, #0
 8008090:	d011      	beq.n	80080b6 <xStreamBufferReceive+0x120>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 8008092:	f000 fc15 	bl	80088c0 <vTaskSuspendAll>
 8008096:	6a3b      	ldr	r3, [r7, #32]
 8008098:	695b      	ldr	r3, [r3, #20]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d009      	beq.n	80080b2 <xStreamBufferReceive+0x11c>
 800809e:	6a3b      	ldr	r3, [r7, #32]
 80080a0:	6958      	ldr	r0, [r3, #20]
 80080a2:	2300      	movs	r3, #0
 80080a4:	2200      	movs	r2, #0
 80080a6:	2100      	movs	r1, #0
 80080a8:	f001 fc34 	bl	8009914 <xTaskGenericNotify>
 80080ac:	6a3b      	ldr	r3, [r7, #32]
 80080ae:	2200      	movs	r2, #0
 80080b0:	615a      	str	r2, [r3, #20]
 80080b2:	f000 fc13 	bl	80088dc <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 80080b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3730      	adds	r7, #48	; 0x30
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b088      	sub	sp, #32
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
 80080cc:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 80080ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d019      	beq.n	8008108 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 80080da:	f107 0110 	add.w	r1, r7, #16
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f000 f890 	bl	8008208 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 80080ec:	683a      	ldr	r2, [r7, #0]
 80080ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f0:	1ad3      	subs	r3, r2, r3
 80080f2:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 80080f4:	69fa      	ldr	r2, [r7, #28]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d907      	bls.n	800810c <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8008102:	2300      	movs	r3, #0
 8008104:	61fb      	str	r3, [r7, #28]
 8008106:	e001      	b.n	800810c <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	69fa      	ldr	r2, [r7, #28]
 8008110:	68b9      	ldr	r1, [r7, #8]
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f000 f878 	bl	8008208 <prvReadBytesFromBuffer>
 8008118:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800811a:	697b      	ldr	r3, [r7, #20]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3720      	adds	r7, #32
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b08a      	sub	sp, #40	; 0x28
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d10a      	bne.n	800814c <prvWriteBytesToBuffer+0x28>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	61fb      	str	r3, [r7, #28]
}
 8008148:	bf00      	nop
 800814a:	e7fe      	b.n	800814a <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	689a      	ldr	r2, [r3, #8]
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	4293      	cmp	r3, r2
 800815e:	bf28      	it	cs
 8008160:	4613      	movcs	r3, r2
 8008162:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8008164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008166:	6a3b      	ldr	r3, [r7, #32]
 8008168:	441a      	add	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	429a      	cmp	r2, r3
 8008170:	d90a      	bls.n	8008188 <prvWriteBytesToBuffer+0x64>
	__asm volatile
 8008172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008176:	f383 8811 	msr	BASEPRI, r3
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	61bb      	str	r3, [r7, #24]
}
 8008184:	bf00      	nop
 8008186:	e7fe      	b.n	8008186 <prvWriteBytesToBuffer+0x62>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	699a      	ldr	r2, [r3, #24]
 800818c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818e:	4413      	add	r3, r2
 8008190:	6a3a      	ldr	r2, [r7, #32]
 8008192:	68b9      	ldr	r1, [r7, #8]
 8008194:	4618      	mov	r0, r3
 8008196:	f003 fbc1 	bl	800b91c <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	6a3b      	ldr	r3, [r7, #32]
 800819e:	429a      	cmp	r2, r3
 80081a0:	d91c      	bls.n	80081dc <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	1ad2      	subs	r2, r2, r3
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d90a      	bls.n	80081c6 <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	617b      	str	r3, [r7, #20]
}
 80081c2:	bf00      	nop
 80081c4:	e7fe      	b.n	80081c4 <prvWriteBytesToBuffer+0xa0>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6998      	ldr	r0, [r3, #24]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	6a3b      	ldr	r3, [r7, #32]
 80081ce:	18d1      	adds	r1, r2, r3
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	6a3b      	ldr	r3, [r7, #32]
 80081d4:	1ad3      	subs	r3, r2, r3
 80081d6:	461a      	mov	r2, r3
 80081d8:	f003 fba0 	bl	800b91c <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 80081dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4413      	add	r3, r2
 80081e2:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d304      	bcc.n	80081f8 <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081fc:	605a      	str	r2, [r3, #4]

	return xCount;
 80081fe:	687b      	ldr	r3, [r7, #4]
}
 8008200:	4618      	mov	r0, r3
 8008202:	3728      	adds	r7, #40	; 0x28
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b08a      	sub	sp, #40	; 0x28
 800820c:	af00      	add	r7, sp, #0
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]
 8008214:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	4293      	cmp	r3, r2
 800821c:	bf28      	it	cs
 800821e:	4613      	movcs	r3, r2
 8008220:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8008222:	6a3b      	ldr	r3, [r7, #32]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d064      	beq.n	80082f2 <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	689a      	ldr	r2, [r3, #8]
 8008232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008234:	1ad3      	subs	r3, r2, r3
 8008236:	6a3a      	ldr	r2, [r7, #32]
 8008238:	4293      	cmp	r3, r2
 800823a:	bf28      	it	cs
 800823c:	4613      	movcs	r3, r2
 800823e:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8008240:	69fa      	ldr	r2, [r7, #28]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	429a      	cmp	r2, r3
 8008246:	d90a      	bls.n	800825e <prvReadBytesFromBuffer+0x56>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	61bb      	str	r3, [r7, #24]
}
 800825a:	bf00      	nop
 800825c:	e7fe      	b.n	800825c <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800825e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	441a      	add	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	429a      	cmp	r2, r3
 800826a:	d90a      	bls.n	8008282 <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 800826c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008270:	f383 8811 	msr	BASEPRI, r3
 8008274:	f3bf 8f6f 	isb	sy
 8008278:	f3bf 8f4f 	dsb	sy
 800827c:	617b      	str	r3, [r7, #20]
}
 800827e:	bf00      	nop
 8008280:	e7fe      	b.n	8008280 <prvReadBytesFromBuffer+0x78>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	699a      	ldr	r2, [r3, #24]
 8008286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008288:	4413      	add	r3, r2
 800828a:	69fa      	ldr	r2, [r7, #28]
 800828c:	4619      	mov	r1, r3
 800828e:	68b8      	ldr	r0, [r7, #8]
 8008290:	f003 fb44 	bl	800b91c <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 8008294:	6a3a      	ldr	r2, [r7, #32]
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	429a      	cmp	r2, r3
 800829a:	d919      	bls.n	80082d0 <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800829c:	6a3a      	ldr	r2, [r7, #32]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d90a      	bls.n	80082ba <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 80082a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a8:	f383 8811 	msr	BASEPRI, r3
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	613b      	str	r3, [r7, #16]
}
 80082b6:	bf00      	nop
 80082b8:	e7fe      	b.n	80082b8 <prvReadBytesFromBuffer+0xb0>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	18d0      	adds	r0, r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6999      	ldr	r1, [r3, #24]
 80082c4:	6a3a      	ldr	r2, [r7, #32]
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	461a      	mov	r2, r3
 80082cc:	f003 fb26 	bl	800b91c <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 80082d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082d2:	6a3b      	ldr	r3, [r7, #32]
 80082d4:	4413      	add	r3, r2
 80082d6:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082de:	429a      	cmp	r2, r3
 80082e0:	d304      	bcc.n	80082ec <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082f0:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 80082f2:	6a3b      	ldr	r3, [r7, #32]
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3728      	adds	r7, #40	; 0x28
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	689a      	ldr	r2, [r3, #8]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	4413      	add	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	1ad3      	subs	r3, r2, r3
 8008318:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	429a      	cmp	r2, r3
 8008322:	d304      	bcc.n	800832e <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	68fa      	ldr	r2, [r7, #12]
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800832e:	68fb      	ldr	r3, [r7, #12]
}
 8008330:	4618      	mov	r0, r3
 8008332:	3714      	adds	r7, #20
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800834a:	2355      	movs	r3, #85	; 0x55
 800834c:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	6979      	ldr	r1, [r7, #20]
 8008352:	68b8      	ldr	r0, [r7, #8]
 8008354:	f003 faf0 	bl	800b938 <memset>
 8008358:	4602      	mov	r2, r0
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	4293      	cmp	r3, r2
 800835e:	d00a      	beq.n	8008376 <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 8008360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008364:	f383 8811 	msr	BASEPRI, r3
 8008368:	f3bf 8f6f 	isb	sy
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	613b      	str	r3, [r7, #16]
}
 8008372:	bf00      	nop
 8008374:	e7fe      	b.n	8008374 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8008376:	2224      	movs	r2, #36	; 0x24
 8008378:	2100      	movs	r1, #0
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f003 fadc 	bl	800b938 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008398:	771a      	strb	r2, [r3, #28]
}
 800839a:	bf00      	nop
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b08e      	sub	sp, #56	; 0x38
 80083a6:	af04      	add	r7, sp, #16
 80083a8:	60f8      	str	r0, [r7, #12]
 80083aa:	60b9      	str	r1, [r7, #8]
 80083ac:	607a      	str	r2, [r7, #4]
 80083ae:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80083b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10a      	bne.n	80083cc <xTaskCreateStatic+0x2a>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	623b      	str	r3, [r7, #32]
}
 80083c8:	bf00      	nop
 80083ca:	e7fe      	b.n	80083ca <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80083cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d10a      	bne.n	80083e8 <xTaskCreateStatic+0x46>
	__asm volatile
 80083d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	61fb      	str	r3, [r7, #28]
}
 80083e4:	bf00      	nop
 80083e6:	e7fe      	b.n	80083e6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80083e8:	23cc      	movs	r3, #204	; 0xcc
 80083ea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	2bcc      	cmp	r3, #204	; 0xcc
 80083f0:	d00a      	beq.n	8008408 <xTaskCreateStatic+0x66>
	__asm volatile
 80083f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	61bb      	str	r3, [r7, #24]
}
 8008404:	bf00      	nop
 8008406:	e7fe      	b.n	8008406 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008408:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800840a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800840c:	2b00      	cmp	r3, #0
 800840e:	d01e      	beq.n	800844e <xTaskCreateStatic+0xac>
 8008410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008412:	2b00      	cmp	r3, #0
 8008414:	d01b      	beq.n	800844e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008418:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800841a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800841e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	2202      	movs	r2, #2
 8008424:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008428:	2300      	movs	r3, #0
 800842a:	9303      	str	r3, [sp, #12]
 800842c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842e:	9302      	str	r3, [sp, #8]
 8008430:	f107 0314 	add.w	r3, r7, #20
 8008434:	9301      	str	r3, [sp, #4]
 8008436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	68b9      	ldr	r1, [r7, #8]
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 f851 	bl	80084e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008446:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008448:	f000 f8f4 	bl	8008634 <prvAddNewTaskToReadyList>
 800844c:	e001      	b.n	8008452 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800844e:	2300      	movs	r3, #0
 8008450:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008452:	697b      	ldr	r3, [r7, #20]
	}
 8008454:	4618      	mov	r0, r3
 8008456:	3728      	adds	r7, #40	; 0x28
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800845c:	b580      	push	{r7, lr}
 800845e:	b08c      	sub	sp, #48	; 0x30
 8008460:	af04      	add	r7, sp, #16
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	603b      	str	r3, [r7, #0]
 8008468:	4613      	mov	r3, r2
 800846a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800846c:	88fb      	ldrh	r3, [r7, #6]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4618      	mov	r0, r3
 8008472:	f002 fa09 	bl	800a888 <pvPortMalloc>
 8008476:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00e      	beq.n	800849c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800847e:	20cc      	movs	r0, #204	; 0xcc
 8008480:	f002 fa02 	bl	800a888 <pvPortMalloc>
 8008484:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d003      	beq.n	8008494 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	631a      	str	r2, [r3, #48]	; 0x30
 8008492:	e005      	b.n	80084a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008494:	6978      	ldr	r0, [r7, #20]
 8008496:	f002 fac3 	bl	800aa20 <vPortFree>
 800849a:	e001      	b.n	80084a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800849c:	2300      	movs	r3, #0
 800849e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d017      	beq.n	80084d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80084ae:	88fa      	ldrh	r2, [r7, #6]
 80084b0:	2300      	movs	r3, #0
 80084b2:	9303      	str	r3, [sp, #12]
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	9302      	str	r3, [sp, #8]
 80084b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ba:	9301      	str	r3, [sp, #4]
 80084bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 f80f 	bl	80084e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084ca:	69f8      	ldr	r0, [r7, #28]
 80084cc:	f000 f8b2 	bl	8008634 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80084d0:	2301      	movs	r3, #1
 80084d2:	61bb      	str	r3, [r7, #24]
 80084d4:	e002      	b.n	80084dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80084d6:	f04f 33ff 	mov.w	r3, #4294967295
 80084da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80084dc:	69bb      	ldr	r3, [r7, #24]
	}
 80084de:	4618      	mov	r0, r3
 80084e0:	3720      	adds	r7, #32
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
	...

080084e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b088      	sub	sp, #32
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
 80084f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80084f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	461a      	mov	r2, r3
 8008500:	21a5      	movs	r1, #165	; 0xa5
 8008502:	f003 fa19 	bl	800b938 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008510:	3b01      	subs	r3, #1
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	4413      	add	r3, r2
 8008516:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	f023 0307 	bic.w	r3, r3, #7
 800851e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	f003 0307 	and.w	r3, r3, #7
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00a      	beq.n	8008540 <prvInitialiseNewTask+0x58>
	__asm volatile
 800852a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852e:	f383 8811 	msr	BASEPRI, r3
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	f3bf 8f4f 	dsb	sy
 800853a:	617b      	str	r3, [r7, #20]
}
 800853c:	bf00      	nop
 800853e:	e7fe      	b.n	800853e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d01f      	beq.n	8008586 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008546:	2300      	movs	r3, #0
 8008548:	61fb      	str	r3, [r7, #28]
 800854a:	e012      	b.n	8008572 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800854c:	68ba      	ldr	r2, [r7, #8]
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	4413      	add	r3, r2
 8008552:	7819      	ldrb	r1, [r3, #0]
 8008554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	4413      	add	r3, r2
 800855a:	3334      	adds	r3, #52	; 0x34
 800855c:	460a      	mov	r2, r1
 800855e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008560:	68ba      	ldr	r2, [r7, #8]
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	4413      	add	r3, r2
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d006      	beq.n	800857a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	3301      	adds	r3, #1
 8008570:	61fb      	str	r3, [r7, #28]
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	2b1f      	cmp	r3, #31
 8008576:	d9e9      	bls.n	800854c <prvInitialiseNewTask+0x64>
 8008578:	e000      	b.n	800857c <prvInitialiseNewTask+0x94>
			{
				break;
 800857a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800857c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857e:	2200      	movs	r2, #0
 8008580:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8008584:	e003      	b.n	800858e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800858e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008590:	2b37      	cmp	r3, #55	; 0x37
 8008592:	d901      	bls.n	8008598 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008594:	2337      	movs	r3, #55	; 0x37
 8008596:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800859a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800859c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800859e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085a2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 80085a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a6:	2200      	movs	r2, #0
 80085a8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80085aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ac:	3304      	adds	r3, #4
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7fe fb64 	bl	8006c7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80085b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085b6:	3318      	adds	r3, #24
 80085b8:	4618      	mov	r0, r3
 80085ba:	f7fe fb5f 	bl	8006c7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80085be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80085ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80085ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085d2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80085d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d6:	2200      	movs	r2, #0
 80085d8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80085dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80085e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e6:	3364      	adds	r3, #100	; 0x64
 80085e8:	2260      	movs	r2, #96	; 0x60
 80085ea:	2100      	movs	r1, #0
 80085ec:	4618      	mov	r0, r3
 80085ee:	f003 f9a3 	bl	800b938 <memset>
 80085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f4:	4a0c      	ldr	r2, [pc, #48]	; (8008628 <prvInitialiseNewTask+0x140>)
 80085f6:	669a      	str	r2, [r3, #104]	; 0x68
 80085f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fa:	4a0c      	ldr	r2, [pc, #48]	; (800862c <prvInitialiseNewTask+0x144>)
 80085fc:	66da      	str	r2, [r3, #108]	; 0x6c
 80085fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008600:	4a0b      	ldr	r2, [pc, #44]	; (8008630 <prvInitialiseNewTask+0x148>)
 8008602:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008604:	683a      	ldr	r2, [r7, #0]
 8008606:	68f9      	ldr	r1, [r7, #12]
 8008608:	69b8      	ldr	r0, [r7, #24]
 800860a:	f001 feed 	bl	800a3e8 <pxPortInitialiseStack>
 800860e:	4602      	mov	r2, r0
 8008610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008612:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008616:	2b00      	cmp	r3, #0
 8008618:	d002      	beq.n	8008620 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800861a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800861c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800861e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008620:	bf00      	nop
 8008622:	3720      	adds	r7, #32
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	0800c5f0 	.word	0x0800c5f0
 800862c:	0800c610 	.word	0x0800c610
 8008630:	0800c5d0 	.word	0x0800c5d0

08008634 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800863c:	f002 f802 	bl	800a644 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008640:	4b2d      	ldr	r3, [pc, #180]	; (80086f8 <prvAddNewTaskToReadyList+0xc4>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	3301      	adds	r3, #1
 8008646:	4a2c      	ldr	r2, [pc, #176]	; (80086f8 <prvAddNewTaskToReadyList+0xc4>)
 8008648:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800864a:	4b2c      	ldr	r3, [pc, #176]	; (80086fc <prvAddNewTaskToReadyList+0xc8>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d109      	bne.n	8008666 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008652:	4a2a      	ldr	r2, [pc, #168]	; (80086fc <prvAddNewTaskToReadyList+0xc8>)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008658:	4b27      	ldr	r3, [pc, #156]	; (80086f8 <prvAddNewTaskToReadyList+0xc4>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d110      	bne.n	8008682 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008660:	f000 fd0c 	bl	800907c <prvInitialiseTaskLists>
 8008664:	e00d      	b.n	8008682 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008666:	4b26      	ldr	r3, [pc, #152]	; (8008700 <prvAddNewTaskToReadyList+0xcc>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d109      	bne.n	8008682 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800866e:	4b23      	ldr	r3, [pc, #140]	; (80086fc <prvAddNewTaskToReadyList+0xc8>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008678:	429a      	cmp	r2, r3
 800867a:	d802      	bhi.n	8008682 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800867c:	4a1f      	ldr	r2, [pc, #124]	; (80086fc <prvAddNewTaskToReadyList+0xc8>)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008682:	4b20      	ldr	r3, [pc, #128]	; (8008704 <prvAddNewTaskToReadyList+0xd0>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3301      	adds	r3, #1
 8008688:	4a1e      	ldr	r2, [pc, #120]	; (8008704 <prvAddNewTaskToReadyList+0xd0>)
 800868a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800868c:	4b1d      	ldr	r3, [pc, #116]	; (8008704 <prvAddNewTaskToReadyList+0xd0>)
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008698:	4b1b      	ldr	r3, [pc, #108]	; (8008708 <prvAddNewTaskToReadyList+0xd4>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	429a      	cmp	r2, r3
 800869e:	d903      	bls.n	80086a8 <prvAddNewTaskToReadyList+0x74>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086a4:	4a18      	ldr	r2, [pc, #96]	; (8008708 <prvAddNewTaskToReadyList+0xd4>)
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ac:	4613      	mov	r3, r2
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	4413      	add	r3, r2
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	4a15      	ldr	r2, [pc, #84]	; (800870c <prvAddNewTaskToReadyList+0xd8>)
 80086b6:	441a      	add	r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	3304      	adds	r3, #4
 80086bc:	4619      	mov	r1, r3
 80086be:	4610      	mov	r0, r2
 80086c0:	f7fe fae9 	bl	8006c96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80086c4:	f001 ffee 	bl	800a6a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80086c8:	4b0d      	ldr	r3, [pc, #52]	; (8008700 <prvAddNewTaskToReadyList+0xcc>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00e      	beq.n	80086ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80086d0:	4b0a      	ldr	r3, [pc, #40]	; (80086fc <prvAddNewTaskToReadyList+0xc8>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086da:	429a      	cmp	r2, r3
 80086dc:	d207      	bcs.n	80086ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80086de:	4b0c      	ldr	r3, [pc, #48]	; (8008710 <prvAddNewTaskToReadyList+0xdc>)
 80086e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086e4:	601a      	str	r2, [r3, #0]
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086ee:	bf00      	nop
 80086f0:	3708      	adds	r7, #8
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	20000eec 	.word	0x20000eec
 80086fc:	20000a18 	.word	0x20000a18
 8008700:	20000ef8 	.word	0x20000ef8
 8008704:	20000f08 	.word	0x20000f08
 8008708:	20000ef4 	.word	0x20000ef4
 800870c:	20000a1c 	.word	0x20000a1c
 8008710:	e000ed04 	.word	0xe000ed04

08008714 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8008714:	b580      	push	{r7, lr}
 8008716:	b088      	sub	sp, #32
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d10a      	bne.n	800873c <eTaskGetState+0x28>
	__asm volatile
 8008726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800872a:	f383 8811 	msr	BASEPRI, r3
 800872e:	f3bf 8f6f 	isb	sy
 8008732:	f3bf 8f4f 	dsb	sy
 8008736:	60bb      	str	r3, [r7, #8]
}
 8008738:	bf00      	nop
 800873a:	e7fe      	b.n	800873a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800873c:	4b23      	ldr	r3, [pc, #140]	; (80087cc <eTaskGetState+0xb8>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	69ba      	ldr	r2, [r7, #24]
 8008742:	429a      	cmp	r2, r3
 8008744:	d102      	bne.n	800874c <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8008746:	2300      	movs	r3, #0
 8008748:	77fb      	strb	r3, [r7, #31]
 800874a:	e03a      	b.n	80087c2 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800874c:	f001 ff7a 	bl	800a644 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	695b      	ldr	r3, [r3, #20]
 8008754:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8008756:	4b1e      	ldr	r3, [pc, #120]	; (80087d0 <eTaskGetState+0xbc>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800875c:	4b1d      	ldr	r3, [pc, #116]	; (80087d4 <eTaskGetState+0xc0>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8008762:	f001 ff9f 	bl	800a6a4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	429a      	cmp	r2, r3
 800876c:	d003      	beq.n	8008776 <eTaskGetState+0x62>
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	429a      	cmp	r2, r3
 8008774:	d102      	bne.n	800877c <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8008776:	2302      	movs	r3, #2
 8008778:	77fb      	strb	r3, [r7, #31]
 800877a:	e022      	b.n	80087c2 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	4a16      	ldr	r2, [pc, #88]	; (80087d8 <eTaskGetState+0xc4>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d112      	bne.n	80087aa <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8008784:	69bb      	ldr	r3, [r7, #24]
 8008786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008788:	2b00      	cmp	r3, #0
 800878a:	d10b      	bne.n	80087a4 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b01      	cmp	r3, #1
 8008796:	d102      	bne.n	800879e <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8008798:	2302      	movs	r3, #2
 800879a:	77fb      	strb	r3, [r7, #31]
 800879c:	e011      	b.n	80087c2 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800879e:	2303      	movs	r3, #3
 80087a0:	77fb      	strb	r3, [r7, #31]
 80087a2:	e00e      	b.n	80087c2 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 80087a4:	2302      	movs	r3, #2
 80087a6:	77fb      	strb	r3, [r7, #31]
 80087a8:	e00b      	b.n	80087c2 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	4a0b      	ldr	r2, [pc, #44]	; (80087dc <eTaskGetState+0xc8>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d002      	beq.n	80087b8 <eTaskGetState+0xa4>
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d102      	bne.n	80087be <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80087b8:	2304      	movs	r3, #4
 80087ba:	77fb      	strb	r3, [r7, #31]
 80087bc:	e001      	b.n	80087c2 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80087be:	2301      	movs	r3, #1
 80087c0:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80087c2:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80087c4:	4618      	mov	r0, r3
 80087c6:	3720      	adds	r7, #32
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}
 80087cc:	20000a18 	.word	0x20000a18
 80087d0:	20000ea4 	.word	0x20000ea4
 80087d4:	20000ea8 	.word	0x20000ea8
 80087d8:	20000ed8 	.word	0x20000ed8
 80087dc:	20000ec0 	.word	0x20000ec0

080087e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b08a      	sub	sp, #40	; 0x28
 80087e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087e6:	2300      	movs	r3, #0
 80087e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087ea:	2300      	movs	r3, #0
 80087ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087ee:	463a      	mov	r2, r7
 80087f0:	1d39      	adds	r1, r7, #4
 80087f2:	f107 0308 	add.w	r3, r7, #8
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7fe f9ec 	bl	8006bd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087fc:	6839      	ldr	r1, [r7, #0]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	9202      	str	r2, [sp, #8]
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	2300      	movs	r3, #0
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	2300      	movs	r3, #0
 800880c:	460a      	mov	r2, r1
 800880e:	4924      	ldr	r1, [pc, #144]	; (80088a0 <vTaskStartScheduler+0xc0>)
 8008810:	4824      	ldr	r0, [pc, #144]	; (80088a4 <vTaskStartScheduler+0xc4>)
 8008812:	f7ff fdc6 	bl	80083a2 <xTaskCreateStatic>
 8008816:	4603      	mov	r3, r0
 8008818:	4a23      	ldr	r2, [pc, #140]	; (80088a8 <vTaskStartScheduler+0xc8>)
 800881a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800881c:	4b22      	ldr	r3, [pc, #136]	; (80088a8 <vTaskStartScheduler+0xc8>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008824:	2301      	movs	r3, #1
 8008826:	617b      	str	r3, [r7, #20]
 8008828:	e001      	b.n	800882e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800882a:	2300      	movs	r3, #0
 800882c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b01      	cmp	r3, #1
 8008832:	d102      	bne.n	800883a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008834:	f001 fa8a 	bl	8009d4c <xTimerCreateTimerTask>
 8008838:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	2b01      	cmp	r3, #1
 800883e:	d11b      	bne.n	8008878 <vTaskStartScheduler+0x98>
	__asm volatile
 8008840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008844:	f383 8811 	msr	BASEPRI, r3
 8008848:	f3bf 8f6f 	isb	sy
 800884c:	f3bf 8f4f 	dsb	sy
 8008850:	613b      	str	r3, [r7, #16]
}
 8008852:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008854:	4b15      	ldr	r3, [pc, #84]	; (80088ac <vTaskStartScheduler+0xcc>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3364      	adds	r3, #100	; 0x64
 800885a:	4a15      	ldr	r2, [pc, #84]	; (80088b0 <vTaskStartScheduler+0xd0>)
 800885c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800885e:	4b15      	ldr	r3, [pc, #84]	; (80088b4 <vTaskStartScheduler+0xd4>)
 8008860:	f04f 32ff 	mov.w	r2, #4294967295
 8008864:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008866:	4b14      	ldr	r3, [pc, #80]	; (80088b8 <vTaskStartScheduler+0xd8>)
 8008868:	2201      	movs	r2, #1
 800886a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800886c:	4b13      	ldr	r3, [pc, #76]	; (80088bc <vTaskStartScheduler+0xdc>)
 800886e:	2200      	movs	r2, #0
 8008870:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008872:	f001 fe45 	bl	800a500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008876:	e00e      	b.n	8008896 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800887e:	d10a      	bne.n	8008896 <vTaskStartScheduler+0xb6>
	__asm volatile
 8008880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008884:	f383 8811 	msr	BASEPRI, r3
 8008888:	f3bf 8f6f 	isb	sy
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	60fb      	str	r3, [r7, #12]
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <vTaskStartScheduler+0xb4>
}
 8008896:	bf00      	nop
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	0800c4f0 	.word	0x0800c4f0
 80088a4:	0800904d 	.word	0x0800904d
 80088a8:	20000f10 	.word	0x20000f10
 80088ac:	20000a18 	.word	0x20000a18
 80088b0:	2000010c 	.word	0x2000010c
 80088b4:	20000f0c 	.word	0x20000f0c
 80088b8:	20000ef8 	.word	0x20000ef8
 80088bc:	20000ef0 	.word	0x20000ef0

080088c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80088c0:	b480      	push	{r7}
 80088c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80088c4:	4b04      	ldr	r3, [pc, #16]	; (80088d8 <vTaskSuspendAll+0x18>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	3301      	adds	r3, #1
 80088ca:	4a03      	ldr	r2, [pc, #12]	; (80088d8 <vTaskSuspendAll+0x18>)
 80088cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80088ce:	bf00      	nop
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr
 80088d8:	20000f14 	.word	0x20000f14

080088dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80088e2:	2300      	movs	r3, #0
 80088e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088e6:	2300      	movs	r3, #0
 80088e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088ea:	4b42      	ldr	r3, [pc, #264]	; (80089f4 <xTaskResumeAll+0x118>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10a      	bne.n	8008908 <xTaskResumeAll+0x2c>
	__asm volatile
 80088f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f6:	f383 8811 	msr	BASEPRI, r3
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	603b      	str	r3, [r7, #0]
}
 8008904:	bf00      	nop
 8008906:	e7fe      	b.n	8008906 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008908:	f001 fe9c 	bl	800a644 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800890c:	4b39      	ldr	r3, [pc, #228]	; (80089f4 <xTaskResumeAll+0x118>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	3b01      	subs	r3, #1
 8008912:	4a38      	ldr	r2, [pc, #224]	; (80089f4 <xTaskResumeAll+0x118>)
 8008914:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008916:	4b37      	ldr	r3, [pc, #220]	; (80089f4 <xTaskResumeAll+0x118>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d162      	bne.n	80089e4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800891e:	4b36      	ldr	r3, [pc, #216]	; (80089f8 <xTaskResumeAll+0x11c>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d05e      	beq.n	80089e4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008926:	e02f      	b.n	8008988 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008928:	4b34      	ldr	r3, [pc, #208]	; (80089fc <xTaskResumeAll+0x120>)
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	3318      	adds	r3, #24
 8008934:	4618      	mov	r0, r3
 8008936:	f7fe fa0b 	bl	8006d50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	3304      	adds	r3, #4
 800893e:	4618      	mov	r0, r3
 8008940:	f7fe fa06 	bl	8006d50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008948:	4b2d      	ldr	r3, [pc, #180]	; (8008a00 <xTaskResumeAll+0x124>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	429a      	cmp	r2, r3
 800894e:	d903      	bls.n	8008958 <xTaskResumeAll+0x7c>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008954:	4a2a      	ldr	r2, [pc, #168]	; (8008a00 <xTaskResumeAll+0x124>)
 8008956:	6013      	str	r3, [r2, #0]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800895c:	4613      	mov	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	4a27      	ldr	r2, [pc, #156]	; (8008a04 <xTaskResumeAll+0x128>)
 8008966:	441a      	add	r2, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	3304      	adds	r3, #4
 800896c:	4619      	mov	r1, r3
 800896e:	4610      	mov	r0, r2
 8008970:	f7fe f991 	bl	8006c96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008978:	4b23      	ldr	r3, [pc, #140]	; (8008a08 <xTaskResumeAll+0x12c>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800897e:	429a      	cmp	r2, r3
 8008980:	d302      	bcc.n	8008988 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008982:	4b22      	ldr	r3, [pc, #136]	; (8008a0c <xTaskResumeAll+0x130>)
 8008984:	2201      	movs	r2, #1
 8008986:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008988:	4b1c      	ldr	r3, [pc, #112]	; (80089fc <xTaskResumeAll+0x120>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1cb      	bne.n	8008928 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008996:	f000 fce7 	bl	8009368 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800899a:	4b1d      	ldr	r3, [pc, #116]	; (8008a10 <xTaskResumeAll+0x134>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d010      	beq.n	80089c8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80089a6:	f000 f8d5 	bl	8008b54 <xTaskIncrementTick>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d002      	beq.n	80089b6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80089b0:	4b16      	ldr	r3, [pc, #88]	; (8008a0c <xTaskResumeAll+0x130>)
 80089b2:	2201      	movs	r2, #1
 80089b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	3b01      	subs	r3, #1
 80089ba:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d1f1      	bne.n	80089a6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80089c2:	4b13      	ldr	r3, [pc, #76]	; (8008a10 <xTaskResumeAll+0x134>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80089c8:	4b10      	ldr	r3, [pc, #64]	; (8008a0c <xTaskResumeAll+0x130>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d009      	beq.n	80089e4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80089d0:	2301      	movs	r3, #1
 80089d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80089d4:	4b0f      	ldr	r3, [pc, #60]	; (8008a14 <xTaskResumeAll+0x138>)
 80089d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089da:	601a      	str	r2, [r3, #0]
 80089dc:	f3bf 8f4f 	dsb	sy
 80089e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089e4:	f001 fe5e 	bl	800a6a4 <vPortExitCritical>

	return xAlreadyYielded;
 80089e8:	68bb      	ldr	r3, [r7, #8]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20000f14 	.word	0x20000f14
 80089f8:	20000eec 	.word	0x20000eec
 80089fc:	20000eac 	.word	0x20000eac
 8008a00:	20000ef4 	.word	0x20000ef4
 8008a04:	20000a1c 	.word	0x20000a1c
 8008a08:	20000a18 	.word	0x20000a18
 8008a0c:	20000f00 	.word	0x20000f00
 8008a10:	20000efc 	.word	0x20000efc
 8008a14:	e000ed04 	.word	0xe000ed04

08008a18 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008a1e:	4b05      	ldr	r3, [pc, #20]	; (8008a34 <xTaskGetTickCount+0x1c>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008a24:	687b      	ldr	r3, [r7, #4]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	370c      	adds	r7, #12
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop
 8008a34:	20000ef0 	.word	0x20000ef0

08008a38 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8008a44:	2300      	movs	r3, #0
 8008a46:	617b      	str	r3, [r7, #20]
 8008a48:	2338      	movs	r3, #56	; 0x38
 8008a4a:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8008a4c:	f7ff ff38 	bl	80088c0 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8008a50:	4b3a      	ldr	r3, [pc, #232]	; (8008b3c <uxTaskGetSystemState+0x104>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d368      	bcc.n	8008b2c <uxTaskGetSystemState+0xf4>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8008a60:	697a      	ldr	r2, [r7, #20]
 8008a62:	4613      	mov	r3, r2
 8008a64:	00db      	lsls	r3, r3, #3
 8008a66:	4413      	add	r3, r2
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	1898      	adds	r0, r3, r2
 8008a70:	693a      	ldr	r2, [r7, #16]
 8008a72:	4613      	mov	r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	4413      	add	r3, r2
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	4a31      	ldr	r2, [pc, #196]	; (8008b40 <uxTaskGetSystemState+0x108>)
 8008a7c:	4413      	add	r3, r2
 8008a7e:	2201      	movs	r2, #1
 8008a80:	4619      	mov	r1, r3
 8008a82:	f000 fbcf 	bl	8009224 <prvListTasksWithinSingleList>
 8008a86:	4602      	mov	r2, r0
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e2      	bne.n	8008a5a <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8008a94:	697a      	ldr	r2, [r7, #20]
 8008a96:	4613      	mov	r3, r2
 8008a98:	00db      	lsls	r3, r3, #3
 8008a9a:	4413      	add	r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	4a27      	ldr	r2, [pc, #156]	; (8008b44 <uxTaskGetSystemState+0x10c>)
 8008aa6:	6811      	ldr	r1, [r2, #0]
 8008aa8:	2202      	movs	r2, #2
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f000 fbba 	bl	8009224 <prvListTasksWithinSingleList>
 8008ab0:	4602      	mov	r2, r0
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8008ab8:	697a      	ldr	r2, [r7, #20]
 8008aba:	4613      	mov	r3, r2
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	4413      	add	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	4413      	add	r3, r2
 8008ac8:	4a1f      	ldr	r2, [pc, #124]	; (8008b48 <uxTaskGetSystemState+0x110>)
 8008aca:	6811      	ldr	r1, [r2, #0]
 8008acc:	2202      	movs	r2, #2
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f000 fba8 	bl	8009224 <prvListTasksWithinSingleList>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	4413      	add	r3, r2
 8008ada:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8008adc:	697a      	ldr	r2, [r7, #20]
 8008ade:	4613      	mov	r3, r2
 8008ae0:	00db      	lsls	r3, r3, #3
 8008ae2:	4413      	add	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	4413      	add	r3, r2
 8008aec:	2204      	movs	r2, #4
 8008aee:	4917      	ldr	r1, [pc, #92]	; (8008b4c <uxTaskGetSystemState+0x114>)
 8008af0:	4618      	mov	r0, r3
 8008af2:	f000 fb97 	bl	8009224 <prvListTasksWithinSingleList>
 8008af6:	4602      	mov	r2, r0
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	4413      	add	r3, r2
 8008afc:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8008afe:	697a      	ldr	r2, [r7, #20]
 8008b00:	4613      	mov	r3, r2
 8008b02:	00db      	lsls	r3, r3, #3
 8008b04:	4413      	add	r3, r2
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	461a      	mov	r2, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	2203      	movs	r2, #3
 8008b10:	490f      	ldr	r1, [pc, #60]	; (8008b50 <uxTaskGetSystemState+0x118>)
 8008b12:	4618      	mov	r0, r3
 8008b14:	f000 fb86 	bl	8009224 <prvListTasksWithinSingleList>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	617b      	str	r3, [r7, #20]
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d002      	beq.n	8008b2c <uxTaskGetSystemState+0xf4>
					{
						*pulTotalRunTime = 0;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8008b2c:	f7ff fed6 	bl	80088dc <xTaskResumeAll>

		return uxTask;
 8008b30:	697b      	ldr	r3, [r7, #20]
	}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3718      	adds	r7, #24
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20000eec 	.word	0x20000eec
 8008b40:	20000a1c 	.word	0x20000a1c
 8008b44:	20000ea4 	.word	0x20000ea4
 8008b48:	20000ea8 	.word	0x20000ea8
 8008b4c:	20000ec0 	.word	0x20000ec0
 8008b50:	20000ed8 	.word	0x20000ed8

08008b54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b086      	sub	sp, #24
 8008b58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b5e:	4b4f      	ldr	r3, [pc, #316]	; (8008c9c <xTaskIncrementTick+0x148>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f040 808f 	bne.w	8008c86 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008b68:	4b4d      	ldr	r3, [pc, #308]	; (8008ca0 <xTaskIncrementTick+0x14c>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008b70:	4a4b      	ldr	r2, [pc, #300]	; (8008ca0 <xTaskIncrementTick+0x14c>)
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d120      	bne.n	8008bbe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008b7c:	4b49      	ldr	r3, [pc, #292]	; (8008ca4 <xTaskIncrementTick+0x150>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00a      	beq.n	8008b9c <xTaskIncrementTick+0x48>
	__asm volatile
 8008b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8a:	f383 8811 	msr	BASEPRI, r3
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	603b      	str	r3, [r7, #0]
}
 8008b98:	bf00      	nop
 8008b9a:	e7fe      	b.n	8008b9a <xTaskIncrementTick+0x46>
 8008b9c:	4b41      	ldr	r3, [pc, #260]	; (8008ca4 <xTaskIncrementTick+0x150>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	60fb      	str	r3, [r7, #12]
 8008ba2:	4b41      	ldr	r3, [pc, #260]	; (8008ca8 <xTaskIncrementTick+0x154>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a3f      	ldr	r2, [pc, #252]	; (8008ca4 <xTaskIncrementTick+0x150>)
 8008ba8:	6013      	str	r3, [r2, #0]
 8008baa:	4a3f      	ldr	r2, [pc, #252]	; (8008ca8 <xTaskIncrementTick+0x154>)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6013      	str	r3, [r2, #0]
 8008bb0:	4b3e      	ldr	r3, [pc, #248]	; (8008cac <xTaskIncrementTick+0x158>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	4a3d      	ldr	r2, [pc, #244]	; (8008cac <xTaskIncrementTick+0x158>)
 8008bb8:	6013      	str	r3, [r2, #0]
 8008bba:	f000 fbd5 	bl	8009368 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008bbe:	4b3c      	ldr	r3, [pc, #240]	; (8008cb0 <xTaskIncrementTick+0x15c>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d349      	bcc.n	8008c5c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bc8:	4b36      	ldr	r3, [pc, #216]	; (8008ca4 <xTaskIncrementTick+0x150>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d104      	bne.n	8008bdc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bd2:	4b37      	ldr	r3, [pc, #220]	; (8008cb0 <xTaskIncrementTick+0x15c>)
 8008bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd8:	601a      	str	r2, [r3, #0]
					break;
 8008bda:	e03f      	b.n	8008c5c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bdc:	4b31      	ldr	r3, [pc, #196]	; (8008ca4 <xTaskIncrementTick+0x150>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d203      	bcs.n	8008bfc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008bf4:	4a2e      	ldr	r2, [pc, #184]	; (8008cb0 <xTaskIncrementTick+0x15c>)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008bfa:	e02f      	b.n	8008c5c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	3304      	adds	r3, #4
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7fe f8a5 	bl	8006d50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d004      	beq.n	8008c18 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	3318      	adds	r3, #24
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7fe f89c 	bl	8006d50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c1c:	4b25      	ldr	r3, [pc, #148]	; (8008cb4 <xTaskIncrementTick+0x160>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d903      	bls.n	8008c2c <xTaskIncrementTick+0xd8>
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c28:	4a22      	ldr	r2, [pc, #136]	; (8008cb4 <xTaskIncrementTick+0x160>)
 8008c2a:	6013      	str	r3, [r2, #0]
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c30:	4613      	mov	r3, r2
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	4413      	add	r3, r2
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	4a1f      	ldr	r2, [pc, #124]	; (8008cb8 <xTaskIncrementTick+0x164>)
 8008c3a:	441a      	add	r2, r3
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	3304      	adds	r3, #4
 8008c40:	4619      	mov	r1, r3
 8008c42:	4610      	mov	r0, r2
 8008c44:	f7fe f827 	bl	8006c96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c4c:	4b1b      	ldr	r3, [pc, #108]	; (8008cbc <xTaskIncrementTick+0x168>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d3b8      	bcc.n	8008bc8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008c56:	2301      	movs	r3, #1
 8008c58:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c5a:	e7b5      	b.n	8008bc8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008c5c:	4b17      	ldr	r3, [pc, #92]	; (8008cbc <xTaskIncrementTick+0x168>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c62:	4915      	ldr	r1, [pc, #84]	; (8008cb8 <xTaskIncrementTick+0x164>)
 8008c64:	4613      	mov	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	4413      	add	r3, r2
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	440b      	add	r3, r1
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d901      	bls.n	8008c78 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008c74:	2301      	movs	r3, #1
 8008c76:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008c78:	4b11      	ldr	r3, [pc, #68]	; (8008cc0 <xTaskIncrementTick+0x16c>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d007      	beq.n	8008c90 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008c80:	2301      	movs	r3, #1
 8008c82:	617b      	str	r3, [r7, #20]
 8008c84:	e004      	b.n	8008c90 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008c86:	4b0f      	ldr	r3, [pc, #60]	; (8008cc4 <xTaskIncrementTick+0x170>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	4a0d      	ldr	r2, [pc, #52]	; (8008cc4 <xTaskIncrementTick+0x170>)
 8008c8e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008c90:	697b      	ldr	r3, [r7, #20]
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3718      	adds	r7, #24
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	20000f14 	.word	0x20000f14
 8008ca0:	20000ef0 	.word	0x20000ef0
 8008ca4:	20000ea4 	.word	0x20000ea4
 8008ca8:	20000ea8 	.word	0x20000ea8
 8008cac:	20000f04 	.word	0x20000f04
 8008cb0:	20000f0c 	.word	0x20000f0c
 8008cb4:	20000ef4 	.word	0x20000ef4
 8008cb8:	20000a1c 	.word	0x20000a1c
 8008cbc:	20000a18 	.word	0x20000a18
 8008cc0:	20000f00 	.word	0x20000f00
 8008cc4:	20000efc 	.word	0x20000efc

08008cc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b085      	sub	sp, #20
 8008ccc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008cce:	4b2a      	ldr	r3, [pc, #168]	; (8008d78 <vTaskSwitchContext+0xb0>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d003      	beq.n	8008cde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008cd6:	4b29      	ldr	r3, [pc, #164]	; (8008d7c <vTaskSwitchContext+0xb4>)
 8008cd8:	2201      	movs	r2, #1
 8008cda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008cdc:	e046      	b.n	8008d6c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8008cde:	4b27      	ldr	r3, [pc, #156]	; (8008d7c <vTaskSwitchContext+0xb4>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ce4:	4b26      	ldr	r3, [pc, #152]	; (8008d80 <vTaskSwitchContext+0xb8>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	60fb      	str	r3, [r7, #12]
 8008cea:	e010      	b.n	8008d0e <vTaskSwitchContext+0x46>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d10a      	bne.n	8008d08 <vTaskSwitchContext+0x40>
	__asm volatile
 8008cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf6:	f383 8811 	msr	BASEPRI, r3
 8008cfa:	f3bf 8f6f 	isb	sy
 8008cfe:	f3bf 8f4f 	dsb	sy
 8008d02:	607b      	str	r3, [r7, #4]
}
 8008d04:	bf00      	nop
 8008d06:	e7fe      	b.n	8008d06 <vTaskSwitchContext+0x3e>
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	60fb      	str	r3, [r7, #12]
 8008d0e:	491d      	ldr	r1, [pc, #116]	; (8008d84 <vTaskSwitchContext+0xbc>)
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	4613      	mov	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	4413      	add	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	440b      	add	r3, r1
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d0e4      	beq.n	8008cec <vTaskSwitchContext+0x24>
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	4613      	mov	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4413      	add	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4a15      	ldr	r2, [pc, #84]	; (8008d84 <vTaskSwitchContext+0xbc>)
 8008d2e:	4413      	add	r3, r2
 8008d30:	60bb      	str	r3, [r7, #8]
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	685a      	ldr	r2, [r3, #4]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	605a      	str	r2, [r3, #4]
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	685a      	ldr	r2, [r3, #4]
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	3308      	adds	r3, #8
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d104      	bne.n	8008d52 <vTaskSwitchContext+0x8a>
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	685a      	ldr	r2, [r3, #4]
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	605a      	str	r2, [r3, #4]
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	68db      	ldr	r3, [r3, #12]
 8008d58:	4a0b      	ldr	r2, [pc, #44]	; (8008d88 <vTaskSwitchContext+0xc0>)
 8008d5a:	6013      	str	r3, [r2, #0]
 8008d5c:	4a08      	ldr	r2, [pc, #32]	; (8008d80 <vTaskSwitchContext+0xb8>)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008d62:	4b09      	ldr	r3, [pc, #36]	; (8008d88 <vTaskSwitchContext+0xc0>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3364      	adds	r3, #100	; 0x64
 8008d68:	4a08      	ldr	r2, [pc, #32]	; (8008d8c <vTaskSwitchContext+0xc4>)
 8008d6a:	6013      	str	r3, [r2, #0]
}
 8008d6c:	bf00      	nop
 8008d6e:	3714      	adds	r7, #20
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr
 8008d78:	20000f14 	.word	0x20000f14
 8008d7c:	20000f00 	.word	0x20000f00
 8008d80:	20000ef4 	.word	0x20000ef4
 8008d84:	20000a1c 	.word	0x20000a1c
 8008d88:	20000a18 	.word	0x20000a18
 8008d8c:	2000010c 	.word	0x2000010c

08008d90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10a      	bne.n	8008db6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	60fb      	str	r3, [r7, #12]
}
 8008db2:	bf00      	nop
 8008db4:	e7fe      	b.n	8008db4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008db6:	4b07      	ldr	r3, [pc, #28]	; (8008dd4 <vTaskPlaceOnEventList+0x44>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3318      	adds	r3, #24
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7fd ff8d 	bl	8006cde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008dc4:	2101      	movs	r1, #1
 8008dc6:	6838      	ldr	r0, [r7, #0]
 8008dc8:	f000 ff6c 	bl	8009ca4 <prvAddCurrentTaskToDelayedList>
}
 8008dcc:	bf00      	nop
 8008dce:	3710      	adds	r7, #16
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	20000a18 	.word	0x20000a18

08008dd8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d10a      	bne.n	8008e00 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dee:	f383 8811 	msr	BASEPRI, r3
 8008df2:	f3bf 8f6f 	isb	sy
 8008df6:	f3bf 8f4f 	dsb	sy
 8008dfa:	617b      	str	r3, [r7, #20]
}
 8008dfc:	bf00      	nop
 8008dfe:	e7fe      	b.n	8008dfe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e00:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <vTaskPlaceOnEventListRestricted+0x54>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	3318      	adds	r3, #24
 8008e06:	4619      	mov	r1, r3
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f7fd ff44 	bl	8006c96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d002      	beq.n	8008e1a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008e14:	f04f 33ff 	mov.w	r3, #4294967295
 8008e18:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	68b8      	ldr	r0, [r7, #8]
 8008e1e:	f000 ff41 	bl	8009ca4 <prvAddCurrentTaskToDelayedList>
	}
 8008e22:	bf00      	nop
 8008e24:	3718      	adds	r7, #24
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
 8008e2a:	bf00      	nop
 8008e2c:	20000a18 	.word	0x20000a18

08008e30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	68db      	ldr	r3, [r3, #12]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008e40:	693b      	ldr	r3, [r7, #16]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d10a      	bne.n	8008e5c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4a:	f383 8811 	msr	BASEPRI, r3
 8008e4e:	f3bf 8f6f 	isb	sy
 8008e52:	f3bf 8f4f 	dsb	sy
 8008e56:	60fb      	str	r3, [r7, #12]
}
 8008e58:	bf00      	nop
 8008e5a:	e7fe      	b.n	8008e5a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	3318      	adds	r3, #24
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7fd ff75 	bl	8006d50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e66:	4b1e      	ldr	r3, [pc, #120]	; (8008ee0 <xTaskRemoveFromEventList+0xb0>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d11d      	bne.n	8008eaa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	3304      	adds	r3, #4
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7fd ff6c 	bl	8006d50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e7c:	4b19      	ldr	r3, [pc, #100]	; (8008ee4 <xTaskRemoveFromEventList+0xb4>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d903      	bls.n	8008e8c <xTaskRemoveFromEventList+0x5c>
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e88:	4a16      	ldr	r2, [pc, #88]	; (8008ee4 <xTaskRemoveFromEventList+0xb4>)
 8008e8a:	6013      	str	r3, [r2, #0]
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e90:	4613      	mov	r3, r2
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	4413      	add	r3, r2
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	4a13      	ldr	r2, [pc, #76]	; (8008ee8 <xTaskRemoveFromEventList+0xb8>)
 8008e9a:	441a      	add	r2, r3
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	3304      	adds	r3, #4
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	4610      	mov	r0, r2
 8008ea4:	f7fd fef7 	bl	8006c96 <vListInsertEnd>
 8008ea8:	e005      	b.n	8008eb6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	3318      	adds	r3, #24
 8008eae:	4619      	mov	r1, r3
 8008eb0:	480e      	ldr	r0, [pc, #56]	; (8008eec <xTaskRemoveFromEventList+0xbc>)
 8008eb2:	f7fd fef0 	bl	8006c96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eba:	4b0d      	ldr	r3, [pc, #52]	; (8008ef0 <xTaskRemoveFromEventList+0xc0>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d905      	bls.n	8008ed0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008ec8:	4b0a      	ldr	r3, [pc, #40]	; (8008ef4 <xTaskRemoveFromEventList+0xc4>)
 8008eca:	2201      	movs	r2, #1
 8008ecc:	601a      	str	r2, [r3, #0]
 8008ece:	e001      	b.n	8008ed4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008ed4:	697b      	ldr	r3, [r7, #20]
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3718      	adds	r7, #24
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}
 8008ede:	bf00      	nop
 8008ee0:	20000f14 	.word	0x20000f14
 8008ee4:	20000ef4 	.word	0x20000ef4
 8008ee8:	20000a1c 	.word	0x20000a1c
 8008eec:	20000eac 	.word	0x20000eac
 8008ef0:	20000a18 	.word	0x20000a18
 8008ef4:	20000f00 	.word	0x20000f00

08008ef8 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10a      	bne.n	8008f1c <vTaskSetTimeOutState+0x24>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	60fb      	str	r3, [r7, #12]
}
 8008f18:	bf00      	nop
 8008f1a:	e7fe      	b.n	8008f1a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8008f1c:	f001 fb92 	bl	800a644 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f20:	4b06      	ldr	r3, [pc, #24]	; (8008f3c <vTaskSetTimeOutState+0x44>)
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8008f28:	4b05      	ldr	r3, [pc, #20]	; (8008f40 <vTaskSetTimeOutState+0x48>)
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8008f30:	f001 fbb8 	bl	800a6a4 <vPortExitCritical>
}
 8008f34:	bf00      	nop
 8008f36:	3710      	adds	r7, #16
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	20000f04 	.word	0x20000f04
 8008f40:	20000ef0 	.word	0x20000ef0

08008f44 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f4c:	4b06      	ldr	r3, [pc, #24]	; (8008f68 <vTaskInternalSetTimeOutState+0x24>)
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f54:	4b05      	ldr	r3, [pc, #20]	; (8008f6c <vTaskInternalSetTimeOutState+0x28>)
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	605a      	str	r2, [r3, #4]
}
 8008f5c:	bf00      	nop
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr
 8008f68:	20000f04 	.word	0x20000f04
 8008f6c:	20000ef0 	.word	0x20000ef0

08008f70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b088      	sub	sp, #32
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10a      	bne.n	8008f96 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f84:	f383 8811 	msr	BASEPRI, r3
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	613b      	str	r3, [r7, #16]
}
 8008f92:	bf00      	nop
 8008f94:	e7fe      	b.n	8008f94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10a      	bne.n	8008fb2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa0:	f383 8811 	msr	BASEPRI, r3
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	60fb      	str	r3, [r7, #12]
}
 8008fae:	bf00      	nop
 8008fb0:	e7fe      	b.n	8008fb0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008fb2:	f001 fb47 	bl	800a644 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008fb6:	4b1d      	ldr	r3, [pc, #116]	; (800902c <xTaskCheckForTimeOut+0xbc>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	69ba      	ldr	r2, [r7, #24]
 8008fc2:	1ad3      	subs	r3, r2, r3
 8008fc4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fce:	d102      	bne.n	8008fd6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	61fb      	str	r3, [r7, #28]
 8008fd4:	e023      	b.n	800901e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	4b15      	ldr	r3, [pc, #84]	; (8009030 <xTaskCheckForTimeOut+0xc0>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d007      	beq.n	8008ff2 <xTaskCheckForTimeOut+0x82>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	69ba      	ldr	r2, [r7, #24]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d302      	bcc.n	8008ff2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008fec:	2301      	movs	r3, #1
 8008fee:	61fb      	str	r3, [r7, #28]
 8008ff0:	e015      	b.n	800901e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	697a      	ldr	r2, [r7, #20]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d20b      	bcs.n	8009014 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	1ad2      	subs	r2, r2, r3
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f7ff ff9b 	bl	8008f44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800900e:	2300      	movs	r3, #0
 8009010:	61fb      	str	r3, [r7, #28]
 8009012:	e004      	b.n	800901e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2200      	movs	r2, #0
 8009018:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800901a:	2301      	movs	r3, #1
 800901c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800901e:	f001 fb41 	bl	800a6a4 <vPortExitCritical>

	return xReturn;
 8009022:	69fb      	ldr	r3, [r7, #28]
}
 8009024:	4618      	mov	r0, r3
 8009026:	3720      	adds	r7, #32
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}
 800902c:	20000ef0 	.word	0x20000ef0
 8009030:	20000f04 	.word	0x20000f04

08009034 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009034:	b480      	push	{r7}
 8009036:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009038:	4b03      	ldr	r3, [pc, #12]	; (8009048 <vTaskMissedYield+0x14>)
 800903a:	2201      	movs	r2, #1
 800903c:	601a      	str	r2, [r3, #0]
}
 800903e:	bf00      	nop
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr
 8009048:	20000f00 	.word	0x20000f00

0800904c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b082      	sub	sp, #8
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009054:	f000 f852 	bl	80090fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009058:	4b06      	ldr	r3, [pc, #24]	; (8009074 <prvIdleTask+0x28>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d9f9      	bls.n	8009054 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009060:	4b05      	ldr	r3, [pc, #20]	; (8009078 <prvIdleTask+0x2c>)
 8009062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009066:	601a      	str	r2, [r3, #0]
 8009068:	f3bf 8f4f 	dsb	sy
 800906c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009070:	e7f0      	b.n	8009054 <prvIdleTask+0x8>
 8009072:	bf00      	nop
 8009074:	20000a1c 	.word	0x20000a1c
 8009078:	e000ed04 	.word	0xe000ed04

0800907c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009082:	2300      	movs	r3, #0
 8009084:	607b      	str	r3, [r7, #4]
 8009086:	e00c      	b.n	80090a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	4613      	mov	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	4413      	add	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	4a12      	ldr	r2, [pc, #72]	; (80090dc <prvInitialiseTaskLists+0x60>)
 8009094:	4413      	add	r3, r2
 8009096:	4618      	mov	r0, r3
 8009098:	f7fd fdd0 	bl	8006c3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3301      	adds	r3, #1
 80090a0:	607b      	str	r3, [r7, #4]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2b37      	cmp	r3, #55	; 0x37
 80090a6:	d9ef      	bls.n	8009088 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80090a8:	480d      	ldr	r0, [pc, #52]	; (80090e0 <prvInitialiseTaskLists+0x64>)
 80090aa:	f7fd fdc7 	bl	8006c3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80090ae:	480d      	ldr	r0, [pc, #52]	; (80090e4 <prvInitialiseTaskLists+0x68>)
 80090b0:	f7fd fdc4 	bl	8006c3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80090b4:	480c      	ldr	r0, [pc, #48]	; (80090e8 <prvInitialiseTaskLists+0x6c>)
 80090b6:	f7fd fdc1 	bl	8006c3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80090ba:	480c      	ldr	r0, [pc, #48]	; (80090ec <prvInitialiseTaskLists+0x70>)
 80090bc:	f7fd fdbe 	bl	8006c3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80090c0:	480b      	ldr	r0, [pc, #44]	; (80090f0 <prvInitialiseTaskLists+0x74>)
 80090c2:	f7fd fdbb 	bl	8006c3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80090c6:	4b0b      	ldr	r3, [pc, #44]	; (80090f4 <prvInitialiseTaskLists+0x78>)
 80090c8:	4a05      	ldr	r2, [pc, #20]	; (80090e0 <prvInitialiseTaskLists+0x64>)
 80090ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80090cc:	4b0a      	ldr	r3, [pc, #40]	; (80090f8 <prvInitialiseTaskLists+0x7c>)
 80090ce:	4a05      	ldr	r2, [pc, #20]	; (80090e4 <prvInitialiseTaskLists+0x68>)
 80090d0:	601a      	str	r2, [r3, #0]
}
 80090d2:	bf00      	nop
 80090d4:	3708      	adds	r7, #8
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	20000a1c 	.word	0x20000a1c
 80090e0:	20000e7c 	.word	0x20000e7c
 80090e4:	20000e90 	.word	0x20000e90
 80090e8:	20000eac 	.word	0x20000eac
 80090ec:	20000ec0 	.word	0x20000ec0
 80090f0:	20000ed8 	.word	0x20000ed8
 80090f4:	20000ea4 	.word	0x20000ea4
 80090f8:	20000ea8 	.word	0x20000ea8

080090fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009102:	e019      	b.n	8009138 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009104:	f001 fa9e 	bl	800a644 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009108:	4b10      	ldr	r3, [pc, #64]	; (800914c <prvCheckTasksWaitingTermination+0x50>)
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	68db      	ldr	r3, [r3, #12]
 800910e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	3304      	adds	r3, #4
 8009114:	4618      	mov	r0, r3
 8009116:	f7fd fe1b 	bl	8006d50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800911a:	4b0d      	ldr	r3, [pc, #52]	; (8009150 <prvCheckTasksWaitingTermination+0x54>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	3b01      	subs	r3, #1
 8009120:	4a0b      	ldr	r2, [pc, #44]	; (8009150 <prvCheckTasksWaitingTermination+0x54>)
 8009122:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009124:	4b0b      	ldr	r3, [pc, #44]	; (8009154 <prvCheckTasksWaitingTermination+0x58>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	3b01      	subs	r3, #1
 800912a:	4a0a      	ldr	r2, [pc, #40]	; (8009154 <prvCheckTasksWaitingTermination+0x58>)
 800912c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800912e:	f001 fab9 	bl	800a6a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 f8e4 	bl	8009300 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009138:	4b06      	ldr	r3, [pc, #24]	; (8009154 <prvCheckTasksWaitingTermination+0x58>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1e1      	bne.n	8009104 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009140:	bf00      	nop
 8009142:	bf00      	nop
 8009144:	3708      	adds	r7, #8
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	20000ec0 	.word	0x20000ec0
 8009150:	20000eec 	.word	0x20000eec
 8009154:	20000ed4 	.word	0x20000ed4

08009158 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	607a      	str	r2, [r7, #4]
 8009164:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d102      	bne.n	8009172 <vTaskGetInfo+0x1a>
 800916c:	4b2c      	ldr	r3, [pc, #176]	; (8009220 <vTaskGetInfo+0xc8>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	e000      	b.n	8009174 <vTaskGetInfo+0x1c>
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	615a      	str	r2, [r3, #20]
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
		}
		#else
		{
			pxTaskStatus->ulRunTimeCounter = 0;
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	2200      	movs	r2, #0
 80091aa:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 80091ac:	78fb      	ldrb	r3, [r7, #3]
 80091ae:	2b05      	cmp	r3, #5
 80091b0:	d01a      	beq.n	80091e8 <vTaskGetInfo+0x90>
		{
			if( pxTCB == pxCurrentTCB )
 80091b2:	4b1b      	ldr	r3, [pc, #108]	; (8009220 <vTaskGetInfo+0xc8>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	697a      	ldr	r2, [r7, #20]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d103      	bne.n	80091c4 <vTaskGetInfo+0x6c>
			{
				pxTaskStatus->eCurrentState = eRunning;
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	2200      	movs	r2, #0
 80091c0:	731a      	strb	r2, [r3, #12]
 80091c2:	e018      	b.n	80091f6 <vTaskGetInfo+0x9e>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	78fa      	ldrb	r2, [r7, #3]
 80091c8:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 80091ca:	78fb      	ldrb	r3, [r7, #3]
 80091cc:	2b03      	cmp	r3, #3
 80091ce:	d112      	bne.n	80091f6 <vTaskGetInfo+0x9e>
					{
						vTaskSuspendAll();
 80091d0:	f7ff fb76 	bl	80088c0 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d002      	beq.n	80091e2 <vTaskGetInfo+0x8a>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	2202      	movs	r2, #2
 80091e0:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80091e2:	f7ff fb7b 	bl	80088dc <xTaskResumeAll>
 80091e6:	e006      	b.n	80091f6 <vTaskGetInfo+0x9e>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80091e8:	6978      	ldr	r0, [r7, #20]
 80091ea:	f7ff fa93 	bl	8008714 <eTaskGetState>
 80091ee:	4603      	mov	r3, r0
 80091f0:	461a      	mov	r2, r3
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d009      	beq.n	8009210 <vTaskGetInfo+0xb8>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009200:	4618      	mov	r0, r3
 8009202:	f000 f861 	bl	80092c8 <prvTaskCheckFreeStackSpace>
 8009206:	4603      	mov	r3, r0
 8009208:	461a      	mov	r2, r3
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800920e:	e002      	b.n	8009216 <vTaskGetInfo+0xbe>
			pxTaskStatus->usStackHighWaterMark = 0;
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	2200      	movs	r2, #0
 8009214:	841a      	strh	r2, [r3, #32]
	}
 8009216:	bf00      	nop
 8009218:	3718      	adds	r7, #24
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	20000a18 	.word	0x20000a18

08009224 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8009224:	b580      	push	{r7, lr}
 8009226:	b08a      	sub	sp, #40	; 0x28
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	4613      	mov	r3, r2
 8009230:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8009232:	2300      	movs	r3, #0
 8009234:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d03f      	beq.n	80092be <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	623b      	str	r3, [r7, #32]
 8009242:	6a3b      	ldr	r3, [r7, #32]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	685a      	ldr	r2, [r3, #4]
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	605a      	str	r2, [r3, #4]
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	685a      	ldr	r2, [r3, #4]
 8009250:	6a3b      	ldr	r3, [r7, #32]
 8009252:	3308      	adds	r3, #8
 8009254:	429a      	cmp	r2, r3
 8009256:	d104      	bne.n	8009262 <prvListTasksWithinSingleList+0x3e>
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	6a3b      	ldr	r3, [r7, #32]
 8009260:	605a      	str	r2, [r3, #4]
 8009262:	6a3b      	ldr	r3, [r7, #32]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	61bb      	str	r3, [r7, #24]
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	685a      	ldr	r2, [r3, #4]
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	605a      	str	r2, [r3, #4]
 8009278:	69bb      	ldr	r3, [r7, #24]
 800927a:	685a      	ldr	r2, [r3, #4]
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	3308      	adds	r3, #8
 8009280:	429a      	cmp	r2, r3
 8009282:	d104      	bne.n	800928e <prvListTasksWithinSingleList+0x6a>
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	685a      	ldr	r2, [r3, #4]
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	605a      	str	r2, [r3, #4]
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8009296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009298:	4613      	mov	r3, r2
 800929a:	00db      	lsls	r3, r3, #3
 800929c:	4413      	add	r3, r2
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	461a      	mov	r2, r3
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	1899      	adds	r1, r3, r2
 80092a6:	79fb      	ldrb	r3, [r7, #7]
 80092a8:	2201      	movs	r2, #1
 80092aa:	6978      	ldr	r0, [r7, #20]
 80092ac:	f7ff ff54 	bl	8009158 <vTaskGetInfo>
				uxTask++;
 80092b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b2:	3301      	adds	r3, #1
 80092b4:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d1d5      	bne.n	800926a <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 80092be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3728      	adds	r7, #40	; 0x28
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80092c8:	b480      	push	{r7}
 80092ca:	b085      	sub	sp, #20
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80092d0:	2300      	movs	r3, #0
 80092d2:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80092d4:	e005      	b.n	80092e2 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	3301      	adds	r3, #1
 80092da:	607b      	str	r3, [r7, #4]
			ulCount++;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	3301      	adds	r3, #1
 80092e0:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	2ba5      	cmp	r3, #165	; 0xa5
 80092e8:	d0f5      	beq.n	80092d6 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	089b      	lsrs	r3, r3, #2
 80092ee:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	b29b      	uxth	r3, r3
	}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3714      	adds	r7, #20
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009300:	b580      	push	{r7, lr}
 8009302:	b084      	sub	sp, #16
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	3364      	adds	r3, #100	; 0x64
 800930c:	4618      	mov	r0, r3
 800930e:	f002 fbbd 	bl	800ba8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8009318:	2b00      	cmp	r3, #0
 800931a:	d108      	bne.n	800932e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009320:	4618      	mov	r0, r3
 8009322:	f001 fb7d 	bl	800aa20 <vPortFree>
				vPortFree( pxTCB );
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f001 fb7a 	bl	800aa20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800932c:	e018      	b.n	8009360 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8009334:	2b01      	cmp	r3, #1
 8009336:	d103      	bne.n	8009340 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f001 fb71 	bl	800aa20 <vPortFree>
	}
 800933e:	e00f      	b.n	8009360 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8009346:	2b02      	cmp	r3, #2
 8009348:	d00a      	beq.n	8009360 <prvDeleteTCB+0x60>
	__asm volatile
 800934a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	60fb      	str	r3, [r7, #12]
}
 800935c:	bf00      	nop
 800935e:	e7fe      	b.n	800935e <prvDeleteTCB+0x5e>
	}
 8009360:	bf00      	nop
 8009362:	3710      	adds	r7, #16
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800936e:	4b0c      	ldr	r3, [pc, #48]	; (80093a0 <prvResetNextTaskUnblockTime+0x38>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d104      	bne.n	8009382 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009378:	4b0a      	ldr	r3, [pc, #40]	; (80093a4 <prvResetNextTaskUnblockTime+0x3c>)
 800937a:	f04f 32ff 	mov.w	r2, #4294967295
 800937e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009380:	e008      	b.n	8009394 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009382:	4b07      	ldr	r3, [pc, #28]	; (80093a0 <prvResetNextTaskUnblockTime+0x38>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	4a04      	ldr	r2, [pc, #16]	; (80093a4 <prvResetNextTaskUnblockTime+0x3c>)
 8009392:	6013      	str	r3, [r2, #0]
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr
 80093a0:	20000ea4 	.word	0x20000ea4
 80093a4:	20000f0c 	.word	0x20000f0c

080093a8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80093a8:	b480      	push	{r7}
 80093aa:	b083      	sub	sp, #12
 80093ac:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80093ae:	4b05      	ldr	r3, [pc, #20]	; (80093c4 <xTaskGetCurrentTaskHandle+0x1c>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	607b      	str	r3, [r7, #4]

		return xReturn;
 80093b4:	687b      	ldr	r3, [r7, #4]
	}
 80093b6:	4618      	mov	r0, r3
 80093b8:	370c      	adds	r7, #12
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr
 80093c2:	bf00      	nop
 80093c4:	20000a18 	.word	0x20000a18

080093c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80093c8:	b480      	push	{r7}
 80093ca:	b083      	sub	sp, #12
 80093cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80093ce:	4b0b      	ldr	r3, [pc, #44]	; (80093fc <xTaskGetSchedulerState+0x34>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d102      	bne.n	80093dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80093d6:	2301      	movs	r3, #1
 80093d8:	607b      	str	r3, [r7, #4]
 80093da:	e008      	b.n	80093ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093dc:	4b08      	ldr	r3, [pc, #32]	; (8009400 <xTaskGetSchedulerState+0x38>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d102      	bne.n	80093ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80093e4:	2302      	movs	r3, #2
 80093e6:	607b      	str	r3, [r7, #4]
 80093e8:	e001      	b.n	80093ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80093ea:	2300      	movs	r3, #0
 80093ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80093ee:	687b      	ldr	r3, [r7, #4]
	}
 80093f0:	4618      	mov	r0, r3
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr
 80093fc:	20000ef8 	.word	0x20000ef8
 8009400:	20000f14 	.word	0x20000f14

08009404 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009410:	2300      	movs	r3, #0
 8009412:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d051      	beq.n	80094be <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800941e:	4b2a      	ldr	r3, [pc, #168]	; (80094c8 <xTaskPriorityInherit+0xc4>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009424:	429a      	cmp	r2, r3
 8009426:	d241      	bcs.n	80094ac <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	2b00      	cmp	r3, #0
 800942e:	db06      	blt.n	800943e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009430:	4b25      	ldr	r3, [pc, #148]	; (80094c8 <xTaskPriorityInherit+0xc4>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009436:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	6959      	ldr	r1, [r3, #20]
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009446:	4613      	mov	r3, r2
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	4413      	add	r3, r2
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	4a1f      	ldr	r2, [pc, #124]	; (80094cc <xTaskPriorityInherit+0xc8>)
 8009450:	4413      	add	r3, r2
 8009452:	4299      	cmp	r1, r3
 8009454:	d122      	bne.n	800949c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	3304      	adds	r3, #4
 800945a:	4618      	mov	r0, r3
 800945c:	f7fd fc78 	bl	8006d50 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009460:	4b19      	ldr	r3, [pc, #100]	; (80094c8 <xTaskPriorityInherit+0xc4>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800946e:	4b18      	ldr	r3, [pc, #96]	; (80094d0 <xTaskPriorityInherit+0xcc>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	429a      	cmp	r2, r3
 8009474:	d903      	bls.n	800947e <xTaskPriorityInherit+0x7a>
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800947a:	4a15      	ldr	r2, [pc, #84]	; (80094d0 <xTaskPriorityInherit+0xcc>)
 800947c:	6013      	str	r3, [r2, #0]
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009482:	4613      	mov	r3, r2
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	4413      	add	r3, r2
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	4a10      	ldr	r2, [pc, #64]	; (80094cc <xTaskPriorityInherit+0xc8>)
 800948c:	441a      	add	r2, r3
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	3304      	adds	r3, #4
 8009492:	4619      	mov	r1, r3
 8009494:	4610      	mov	r0, r2
 8009496:	f7fd fbfe 	bl	8006c96 <vListInsertEnd>
 800949a:	e004      	b.n	80094a6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800949c:	4b0a      	ldr	r3, [pc, #40]	; (80094c8 <xTaskPriorityInherit+0xc4>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80094a6:	2301      	movs	r3, #1
 80094a8:	60fb      	str	r3, [r7, #12]
 80094aa:	e008      	b.n	80094be <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80094b0:	4b05      	ldr	r3, [pc, #20]	; (80094c8 <xTaskPriorityInherit+0xc4>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d201      	bcs.n	80094be <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80094ba:	2301      	movs	r3, #1
 80094bc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094be:	68fb      	ldr	r3, [r7, #12]
	}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}
 80094c8:	20000a18 	.word	0x20000a18
 80094cc:	20000a1c 	.word	0x20000a1c
 80094d0:	20000ef4 	.word	0x20000ef4

080094d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b086      	sub	sp, #24
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80094e0:	2300      	movs	r3, #0
 80094e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d056      	beq.n	8009598 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80094ea:	4b2e      	ldr	r3, [pc, #184]	; (80095a4 <xTaskPriorityDisinherit+0xd0>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	693a      	ldr	r2, [r7, #16]
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d00a      	beq.n	800950a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80094f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	60fb      	str	r3, [r7, #12]
}
 8009506:	bf00      	nop
 8009508:	e7fe      	b.n	8009508 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10a      	bne.n	8009528 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009516:	f383 8811 	msr	BASEPRI, r3
 800951a:	f3bf 8f6f 	isb	sy
 800951e:	f3bf 8f4f 	dsb	sy
 8009522:	60bb      	str	r3, [r7, #8]
}
 8009524:	bf00      	nop
 8009526:	e7fe      	b.n	8009526 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800952c:	1e5a      	subs	r2, r3, #1
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800953a:	429a      	cmp	r2, r3
 800953c:	d02c      	beq.n	8009598 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009542:	2b00      	cmp	r3, #0
 8009544:	d128      	bne.n	8009598 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	3304      	adds	r3, #4
 800954a:	4618      	mov	r0, r3
 800954c:	f7fd fc00 	bl	8006d50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800955c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009568:	4b0f      	ldr	r3, [pc, #60]	; (80095a8 <xTaskPriorityDisinherit+0xd4>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	429a      	cmp	r2, r3
 800956e:	d903      	bls.n	8009578 <xTaskPriorityDisinherit+0xa4>
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009574:	4a0c      	ldr	r2, [pc, #48]	; (80095a8 <xTaskPriorityDisinherit+0xd4>)
 8009576:	6013      	str	r3, [r2, #0]
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800957c:	4613      	mov	r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	4413      	add	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4a09      	ldr	r2, [pc, #36]	; (80095ac <xTaskPriorityDisinherit+0xd8>)
 8009586:	441a      	add	r2, r3
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	3304      	adds	r3, #4
 800958c:	4619      	mov	r1, r3
 800958e:	4610      	mov	r0, r2
 8009590:	f7fd fb81 	bl	8006c96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009594:	2301      	movs	r3, #1
 8009596:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009598:	697b      	ldr	r3, [r7, #20]
	}
 800959a:	4618      	mov	r0, r3
 800959c:	3718      	adds	r7, #24
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	20000a18 	.word	0x20000a18
 80095a8:	20000ef4 	.word	0x20000ef4
 80095ac:	20000a1c 	.word	0x20000a1c

080095b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b088      	sub	sp, #32
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80095be:	2301      	movs	r3, #1
 80095c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d06a      	beq.n	800969e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d10a      	bne.n	80095e6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80095d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d4:	f383 8811 	msr	BASEPRI, r3
 80095d8:	f3bf 8f6f 	isb	sy
 80095dc:	f3bf 8f4f 	dsb	sy
 80095e0:	60fb      	str	r3, [r7, #12]
}
 80095e2:	bf00      	nop
 80095e4:	e7fe      	b.n	80095e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095ea:	683a      	ldr	r2, [r7, #0]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d902      	bls.n	80095f6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	61fb      	str	r3, [r7, #28]
 80095f4:	e002      	b.n	80095fc <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095fa:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009600:	69fa      	ldr	r2, [r7, #28]
 8009602:	429a      	cmp	r2, r3
 8009604:	d04b      	beq.n	800969e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800960a:	697a      	ldr	r2, [r7, #20]
 800960c:	429a      	cmp	r2, r3
 800960e:	d146      	bne.n	800969e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009610:	4b25      	ldr	r3, [pc, #148]	; (80096a8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	69ba      	ldr	r2, [r7, #24]
 8009616:	429a      	cmp	r2, r3
 8009618:	d10a      	bne.n	8009630 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800961a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961e:	f383 8811 	msr	BASEPRI, r3
 8009622:	f3bf 8f6f 	isb	sy
 8009626:	f3bf 8f4f 	dsb	sy
 800962a:	60bb      	str	r3, [r7, #8]
}
 800962c:	bf00      	nop
 800962e:	e7fe      	b.n	800962e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009630:	69bb      	ldr	r3, [r7, #24]
 8009632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009634:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	69fa      	ldr	r2, [r7, #28]
 800963a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	699b      	ldr	r3, [r3, #24]
 8009640:	2b00      	cmp	r3, #0
 8009642:	db04      	blt.n	800964e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	6959      	ldr	r1, [r3, #20]
 8009652:	693a      	ldr	r2, [r7, #16]
 8009654:	4613      	mov	r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4413      	add	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4a13      	ldr	r2, [pc, #76]	; (80096ac <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800965e:	4413      	add	r3, r2
 8009660:	4299      	cmp	r1, r3
 8009662:	d11c      	bne.n	800969e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	3304      	adds	r3, #4
 8009668:	4618      	mov	r0, r3
 800966a:	f7fd fb71 	bl	8006d50 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009672:	4b0f      	ldr	r3, [pc, #60]	; (80096b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	429a      	cmp	r2, r3
 8009678:	d903      	bls.n	8009682 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800967a:	69bb      	ldr	r3, [r7, #24]
 800967c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800967e:	4a0c      	ldr	r2, [pc, #48]	; (80096b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009680:	6013      	str	r3, [r2, #0]
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009686:	4613      	mov	r3, r2
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	4413      	add	r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	4a07      	ldr	r2, [pc, #28]	; (80096ac <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009690:	441a      	add	r2, r3
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	3304      	adds	r3, #4
 8009696:	4619      	mov	r1, r3
 8009698:	4610      	mov	r0, r2
 800969a:	f7fd fafc 	bl	8006c96 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800969e:	bf00      	nop
 80096a0:	3720      	adds	r7, #32
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	20000a18 	.word	0x20000a18
 80096ac:	20000a1c 	.word	0x20000a1c
 80096b0:	20000ef4 	.word	0x20000ef4

080096b4 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b084      	sub	sp, #16
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 80096be:	6839      	ldr	r1, [r7, #0]
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f002 fa6f 	bl	800bba4 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f7f6 fd92 	bl	80001f0 <strlen>
 80096cc:	60f8      	str	r0, [r7, #12]
 80096ce:	e007      	b.n	80096e0 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	4413      	add	r3, r2
 80096d6:	2220      	movs	r2, #32
 80096d8:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	3301      	adds	r3, #1
 80096de:	60fb      	str	r3, [r7, #12]
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2b1e      	cmp	r3, #30
 80096e4:	d9f4      	bls.n	80096d0 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	4413      	add	r3, r2
 80096ec:	2200      	movs	r2, #0
 80096ee:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	4413      	add	r3, r2
	}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
	...

08009700 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8009700:	b590      	push	{r4, r7, lr}
 8009702:	b089      	sub	sp, #36	; 0x24
 8009704:	af02      	add	r7, sp, #8
 8009706:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800970e:	4b45      	ldr	r3, [pc, #276]	; (8009824 <vTaskList+0x124>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8009714:	4b43      	ldr	r3, [pc, #268]	; (8009824 <vTaskList+0x124>)
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	4613      	mov	r3, r2
 800971a:	00db      	lsls	r3, r3, #3
 800971c:	4413      	add	r3, r2
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	4618      	mov	r0, r3
 8009722:	f001 f8b1 	bl	800a888 <pvPortMalloc>
 8009726:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d076      	beq.n	800981c <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800972e:	2200      	movs	r2, #0
 8009730:	68f9      	ldr	r1, [r7, #12]
 8009732:	68b8      	ldr	r0, [r7, #8]
 8009734:	f7ff f980 	bl	8008a38 <uxTaskGetSystemState>
 8009738:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800973a:	2300      	movs	r3, #0
 800973c:	617b      	str	r3, [r7, #20]
 800973e:	e066      	b.n	800980e <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8009740:	697a      	ldr	r2, [r7, #20]
 8009742:	4613      	mov	r3, r2
 8009744:	00db      	lsls	r3, r3, #3
 8009746:	4413      	add	r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	461a      	mov	r2, r3
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	4413      	add	r3, r2
 8009750:	7b1b      	ldrb	r3, [r3, #12]
 8009752:	2b04      	cmp	r3, #4
 8009754:	d81b      	bhi.n	800978e <vTaskList+0x8e>
 8009756:	a201      	add	r2, pc, #4	; (adr r2, 800975c <vTaskList+0x5c>)
 8009758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800975c:	08009771 	.word	0x08009771
 8009760:	08009777 	.word	0x08009777
 8009764:	0800977d 	.word	0x0800977d
 8009768:	08009783 	.word	0x08009783
 800976c:	08009789 	.word	0x08009789
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8009770:	2358      	movs	r3, #88	; 0x58
 8009772:	74fb      	strb	r3, [r7, #19]
										break;
 8009774:	e00e      	b.n	8009794 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8009776:	2352      	movs	r3, #82	; 0x52
 8009778:	74fb      	strb	r3, [r7, #19]
										break;
 800977a:	e00b      	b.n	8009794 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800977c:	2342      	movs	r3, #66	; 0x42
 800977e:	74fb      	strb	r3, [r7, #19]
										break;
 8009780:	e008      	b.n	8009794 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8009782:	2353      	movs	r3, #83	; 0x53
 8009784:	74fb      	strb	r3, [r7, #19]
										break;
 8009786:	e005      	b.n	8009794 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8009788:	2344      	movs	r3, #68	; 0x44
 800978a:	74fb      	strb	r3, [r7, #19]
										break;
 800978c:	e002      	b.n	8009794 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800978e:	2300      	movs	r3, #0
 8009790:	74fb      	strb	r3, [r7, #19]
										break;
 8009792:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	4613      	mov	r3, r2
 8009798:	00db      	lsls	r3, r3, #3
 800979a:	4413      	add	r3, r2
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	461a      	mov	r2, r3
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	4413      	add	r3, r2
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	4619      	mov	r1, r3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7ff ff83 	bl	80096b4 <prvWriteNameToBuffer>
 80097ae:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 80097b0:	7cf9      	ldrb	r1, [r7, #19]
 80097b2:	697a      	ldr	r2, [r7, #20]
 80097b4:	4613      	mov	r3, r2
 80097b6:	00db      	lsls	r3, r3, #3
 80097b8:	4413      	add	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	461a      	mov	r2, r3
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	4413      	add	r3, r2
 80097c2:	6918      	ldr	r0, [r3, #16]
 80097c4:	697a      	ldr	r2, [r7, #20]
 80097c6:	4613      	mov	r3, r2
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	4413      	add	r3, r2
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	461a      	mov	r2, r3
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	4413      	add	r3, r2
 80097d4:	8c1b      	ldrh	r3, [r3, #32]
 80097d6:	461c      	mov	r4, r3
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	4613      	mov	r3, r2
 80097dc:	00db      	lsls	r3, r3, #3
 80097de:	4413      	add	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	461a      	mov	r2, r3
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	4413      	add	r3, r2
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	9301      	str	r3, [sp, #4]
 80097ec:	9400      	str	r4, [sp, #0]
 80097ee:	4603      	mov	r3, r0
 80097f0:	460a      	mov	r2, r1
 80097f2:	490d      	ldr	r1, [pc, #52]	; (8009828 <vTaskList+0x128>)
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f002 f9b5 	bl	800bb64 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f7f6 fcf8 	bl	80001f0 <strlen>
 8009800:	4602      	mov	r2, r0
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	4413      	add	r3, r2
 8009806:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	3301      	adds	r3, #1
 800980c:	617b      	str	r3, [r7, #20]
 800980e:	697a      	ldr	r2, [r7, #20]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	429a      	cmp	r2, r3
 8009814:	d394      	bcc.n	8009740 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8009816:	68b8      	ldr	r0, [r7, #8]
 8009818:	f001 f902 	bl	800aa20 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800981c:	bf00      	nop
 800981e:	371c      	adds	r7, #28
 8009820:	46bd      	mov	sp, r7
 8009822:	bd90      	pop	{r4, r7, pc}
 8009824:	20000eec 	.word	0x20000eec
 8009828:	0800c4f8 	.word	0x0800c4f8

0800982c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800982c:	b480      	push	{r7}
 800982e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009830:	4b07      	ldr	r3, [pc, #28]	; (8009850 <pvTaskIncrementMutexHeldCount+0x24>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d004      	beq.n	8009842 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009838:	4b05      	ldr	r3, [pc, #20]	; (8009850 <pvTaskIncrementMutexHeldCount+0x24>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800983e:	3201      	adds	r2, #1
 8009840:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 8009842:	4b03      	ldr	r3, [pc, #12]	; (8009850 <pvTaskIncrementMutexHeldCount+0x24>)
 8009844:	681b      	ldr	r3, [r3, #0]
	}
 8009846:	4618      	mov	r0, r3
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	20000a18 	.word	0x20000a18

08009854 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009854:	b580      	push	{r7, lr}
 8009856:	b086      	sub	sp, #24
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	607a      	str	r2, [r7, #4]
 8009860:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009862:	f000 feef 	bl	800a644 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009866:	4b29      	ldr	r3, [pc, #164]	; (800990c <xTaskNotifyWait+0xb8>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800986e:	b2db      	uxtb	r3, r3
 8009870:	2b02      	cmp	r3, #2
 8009872:	d01c      	beq.n	80098ae <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009874:	4b25      	ldr	r3, [pc, #148]	; (800990c <xTaskNotifyWait+0xb8>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800987c:	68fa      	ldr	r2, [r7, #12]
 800987e:	43d2      	mvns	r2, r2
 8009880:	400a      	ands	r2, r1
 8009882:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009886:	4b21      	ldr	r3, [pc, #132]	; (800990c <xTaskNotifyWait+0xb8>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2201      	movs	r2, #1
 800988c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

				if( xTicksToWait > ( TickType_t ) 0 )
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009896:	2101      	movs	r1, #1
 8009898:	6838      	ldr	r0, [r7, #0]
 800989a:	f000 fa03 	bl	8009ca4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800989e:	4b1c      	ldr	r3, [pc, #112]	; (8009910 <xTaskNotifyWait+0xbc>)
 80098a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098a4:	601a      	str	r2, [r3, #0]
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80098ae:	f000 fef9 	bl	800a6a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80098b2:	f000 fec7 	bl	800a644 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d005      	beq.n	80098c8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80098bc:	4b13      	ldr	r3, [pc, #76]	; (800990c <xTaskNotifyWait+0xb8>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80098c8:	4b10      	ldr	r3, [pc, #64]	; (800990c <xTaskNotifyWait+0xb8>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80098d0:	b2db      	uxtb	r3, r3
 80098d2:	2b02      	cmp	r3, #2
 80098d4:	d002      	beq.n	80098dc <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80098d6:	2300      	movs	r3, #0
 80098d8:	617b      	str	r3, [r7, #20]
 80098da:	e00a      	b.n	80098f2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80098dc:	4b0b      	ldr	r3, [pc, #44]	; (800990c <xTaskNotifyWait+0xb8>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 80098e4:	68ba      	ldr	r2, [r7, #8]
 80098e6:	43d2      	mvns	r2, r2
 80098e8:	400a      	ands	r2, r1
 80098ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
				xReturn = pdTRUE;
 80098ee:	2301      	movs	r3, #1
 80098f0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80098f2:	4b06      	ldr	r3, [pc, #24]	; (800990c <xTaskNotifyWait+0xb8>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2200      	movs	r2, #0
 80098f8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
		}
		taskEXIT_CRITICAL();
 80098fc:	f000 fed2 	bl	800a6a4 <vPortExitCritical>

		return xReturn;
 8009900:	697b      	ldr	r3, [r7, #20]
	}
 8009902:	4618      	mov	r0, r3
 8009904:	3718      	adds	r7, #24
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	20000a18 	.word	0x20000a18
 8009910:	e000ed04 	.word	0xe000ed04

08009914 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8009914:	b580      	push	{r7, lr}
 8009916:	b08a      	sub	sp, #40	; 0x28
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	60b9      	str	r1, [r7, #8]
 800991e:	603b      	str	r3, [r7, #0]
 8009920:	4613      	mov	r3, r2
 8009922:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009924:	2301      	movs	r3, #1
 8009926:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d10a      	bne.n	8009944 <xTaskGenericNotify+0x30>
	__asm volatile
 800992e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009932:	f383 8811 	msr	BASEPRI, r3
 8009936:	f3bf 8f6f 	isb	sy
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	61bb      	str	r3, [r7, #24]
}
 8009940:	bf00      	nop
 8009942:	e7fe      	b.n	8009942 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8009948:	f000 fe7c 	bl	800a644 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d004      	beq.n	800995c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009952:	6a3b      	ldr	r3, [r7, #32]
 8009954:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800995c:	6a3b      	ldr	r3, [r7, #32]
 800995e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8009962:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009964:	6a3b      	ldr	r3, [r7, #32]
 8009966:	2202      	movs	r2, #2
 8009968:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

			switch( eAction )
 800996c:	79fb      	ldrb	r3, [r7, #7]
 800996e:	2b04      	cmp	r3, #4
 8009970:	d82d      	bhi.n	80099ce <xTaskGenericNotify+0xba>
 8009972:	a201      	add	r2, pc, #4	; (adr r2, 8009978 <xTaskGenericNotify+0x64>)
 8009974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009978:	080099f1 	.word	0x080099f1
 800997c:	0800998d 	.word	0x0800998d
 8009980:	0800999f 	.word	0x0800999f
 8009984:	080099af 	.word	0x080099af
 8009988:	080099b9 	.word	0x080099b9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800998c:	6a3b      	ldr	r3, [r7, #32]
 800998e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	431a      	orrs	r2, r3
 8009996:	6a3b      	ldr	r3, [r7, #32]
 8009998:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800999c:	e02b      	b.n	80099f6 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800999e:	6a3b      	ldr	r3, [r7, #32]
 80099a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80099a4:	1c5a      	adds	r2, r3, #1
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 80099ac:	e023      	b.n	80099f6 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80099ae:	6a3b      	ldr	r3, [r7, #32]
 80099b0:	68ba      	ldr	r2, [r7, #8]
 80099b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 80099b6:	e01e      	b.n	80099f6 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80099b8:	7ffb      	ldrb	r3, [r7, #31]
 80099ba:	2b02      	cmp	r3, #2
 80099bc:	d004      	beq.n	80099c8 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80099be:	6a3b      	ldr	r3, [r7, #32]
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80099c6:	e016      	b.n	80099f6 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 80099c8:	2300      	movs	r3, #0
 80099ca:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80099cc:	e013      	b.n	80099f6 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80099d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099d8:	d00c      	beq.n	80099f4 <xTaskGenericNotify+0xe0>
	__asm volatile
 80099da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099de:	f383 8811 	msr	BASEPRI, r3
 80099e2:	f3bf 8f6f 	isb	sy
 80099e6:	f3bf 8f4f 	dsb	sy
 80099ea:	617b      	str	r3, [r7, #20]
}
 80099ec:	bf00      	nop
 80099ee:	e7fe      	b.n	80099ee <xTaskGenericNotify+0xda>
					break;
 80099f0:	bf00      	nop
 80099f2:	e000      	b.n	80099f6 <xTaskGenericNotify+0xe2>

					break;
 80099f4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80099f6:	7ffb      	ldrb	r3, [r7, #31]
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d13a      	bne.n	8009a72 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	3304      	adds	r3, #4
 8009a00:	4618      	mov	r0, r3
 8009a02:	f7fd f9a5 	bl	8006d50 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009a06:	6a3b      	ldr	r3, [r7, #32]
 8009a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a0a:	4b1d      	ldr	r3, [pc, #116]	; (8009a80 <xTaskGenericNotify+0x16c>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d903      	bls.n	8009a1a <xTaskGenericNotify+0x106>
 8009a12:	6a3b      	ldr	r3, [r7, #32]
 8009a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a16:	4a1a      	ldr	r2, [pc, #104]	; (8009a80 <xTaskGenericNotify+0x16c>)
 8009a18:	6013      	str	r3, [r2, #0]
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a1e:	4613      	mov	r3, r2
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	4413      	add	r3, r2
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	4a17      	ldr	r2, [pc, #92]	; (8009a84 <xTaskGenericNotify+0x170>)
 8009a28:	441a      	add	r2, r3
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	3304      	adds	r3, #4
 8009a2e:	4619      	mov	r1, r3
 8009a30:	4610      	mov	r0, r2
 8009a32:	f7fd f930 	bl	8006c96 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009a36:	6a3b      	ldr	r3, [r7, #32]
 8009a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00a      	beq.n	8009a54 <xTaskGenericNotify+0x140>
	__asm volatile
 8009a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a42:	f383 8811 	msr	BASEPRI, r3
 8009a46:	f3bf 8f6f 	isb	sy
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	613b      	str	r3, [r7, #16]
}
 8009a50:	bf00      	nop
 8009a52:	e7fe      	b.n	8009a52 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a54:	6a3b      	ldr	r3, [r7, #32]
 8009a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a58:	4b0b      	ldr	r3, [pc, #44]	; (8009a88 <xTaskGenericNotify+0x174>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d907      	bls.n	8009a72 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009a62:	4b0a      	ldr	r3, [pc, #40]	; (8009a8c <xTaskGenericNotify+0x178>)
 8009a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a68:	601a      	str	r2, [r3, #0]
 8009a6a:	f3bf 8f4f 	dsb	sy
 8009a6e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009a72:	f000 fe17 	bl	800a6a4 <vPortExitCritical>

		return xReturn;
 8009a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3728      	adds	r7, #40	; 0x28
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}
 8009a80:	20000ef4 	.word	0x20000ef4
 8009a84:	20000a1c 	.word	0x20000a1c
 8009a88:	20000a18 	.word	0x20000a18
 8009a8c:	e000ed04 	.word	0xe000ed04

08009a90 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b08e      	sub	sp, #56	; 0x38
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	603b      	str	r3, [r7, #0]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d10a      	bne.n	8009ac0 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8009aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aae:	f383 8811 	msr	BASEPRI, r3
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	f3bf 8f4f 	dsb	sy
 8009aba:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009abc:	bf00      	nop
 8009abe:	e7fe      	b.n	8009abe <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ac0:	f000 fea2 	bl	800a808 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8009ac8:	f3ef 8211 	mrs	r2, BASEPRI
 8009acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad0:	f383 8811 	msr	BASEPRI, r3
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	f3bf 8f4f 	dsb	sy
 8009adc:	623a      	str	r2, [r7, #32]
 8009ade:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009ae0:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d004      	beq.n	8009af4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aec:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8009afa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b00:	2202      	movs	r2, #2
 8009b02:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

			switch( eAction )
 8009b06:	79fb      	ldrb	r3, [r7, #7]
 8009b08:	2b04      	cmp	r3, #4
 8009b0a:	d82f      	bhi.n	8009b6c <xTaskGenericNotifyFromISR+0xdc>
 8009b0c:	a201      	add	r2, pc, #4	; (adr r2, 8009b14 <xTaskGenericNotifyFromISR+0x84>)
 8009b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b12:	bf00      	nop
 8009b14:	08009b8f 	.word	0x08009b8f
 8009b18:	08009b29 	.word	0x08009b29
 8009b1c:	08009b3b 	.word	0x08009b3b
 8009b20:	08009b4b 	.word	0x08009b4b
 8009b24:	08009b55 	.word	0x08009b55
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b2a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	431a      	orrs	r2, r3
 8009b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b34:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 8009b38:	e02c      	b.n	8009b94 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b3c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8009b40:	1c5a      	adds	r2, r3, #1
 8009b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b44:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 8009b48:	e024      	b.n	8009b94 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b4c:	68ba      	ldr	r2, [r7, #8]
 8009b4e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 8009b52:	e01f      	b.n	8009b94 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009b54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009b58:	2b02      	cmp	r3, #2
 8009b5a:	d004      	beq.n	8009b66 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b5e:	68ba      	ldr	r2, [r7, #8]
 8009b60:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009b64:	e016      	b.n	8009b94 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 8009b66:	2300      	movs	r3, #0
 8009b68:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8009b6a:	e013      	b.n	8009b94 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b6e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8009b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b76:	d00c      	beq.n	8009b92 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 8009b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7c:	f383 8811 	msr	BASEPRI, r3
 8009b80:	f3bf 8f6f 	isb	sy
 8009b84:	f3bf 8f4f 	dsb	sy
 8009b88:	61bb      	str	r3, [r7, #24]
}
 8009b8a:	bf00      	nop
 8009b8c:	e7fe      	b.n	8009b8c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8009b8e:	bf00      	nop
 8009b90:	e000      	b.n	8009b94 <xTaskGenericNotifyFromISR+0x104>
					break;
 8009b92:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009b94:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d146      	bne.n	8009c2a <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d00a      	beq.n	8009bba <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 8009ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba8:	f383 8811 	msr	BASEPRI, r3
 8009bac:	f3bf 8f6f 	isb	sy
 8009bb0:	f3bf 8f4f 	dsb	sy
 8009bb4:	617b      	str	r3, [r7, #20]
}
 8009bb6:	bf00      	nop
 8009bb8:	e7fe      	b.n	8009bb8 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bba:	4b21      	ldr	r3, [pc, #132]	; (8009c40 <xTaskGenericNotifyFromISR+0x1b0>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d11d      	bne.n	8009bfe <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc4:	3304      	adds	r3, #4
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7fd f8c2 	bl	8006d50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bd0:	4b1c      	ldr	r3, [pc, #112]	; (8009c44 <xTaskGenericNotifyFromISR+0x1b4>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d903      	bls.n	8009be0 <xTaskGenericNotifyFromISR+0x150>
 8009bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bdc:	4a19      	ldr	r2, [pc, #100]	; (8009c44 <xTaskGenericNotifyFromISR+0x1b4>)
 8009bde:	6013      	str	r3, [r2, #0]
 8009be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009be4:	4613      	mov	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	4413      	add	r3, r2
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	4a16      	ldr	r2, [pc, #88]	; (8009c48 <xTaskGenericNotifyFromISR+0x1b8>)
 8009bee:	441a      	add	r2, r3
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	4610      	mov	r0, r2
 8009bf8:	f7fd f84d 	bl	8006c96 <vListInsertEnd>
 8009bfc:	e005      	b.n	8009c0a <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c00:	3318      	adds	r3, #24
 8009c02:	4619      	mov	r1, r3
 8009c04:	4811      	ldr	r0, [pc, #68]	; (8009c4c <xTaskGenericNotifyFromISR+0x1bc>)
 8009c06:	f7fd f846 	bl	8006c96 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c0e:	4b10      	ldr	r3, [pc, #64]	; (8009c50 <xTaskGenericNotifyFromISR+0x1c0>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d908      	bls.n	8009c2a <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009c18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d002      	beq.n	8009c24 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009c1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c20:	2201      	movs	r2, #1
 8009c22:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009c24:	4b0b      	ldr	r3, [pc, #44]	; (8009c54 <xTaskGenericNotifyFromISR+0x1c4>)
 8009c26:	2201      	movs	r2, #1
 8009c28:	601a      	str	r2, [r3, #0]
 8009c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	f383 8811 	msr	BASEPRI, r3
}
 8009c34:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3738      	adds	r7, #56	; 0x38
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	20000f14 	.word	0x20000f14
 8009c44:	20000ef4 	.word	0x20000ef4
 8009c48:	20000a1c 	.word	0x20000a1c
 8009c4c:	20000eac 	.word	0x20000eac
 8009c50:	20000a18 	.word	0x20000a18
 8009c54:	20000f00 	.word	0x20000f00

08009c58 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d102      	bne.n	8009c6c <xTaskNotifyStateClear+0x14>
 8009c66:	4b0e      	ldr	r3, [pc, #56]	; (8009ca0 <xTaskNotifyStateClear+0x48>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	e000      	b.n	8009c6e <xTaskNotifyStateClear+0x16>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8009c70:	f000 fce8 	bl	800a644 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d106      	bne.n	8009c8e <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
				xReturn = pdPASS;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	60fb      	str	r3, [r7, #12]
 8009c8c:	e001      	b.n	8009c92 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8009c92:	f000 fd07 	bl	800a6a4 <vPortExitCritical>

		return xReturn;
 8009c96:	68fb      	ldr	r3, [r7, #12]
	}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}
 8009ca0:	20000a18 	.word	0x20000a18

08009ca4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b084      	sub	sp, #16
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009cae:	4b21      	ldr	r3, [pc, #132]	; (8009d34 <prvAddCurrentTaskToDelayedList+0x90>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cb4:	4b20      	ldr	r3, [pc, #128]	; (8009d38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	3304      	adds	r3, #4
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f7fd f848 	bl	8006d50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc6:	d10a      	bne.n	8009cde <prvAddCurrentTaskToDelayedList+0x3a>
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d007      	beq.n	8009cde <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cce:	4b1a      	ldr	r3, [pc, #104]	; (8009d38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	3304      	adds	r3, #4
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	4819      	ldr	r0, [pc, #100]	; (8009d3c <prvAddCurrentTaskToDelayedList+0x98>)
 8009cd8:	f7fc ffdd 	bl	8006c96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009cdc:	e026      	b.n	8009d2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	4413      	add	r3, r2
 8009ce4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ce6:	4b14      	ldr	r3, [pc, #80]	; (8009d38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	68ba      	ldr	r2, [r7, #8]
 8009cec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d209      	bcs.n	8009d0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cf6:	4b12      	ldr	r3, [pc, #72]	; (8009d40 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	4b0f      	ldr	r3, [pc, #60]	; (8009d38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	3304      	adds	r3, #4
 8009d00:	4619      	mov	r1, r3
 8009d02:	4610      	mov	r0, r2
 8009d04:	f7fc ffeb 	bl	8006cde <vListInsert>
}
 8009d08:	e010      	b.n	8009d2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d0a:	4b0e      	ldr	r3, [pc, #56]	; (8009d44 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	4b0a      	ldr	r3, [pc, #40]	; (8009d38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	3304      	adds	r3, #4
 8009d14:	4619      	mov	r1, r3
 8009d16:	4610      	mov	r0, r2
 8009d18:	f7fc ffe1 	bl	8006cde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d1c:	4b0a      	ldr	r3, [pc, #40]	; (8009d48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d202      	bcs.n	8009d2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d26:	4a08      	ldr	r2, [pc, #32]	; (8009d48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	6013      	str	r3, [r2, #0]
}
 8009d2c:	bf00      	nop
 8009d2e:	3710      	adds	r7, #16
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}
 8009d34:	20000ef0 	.word	0x20000ef0
 8009d38:	20000a18 	.word	0x20000a18
 8009d3c:	20000ed8 	.word	0x20000ed8
 8009d40:	20000ea8 	.word	0x20000ea8
 8009d44:	20000ea4 	.word	0x20000ea4
 8009d48:	20000f0c 	.word	0x20000f0c

08009d4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b08a      	sub	sp, #40	; 0x28
 8009d50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d52:	2300      	movs	r3, #0
 8009d54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d56:	f000 fb07 	bl	800a368 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d5a:	4b1c      	ldr	r3, [pc, #112]	; (8009dcc <xTimerCreateTimerTask+0x80>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d021      	beq.n	8009da6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d62:	2300      	movs	r3, #0
 8009d64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d66:	2300      	movs	r3, #0
 8009d68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d6a:	1d3a      	adds	r2, r7, #4
 8009d6c:	f107 0108 	add.w	r1, r7, #8
 8009d70:	f107 030c 	add.w	r3, r7, #12
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7fc ff47 	bl	8006c08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d7a:	6879      	ldr	r1, [r7, #4]
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	9202      	str	r2, [sp, #8]
 8009d82:	9301      	str	r3, [sp, #4]
 8009d84:	2302      	movs	r3, #2
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	2300      	movs	r3, #0
 8009d8a:	460a      	mov	r2, r1
 8009d8c:	4910      	ldr	r1, [pc, #64]	; (8009dd0 <xTimerCreateTimerTask+0x84>)
 8009d8e:	4811      	ldr	r0, [pc, #68]	; (8009dd4 <xTimerCreateTimerTask+0x88>)
 8009d90:	f7fe fb07 	bl	80083a2 <xTaskCreateStatic>
 8009d94:	4603      	mov	r3, r0
 8009d96:	4a10      	ldr	r2, [pc, #64]	; (8009dd8 <xTimerCreateTimerTask+0x8c>)
 8009d98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d9a:	4b0f      	ldr	r3, [pc, #60]	; (8009dd8 <xTimerCreateTimerTask+0x8c>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d001      	beq.n	8009da6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009da2:	2301      	movs	r3, #1
 8009da4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d10a      	bne.n	8009dc2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db0:	f383 8811 	msr	BASEPRI, r3
 8009db4:	f3bf 8f6f 	isb	sy
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	613b      	str	r3, [r7, #16]
}
 8009dbe:	bf00      	nop
 8009dc0:	e7fe      	b.n	8009dc0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009dc2:	697b      	ldr	r3, [r7, #20]
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3718      	adds	r7, #24
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	20000f48 	.word	0x20000f48
 8009dd0:	0800c508 	.word	0x0800c508
 8009dd4:	08009f11 	.word	0x08009f11
 8009dd8:	20000f4c 	.word	0x20000f4c

08009ddc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b08a      	sub	sp, #40	; 0x28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
 8009de8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009dea:	2300      	movs	r3, #0
 8009dec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d10a      	bne.n	8009e0a <xTimerGenericCommand+0x2e>
	__asm volatile
 8009df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df8:	f383 8811 	msr	BASEPRI, r3
 8009dfc:	f3bf 8f6f 	isb	sy
 8009e00:	f3bf 8f4f 	dsb	sy
 8009e04:	623b      	str	r3, [r7, #32]
}
 8009e06:	bf00      	nop
 8009e08:	e7fe      	b.n	8009e08 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009e0a:	4b1a      	ldr	r3, [pc, #104]	; (8009e74 <xTimerGenericCommand+0x98>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d02a      	beq.n	8009e68 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	2b05      	cmp	r3, #5
 8009e22:	dc18      	bgt.n	8009e56 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e24:	f7ff fad0 	bl	80093c8 <xTaskGetSchedulerState>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d109      	bne.n	8009e42 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e2e:	4b11      	ldr	r3, [pc, #68]	; (8009e74 <xTimerGenericCommand+0x98>)
 8009e30:	6818      	ldr	r0, [r3, #0]
 8009e32:	f107 0110 	add.w	r1, r7, #16
 8009e36:	2300      	movs	r3, #0
 8009e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e3a:	f7fd f923 	bl	8007084 <xQueueGenericSend>
 8009e3e:	6278      	str	r0, [r7, #36]	; 0x24
 8009e40:	e012      	b.n	8009e68 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e42:	4b0c      	ldr	r3, [pc, #48]	; (8009e74 <xTimerGenericCommand+0x98>)
 8009e44:	6818      	ldr	r0, [r3, #0]
 8009e46:	f107 0110 	add.w	r1, r7, #16
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	f7fd f919 	bl	8007084 <xQueueGenericSend>
 8009e52:	6278      	str	r0, [r7, #36]	; 0x24
 8009e54:	e008      	b.n	8009e68 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e56:	4b07      	ldr	r3, [pc, #28]	; (8009e74 <xTimerGenericCommand+0x98>)
 8009e58:	6818      	ldr	r0, [r3, #0]
 8009e5a:	f107 0110 	add.w	r1, r7, #16
 8009e5e:	2300      	movs	r3, #0
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	f7fd fa0d 	bl	8007280 <xQueueGenericSendFromISR>
 8009e66:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3728      	adds	r7, #40	; 0x28
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	20000f48 	.word	0x20000f48

08009e78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b088      	sub	sp, #32
 8009e7c:	af02      	add	r7, sp, #8
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e82:	4b22      	ldr	r3, [pc, #136]	; (8009f0c <prvProcessExpiredTimer+0x94>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	68db      	ldr	r3, [r3, #12]
 8009e8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	3304      	adds	r3, #4
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7fc ff5d 	bl	8006d50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e9c:	f003 0304 	and.w	r3, r3, #4
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d022      	beq.n	8009eea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	699a      	ldr	r2, [r3, #24]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	18d1      	adds	r1, r2, r3
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	683a      	ldr	r2, [r7, #0]
 8009eb0:	6978      	ldr	r0, [r7, #20]
 8009eb2:	f000 f8d1 	bl	800a058 <prvInsertTimerInActiveList>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d01f      	beq.n	8009efc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	9300      	str	r3, [sp, #0]
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	6978      	ldr	r0, [r7, #20]
 8009ec8:	f7ff ff88 	bl	8009ddc <xTimerGenericCommand>
 8009ecc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d113      	bne.n	8009efc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed8:	f383 8811 	msr	BASEPRI, r3
 8009edc:	f3bf 8f6f 	isb	sy
 8009ee0:	f3bf 8f4f 	dsb	sy
 8009ee4:	60fb      	str	r3, [r7, #12]
}
 8009ee6:	bf00      	nop
 8009ee8:	e7fe      	b.n	8009ee8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ef0:	f023 0301 	bic.w	r3, r3, #1
 8009ef4:	b2da      	uxtb	r2, r3
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	6a1b      	ldr	r3, [r3, #32]
 8009f00:	6978      	ldr	r0, [r7, #20]
 8009f02:	4798      	blx	r3
}
 8009f04:	bf00      	nop
 8009f06:	3718      	adds	r7, #24
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	20000f40 	.word	0x20000f40

08009f10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f18:	f107 0308 	add.w	r3, r7, #8
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f000 f857 	bl	8009fd0 <prvGetNextExpireTime>
 8009f22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	4619      	mov	r1, r3
 8009f28:	68f8      	ldr	r0, [r7, #12]
 8009f2a:	f000 f803 	bl	8009f34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f2e:	f000 f8d5 	bl	800a0dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f32:	e7f1      	b.n	8009f18 <prvTimerTask+0x8>

08009f34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f3e:	f7fe fcbf 	bl	80088c0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f42:	f107 0308 	add.w	r3, r7, #8
 8009f46:	4618      	mov	r0, r3
 8009f48:	f000 f866 	bl	800a018 <prvSampleTimeNow>
 8009f4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d130      	bne.n	8009fb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d10a      	bne.n	8009f70 <prvProcessTimerOrBlockTask+0x3c>
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d806      	bhi.n	8009f70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f62:	f7fe fcbb 	bl	80088dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f66:	68f9      	ldr	r1, [r7, #12]
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f7ff ff85 	bl	8009e78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f6e:	e024      	b.n	8009fba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d008      	beq.n	8009f88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009f76:	4b13      	ldr	r3, [pc, #76]	; (8009fc4 <prvProcessTimerOrBlockTask+0x90>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d101      	bne.n	8009f84 <prvProcessTimerOrBlockTask+0x50>
 8009f80:	2301      	movs	r3, #1
 8009f82:	e000      	b.n	8009f86 <prvProcessTimerOrBlockTask+0x52>
 8009f84:	2300      	movs	r3, #0
 8009f86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f88:	4b0f      	ldr	r3, [pc, #60]	; (8009fc8 <prvProcessTimerOrBlockTask+0x94>)
 8009f8a:	6818      	ldr	r0, [r3, #0]
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	1ad3      	subs	r3, r2, r3
 8009f92:	683a      	ldr	r2, [r7, #0]
 8009f94:	4619      	mov	r1, r3
 8009f96:	f7fd fdd9 	bl	8007b4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f9a:	f7fe fc9f 	bl	80088dc <xTaskResumeAll>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d10a      	bne.n	8009fba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009fa4:	4b09      	ldr	r3, [pc, #36]	; (8009fcc <prvProcessTimerOrBlockTask+0x98>)
 8009fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009faa:	601a      	str	r2, [r3, #0]
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	f3bf 8f6f 	isb	sy
}
 8009fb4:	e001      	b.n	8009fba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009fb6:	f7fe fc91 	bl	80088dc <xTaskResumeAll>
}
 8009fba:	bf00      	nop
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
 8009fc2:	bf00      	nop
 8009fc4:	20000f44 	.word	0x20000f44
 8009fc8:	20000f48 	.word	0x20000f48
 8009fcc:	e000ed04 	.word	0xe000ed04

08009fd0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b085      	sub	sp, #20
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009fd8:	4b0e      	ldr	r3, [pc, #56]	; (800a014 <prvGetNextExpireTime+0x44>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d101      	bne.n	8009fe6 <prvGetNextExpireTime+0x16>
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	e000      	b.n	8009fe8 <prvGetNextExpireTime+0x18>
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d105      	bne.n	800a000 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ff4:	4b07      	ldr	r3, [pc, #28]	; (800a014 <prvGetNextExpireTime+0x44>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68db      	ldr	r3, [r3, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	60fb      	str	r3, [r7, #12]
 8009ffe:	e001      	b.n	800a004 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a000:	2300      	movs	r3, #0
 800a002:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a004:	68fb      	ldr	r3, [r7, #12]
}
 800a006:	4618      	mov	r0, r3
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	20000f40 	.word	0x20000f40

0800a018 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a020:	f7fe fcfa 	bl	8008a18 <xTaskGetTickCount>
 800a024:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a026:	4b0b      	ldr	r3, [pc, #44]	; (800a054 <prvSampleTimeNow+0x3c>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d205      	bcs.n	800a03c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a030:	f000 f936 	bl	800a2a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2201      	movs	r2, #1
 800a038:	601a      	str	r2, [r3, #0]
 800a03a:	e002      	b.n	800a042 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a042:	4a04      	ldr	r2, [pc, #16]	; (800a054 <prvSampleTimeNow+0x3c>)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a048:	68fb      	ldr	r3, [r7, #12]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	20000f50 	.word	0x20000f50

0800a058 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	607a      	str	r2, [r7, #4]
 800a064:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a066:	2300      	movs	r3, #0
 800a068:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	68ba      	ldr	r2, [r7, #8]
 800a06e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	68fa      	ldr	r2, [r7, #12]
 800a074:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a076:	68ba      	ldr	r2, [r7, #8]
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d812      	bhi.n	800a0a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	1ad2      	subs	r2, r2, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	699b      	ldr	r3, [r3, #24]
 800a088:	429a      	cmp	r2, r3
 800a08a:	d302      	bcc.n	800a092 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a08c:	2301      	movs	r3, #1
 800a08e:	617b      	str	r3, [r7, #20]
 800a090:	e01b      	b.n	800a0ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a092:	4b10      	ldr	r3, [pc, #64]	; (800a0d4 <prvInsertTimerInActiveList+0x7c>)
 800a094:	681a      	ldr	r2, [r3, #0]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	3304      	adds	r3, #4
 800a09a:	4619      	mov	r1, r3
 800a09c:	4610      	mov	r0, r2
 800a09e:	f7fc fe1e 	bl	8006cde <vListInsert>
 800a0a2:	e012      	b.n	800a0ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a0a4:	687a      	ldr	r2, [r7, #4]
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d206      	bcs.n	800a0ba <prvInsertTimerInActiveList+0x62>
 800a0ac:	68ba      	ldr	r2, [r7, #8]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d302      	bcc.n	800a0ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	617b      	str	r3, [r7, #20]
 800a0b8:	e007      	b.n	800a0ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0ba:	4b07      	ldr	r3, [pc, #28]	; (800a0d8 <prvInsertTimerInActiveList+0x80>)
 800a0bc:	681a      	ldr	r2, [r3, #0]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	3304      	adds	r3, #4
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	4610      	mov	r0, r2
 800a0c6:	f7fc fe0a 	bl	8006cde <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a0ca:	697b      	ldr	r3, [r7, #20]
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	3718      	adds	r7, #24
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}
 800a0d4:	20000f44 	.word	0x20000f44
 800a0d8:	20000f40 	.word	0x20000f40

0800a0dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b08e      	sub	sp, #56	; 0x38
 800a0e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0e2:	e0ca      	b.n	800a27a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	da18      	bge.n	800a11c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a0ea:	1d3b      	adds	r3, r7, #4
 800a0ec:	3304      	adds	r3, #4
 800a0ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d10a      	bne.n	800a10c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fa:	f383 8811 	msr	BASEPRI, r3
 800a0fe:	f3bf 8f6f 	isb	sy
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	61fb      	str	r3, [r7, #28]
}
 800a108:	bf00      	nop
 800a10a:	e7fe      	b.n	800a10a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a112:	6850      	ldr	r0, [r2, #4]
 800a114:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a116:	6892      	ldr	r2, [r2, #8]
 800a118:	4611      	mov	r1, r2
 800a11a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f2c0 80aa 	blt.w	800a278 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12a:	695b      	ldr	r3, [r3, #20]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d004      	beq.n	800a13a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a132:	3304      	adds	r3, #4
 800a134:	4618      	mov	r0, r3
 800a136:	f7fc fe0b 	bl	8006d50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a13a:	463b      	mov	r3, r7
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7ff ff6b 	bl	800a018 <prvSampleTimeNow>
 800a142:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b09      	cmp	r3, #9
 800a148:	f200 8097 	bhi.w	800a27a <prvProcessReceivedCommands+0x19e>
 800a14c:	a201      	add	r2, pc, #4	; (adr r2, 800a154 <prvProcessReceivedCommands+0x78>)
 800a14e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a152:	bf00      	nop
 800a154:	0800a17d 	.word	0x0800a17d
 800a158:	0800a17d 	.word	0x0800a17d
 800a15c:	0800a17d 	.word	0x0800a17d
 800a160:	0800a1f1 	.word	0x0800a1f1
 800a164:	0800a205 	.word	0x0800a205
 800a168:	0800a24f 	.word	0x0800a24f
 800a16c:	0800a17d 	.word	0x0800a17d
 800a170:	0800a17d 	.word	0x0800a17d
 800a174:	0800a1f1 	.word	0x0800a1f1
 800a178:	0800a205 	.word	0x0800a205
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a17c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a182:	f043 0301 	orr.w	r3, r3, #1
 800a186:	b2da      	uxtb	r2, r3
 800a188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a192:	699b      	ldr	r3, [r3, #24]
 800a194:	18d1      	adds	r1, r2, r3
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a19a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a19c:	f7ff ff5c 	bl	800a058 <prvInsertTimerInActiveList>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d069      	beq.n	800a27a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a8:	6a1b      	ldr	r3, [r3, #32]
 800a1aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1b4:	f003 0304 	and.w	r3, r3, #4
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d05e      	beq.n	800a27a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a1bc:	68ba      	ldr	r2, [r7, #8]
 800a1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c0:	699b      	ldr	r3, [r3, #24]
 800a1c2:	441a      	add	r2, r3
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1ce:	f7ff fe05 	bl	8009ddc <xTimerGenericCommand>
 800a1d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a1d4:	6a3b      	ldr	r3, [r7, #32]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d14f      	bne.n	800a27a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a1da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1de:	f383 8811 	msr	BASEPRI, r3
 800a1e2:	f3bf 8f6f 	isb	sy
 800a1e6:	f3bf 8f4f 	dsb	sy
 800a1ea:	61bb      	str	r3, [r7, #24]
}
 800a1ec:	bf00      	nop
 800a1ee:	e7fe      	b.n	800a1ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a1f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1f6:	f023 0301 	bic.w	r3, r3, #1
 800a1fa:	b2da      	uxtb	r2, r3
 800a1fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a202:	e03a      	b.n	800a27a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a206:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a20a:	f043 0301 	orr.w	r3, r3, #1
 800a20e:	b2da      	uxtb	r2, r3
 800a210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a212:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a216:	68ba      	ldr	r2, [r7, #8]
 800a218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d10a      	bne.n	800a23a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a228:	f383 8811 	msr	BASEPRI, r3
 800a22c:	f3bf 8f6f 	isb	sy
 800a230:	f3bf 8f4f 	dsb	sy
 800a234:	617b      	str	r3, [r7, #20]
}
 800a236:	bf00      	nop
 800a238:	e7fe      	b.n	800a238 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a23a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a23c:	699a      	ldr	r2, [r3, #24]
 800a23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a240:	18d1      	adds	r1, r2, r3
 800a242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a246:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a248:	f7ff ff06 	bl	800a058 <prvInsertTimerInActiveList>
					break;
 800a24c:	e015      	b.n	800a27a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a250:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a254:	f003 0302 	and.w	r3, r3, #2
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d103      	bne.n	800a264 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a25c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a25e:	f000 fbdf 	bl	800aa20 <vPortFree>
 800a262:	e00a      	b.n	800a27a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a266:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a26a:	f023 0301 	bic.w	r3, r3, #1
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a272:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a276:	e000      	b.n	800a27a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a278:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a27a:	4b08      	ldr	r3, [pc, #32]	; (800a29c <prvProcessReceivedCommands+0x1c0>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	1d39      	adds	r1, r7, #4
 800a280:	2200      	movs	r2, #0
 800a282:	4618      	mov	r0, r3
 800a284:	f7fd f924 	bl	80074d0 <xQueueReceive>
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f47f af2a 	bne.w	800a0e4 <prvProcessReceivedCommands+0x8>
	}
}
 800a290:	bf00      	nop
 800a292:	bf00      	nop
 800a294:	3730      	adds	r7, #48	; 0x30
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	20000f48 	.word	0x20000f48

0800a2a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b088      	sub	sp, #32
 800a2a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2a6:	e048      	b.n	800a33a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2a8:	4b2d      	ldr	r3, [pc, #180]	; (800a360 <prvSwitchTimerLists+0xc0>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68db      	ldr	r3, [r3, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2b2:	4b2b      	ldr	r3, [pc, #172]	; (800a360 <prvSwitchTimerLists+0xc0>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	68db      	ldr	r3, [r3, #12]
 800a2ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	3304      	adds	r3, #4
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7fc fd45 	bl	8006d50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	6a1b      	ldr	r3, [r3, #32]
 800a2ca:	68f8      	ldr	r0, [r7, #12]
 800a2cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2d4:	f003 0304 	and.w	r3, r3, #4
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d02e      	beq.n	800a33a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	699b      	ldr	r3, [r3, #24]
 800a2e0:	693a      	ldr	r2, [r7, #16]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a2e6:	68ba      	ldr	r2, [r7, #8]
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d90e      	bls.n	800a30c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	68ba      	ldr	r2, [r7, #8]
 800a2f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2fa:	4b19      	ldr	r3, [pc, #100]	; (800a360 <prvSwitchTimerLists+0xc0>)
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	3304      	adds	r3, #4
 800a302:	4619      	mov	r1, r3
 800a304:	4610      	mov	r0, r2
 800a306:	f7fc fcea 	bl	8006cde <vListInsert>
 800a30a:	e016      	b.n	800a33a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a30c:	2300      	movs	r3, #0
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	2300      	movs	r3, #0
 800a312:	693a      	ldr	r2, [r7, #16]
 800a314:	2100      	movs	r1, #0
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f7ff fd60 	bl	8009ddc <xTimerGenericCommand>
 800a31c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d10a      	bne.n	800a33a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a328:	f383 8811 	msr	BASEPRI, r3
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	603b      	str	r3, [r7, #0]
}
 800a336:	bf00      	nop
 800a338:	e7fe      	b.n	800a338 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a33a:	4b09      	ldr	r3, [pc, #36]	; (800a360 <prvSwitchTimerLists+0xc0>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d1b1      	bne.n	800a2a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a344:	4b06      	ldr	r3, [pc, #24]	; (800a360 <prvSwitchTimerLists+0xc0>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a34a:	4b06      	ldr	r3, [pc, #24]	; (800a364 <prvSwitchTimerLists+0xc4>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a04      	ldr	r2, [pc, #16]	; (800a360 <prvSwitchTimerLists+0xc0>)
 800a350:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a352:	4a04      	ldr	r2, [pc, #16]	; (800a364 <prvSwitchTimerLists+0xc4>)
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	6013      	str	r3, [r2, #0]
}
 800a358:	bf00      	nop
 800a35a:	3718      	adds	r7, #24
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	20000f40 	.word	0x20000f40
 800a364:	20000f44 	.word	0x20000f44

0800a368 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a36e:	f000 f969 	bl	800a644 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a372:	4b15      	ldr	r3, [pc, #84]	; (800a3c8 <prvCheckForValidListAndQueue+0x60>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d120      	bne.n	800a3bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a37a:	4814      	ldr	r0, [pc, #80]	; (800a3cc <prvCheckForValidListAndQueue+0x64>)
 800a37c:	f7fc fc5e 	bl	8006c3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a380:	4813      	ldr	r0, [pc, #76]	; (800a3d0 <prvCheckForValidListAndQueue+0x68>)
 800a382:	f7fc fc5b 	bl	8006c3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a386:	4b13      	ldr	r3, [pc, #76]	; (800a3d4 <prvCheckForValidListAndQueue+0x6c>)
 800a388:	4a10      	ldr	r2, [pc, #64]	; (800a3cc <prvCheckForValidListAndQueue+0x64>)
 800a38a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a38c:	4b12      	ldr	r3, [pc, #72]	; (800a3d8 <prvCheckForValidListAndQueue+0x70>)
 800a38e:	4a10      	ldr	r2, [pc, #64]	; (800a3d0 <prvCheckForValidListAndQueue+0x68>)
 800a390:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a392:	2300      	movs	r3, #0
 800a394:	9300      	str	r3, [sp, #0]
 800a396:	4b11      	ldr	r3, [pc, #68]	; (800a3dc <prvCheckForValidListAndQueue+0x74>)
 800a398:	4a11      	ldr	r2, [pc, #68]	; (800a3e0 <prvCheckForValidListAndQueue+0x78>)
 800a39a:	2110      	movs	r1, #16
 800a39c:	200a      	movs	r0, #10
 800a39e:	f7fc fd69 	bl	8006e74 <xQueueGenericCreateStatic>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	4a08      	ldr	r2, [pc, #32]	; (800a3c8 <prvCheckForValidListAndQueue+0x60>)
 800a3a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a3a8:	4b07      	ldr	r3, [pc, #28]	; (800a3c8 <prvCheckForValidListAndQueue+0x60>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d005      	beq.n	800a3bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a3b0:	4b05      	ldr	r3, [pc, #20]	; (800a3c8 <prvCheckForValidListAndQueue+0x60>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	490b      	ldr	r1, [pc, #44]	; (800a3e4 <prvCheckForValidListAndQueue+0x7c>)
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f7fd fb9e 	bl	8007af8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a3bc:	f000 f972 	bl	800a6a4 <vPortExitCritical>
}
 800a3c0:	bf00      	nop
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop
 800a3c8:	20000f48 	.word	0x20000f48
 800a3cc:	20000f18 	.word	0x20000f18
 800a3d0:	20000f2c 	.word	0x20000f2c
 800a3d4:	20000f40 	.word	0x20000f40
 800a3d8:	20000f44 	.word	0x20000f44
 800a3dc:	20000ff4 	.word	0x20000ff4
 800a3e0:	20000f54 	.word	0x20000f54
 800a3e4:	0800c510 	.word	0x0800c510

0800a3e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b085      	sub	sp, #20
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	60f8      	str	r0, [r7, #12]
 800a3f0:	60b9      	str	r1, [r7, #8]
 800a3f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	3b04      	subs	r3, #4
 800a3f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a400:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3b04      	subs	r3, #4
 800a406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	f023 0201 	bic.w	r2, r3, #1
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	3b04      	subs	r3, #4
 800a416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a418:	4a0c      	ldr	r2, [pc, #48]	; (800a44c <pxPortInitialiseStack+0x64>)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	3b14      	subs	r3, #20
 800a422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	3b04      	subs	r3, #4
 800a42e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f06f 0202 	mvn.w	r2, #2
 800a436:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3b20      	subs	r3, #32
 800a43c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a43e:	68fb      	ldr	r3, [r7, #12]
}
 800a440:	4618      	mov	r0, r3
 800a442:	3714      	adds	r7, #20
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr
 800a44c:	0800a451 	.word	0x0800a451

0800a450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a456:	2300      	movs	r3, #0
 800a458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a45a:	4b12      	ldr	r3, [pc, #72]	; (800a4a4 <prvTaskExitError+0x54>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a462:	d00a      	beq.n	800a47a <prvTaskExitError+0x2a>
	__asm volatile
 800a464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a468:	f383 8811 	msr	BASEPRI, r3
 800a46c:	f3bf 8f6f 	isb	sy
 800a470:	f3bf 8f4f 	dsb	sy
 800a474:	60fb      	str	r3, [r7, #12]
}
 800a476:	bf00      	nop
 800a478:	e7fe      	b.n	800a478 <prvTaskExitError+0x28>
	__asm volatile
 800a47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a47e:	f383 8811 	msr	BASEPRI, r3
 800a482:	f3bf 8f6f 	isb	sy
 800a486:	f3bf 8f4f 	dsb	sy
 800a48a:	60bb      	str	r3, [r7, #8]
}
 800a48c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a48e:	bf00      	nop
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d0fc      	beq.n	800a490 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a496:	bf00      	nop
 800a498:	bf00      	nop
 800a49a:	3714      	adds	r7, #20
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr
 800a4a4:	200000a4 	.word	0x200000a4
	...

0800a4b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a4b0:	4b07      	ldr	r3, [pc, #28]	; (800a4d0 <pxCurrentTCBConst2>)
 800a4b2:	6819      	ldr	r1, [r3, #0]
 800a4b4:	6808      	ldr	r0, [r1, #0]
 800a4b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ba:	f380 8809 	msr	PSP, r0
 800a4be:	f3bf 8f6f 	isb	sy
 800a4c2:	f04f 0000 	mov.w	r0, #0
 800a4c6:	f380 8811 	msr	BASEPRI, r0
 800a4ca:	4770      	bx	lr
 800a4cc:	f3af 8000 	nop.w

0800a4d0 <pxCurrentTCBConst2>:
 800a4d0:	20000a18 	.word	0x20000a18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop

0800a4d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a4d8:	4808      	ldr	r0, [pc, #32]	; (800a4fc <prvPortStartFirstTask+0x24>)
 800a4da:	6800      	ldr	r0, [r0, #0]
 800a4dc:	6800      	ldr	r0, [r0, #0]
 800a4de:	f380 8808 	msr	MSP, r0
 800a4e2:	f04f 0000 	mov.w	r0, #0
 800a4e6:	f380 8814 	msr	CONTROL, r0
 800a4ea:	b662      	cpsie	i
 800a4ec:	b661      	cpsie	f
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	f3bf 8f6f 	isb	sy
 800a4f6:	df00      	svc	0
 800a4f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a4fa:	bf00      	nop
 800a4fc:	e000ed08 	.word	0xe000ed08

0800a500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a506:	4b46      	ldr	r3, [pc, #280]	; (800a620 <xPortStartScheduler+0x120>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	4a46      	ldr	r2, [pc, #280]	; (800a624 <xPortStartScheduler+0x124>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d10a      	bne.n	800a526 <xPortStartScheduler+0x26>
	__asm volatile
 800a510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a514:	f383 8811 	msr	BASEPRI, r3
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	f3bf 8f4f 	dsb	sy
 800a520:	613b      	str	r3, [r7, #16]
}
 800a522:	bf00      	nop
 800a524:	e7fe      	b.n	800a524 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a526:	4b3e      	ldr	r3, [pc, #248]	; (800a620 <xPortStartScheduler+0x120>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a3f      	ldr	r2, [pc, #252]	; (800a628 <xPortStartScheduler+0x128>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d10a      	bne.n	800a546 <xPortStartScheduler+0x46>
	__asm volatile
 800a530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
 800a540:	60fb      	str	r3, [r7, #12]
}
 800a542:	bf00      	nop
 800a544:	e7fe      	b.n	800a544 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a546:	4b39      	ldr	r3, [pc, #228]	; (800a62c <xPortStartScheduler+0x12c>)
 800a548:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	781b      	ldrb	r3, [r3, #0]
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	22ff      	movs	r2, #255	; 0xff
 800a556:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a560:	78fb      	ldrb	r3, [r7, #3]
 800a562:	b2db      	uxtb	r3, r3
 800a564:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a568:	b2da      	uxtb	r2, r3
 800a56a:	4b31      	ldr	r3, [pc, #196]	; (800a630 <xPortStartScheduler+0x130>)
 800a56c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a56e:	4b31      	ldr	r3, [pc, #196]	; (800a634 <xPortStartScheduler+0x134>)
 800a570:	2207      	movs	r2, #7
 800a572:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a574:	e009      	b.n	800a58a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a576:	4b2f      	ldr	r3, [pc, #188]	; (800a634 <xPortStartScheduler+0x134>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	3b01      	subs	r3, #1
 800a57c:	4a2d      	ldr	r2, [pc, #180]	; (800a634 <xPortStartScheduler+0x134>)
 800a57e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a580:	78fb      	ldrb	r3, [r7, #3]
 800a582:	b2db      	uxtb	r3, r3
 800a584:	005b      	lsls	r3, r3, #1
 800a586:	b2db      	uxtb	r3, r3
 800a588:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a58a:	78fb      	ldrb	r3, [r7, #3]
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a592:	2b80      	cmp	r3, #128	; 0x80
 800a594:	d0ef      	beq.n	800a576 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a596:	4b27      	ldr	r3, [pc, #156]	; (800a634 <xPortStartScheduler+0x134>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f1c3 0307 	rsb	r3, r3, #7
 800a59e:	2b04      	cmp	r3, #4
 800a5a0:	d00a      	beq.n	800a5b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a6:	f383 8811 	msr	BASEPRI, r3
 800a5aa:	f3bf 8f6f 	isb	sy
 800a5ae:	f3bf 8f4f 	dsb	sy
 800a5b2:	60bb      	str	r3, [r7, #8]
}
 800a5b4:	bf00      	nop
 800a5b6:	e7fe      	b.n	800a5b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a5b8:	4b1e      	ldr	r3, [pc, #120]	; (800a634 <xPortStartScheduler+0x134>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	021b      	lsls	r3, r3, #8
 800a5be:	4a1d      	ldr	r2, [pc, #116]	; (800a634 <xPortStartScheduler+0x134>)
 800a5c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a5c2:	4b1c      	ldr	r3, [pc, #112]	; (800a634 <xPortStartScheduler+0x134>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a5ca:	4a1a      	ldr	r2, [pc, #104]	; (800a634 <xPortStartScheduler+0x134>)
 800a5cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	b2da      	uxtb	r2, r3
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a5d6:	4b18      	ldr	r3, [pc, #96]	; (800a638 <xPortStartScheduler+0x138>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a17      	ldr	r2, [pc, #92]	; (800a638 <xPortStartScheduler+0x138>)
 800a5dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a5e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a5e2:	4b15      	ldr	r3, [pc, #84]	; (800a638 <xPortStartScheduler+0x138>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a14      	ldr	r2, [pc, #80]	; (800a638 <xPortStartScheduler+0x138>)
 800a5e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a5ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a5ee:	f000 f8dd 	bl	800a7ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a5f2:	4b12      	ldr	r3, [pc, #72]	; (800a63c <xPortStartScheduler+0x13c>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a5f8:	f000 f8fc 	bl	800a7f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a5fc:	4b10      	ldr	r3, [pc, #64]	; (800a640 <xPortStartScheduler+0x140>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a0f      	ldr	r2, [pc, #60]	; (800a640 <xPortStartScheduler+0x140>)
 800a602:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a606:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a608:	f7ff ff66 	bl	800a4d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a60c:	f7fe fb5c 	bl	8008cc8 <vTaskSwitchContext>
	prvTaskExitError();
 800a610:	f7ff ff1e 	bl	800a450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	3718      	adds	r7, #24
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	e000ed00 	.word	0xe000ed00
 800a624:	410fc271 	.word	0x410fc271
 800a628:	410fc270 	.word	0x410fc270
 800a62c:	e000e400 	.word	0xe000e400
 800a630:	20001044 	.word	0x20001044
 800a634:	20001048 	.word	0x20001048
 800a638:	e000ed20 	.word	0xe000ed20
 800a63c:	200000a4 	.word	0x200000a4
 800a640:	e000ef34 	.word	0xe000ef34

0800a644 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
	__asm volatile
 800a64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a64e:	f383 8811 	msr	BASEPRI, r3
 800a652:	f3bf 8f6f 	isb	sy
 800a656:	f3bf 8f4f 	dsb	sy
 800a65a:	607b      	str	r3, [r7, #4]
}
 800a65c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a65e:	4b0f      	ldr	r3, [pc, #60]	; (800a69c <vPortEnterCritical+0x58>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	3301      	adds	r3, #1
 800a664:	4a0d      	ldr	r2, [pc, #52]	; (800a69c <vPortEnterCritical+0x58>)
 800a666:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a668:	4b0c      	ldr	r3, [pc, #48]	; (800a69c <vPortEnterCritical+0x58>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d10f      	bne.n	800a690 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a670:	4b0b      	ldr	r3, [pc, #44]	; (800a6a0 <vPortEnterCritical+0x5c>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	b2db      	uxtb	r3, r3
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00a      	beq.n	800a690 <vPortEnterCritical+0x4c>
	__asm volatile
 800a67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67e:	f383 8811 	msr	BASEPRI, r3
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	f3bf 8f4f 	dsb	sy
 800a68a:	603b      	str	r3, [r7, #0]
}
 800a68c:	bf00      	nop
 800a68e:	e7fe      	b.n	800a68e <vPortEnterCritical+0x4a>
	}
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr
 800a69c:	200000a4 	.word	0x200000a4
 800a6a0:	e000ed04 	.word	0xe000ed04

0800a6a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b083      	sub	sp, #12
 800a6a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a6aa:	4b12      	ldr	r3, [pc, #72]	; (800a6f4 <vPortExitCritical+0x50>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d10a      	bne.n	800a6c8 <vPortExitCritical+0x24>
	__asm volatile
 800a6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b6:	f383 8811 	msr	BASEPRI, r3
 800a6ba:	f3bf 8f6f 	isb	sy
 800a6be:	f3bf 8f4f 	dsb	sy
 800a6c2:	607b      	str	r3, [r7, #4]
}
 800a6c4:	bf00      	nop
 800a6c6:	e7fe      	b.n	800a6c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a6c8:	4b0a      	ldr	r3, [pc, #40]	; (800a6f4 <vPortExitCritical+0x50>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	3b01      	subs	r3, #1
 800a6ce:	4a09      	ldr	r2, [pc, #36]	; (800a6f4 <vPortExitCritical+0x50>)
 800a6d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a6d2:	4b08      	ldr	r3, [pc, #32]	; (800a6f4 <vPortExitCritical+0x50>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d105      	bne.n	800a6e6 <vPortExitCritical+0x42>
 800a6da:	2300      	movs	r3, #0
 800a6dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	f383 8811 	msr	BASEPRI, r3
}
 800a6e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a6e6:	bf00      	nop
 800a6e8:	370c      	adds	r7, #12
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f0:	4770      	bx	lr
 800a6f2:	bf00      	nop
 800a6f4:	200000a4 	.word	0x200000a4
	...

0800a700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a700:	f3ef 8009 	mrs	r0, PSP
 800a704:	f3bf 8f6f 	isb	sy
 800a708:	4b15      	ldr	r3, [pc, #84]	; (800a760 <pxCurrentTCBConst>)
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	f01e 0f10 	tst.w	lr, #16
 800a710:	bf08      	it	eq
 800a712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a71a:	6010      	str	r0, [r2, #0]
 800a71c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a720:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a724:	f380 8811 	msr	BASEPRI, r0
 800a728:	f3bf 8f4f 	dsb	sy
 800a72c:	f3bf 8f6f 	isb	sy
 800a730:	f7fe faca 	bl	8008cc8 <vTaskSwitchContext>
 800a734:	f04f 0000 	mov.w	r0, #0
 800a738:	f380 8811 	msr	BASEPRI, r0
 800a73c:	bc09      	pop	{r0, r3}
 800a73e:	6819      	ldr	r1, [r3, #0]
 800a740:	6808      	ldr	r0, [r1, #0]
 800a742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a746:	f01e 0f10 	tst.w	lr, #16
 800a74a:	bf08      	it	eq
 800a74c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a750:	f380 8809 	msr	PSP, r0
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	f3af 8000 	nop.w

0800a760 <pxCurrentTCBConst>:
 800a760:	20000a18 	.word	0x20000a18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a764:	bf00      	nop
 800a766:	bf00      	nop

0800a768 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	af00      	add	r7, sp, #0
	__asm volatile
 800a76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a772:	f383 8811 	msr	BASEPRI, r3
 800a776:	f3bf 8f6f 	isb	sy
 800a77a:	f3bf 8f4f 	dsb	sy
 800a77e:	607b      	str	r3, [r7, #4]
}
 800a780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a782:	f7fe f9e7 	bl	8008b54 <xTaskIncrementTick>
 800a786:	4603      	mov	r3, r0
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d003      	beq.n	800a794 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a78c:	4b06      	ldr	r3, [pc, #24]	; (800a7a8 <xPortSysTickHandler+0x40>)
 800a78e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a792:	601a      	str	r2, [r3, #0]
 800a794:	2300      	movs	r3, #0
 800a796:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	f383 8811 	msr	BASEPRI, r3
}
 800a79e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a7a0:	bf00      	nop
 800a7a2:	3708      	adds	r7, #8
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	e000ed04 	.word	0xe000ed04

0800a7ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a7b0:	4b0b      	ldr	r3, [pc, #44]	; (800a7e0 <vPortSetupTimerInterrupt+0x34>)
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a7b6:	4b0b      	ldr	r3, [pc, #44]	; (800a7e4 <vPortSetupTimerInterrupt+0x38>)
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a7bc:	4b0a      	ldr	r3, [pc, #40]	; (800a7e8 <vPortSetupTimerInterrupt+0x3c>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a0a      	ldr	r2, [pc, #40]	; (800a7ec <vPortSetupTimerInterrupt+0x40>)
 800a7c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c6:	099b      	lsrs	r3, r3, #6
 800a7c8:	4a09      	ldr	r2, [pc, #36]	; (800a7f0 <vPortSetupTimerInterrupt+0x44>)
 800a7ca:	3b01      	subs	r3, #1
 800a7cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a7ce:	4b04      	ldr	r3, [pc, #16]	; (800a7e0 <vPortSetupTimerInterrupt+0x34>)
 800a7d0:	2207      	movs	r2, #7
 800a7d2:	601a      	str	r2, [r3, #0]
}
 800a7d4:	bf00      	nop
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr
 800a7de:	bf00      	nop
 800a7e0:	e000e010 	.word	0xe000e010
 800a7e4:	e000e018 	.word	0xe000e018
 800a7e8:	2000000c 	.word	0x2000000c
 800a7ec:	10624dd3 	.word	0x10624dd3
 800a7f0:	e000e014 	.word	0xe000e014

0800a7f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a7f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a804 <vPortEnableVFP+0x10>
 800a7f8:	6801      	ldr	r1, [r0, #0]
 800a7fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a7fe:	6001      	str	r1, [r0, #0]
 800a800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a802:	bf00      	nop
 800a804:	e000ed88 	.word	0xe000ed88

0800a808 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a80e:	f3ef 8305 	mrs	r3, IPSR
 800a812:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2b0f      	cmp	r3, #15
 800a818:	d914      	bls.n	800a844 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a81a:	4a17      	ldr	r2, [pc, #92]	; (800a878 <vPortValidateInterruptPriority+0x70>)
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	4413      	add	r3, r2
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a824:	4b15      	ldr	r3, [pc, #84]	; (800a87c <vPortValidateInterruptPriority+0x74>)
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	7afa      	ldrb	r2, [r7, #11]
 800a82a:	429a      	cmp	r2, r3
 800a82c:	d20a      	bcs.n	800a844 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a832:	f383 8811 	msr	BASEPRI, r3
 800a836:	f3bf 8f6f 	isb	sy
 800a83a:	f3bf 8f4f 	dsb	sy
 800a83e:	607b      	str	r3, [r7, #4]
}
 800a840:	bf00      	nop
 800a842:	e7fe      	b.n	800a842 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a844:	4b0e      	ldr	r3, [pc, #56]	; (800a880 <vPortValidateInterruptPriority+0x78>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a84c:	4b0d      	ldr	r3, [pc, #52]	; (800a884 <vPortValidateInterruptPriority+0x7c>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	429a      	cmp	r2, r3
 800a852:	d90a      	bls.n	800a86a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a858:	f383 8811 	msr	BASEPRI, r3
 800a85c:	f3bf 8f6f 	isb	sy
 800a860:	f3bf 8f4f 	dsb	sy
 800a864:	603b      	str	r3, [r7, #0]
}
 800a866:	bf00      	nop
 800a868:	e7fe      	b.n	800a868 <vPortValidateInterruptPriority+0x60>
	}
 800a86a:	bf00      	nop
 800a86c:	3714      	adds	r7, #20
 800a86e:	46bd      	mov	sp, r7
 800a870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a874:	4770      	bx	lr
 800a876:	bf00      	nop
 800a878:	e000e3f0 	.word	0xe000e3f0
 800a87c:	20001044 	.word	0x20001044
 800a880:	e000ed0c 	.word	0xe000ed0c
 800a884:	20001048 	.word	0x20001048

0800a888 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b08a      	sub	sp, #40	; 0x28
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a890:	2300      	movs	r3, #0
 800a892:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a894:	f7fe f814 	bl	80088c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a898:	4b5b      	ldr	r3, [pc, #364]	; (800aa08 <pvPortMalloc+0x180>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d101      	bne.n	800a8a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a8a0:	f000 f920 	bl	800aae4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a8a4:	4b59      	ldr	r3, [pc, #356]	; (800aa0c <pvPortMalloc+0x184>)
 800a8a6:	681a      	ldr	r2, [r3, #0]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	f040 8093 	bne.w	800a9d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d01d      	beq.n	800a8f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a8b8:	2208      	movs	r2, #8
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	4413      	add	r3, r2
 800a8be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f003 0307 	and.w	r3, r3, #7
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d014      	beq.n	800a8f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f023 0307 	bic.w	r3, r3, #7
 800a8d0:	3308      	adds	r3, #8
 800a8d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f003 0307 	and.w	r3, r3, #7
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d00a      	beq.n	800a8f4 <pvPortMalloc+0x6c>
	__asm volatile
 800a8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	617b      	str	r3, [r7, #20]
}
 800a8f0:	bf00      	nop
 800a8f2:	e7fe      	b.n	800a8f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d06e      	beq.n	800a9d8 <pvPortMalloc+0x150>
 800a8fa:	4b45      	ldr	r3, [pc, #276]	; (800aa10 <pvPortMalloc+0x188>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	429a      	cmp	r2, r3
 800a902:	d869      	bhi.n	800a9d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a904:	4b43      	ldr	r3, [pc, #268]	; (800aa14 <pvPortMalloc+0x18c>)
 800a906:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a908:	4b42      	ldr	r3, [pc, #264]	; (800aa14 <pvPortMalloc+0x18c>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a90e:	e004      	b.n	800a91a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a912:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	429a      	cmp	r2, r3
 800a922:	d903      	bls.n	800a92c <pvPortMalloc+0xa4>
 800a924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d1f1      	bne.n	800a910 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a92c:	4b36      	ldr	r3, [pc, #216]	; (800aa08 <pvPortMalloc+0x180>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a932:	429a      	cmp	r2, r3
 800a934:	d050      	beq.n	800a9d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2208      	movs	r2, #8
 800a93c:	4413      	add	r3, r2
 800a93e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	6a3b      	ldr	r3, [r7, #32]
 800a946:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	1ad2      	subs	r2, r2, r3
 800a950:	2308      	movs	r3, #8
 800a952:	005b      	lsls	r3, r3, #1
 800a954:	429a      	cmp	r2, r3
 800a956:	d91f      	bls.n	800a998 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	4413      	add	r3, r2
 800a95e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a960:	69bb      	ldr	r3, [r7, #24]
 800a962:	f003 0307 	and.w	r3, r3, #7
 800a966:	2b00      	cmp	r3, #0
 800a968:	d00a      	beq.n	800a980 <pvPortMalloc+0xf8>
	__asm volatile
 800a96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a96e:	f383 8811 	msr	BASEPRI, r3
 800a972:	f3bf 8f6f 	isb	sy
 800a976:	f3bf 8f4f 	dsb	sy
 800a97a:	613b      	str	r3, [r7, #16]
}
 800a97c:	bf00      	nop
 800a97e:	e7fe      	b.n	800a97e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a982:	685a      	ldr	r2, [r3, #4]
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	1ad2      	subs	r2, r2, r3
 800a988:	69bb      	ldr	r3, [r7, #24]
 800a98a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a98c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a992:	69b8      	ldr	r0, [r7, #24]
 800a994:	f000 f908 	bl	800aba8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a998:	4b1d      	ldr	r3, [pc, #116]	; (800aa10 <pvPortMalloc+0x188>)
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	1ad3      	subs	r3, r2, r3
 800a9a2:	4a1b      	ldr	r2, [pc, #108]	; (800aa10 <pvPortMalloc+0x188>)
 800a9a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a9a6:	4b1a      	ldr	r3, [pc, #104]	; (800aa10 <pvPortMalloc+0x188>)
 800a9a8:	681a      	ldr	r2, [r3, #0]
 800a9aa:	4b1b      	ldr	r3, [pc, #108]	; (800aa18 <pvPortMalloc+0x190>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d203      	bcs.n	800a9ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a9b2:	4b17      	ldr	r3, [pc, #92]	; (800aa10 <pvPortMalloc+0x188>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a18      	ldr	r2, [pc, #96]	; (800aa18 <pvPortMalloc+0x190>)
 800a9b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9bc:	685a      	ldr	r2, [r3, #4]
 800a9be:	4b13      	ldr	r3, [pc, #76]	; (800aa0c <pvPortMalloc+0x184>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	431a      	orrs	r2, r3
 800a9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a9ce:	4b13      	ldr	r3, [pc, #76]	; (800aa1c <pvPortMalloc+0x194>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	4a11      	ldr	r2, [pc, #68]	; (800aa1c <pvPortMalloc+0x194>)
 800a9d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a9d8:	f7fd ff80 	bl	80088dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	f003 0307 	and.w	r3, r3, #7
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d00a      	beq.n	800a9fc <pvPortMalloc+0x174>
	__asm volatile
 800a9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ea:	f383 8811 	msr	BASEPRI, r3
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f3bf 8f4f 	dsb	sy
 800a9f6:	60fb      	str	r3, [r7, #12]
}
 800a9f8:	bf00      	nop
 800a9fa:	e7fe      	b.n	800a9fa <pvPortMalloc+0x172>
	return pvReturn;
 800a9fc:	69fb      	ldr	r3, [r7, #28]
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3728      	adds	r7, #40	; 0x28
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}
 800aa06:	bf00      	nop
 800aa08:	20009054 	.word	0x20009054
 800aa0c:	20009068 	.word	0x20009068
 800aa10:	20009058 	.word	0x20009058
 800aa14:	2000904c 	.word	0x2000904c
 800aa18:	2000905c 	.word	0x2000905c
 800aa1c:	20009060 	.word	0x20009060

0800aa20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b086      	sub	sp, #24
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d04d      	beq.n	800aace <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aa32:	2308      	movs	r3, #8
 800aa34:	425b      	negs	r3, r3
 800aa36:	697a      	ldr	r2, [r7, #20]
 800aa38:	4413      	add	r3, r2
 800aa3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	685a      	ldr	r2, [r3, #4]
 800aa44:	4b24      	ldr	r3, [pc, #144]	; (800aad8 <vPortFree+0xb8>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4013      	ands	r3, r2
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d10a      	bne.n	800aa64 <vPortFree+0x44>
	__asm volatile
 800aa4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa52:	f383 8811 	msr	BASEPRI, r3
 800aa56:	f3bf 8f6f 	isb	sy
 800aa5a:	f3bf 8f4f 	dsb	sy
 800aa5e:	60fb      	str	r3, [r7, #12]
}
 800aa60:	bf00      	nop
 800aa62:	e7fe      	b.n	800aa62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d00a      	beq.n	800aa82 <vPortFree+0x62>
	__asm volatile
 800aa6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa70:	f383 8811 	msr	BASEPRI, r3
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	f3bf 8f4f 	dsb	sy
 800aa7c:	60bb      	str	r3, [r7, #8]
}
 800aa7e:	bf00      	nop
 800aa80:	e7fe      	b.n	800aa80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	685a      	ldr	r2, [r3, #4]
 800aa86:	4b14      	ldr	r3, [pc, #80]	; (800aad8 <vPortFree+0xb8>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4013      	ands	r3, r2
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d01e      	beq.n	800aace <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d11a      	bne.n	800aace <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	685a      	ldr	r2, [r3, #4]
 800aa9c:	4b0e      	ldr	r3, [pc, #56]	; (800aad8 <vPortFree+0xb8>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	43db      	mvns	r3, r3
 800aaa2:	401a      	ands	r2, r3
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aaa8:	f7fd ff0a 	bl	80088c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	685a      	ldr	r2, [r3, #4]
 800aab0:	4b0a      	ldr	r3, [pc, #40]	; (800aadc <vPortFree+0xbc>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4413      	add	r3, r2
 800aab6:	4a09      	ldr	r2, [pc, #36]	; (800aadc <vPortFree+0xbc>)
 800aab8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aaba:	6938      	ldr	r0, [r7, #16]
 800aabc:	f000 f874 	bl	800aba8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aac0:	4b07      	ldr	r3, [pc, #28]	; (800aae0 <vPortFree+0xc0>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	3301      	adds	r3, #1
 800aac6:	4a06      	ldr	r2, [pc, #24]	; (800aae0 <vPortFree+0xc0>)
 800aac8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aaca:	f7fd ff07 	bl	80088dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aace:	bf00      	nop
 800aad0:	3718      	adds	r7, #24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	20009068 	.word	0x20009068
 800aadc:	20009058 	.word	0x20009058
 800aae0:	20009064 	.word	0x20009064

0800aae4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aae4:	b480      	push	{r7}
 800aae6:	b085      	sub	sp, #20
 800aae8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aaea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aaee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aaf0:	4b27      	ldr	r3, [pc, #156]	; (800ab90 <prvHeapInit+0xac>)
 800aaf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f003 0307 	and.w	r3, r3, #7
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d00c      	beq.n	800ab18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	3307      	adds	r3, #7
 800ab02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f023 0307 	bic.w	r3, r3, #7
 800ab0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ab0c:	68ba      	ldr	r2, [r7, #8]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	1ad3      	subs	r3, r2, r3
 800ab12:	4a1f      	ldr	r2, [pc, #124]	; (800ab90 <prvHeapInit+0xac>)
 800ab14:	4413      	add	r3, r2
 800ab16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ab1c:	4a1d      	ldr	r2, [pc, #116]	; (800ab94 <prvHeapInit+0xb0>)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab22:	4b1c      	ldr	r3, [pc, #112]	; (800ab94 <prvHeapInit+0xb0>)
 800ab24:	2200      	movs	r2, #0
 800ab26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	68ba      	ldr	r2, [r7, #8]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ab30:	2208      	movs	r2, #8
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	1a9b      	subs	r3, r3, r2
 800ab36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f023 0307 	bic.w	r3, r3, #7
 800ab3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	4a15      	ldr	r2, [pc, #84]	; (800ab98 <prvHeapInit+0xb4>)
 800ab44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ab46:	4b14      	ldr	r3, [pc, #80]	; (800ab98 <prvHeapInit+0xb4>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ab4e:	4b12      	ldr	r3, [pc, #72]	; (800ab98 <prvHeapInit+0xb4>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2200      	movs	r2, #0
 800ab54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	68fa      	ldr	r2, [r7, #12]
 800ab5e:	1ad2      	subs	r2, r2, r3
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab64:	4b0c      	ldr	r3, [pc, #48]	; (800ab98 <prvHeapInit+0xb4>)
 800ab66:	681a      	ldr	r2, [r3, #0]
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	4a0a      	ldr	r2, [pc, #40]	; (800ab9c <prvHeapInit+0xb8>)
 800ab72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	4a09      	ldr	r2, [pc, #36]	; (800aba0 <prvHeapInit+0xbc>)
 800ab7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab7c:	4b09      	ldr	r3, [pc, #36]	; (800aba4 <prvHeapInit+0xc0>)
 800ab7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ab82:	601a      	str	r2, [r3, #0]
}
 800ab84:	bf00      	nop
 800ab86:	3714      	adds	r7, #20
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr
 800ab90:	2000104c 	.word	0x2000104c
 800ab94:	2000904c 	.word	0x2000904c
 800ab98:	20009054 	.word	0x20009054
 800ab9c:	2000905c 	.word	0x2000905c
 800aba0:	20009058 	.word	0x20009058
 800aba4:	20009068 	.word	0x20009068

0800aba8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aba8:	b480      	push	{r7}
 800abaa:	b085      	sub	sp, #20
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800abb0:	4b28      	ldr	r3, [pc, #160]	; (800ac54 <prvInsertBlockIntoFreeList+0xac>)
 800abb2:	60fb      	str	r3, [r7, #12]
 800abb4:	e002      	b.n	800abbc <prvInsertBlockIntoFreeList+0x14>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	60fb      	str	r3, [r7, #12]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	687a      	ldr	r2, [r7, #4]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d8f7      	bhi.n	800abb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	68ba      	ldr	r2, [r7, #8]
 800abd0:	4413      	add	r3, r2
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d108      	bne.n	800abea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	685a      	ldr	r2, [r3, #4]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	441a      	add	r2, r3
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	68ba      	ldr	r2, [r7, #8]
 800abf4:	441a      	add	r2, r3
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d118      	bne.n	800ac30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	4b15      	ldr	r3, [pc, #84]	; (800ac58 <prvInsertBlockIntoFreeList+0xb0>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d00d      	beq.n	800ac26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	685a      	ldr	r2, [r3, #4]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	441a      	add	r2, r3
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	601a      	str	r2, [r3, #0]
 800ac24:	e008      	b.n	800ac38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ac26:	4b0c      	ldr	r3, [pc, #48]	; (800ac58 <prvInsertBlockIntoFreeList+0xb0>)
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	601a      	str	r2, [r3, #0]
 800ac2e:	e003      	b.n	800ac38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681a      	ldr	r2, [r3, #0]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d002      	beq.n	800ac46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac46:	bf00      	nop
 800ac48:	3714      	adds	r7, #20
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr
 800ac52:	bf00      	nop
 800ac54:	2000904c 	.word	0x2000904c
 800ac58:	20009054 	.word	0x20009054

0800ac5c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800ac60:	2201      	movs	r2, #1
 800ac62:	4912      	ldr	r1, [pc, #72]	; (800acac <MX_USB_DEVICE_Init+0x50>)
 800ac64:	4812      	ldr	r0, [pc, #72]	; (800acb0 <MX_USB_DEVICE_Init+0x54>)
 800ac66:	f7fa fbb3 	bl	80053d0 <USBD_Init>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d001      	beq.n	800ac74 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ac70:	f7f5 ff5e 	bl	8000b30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800ac74:	490f      	ldr	r1, [pc, #60]	; (800acb4 <MX_USB_DEVICE_Init+0x58>)
 800ac76:	480e      	ldr	r0, [pc, #56]	; (800acb0 <MX_USB_DEVICE_Init+0x54>)
 800ac78:	f7fa fbda 	bl	8005430 <USBD_RegisterClass>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d001      	beq.n	800ac86 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ac82:	f7f5 ff55 	bl	8000b30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800ac86:	490c      	ldr	r1, [pc, #48]	; (800acb8 <MX_USB_DEVICE_Init+0x5c>)
 800ac88:	4809      	ldr	r0, [pc, #36]	; (800acb0 <MX_USB_DEVICE_Init+0x54>)
 800ac8a:	f7fa facb 	bl	8005224 <USBD_CDC_RegisterInterface>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d001      	beq.n	800ac98 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ac94:	f7f5 ff4c 	bl	8000b30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800ac98:	4805      	ldr	r0, [pc, #20]	; (800acb0 <MX_USB_DEVICE_Init+0x54>)
 800ac9a:	f7fa fbff 	bl	800549c <USBD_Start>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d001      	beq.n	800aca8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aca4:	f7f5 ff44 	bl	8000b30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aca8:	bf00      	nop
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	200000bc 	.word	0x200000bc
 800acb0:	2000906c 	.word	0x2000906c
 800acb4:	20000024 	.word	0x20000024
 800acb8:	200000a8 	.word	0x200000a8

0800acbc <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800acc0:	2200      	movs	r2, #0
 800acc2:	4905      	ldr	r1, [pc, #20]	; (800acd8 <CDC_Init_HS+0x1c>)
 800acc4:	4805      	ldr	r0, [pc, #20]	; (800acdc <CDC_Init_HS+0x20>)
 800acc6:	f7fa fac7 	bl	8005258 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800acca:	4905      	ldr	r1, [pc, #20]	; (800ace0 <CDC_Init_HS+0x24>)
 800accc:	4803      	ldr	r0, [pc, #12]	; (800acdc <CDC_Init_HS+0x20>)
 800acce:	f7fa fae5 	bl	800529c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800acd2:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	20009b48 	.word	0x20009b48
 800acdc:	2000906c 	.word	0x2000906c
 800ace0:	20009348 	.word	0x20009348

0800ace4 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800ace4:	b480      	push	{r7}
 800ace6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800ace8:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800acea:	4618      	mov	r0, r3
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr

0800acf4 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b083      	sub	sp, #12
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	4603      	mov	r3, r0
 800acfc:	6039      	str	r1, [r7, #0]
 800acfe:	71fb      	strb	r3, [r7, #7]
 800ad00:	4613      	mov	r3, r2
 800ad02:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800ad04:	79fb      	ldrb	r3, [r7, #7]
 800ad06:	2b23      	cmp	r3, #35	; 0x23
 800ad08:	d84a      	bhi.n	800ada0 <CDC_Control_HS+0xac>
 800ad0a:	a201      	add	r2, pc, #4	; (adr r2, 800ad10 <CDC_Control_HS+0x1c>)
 800ad0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad10:	0800ada1 	.word	0x0800ada1
 800ad14:	0800ada1 	.word	0x0800ada1
 800ad18:	0800ada1 	.word	0x0800ada1
 800ad1c:	0800ada1 	.word	0x0800ada1
 800ad20:	0800ada1 	.word	0x0800ada1
 800ad24:	0800ada1 	.word	0x0800ada1
 800ad28:	0800ada1 	.word	0x0800ada1
 800ad2c:	0800ada1 	.word	0x0800ada1
 800ad30:	0800ada1 	.word	0x0800ada1
 800ad34:	0800ada1 	.word	0x0800ada1
 800ad38:	0800ada1 	.word	0x0800ada1
 800ad3c:	0800ada1 	.word	0x0800ada1
 800ad40:	0800ada1 	.word	0x0800ada1
 800ad44:	0800ada1 	.word	0x0800ada1
 800ad48:	0800ada1 	.word	0x0800ada1
 800ad4c:	0800ada1 	.word	0x0800ada1
 800ad50:	0800ada1 	.word	0x0800ada1
 800ad54:	0800ada1 	.word	0x0800ada1
 800ad58:	0800ada1 	.word	0x0800ada1
 800ad5c:	0800ada1 	.word	0x0800ada1
 800ad60:	0800ada1 	.word	0x0800ada1
 800ad64:	0800ada1 	.word	0x0800ada1
 800ad68:	0800ada1 	.word	0x0800ada1
 800ad6c:	0800ada1 	.word	0x0800ada1
 800ad70:	0800ada1 	.word	0x0800ada1
 800ad74:	0800ada1 	.word	0x0800ada1
 800ad78:	0800ada1 	.word	0x0800ada1
 800ad7c:	0800ada1 	.word	0x0800ada1
 800ad80:	0800ada1 	.word	0x0800ada1
 800ad84:	0800ada1 	.word	0x0800ada1
 800ad88:	0800ada1 	.word	0x0800ada1
 800ad8c:	0800ada1 	.word	0x0800ada1
 800ad90:	0800ada1 	.word	0x0800ada1
 800ad94:	0800ada1 	.word	0x0800ada1
 800ad98:	0800ada1 	.word	0x0800ada1
 800ad9c:	0800ada1 	.word	0x0800ada1
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ada0:	bf00      	nop
  }

  return (USBD_OK);
 800ada2:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	370c      	adds	r7, #12
 800ada8:	46bd      	mov	sp, r7
 800adaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adae:	4770      	bx	lr

0800adb0 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  portBASE_TYPE yield = pdFALSE;
 800adba:	2300      	movs	r3, #0
 800adbc:	60bb      	str	r3, [r7, #8]
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 800adbe:	6879      	ldr	r1, [r7, #4]
 800adc0:	4810      	ldr	r0, [pc, #64]	; (800ae04 <CDC_Receive_HS+0x54>)
 800adc2:	f7fa fa6b 	bl	800529c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800adc6:	480f      	ldr	r0, [pc, #60]	; (800ae04 <CDC_Receive_HS+0x54>)
 800adc8:	f7fa facc 	bl	8005364 <USBD_CDC_ReceivePacket>

  uint32_t len = *Len;
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	60fb      	str	r3, [r7, #12]
  xMessageBufferSendFromISR(rMessageBuffer, Buf,*Len,&yield);
 800add2:	4b0d      	ldr	r3, [pc, #52]	; (800ae08 <CDC_Receive_HS+0x58>)
 800add4:	6818      	ldr	r0, [r3, #0]
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	681a      	ldr	r2, [r3, #0]
 800adda:	f107 0308 	add.w	r3, r7, #8
 800adde:	6879      	ldr	r1, [r7, #4]
 800ade0:	f7fd f82b 	bl	8007e3a <xStreamBufferSendFromISR>
  portYIELD_FROM_ISR(yield);
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d007      	beq.n	800adfa <CDC_Receive_HS+0x4a>
 800adea:	4b08      	ldr	r3, [pc, #32]	; (800ae0c <CDC_Receive_HS+0x5c>)
 800adec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adf0:	601a      	str	r2, [r3, #0]
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	f3bf 8f6f 	isb	sy

  return (USBD_OK);
 800adfa:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3710      	adds	r7, #16
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}
 800ae04:	2000906c 	.word	0x2000906c
 800ae08:	2000a34c 	.word	0x2000a34c
 800ae0c:	e000ed04 	.word	0xe000ed04

0800ae10 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	460b      	mov	r3, r1
 800ae1a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  if (xSemaphoreTake(mutex_usb, portMAX_DELAY) == pdTRUE){
 800ae20:	4b1c      	ldr	r3, [pc, #112]	; (800ae94 <CDC_Transmit_HS+0x84>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f04f 31ff 	mov.w	r1, #4294967295
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f7fc fc31 	bl	8007690 <xQueueSemaphoreTake>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d12a      	bne.n	800ae8a <CDC_Transmit_HS+0x7a>
	  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 800ae34:	4b18      	ldr	r3, [pc, #96]	; (800ae98 <CDC_Transmit_HS+0x88>)
 800ae36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ae3a:	60bb      	str	r3, [r7, #8]
	  if (hcdc->TxState != 0){
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d008      	beq.n	800ae58 <CDC_Transmit_HS+0x48>
		xSemaphoreGive(mutex_usb);
 800ae46:	4b13      	ldr	r3, [pc, #76]	; (800ae94 <CDC_Transmit_HS+0x84>)
 800ae48:	6818      	ldr	r0, [r3, #0]
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	2100      	movs	r1, #0
 800ae50:	f7fc f918 	bl	8007084 <xQueueGenericSend>
		return USBD_BUSY;
 800ae54:	2301      	movs	r3, #1
 800ae56:	e019      	b.n	800ae8c <CDC_Transmit_HS+0x7c>
	  }
	  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 800ae58:	887b      	ldrh	r3, [r7, #2]
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	6879      	ldr	r1, [r7, #4]
 800ae5e:	480e      	ldr	r0, [pc, #56]	; (800ae98 <CDC_Transmit_HS+0x88>)
 800ae60:	f7fa f9fa 	bl	8005258 <USBD_CDC_SetTxBuffer>
	  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 800ae64:	480c      	ldr	r0, [pc, #48]	; (800ae98 <CDC_Transmit_HS+0x88>)
 800ae66:	f7fa fa37 	bl	80052d8 <USBD_CDC_TransmitPacket>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	73fb      	strb	r3, [r7, #15]
	  xSemaphoreTake(sem_usb_tx, portMAX_DELAY);
 800ae6e:	4b0b      	ldr	r3, [pc, #44]	; (800ae9c <CDC_Transmit_HS+0x8c>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f04f 31ff 	mov.w	r1, #4294967295
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7fc fc0a 	bl	8007690 <xQueueSemaphoreTake>
	  xSemaphoreGive(mutex_usb);
 800ae7c:	4b05      	ldr	r3, [pc, #20]	; (800ae94 <CDC_Transmit_HS+0x84>)
 800ae7e:	6818      	ldr	r0, [r3, #0]
 800ae80:	2300      	movs	r3, #0
 800ae82:	2200      	movs	r2, #0
 800ae84:	2100      	movs	r1, #0
 800ae86:	f7fc f8fd 	bl	8007084 <xQueueGenericSend>
  }
  /* USER CODE END 12 */
  return result;
 800ae8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}
 800ae94:	2000a354 	.word	0x2000a354
 800ae98:	2000906c 	.word	0x2000906c
 800ae9c:	2000a350 	.word	0x2000a350

0800aea0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b086      	sub	sp, #24
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	60f8      	str	r0, [r7, #12]
 800aea8:	60b9      	str	r1, [r7, #8]
 800aeaa:	4613      	mov	r3, r2
 800aeac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  portBASE_TYPE tmp = pdFALSE;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	613b      	str	r3, [r7, #16]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  xSemaphoreGiveFromISR(sem_usb_tx, &tmp);
 800aeb6:	4b0c      	ldr	r3, [pc, #48]	; (800aee8 <CDC_TransmitCplt_HS+0x48>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f107 0210 	add.w	r2, r7, #16
 800aebe:	4611      	mov	r1, r2
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7fc fa78 	bl	80073b6 <xQueueGiveFromISR>
  portYIELD_FROM_ISR(tmp);
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d007      	beq.n	800aedc <CDC_TransmitCplt_HS+0x3c>
 800aecc:	4b07      	ldr	r3, [pc, #28]	; (800aeec <CDC_TransmitCplt_HS+0x4c>)
 800aece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aed2:	601a      	str	r2, [r3, #0]
 800aed4:	f3bf 8f4f 	dsb	sy
 800aed8:	f3bf 8f6f 	isb	sy
  /* USER CODE END 14 */
  return result;
 800aedc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3718      	adds	r7, #24
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	2000a350 	.word	0x2000a350
 800aeec:	e000ed04 	.word	0xe000ed04

0800aef0 <init_usb_rtos_obj>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
volatile uint32_t usb_is_on = 0;
void init_usb_rtos_obj(void){
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af02      	add	r7, sp, #8

	sem_usb_tx = xSemaphoreCreateBinary();
 800aef6:	2203      	movs	r2, #3
 800aef8:	2100      	movs	r1, #0
 800aefa:	2001      	movs	r0, #1
 800aefc:	f7fc f832 	bl	8006f64 <xQueueGenericCreate>
 800af00:	4603      	mov	r3, r0
 800af02:	4a15      	ldr	r2, [pc, #84]	; (800af58 <init_usb_rtos_obj+0x68>)
 800af04:	6013      	str	r3, [r2, #0]
	mutex_usb = xSemaphoreCreateMutex();
 800af06:	2001      	movs	r0, #1
 800af08:	f7fc f8a3 	bl	8007052 <xQueueCreateMutex>
 800af0c:	4603      	mov	r3, r0
 800af0e:	4a13      	ldr	r2, [pc, #76]	; (800af5c <init_usb_rtos_obj+0x6c>)
 800af10:	6013      	str	r3, [r2, #0]
	//queue_usb = xQueueCreate(768, sizeof(char));
	xMessageBuffer = xMessageBufferCreate(768);
 800af12:	2201      	movs	r2, #1
 800af14:	2100      	movs	r1, #0
 800af16:	f44f 7040 	mov.w	r0, #768	; 0x300
 800af1a:	f7fc fe4b 	bl	8007bb4 <xStreamBufferGenericCreate>
 800af1e:	4603      	mov	r3, r0
 800af20:	4a0f      	ldr	r2, [pc, #60]	; (800af60 <init_usb_rtos_obj+0x70>)
 800af22:	6013      	str	r3, [r2, #0]
	rMessageBuffer = xMessageBufferCreate(768);
 800af24:	2201      	movs	r2, #1
 800af26:	2100      	movs	r1, #0
 800af28:	f44f 7040 	mov.w	r0, #768	; 0x300
 800af2c:	f7fc fe42 	bl	8007bb4 <xStreamBufferGenericCreate>
 800af30:	4603      	mov	r3, r0
 800af32:	4a0c      	ldr	r2, [pc, #48]	; (800af64 <init_usb_rtos_obj+0x74>)
 800af34:	6013      	str	r3, [r2, #0]
	usb_is_on = 1;
 800af36:	4b0c      	ldr	r3, [pc, #48]	; (800af68 <init_usb_rtos_obj+0x78>)
 800af38:	2201      	movs	r2, #1
 800af3a:	601a      	str	r2, [r3, #0]

	xTaskCreate(Print_Task, "print_task", 512, NULL, 2, NULL);
 800af3c:	2300      	movs	r3, #0
 800af3e:	9301      	str	r3, [sp, #4]
 800af40:	2302      	movs	r3, #2
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	2300      	movs	r3, #0
 800af46:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af4a:	4908      	ldr	r1, [pc, #32]	; (800af6c <init_usb_rtos_obj+0x7c>)
 800af4c:	4808      	ldr	r0, [pc, #32]	; (800af70 <init_usb_rtos_obj+0x80>)
 800af4e:	f7fd fa85 	bl	800845c <xTaskCreate>
}
 800af52:	bf00      	nop
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	2000a350 	.word	0x2000a350
 800af5c:	2000a354 	.word	0x2000a354
 800af60:	2000a348 	.word	0x2000a348
 800af64:	2000a34c 	.word	0x2000a34c
 800af68:	2000a358 	.word	0x2000a358
 800af6c:	0800c518 	.word	0x0800c518
 800af70:	0800afed 	.word	0x0800afed

0800af74 <receive_usb_data>:

uint32_t is_usb_on(void){
	return usb_is_on;
}

size_t receive_usb_data(uint8_t *data, int size, TickType_t timeout){
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	607a      	str	r2, [r7, #4]
	return xMessageBufferReceive(rMessageBuffer, (void *)data, size, timeout);
 800af80:	4b05      	ldr	r3, [pc, #20]	; (800af98 <receive_usb_data+0x24>)
 800af82:	6818      	ldr	r0, [r3, #0]
 800af84:	68ba      	ldr	r2, [r7, #8]
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	68f9      	ldr	r1, [r7, #12]
 800af8a:	f7fd f804 	bl	8007f96 <xStreamBufferReceive>
 800af8e:	4603      	mov	r3, r0
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	2000a34c 	.word	0x2000a34c

0800af9c <queue_print_usb>:

void queue_print_usb(uint8_t *data, int size, TickType_t timeout){
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
	if(xSemaphoreTake(mutex_usb, portMAX_DELAY) == pdTRUE) {
 800afa8:	4b0e      	ldr	r3, [pc, #56]	; (800afe4 <queue_print_usb+0x48>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f04f 31ff 	mov.w	r1, #4294967295
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7fc fb6d 	bl	8007690 <xQueueSemaphoreTake>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b01      	cmp	r3, #1
 800afba:	d10e      	bne.n	800afda <queue_print_usb+0x3e>
		xMessageBufferSend(xMessageBuffer, data, size, portMAX_DELAY);
 800afbc:	4b0a      	ldr	r3, [pc, #40]	; (800afe8 <queue_print_usb+0x4c>)
 800afbe:	6818      	ldr	r0, [r3, #0]
 800afc0:	68ba      	ldr	r2, [r7, #8]
 800afc2:	f04f 33ff 	mov.w	r3, #4294967295
 800afc6:	68f9      	ldr	r1, [r7, #12]
 800afc8:	f7fc fe82 	bl	8007cd0 <xStreamBufferSend>
		xSemaphoreGive(mutex_usb);
 800afcc:	4b05      	ldr	r3, [pc, #20]	; (800afe4 <queue_print_usb+0x48>)
 800afce:	6818      	ldr	r0, [r3, #0]
 800afd0:	2300      	movs	r3, #0
 800afd2:	2200      	movs	r2, #0
 800afd4:	2100      	movs	r1, #0
 800afd6:	f7fc f855 	bl	8007084 <xQueueGenericSend>
	}
}
 800afda:	bf00      	nop
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	2000a354 	.word	0x2000a354
 800afe8:	2000a348 	.word	0x2000a348

0800afec <Print_Task>:

void Print_Task(void *param){
 800afec:	b580      	push	{r7, lr}
 800afee:	f5ad 7d44 	sub.w	sp, sp, #784	; 0x310
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800aff8:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 800affc:	6018      	str	r0, [r3, #0]
	char buffer[768];
	uint8_t qtd = 0;
 800affe:	2300      	movs	r3, #0
 800b000:	f887 330f 	strb.w	r3, [r7, #783]	; 0x30f
	while(1){
		qtd = xMessageBufferReceive(xMessageBuffer, (void*)buffer, sizeof(buffer), portMAX_DELAY);
 800b004:	4b0b      	ldr	r3, [pc, #44]	; (800b034 <Print_Task+0x48>)
 800b006:	6818      	ldr	r0, [r3, #0]
 800b008:	f107 010c 	add.w	r1, r7, #12
 800b00c:	f04f 33ff 	mov.w	r3, #4294967295
 800b010:	f44f 7240 	mov.w	r2, #768	; 0x300
 800b014:	f7fc ffbf 	bl	8007f96 <xStreamBufferReceive>
 800b018:	4603      	mov	r3, r0
 800b01a:	f887 330f 	strb.w	r3, [r7, #783]	; 0x30f
		(void)qtd;
		CDC_Transmit_HS((uint8_t *)buffer, qtd);
 800b01e:	f897 330f 	ldrb.w	r3, [r7, #783]	; 0x30f
 800b022:	b29a      	uxth	r2, r3
 800b024:	f107 030c 	add.w	r3, r7, #12
 800b028:	4611      	mov	r1, r2
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7ff fef0 	bl	800ae10 <CDC_Transmit_HS>
		qtd = xMessageBufferReceive(xMessageBuffer, (void*)buffer, sizeof(buffer), portMAX_DELAY);
 800b030:	e7e8      	b.n	800b004 <Print_Task+0x18>
 800b032:	bf00      	nop
 800b034:	2000a348 	.word	0x2000a348

0800b038 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b038:	b480      	push	{r7}
 800b03a:	b083      	sub	sp, #12
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	4603      	mov	r3, r0
 800b040:	6039      	str	r1, [r7, #0]
 800b042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	2212      	movs	r2, #18
 800b048:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800b04a:	4b03      	ldr	r3, [pc, #12]	; (800b058 <USBD_HS_DeviceDescriptor+0x20>)
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	370c      	adds	r7, #12
 800b050:	46bd      	mov	sp, r7
 800b052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b056:	4770      	bx	lr
 800b058:	200000d8 	.word	0x200000d8

0800b05c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	4603      	mov	r3, r0
 800b064:	6039      	str	r1, [r7, #0]
 800b066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	2204      	movs	r2, #4
 800b06c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b06e:	4b03      	ldr	r3, [pc, #12]	; (800b07c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800b070:	4618      	mov	r0, r3
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	200000ec 	.word	0x200000ec

0800b080 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
 800b086:	4603      	mov	r3, r0
 800b088:	6039      	str	r1, [r7, #0]
 800b08a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b08c:	79fb      	ldrb	r3, [r7, #7]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d105      	bne.n	800b09e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800b092:	683a      	ldr	r2, [r7, #0]
 800b094:	4907      	ldr	r1, [pc, #28]	; (800b0b4 <USBD_HS_ProductStrDescriptor+0x34>)
 800b096:	4808      	ldr	r0, [pc, #32]	; (800b0b8 <USBD_HS_ProductStrDescriptor+0x38>)
 800b098:	f7fb fbac 	bl	80067f4 <USBD_GetString>
 800b09c:	e004      	b.n	800b0a8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800b09e:	683a      	ldr	r2, [r7, #0]
 800b0a0:	4904      	ldr	r1, [pc, #16]	; (800b0b4 <USBD_HS_ProductStrDescriptor+0x34>)
 800b0a2:	4805      	ldr	r0, [pc, #20]	; (800b0b8 <USBD_HS_ProductStrDescriptor+0x38>)
 800b0a4:	f7fb fba6 	bl	80067f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0a8:	4b02      	ldr	r3, [pc, #8]	; (800b0b4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3708      	adds	r7, #8
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	2000a35c 	.word	0x2000a35c
 800b0b8:	0800c524 	.word	0x0800c524

0800b0bc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	6039      	str	r1, [r7, #0]
 800b0c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b0c8:	683a      	ldr	r2, [r7, #0]
 800b0ca:	4904      	ldr	r1, [pc, #16]	; (800b0dc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800b0cc:	4804      	ldr	r0, [pc, #16]	; (800b0e0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800b0ce:	f7fb fb91 	bl	80067f4 <USBD_GetString>
  return USBD_StrDesc;
 800b0d2:	4b02      	ldr	r3, [pc, #8]	; (800b0dc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	3708      	adds	r7, #8
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}
 800b0dc:	2000a35c 	.word	0x2000a35c
 800b0e0:	0800c53c 	.word	0x0800c53c

0800b0e4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	6039      	str	r1, [r7, #0]
 800b0ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	221a      	movs	r2, #26
 800b0f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b0f6:	f000 f843 	bl	800b180 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b0fa:	4b02      	ldr	r3, [pc, #8]	; (800b104 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3708      	adds	r7, #8
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}
 800b104:	200000f0 	.word	0x200000f0

0800b108 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	4603      	mov	r3, r0
 800b110:	6039      	str	r1, [r7, #0]
 800b112:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b114:	79fb      	ldrb	r3, [r7, #7]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d105      	bne.n	800b126 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	4907      	ldr	r1, [pc, #28]	; (800b13c <USBD_HS_ConfigStrDescriptor+0x34>)
 800b11e:	4808      	ldr	r0, [pc, #32]	; (800b140 <USBD_HS_ConfigStrDescriptor+0x38>)
 800b120:	f7fb fb68 	bl	80067f4 <USBD_GetString>
 800b124:	e004      	b.n	800b130 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800b126:	683a      	ldr	r2, [r7, #0]
 800b128:	4904      	ldr	r1, [pc, #16]	; (800b13c <USBD_HS_ConfigStrDescriptor+0x34>)
 800b12a:	4805      	ldr	r0, [pc, #20]	; (800b140 <USBD_HS_ConfigStrDescriptor+0x38>)
 800b12c:	f7fb fb62 	bl	80067f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b130:	4b02      	ldr	r3, [pc, #8]	; (800b13c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800b132:	4618      	mov	r0, r3
 800b134:	3708      	adds	r7, #8
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	2000a35c 	.word	0x2000a35c
 800b140:	0800c550 	.word	0x0800c550

0800b144 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	4603      	mov	r3, r0
 800b14c:	6039      	str	r1, [r7, #0]
 800b14e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b150:	79fb      	ldrb	r3, [r7, #7]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d105      	bne.n	800b162 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800b156:	683a      	ldr	r2, [r7, #0]
 800b158:	4907      	ldr	r1, [pc, #28]	; (800b178 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800b15a:	4808      	ldr	r0, [pc, #32]	; (800b17c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800b15c:	f7fb fb4a 	bl	80067f4 <USBD_GetString>
 800b160:	e004      	b.n	800b16c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800b162:	683a      	ldr	r2, [r7, #0]
 800b164:	4904      	ldr	r1, [pc, #16]	; (800b178 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800b166:	4805      	ldr	r0, [pc, #20]	; (800b17c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800b168:	f7fb fb44 	bl	80067f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b16c:	4b02      	ldr	r3, [pc, #8]	; (800b178 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3708      	adds	r7, #8
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	2000a35c 	.word	0x2000a35c
 800b17c:	0800c55c 	.word	0x0800c55c

0800b180 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b186:	4b0f      	ldr	r3, [pc, #60]	; (800b1c4 <Get_SerialNum+0x44>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b18c:	4b0e      	ldr	r3, [pc, #56]	; (800b1c8 <Get_SerialNum+0x48>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b192:	4b0e      	ldr	r3, [pc, #56]	; (800b1cc <Get_SerialNum+0x4c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	4413      	add	r3, r2
 800b19e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d009      	beq.n	800b1ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b1a6:	2208      	movs	r2, #8
 800b1a8:	4909      	ldr	r1, [pc, #36]	; (800b1d0 <Get_SerialNum+0x50>)
 800b1aa:	68f8      	ldr	r0, [r7, #12]
 800b1ac:	f000 f814 	bl	800b1d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b1b0:	2204      	movs	r2, #4
 800b1b2:	4908      	ldr	r1, [pc, #32]	; (800b1d4 <Get_SerialNum+0x54>)
 800b1b4:	68b8      	ldr	r0, [r7, #8]
 800b1b6:	f000 f80f 	bl	800b1d8 <IntToUnicode>
  }
}
 800b1ba:	bf00      	nop
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	1fff7a10 	.word	0x1fff7a10
 800b1c8:	1fff7a14 	.word	0x1fff7a14
 800b1cc:	1fff7a18 	.word	0x1fff7a18
 800b1d0:	200000f2 	.word	0x200000f2
 800b1d4:	20000102 	.word	0x20000102

0800b1d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b087      	sub	sp, #28
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	60f8      	str	r0, [r7, #12]
 800b1e0:	60b9      	str	r1, [r7, #8]
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	75fb      	strb	r3, [r7, #23]
 800b1ee:	e027      	b.n	800b240 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	0f1b      	lsrs	r3, r3, #28
 800b1f4:	2b09      	cmp	r3, #9
 800b1f6:	d80b      	bhi.n	800b210 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	0f1b      	lsrs	r3, r3, #28
 800b1fc:	b2da      	uxtb	r2, r3
 800b1fe:	7dfb      	ldrb	r3, [r7, #23]
 800b200:	005b      	lsls	r3, r3, #1
 800b202:	4619      	mov	r1, r3
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	440b      	add	r3, r1
 800b208:	3230      	adds	r2, #48	; 0x30
 800b20a:	b2d2      	uxtb	r2, r2
 800b20c:	701a      	strb	r2, [r3, #0]
 800b20e:	e00a      	b.n	800b226 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	0f1b      	lsrs	r3, r3, #28
 800b214:	b2da      	uxtb	r2, r3
 800b216:	7dfb      	ldrb	r3, [r7, #23]
 800b218:	005b      	lsls	r3, r3, #1
 800b21a:	4619      	mov	r1, r3
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	440b      	add	r3, r1
 800b220:	3237      	adds	r2, #55	; 0x37
 800b222:	b2d2      	uxtb	r2, r2
 800b224:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	011b      	lsls	r3, r3, #4
 800b22a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b22c:	7dfb      	ldrb	r3, [r7, #23]
 800b22e:	005b      	lsls	r3, r3, #1
 800b230:	3301      	adds	r3, #1
 800b232:	68ba      	ldr	r2, [r7, #8]
 800b234:	4413      	add	r3, r2
 800b236:	2200      	movs	r2, #0
 800b238:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b23a:	7dfb      	ldrb	r3, [r7, #23]
 800b23c:	3301      	adds	r3, #1
 800b23e:	75fb      	strb	r3, [r7, #23]
 800b240:	7dfa      	ldrb	r2, [r7, #23]
 800b242:	79fb      	ldrb	r3, [r7, #7]
 800b244:	429a      	cmp	r2, r3
 800b246:	d3d3      	bcc.n	800b1f0 <IntToUnicode+0x18>
  }
}
 800b248:	bf00      	nop
 800b24a:	bf00      	nop
 800b24c:	371c      	adds	r7, #28
 800b24e:	46bd      	mov	sp, r7
 800b250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b254:	4770      	bx	lr
	...

0800b258 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b08a      	sub	sp, #40	; 0x28
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b260:	f107 0314 	add.w	r3, r7, #20
 800b264:	2200      	movs	r2, #0
 800b266:	601a      	str	r2, [r3, #0]
 800b268:	605a      	str	r2, [r3, #4]
 800b26a:	609a      	str	r2, [r3, #8]
 800b26c:	60da      	str	r2, [r3, #12]
 800b26e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a2c      	ldr	r2, [pc, #176]	; (800b328 <HAL_PCD_MspInit+0xd0>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d152      	bne.n	800b320 <HAL_PCD_MspInit+0xc8>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b27a:	2300      	movs	r3, #0
 800b27c:	613b      	str	r3, [r7, #16]
 800b27e:	4b2b      	ldr	r3, [pc, #172]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b282:	4a2a      	ldr	r2, [pc, #168]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b284:	f043 0301 	orr.w	r3, r3, #1
 800b288:	6313      	str	r3, [r2, #48]	; 0x30
 800b28a:	4b28      	ldr	r3, [pc, #160]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b28c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b28e:	f003 0301 	and.w	r3, r3, #1
 800b292:	613b      	str	r3, [r7, #16]
 800b294:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b296:	2300      	movs	r3, #0
 800b298:	60fb      	str	r3, [r7, #12]
 800b29a:	4b24      	ldr	r3, [pc, #144]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b29c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b29e:	4a23      	ldr	r2, [pc, #140]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b2a0:	f043 0302 	orr.w	r3, r3, #2
 800b2a4:	6313      	str	r3, [r2, #48]	; 0x30
 800b2a6:	4b21      	ldr	r3, [pc, #132]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b2a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2aa:	f003 0302 	and.w	r3, r3, #2
 800b2ae:	60fb      	str	r3, [r7, #12]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA4     ------> USB_OTG_HS_SOF
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800b2b2:	2310      	movs	r3, #16
 800b2b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2b6:	2302      	movs	r3, #2
 800b2b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2be:	2303      	movs	r3, #3
 800b2c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800b2c2:	230c      	movs	r3, #12
 800b2c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2c6:	f107 0314 	add.w	r3, r7, #20
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	4818      	ldr	r0, [pc, #96]	; (800b330 <HAL_PCD_MspInit+0xd8>)
 800b2ce:	f7f5 fea9 	bl	8001024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800b2d2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800b2d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2d8:	2302      	movs	r3, #2
 800b2da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2e0:	2303      	movs	r3, #3
 800b2e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800b2e4:	230c      	movs	r3, #12
 800b2e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b2e8:	f107 0314 	add.w	r3, r7, #20
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	4811      	ldr	r0, [pc, #68]	; (800b334 <HAL_PCD_MspInit+0xdc>)
 800b2f0:	f7f5 fe98 	bl	8001024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	60bb      	str	r3, [r7, #8]
 800b2f8:	4b0c      	ldr	r3, [pc, #48]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b2fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2fc:	4a0b      	ldr	r2, [pc, #44]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b2fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b302:	6313      	str	r3, [r2, #48]	; 0x30
 800b304:	4b09      	ldr	r3, [pc, #36]	; (800b32c <HAL_PCD_MspInit+0xd4>)
 800b306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b308:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b30c:	60bb      	str	r3, [r7, #8]
 800b30e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800b310:	2200      	movs	r2, #0
 800b312:	2105      	movs	r1, #5
 800b314:	204d      	movs	r0, #77	; 0x4d
 800b316:	f7f5 fe4e 	bl	8000fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800b31a:	204d      	movs	r0, #77	; 0x4d
 800b31c:	f7f5 fe67 	bl	8000fee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800b320:	bf00      	nop
 800b322:	3728      	adds	r7, #40	; 0x28
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	40040000 	.word	0x40040000
 800b32c:	40023800 	.word	0x40023800
 800b330:	40020000 	.word	0x40020000
 800b334:	40020400 	.word	0x40020400

0800b338 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b082      	sub	sp, #8
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b34c:	4619      	mov	r1, r3
 800b34e:	4610      	mov	r0, r2
 800b350:	f7fa f8f1 	bl	8005536 <USBD_LL_SetupStage>
}
 800b354:	bf00      	nop
 800b356:	3708      	adds	r7, #8
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
 800b364:	460b      	mov	r3, r1
 800b366:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b36e:	78fa      	ldrb	r2, [r7, #3]
 800b370:	6879      	ldr	r1, [r7, #4]
 800b372:	4613      	mov	r3, r2
 800b374:	00db      	lsls	r3, r3, #3
 800b376:	4413      	add	r3, r2
 800b378:	009b      	lsls	r3, r3, #2
 800b37a:	440b      	add	r3, r1
 800b37c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800b380:	681a      	ldr	r2, [r3, #0]
 800b382:	78fb      	ldrb	r3, [r7, #3]
 800b384:	4619      	mov	r1, r3
 800b386:	f7fa f92b 	bl	80055e0 <USBD_LL_DataOutStage>
}
 800b38a:	bf00      	nop
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	460b      	mov	r3, r1
 800b39c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b3a4:	78fa      	ldrb	r2, [r7, #3]
 800b3a6:	6879      	ldr	r1, [r7, #4]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	00db      	lsls	r3, r3, #3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	440b      	add	r3, r1
 800b3b2:	334c      	adds	r3, #76	; 0x4c
 800b3b4:	681a      	ldr	r2, [r3, #0]
 800b3b6:	78fb      	ldrb	r3, [r7, #3]
 800b3b8:	4619      	mov	r1, r3
 800b3ba:	f7fa f9c4 	bl	8005746 <USBD_LL_DataInStage>
}
 800b3be:	bf00      	nop
 800b3c0:	3708      	adds	r7, #8
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}

0800b3c6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3c6:	b580      	push	{r7, lr}
 800b3c8:	b082      	sub	sp, #8
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f7fa faf8 	bl	80059ca <USBD_LL_SOF>
}
 800b3da:	bf00      	nop
 800b3dc:	3708      	adds	r7, #8
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3e2:	b580      	push	{r7, lr}
 800b3e4:	b084      	sub	sp, #16
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	68db      	ldr	r3, [r3, #12]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d102      	bne.n	800b3fc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	73fb      	strb	r3, [r7, #15]
 800b3fa:	e008      	b.n	800b40e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	68db      	ldr	r3, [r3, #12]
 800b400:	2b02      	cmp	r3, #2
 800b402:	d102      	bne.n	800b40a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b404:	2301      	movs	r3, #1
 800b406:	73fb      	strb	r3, [r7, #15]
 800b408:	e001      	b.n	800b40e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b40a:	f7f5 fb91 	bl	8000b30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b414:	7bfa      	ldrb	r2, [r7, #15]
 800b416:	4611      	mov	r1, r2
 800b418:	4618      	mov	r0, r3
 800b41a:	f7fa fa98 	bl	800594e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b424:	4618      	mov	r0, r3
 800b426:	f7fa fa40 	bl	80058aa <USBD_LL_Reset>
}
 800b42a:	bf00      	nop
 800b42c:	3710      	adds	r7, #16
 800b42e:	46bd      	mov	sp, r7
 800b430:	bd80      	pop	{r7, pc}
	...

0800b434 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b442:	4618      	mov	r0, r3
 800b444:	f7fa fa93 	bl	800596e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	6812      	ldr	r2, [r2, #0]
 800b456:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b45a:	f043 0301 	orr.w	r3, r3, #1
 800b45e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6a1b      	ldr	r3, [r3, #32]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d005      	beq.n	800b474 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b468:	4b04      	ldr	r3, [pc, #16]	; (800b47c <HAL_PCD_SuspendCallback+0x48>)
 800b46a:	691b      	ldr	r3, [r3, #16]
 800b46c:	4a03      	ldr	r2, [pc, #12]	; (800b47c <HAL_PCD_SuspendCallback+0x48>)
 800b46e:	f043 0306 	orr.w	r3, r3, #6
 800b472:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b474:	bf00      	nop
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	e000ed00 	.word	0xe000ed00

0800b480 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b082      	sub	sp, #8
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b48e:	4618      	mov	r0, r3
 800b490:	f7fa fa83 	bl	800599a <USBD_LL_Resume>
}
 800b494:	bf00      	nop
 800b496:	3708      	adds	r7, #8
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4ae:	78fa      	ldrb	r2, [r7, #3]
 800b4b0:	4611      	mov	r1, r2
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7fa fadb 	bl	8005a6e <USBD_LL_IsoOUTIncomplete>
}
 800b4b8:	bf00      	nop
 800b4ba:	3708      	adds	r7, #8
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}

0800b4c0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4d2:	78fa      	ldrb	r2, [r7, #3]
 800b4d4:	4611      	mov	r1, r2
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7fa fa97 	bl	8005a0a <USBD_LL_IsoINIncomplete>
}
 800b4dc:	bf00      	nop
 800b4de:	3708      	adds	r7, #8
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b082      	sub	sp, #8
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7fa faed 	bl	8005ad2 <USBD_LL_DevConnected>
}
 800b4f8:	bf00      	nop
 800b4fa:	3708      	adds	r7, #8
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd80      	pop	{r7, pc}

0800b500 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b082      	sub	sp, #8
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b50e:	4618      	mov	r0, r3
 800b510:	f7fa faea 	bl	8005ae8 <USBD_LL_DevDisconnected>
}
 800b514:	bf00      	nop
 800b516:	3708      	adds	r7, #8
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	2b01      	cmp	r3, #1
 800b52a:	d140      	bne.n	800b5ae <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800b52c:	4a22      	ldr	r2, [pc, #136]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a20      	ldr	r2, [pc, #128]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b538:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800b53c:	4b1e      	ldr	r3, [pc, #120]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b53e:	4a1f      	ldr	r2, [pc, #124]	; (800b5bc <USBD_LL_Init+0xa0>)
 800b540:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800b542:	4b1d      	ldr	r3, [pc, #116]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b544:	2206      	movs	r2, #6
 800b546:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800b548:	4b1b      	ldr	r3, [pc, #108]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b54a:	2202      	movs	r2, #2
 800b54c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800b54e:	4b1a      	ldr	r3, [pc, #104]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b550:	2200      	movs	r2, #0
 800b552:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800b554:	4b18      	ldr	r3, [pc, #96]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b556:	2202      	movs	r2, #2
 800b558:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
 800b55a:	4b17      	ldr	r3, [pc, #92]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b55c:	2201      	movs	r2, #1
 800b55e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800b560:	4b15      	ldr	r3, [pc, #84]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b562:	2200      	movs	r2, #0
 800b564:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800b566:	4b14      	ldr	r3, [pc, #80]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b568:	2200      	movs	r2, #0
 800b56a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800b56c:	4b12      	ldr	r3, [pc, #72]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b56e:	2200      	movs	r2, #0
 800b570:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800b572:	4b11      	ldr	r3, [pc, #68]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b574:	2200      	movs	r2, #0
 800b576:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800b578:	4b0f      	ldr	r3, [pc, #60]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b57a:	2200      	movs	r2, #0
 800b57c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800b57e:	480e      	ldr	r0, [pc, #56]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b580:	f7f5 ff15 	bl	80013ae <HAL_PCD_Init>
 800b584:	4603      	mov	r3, r0
 800b586:	2b00      	cmp	r3, #0
 800b588:	d001      	beq.n	800b58e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800b58a:	f7f5 fad1 	bl	8000b30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800b58e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b592:	4809      	ldr	r0, [pc, #36]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b594:	f7f7 f96b 	bl	800286e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800b598:	2280      	movs	r2, #128	; 0x80
 800b59a:	2100      	movs	r1, #0
 800b59c:	4806      	ldr	r0, [pc, #24]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b59e:	f7f7 f91f 	bl	80027e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800b5a2:	f44f 72ba 	mov.w	r2, #372	; 0x174
 800b5a6:	2101      	movs	r1, #1
 800b5a8:	4803      	ldr	r0, [pc, #12]	; (800b5b8 <USBD_LL_Init+0x9c>)
 800b5aa:	f7f7 f919 	bl	80027e0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b5ae:	2300      	movs	r3, #0
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	3708      	adds	r7, #8
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}
 800b5b8:	2000a55c 	.word	0x2000a55c
 800b5bc:	40040000 	.word	0x40040000

0800b5c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7f6 f806 	bl	80015e8 <HAL_PCD_Start>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5e0:	7bfb      	ldrb	r3, [r7, #15]
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f000 f942 	bl	800b86c <USBD_Get_USB_Status>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3710      	adds	r7, #16
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}

0800b5f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b5f6:	b580      	push	{r7, lr}
 800b5f8:	b084      	sub	sp, #16
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	6078      	str	r0, [r7, #4]
 800b5fe:	4608      	mov	r0, r1
 800b600:	4611      	mov	r1, r2
 800b602:	461a      	mov	r2, r3
 800b604:	4603      	mov	r3, r0
 800b606:	70fb      	strb	r3, [r7, #3]
 800b608:	460b      	mov	r3, r1
 800b60a:	70bb      	strb	r3, [r7, #2]
 800b60c:	4613      	mov	r3, r2
 800b60e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b610:	2300      	movs	r3, #0
 800b612:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b614:	2300      	movs	r3, #0
 800b616:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b61e:	78bb      	ldrb	r3, [r7, #2]
 800b620:	883a      	ldrh	r2, [r7, #0]
 800b622:	78f9      	ldrb	r1, [r7, #3]
 800b624:	f7f6 fcd7 	bl	8001fd6 <HAL_PCD_EP_Open>
 800b628:	4603      	mov	r3, r0
 800b62a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b62c:	7bfb      	ldrb	r3, [r7, #15]
 800b62e:	4618      	mov	r0, r3
 800b630:	f000 f91c 	bl	800b86c <USBD_Get_USB_Status>
 800b634:	4603      	mov	r3, r0
 800b636:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b638:	7bbb      	ldrb	r3, [r7, #14]
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3710      	adds	r7, #16
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}

0800b642 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b642:	b580      	push	{r7, lr}
 800b644:	b084      	sub	sp, #16
 800b646:	af00      	add	r7, sp, #0
 800b648:	6078      	str	r0, [r7, #4]
 800b64a:	460b      	mov	r3, r1
 800b64c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b64e:	2300      	movs	r3, #0
 800b650:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b652:	2300      	movs	r3, #0
 800b654:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b65c:	78fa      	ldrb	r2, [r7, #3]
 800b65e:	4611      	mov	r1, r2
 800b660:	4618      	mov	r0, r3
 800b662:	f7f6 fd20 	bl	80020a6 <HAL_PCD_EP_Close>
 800b666:	4603      	mov	r3, r0
 800b668:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b66a:	7bfb      	ldrb	r3, [r7, #15]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f000 f8fd 	bl	800b86c <USBD_Get_USB_Status>
 800b672:	4603      	mov	r3, r0
 800b674:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b676:	7bbb      	ldrb	r3, [r7, #14]
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3710      	adds	r7, #16
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b084      	sub	sp, #16
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
 800b688:	460b      	mov	r3, r1
 800b68a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b68c:	2300      	movs	r3, #0
 800b68e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b690:	2300      	movs	r3, #0
 800b692:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b69a:	78fa      	ldrb	r2, [r7, #3]
 800b69c:	4611      	mov	r1, r2
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f7f6 fdf8 	bl	8002294 <HAL_PCD_EP_SetStall>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f000 f8de 	bl	800b86c <USBD_Get_USB_Status>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3710      	adds	r7, #16
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}

0800b6be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b084      	sub	sp, #16
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	6078      	str	r0, [r7, #4]
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b6d8:	78fa      	ldrb	r2, [r7, #3]
 800b6da:	4611      	mov	r1, r2
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f7f6 fe3d 	bl	800235c <HAL_PCD_EP_ClrStall>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6e6:	7bfb      	ldrb	r3, [r7, #15]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f000 f8bf 	bl	800b86c <USBD_Get_USB_Status>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3710      	adds	r7, #16
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}

0800b6fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	460b      	mov	r3, r1
 800b706:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b70e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b710:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b714:	2b00      	cmp	r3, #0
 800b716:	da0b      	bge.n	800b730 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b718:	78fb      	ldrb	r3, [r7, #3]
 800b71a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b71e:	68f9      	ldr	r1, [r7, #12]
 800b720:	4613      	mov	r3, r2
 800b722:	00db      	lsls	r3, r3, #3
 800b724:	4413      	add	r3, r2
 800b726:	009b      	lsls	r3, r3, #2
 800b728:	440b      	add	r3, r1
 800b72a:	333e      	adds	r3, #62	; 0x3e
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	e00b      	b.n	800b748 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b730:	78fb      	ldrb	r3, [r7, #3]
 800b732:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b736:	68f9      	ldr	r1, [r7, #12]
 800b738:	4613      	mov	r3, r2
 800b73a:	00db      	lsls	r3, r3, #3
 800b73c:	4413      	add	r3, r2
 800b73e:	009b      	lsls	r3, r3, #2
 800b740:	440b      	add	r3, r1
 800b742:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b746:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3714      	adds	r7, #20
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	460b      	mov	r3, r1
 800b75e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b760:	2300      	movs	r3, #0
 800b762:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b764:	2300      	movs	r3, #0
 800b766:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b76e:	78fa      	ldrb	r2, [r7, #3]
 800b770:	4611      	mov	r1, r2
 800b772:	4618      	mov	r0, r3
 800b774:	f7f6 fc0a 	bl	8001f8c <HAL_PCD_SetAddress>
 800b778:	4603      	mov	r3, r0
 800b77a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b77c:	7bfb      	ldrb	r3, [r7, #15]
 800b77e:	4618      	mov	r0, r3
 800b780:	f000 f874 	bl	800b86c <USBD_Get_USB_Status>
 800b784:	4603      	mov	r3, r0
 800b786:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b788:	7bbb      	ldrb	r3, [r7, #14]
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3710      	adds	r7, #16
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}

0800b792 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b792:	b580      	push	{r7, lr}
 800b794:	b086      	sub	sp, #24
 800b796:	af00      	add	r7, sp, #0
 800b798:	60f8      	str	r0, [r7, #12]
 800b79a:	607a      	str	r2, [r7, #4]
 800b79c:	603b      	str	r3, [r7, #0]
 800b79e:	460b      	mov	r3, r1
 800b7a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b7b0:	7af9      	ldrb	r1, [r7, #11]
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	687a      	ldr	r2, [r7, #4]
 800b7b6:	f7f6 fd23 	bl	8002200 <HAL_PCD_EP_Transmit>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7be:	7dfb      	ldrb	r3, [r7, #23]
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f000 f853 	bl	800b86c <USBD_Get_USB_Status>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b7ca:	7dbb      	ldrb	r3, [r7, #22]
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3718      	adds	r7, #24
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}

0800b7d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b086      	sub	sp, #24
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	607a      	str	r2, [r7, #4]
 800b7de:	603b      	str	r3, [r7, #0]
 800b7e0:	460b      	mov	r3, r1
 800b7e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b7f2:	7af9      	ldrb	r1, [r7, #11]
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	687a      	ldr	r2, [r7, #4]
 800b7f8:	f7f6 fc9f 	bl	800213a <HAL_PCD_EP_Receive>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b800:	7dfb      	ldrb	r3, [r7, #23]
 800b802:	4618      	mov	r0, r3
 800b804:	f000 f832 	bl	800b86c <USBD_Get_USB_Status>
 800b808:	4603      	mov	r3, r0
 800b80a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b80c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3718      	adds	r7, #24
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}

0800b816 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b082      	sub	sp, #8
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
 800b81e:	460b      	mov	r3, r1
 800b820:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b828:	78fa      	ldrb	r2, [r7, #3]
 800b82a:	4611      	mov	r1, r2
 800b82c:	4618      	mov	r0, r3
 800b82e:	f7f6 fccf 	bl	80021d0 <HAL_PCD_EP_GetRxCount>
 800b832:	4603      	mov	r3, r0
}
 800b834:	4618      	mov	r0, r3
 800b836:	3708      	adds	r7, #8
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b83c:	b480      	push	{r7}
 800b83e:	b083      	sub	sp, #12
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b844:	4b03      	ldr	r3, [pc, #12]	; (800b854 <USBD_static_malloc+0x18>)
}
 800b846:	4618      	mov	r0, r3
 800b848:	370c      	adds	r7, #12
 800b84a:	46bd      	mov	sp, r7
 800b84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b850:	4770      	bx	lr
 800b852:	bf00      	nop
 800b854:	2000aa68 	.word	0x2000aa68

0800b858 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]

}
 800b860:	bf00      	nop
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr

0800b86c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b085      	sub	sp, #20
 800b870:	af00      	add	r7, sp, #0
 800b872:	4603      	mov	r3, r0
 800b874:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b876:	2300      	movs	r3, #0
 800b878:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b87a:	79fb      	ldrb	r3, [r7, #7]
 800b87c:	2b03      	cmp	r3, #3
 800b87e:	d817      	bhi.n	800b8b0 <USBD_Get_USB_Status+0x44>
 800b880:	a201      	add	r2, pc, #4	; (adr r2, 800b888 <USBD_Get_USB_Status+0x1c>)
 800b882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b886:	bf00      	nop
 800b888:	0800b899 	.word	0x0800b899
 800b88c:	0800b89f 	.word	0x0800b89f
 800b890:	0800b8a5 	.word	0x0800b8a5
 800b894:	0800b8ab 	.word	0x0800b8ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b898:	2300      	movs	r3, #0
 800b89a:	73fb      	strb	r3, [r7, #15]
    break;
 800b89c:	e00b      	b.n	800b8b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b89e:	2303      	movs	r3, #3
 800b8a0:	73fb      	strb	r3, [r7, #15]
    break;
 800b8a2:	e008      	b.n	800b8b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	73fb      	strb	r3, [r7, #15]
    break;
 800b8a8:	e005      	b.n	800b8b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b8aa:	2303      	movs	r3, #3
 800b8ac:	73fb      	strb	r3, [r7, #15]
    break;
 800b8ae:	e002      	b.n	800b8b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b8b0:	2303      	movs	r3, #3
 800b8b2:	73fb      	strb	r3, [r7, #15]
    break;
 800b8b4:	bf00      	nop
  }
  return usb_status;
 800b8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3714      	adds	r7, #20
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr

0800b8c4 <__errno>:
 800b8c4:	4b01      	ldr	r3, [pc, #4]	; (800b8cc <__errno+0x8>)
 800b8c6:	6818      	ldr	r0, [r3, #0]
 800b8c8:	4770      	bx	lr
 800b8ca:	bf00      	nop
 800b8cc:	2000010c 	.word	0x2000010c

0800b8d0 <__libc_init_array>:
 800b8d0:	b570      	push	{r4, r5, r6, lr}
 800b8d2:	4d0d      	ldr	r5, [pc, #52]	; (800b908 <__libc_init_array+0x38>)
 800b8d4:	4c0d      	ldr	r4, [pc, #52]	; (800b90c <__libc_init_array+0x3c>)
 800b8d6:	1b64      	subs	r4, r4, r5
 800b8d8:	10a4      	asrs	r4, r4, #2
 800b8da:	2600      	movs	r6, #0
 800b8dc:	42a6      	cmp	r6, r4
 800b8de:	d109      	bne.n	800b8f4 <__libc_init_array+0x24>
 800b8e0:	4d0b      	ldr	r5, [pc, #44]	; (800b910 <__libc_init_array+0x40>)
 800b8e2:	4c0c      	ldr	r4, [pc, #48]	; (800b914 <__libc_init_array+0x44>)
 800b8e4:	f000 fd28 	bl	800c338 <_init>
 800b8e8:	1b64      	subs	r4, r4, r5
 800b8ea:	10a4      	asrs	r4, r4, #2
 800b8ec:	2600      	movs	r6, #0
 800b8ee:	42a6      	cmp	r6, r4
 800b8f0:	d105      	bne.n	800b8fe <__libc_init_array+0x2e>
 800b8f2:	bd70      	pop	{r4, r5, r6, pc}
 800b8f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8f8:	4798      	blx	r3
 800b8fa:	3601      	adds	r6, #1
 800b8fc:	e7ee      	b.n	800b8dc <__libc_init_array+0xc>
 800b8fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800b902:	4798      	blx	r3
 800b904:	3601      	adds	r6, #1
 800b906:	e7f2      	b.n	800b8ee <__libc_init_array+0x1e>
 800b908:	0800c66c 	.word	0x0800c66c
 800b90c:	0800c66c 	.word	0x0800c66c
 800b910:	0800c66c 	.word	0x0800c66c
 800b914:	0800c670 	.word	0x0800c670

0800b918 <__retarget_lock_acquire_recursive>:
 800b918:	4770      	bx	lr

0800b91a <__retarget_lock_release_recursive>:
 800b91a:	4770      	bx	lr

0800b91c <memcpy>:
 800b91c:	440a      	add	r2, r1
 800b91e:	4291      	cmp	r1, r2
 800b920:	f100 33ff 	add.w	r3, r0, #4294967295
 800b924:	d100      	bne.n	800b928 <memcpy+0xc>
 800b926:	4770      	bx	lr
 800b928:	b510      	push	{r4, lr}
 800b92a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b92e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b932:	4291      	cmp	r1, r2
 800b934:	d1f9      	bne.n	800b92a <memcpy+0xe>
 800b936:	bd10      	pop	{r4, pc}

0800b938 <memset>:
 800b938:	4402      	add	r2, r0
 800b93a:	4603      	mov	r3, r0
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d100      	bne.n	800b942 <memset+0xa>
 800b940:	4770      	bx	lr
 800b942:	f803 1b01 	strb.w	r1, [r3], #1
 800b946:	e7f9      	b.n	800b93c <memset+0x4>

0800b948 <sbrk_aligned>:
 800b948:	b570      	push	{r4, r5, r6, lr}
 800b94a:	4e0e      	ldr	r6, [pc, #56]	; (800b984 <sbrk_aligned+0x3c>)
 800b94c:	460c      	mov	r4, r1
 800b94e:	6831      	ldr	r1, [r6, #0]
 800b950:	4605      	mov	r5, r0
 800b952:	b911      	cbnz	r1, 800b95a <sbrk_aligned+0x12>
 800b954:	f000 f8f6 	bl	800bb44 <_sbrk_r>
 800b958:	6030      	str	r0, [r6, #0]
 800b95a:	4621      	mov	r1, r4
 800b95c:	4628      	mov	r0, r5
 800b95e:	f000 f8f1 	bl	800bb44 <_sbrk_r>
 800b962:	1c43      	adds	r3, r0, #1
 800b964:	d00a      	beq.n	800b97c <sbrk_aligned+0x34>
 800b966:	1cc4      	adds	r4, r0, #3
 800b968:	f024 0403 	bic.w	r4, r4, #3
 800b96c:	42a0      	cmp	r0, r4
 800b96e:	d007      	beq.n	800b980 <sbrk_aligned+0x38>
 800b970:	1a21      	subs	r1, r4, r0
 800b972:	4628      	mov	r0, r5
 800b974:	f000 f8e6 	bl	800bb44 <_sbrk_r>
 800b978:	3001      	adds	r0, #1
 800b97a:	d101      	bne.n	800b980 <sbrk_aligned+0x38>
 800b97c:	f04f 34ff 	mov.w	r4, #4294967295
 800b980:	4620      	mov	r0, r4
 800b982:	bd70      	pop	{r4, r5, r6, pc}
 800b984:	2000ac90 	.word	0x2000ac90

0800b988 <_malloc_r>:
 800b988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b98c:	1ccd      	adds	r5, r1, #3
 800b98e:	f025 0503 	bic.w	r5, r5, #3
 800b992:	3508      	adds	r5, #8
 800b994:	2d0c      	cmp	r5, #12
 800b996:	bf38      	it	cc
 800b998:	250c      	movcc	r5, #12
 800b99a:	2d00      	cmp	r5, #0
 800b99c:	4607      	mov	r7, r0
 800b99e:	db01      	blt.n	800b9a4 <_malloc_r+0x1c>
 800b9a0:	42a9      	cmp	r1, r5
 800b9a2:	d905      	bls.n	800b9b0 <_malloc_r+0x28>
 800b9a4:	230c      	movs	r3, #12
 800b9a6:	603b      	str	r3, [r7, #0]
 800b9a8:	2600      	movs	r6, #0
 800b9aa:	4630      	mov	r0, r6
 800b9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9b0:	4e2e      	ldr	r6, [pc, #184]	; (800ba6c <_malloc_r+0xe4>)
 800b9b2:	f000 f927 	bl	800bc04 <__malloc_lock>
 800b9b6:	6833      	ldr	r3, [r6, #0]
 800b9b8:	461c      	mov	r4, r3
 800b9ba:	bb34      	cbnz	r4, 800ba0a <_malloc_r+0x82>
 800b9bc:	4629      	mov	r1, r5
 800b9be:	4638      	mov	r0, r7
 800b9c0:	f7ff ffc2 	bl	800b948 <sbrk_aligned>
 800b9c4:	1c43      	adds	r3, r0, #1
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	d14d      	bne.n	800ba66 <_malloc_r+0xde>
 800b9ca:	6834      	ldr	r4, [r6, #0]
 800b9cc:	4626      	mov	r6, r4
 800b9ce:	2e00      	cmp	r6, #0
 800b9d0:	d140      	bne.n	800ba54 <_malloc_r+0xcc>
 800b9d2:	6823      	ldr	r3, [r4, #0]
 800b9d4:	4631      	mov	r1, r6
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	eb04 0803 	add.w	r8, r4, r3
 800b9dc:	f000 f8b2 	bl	800bb44 <_sbrk_r>
 800b9e0:	4580      	cmp	r8, r0
 800b9e2:	d13a      	bne.n	800ba5a <_malloc_r+0xd2>
 800b9e4:	6821      	ldr	r1, [r4, #0]
 800b9e6:	3503      	adds	r5, #3
 800b9e8:	1a6d      	subs	r5, r5, r1
 800b9ea:	f025 0503 	bic.w	r5, r5, #3
 800b9ee:	3508      	adds	r5, #8
 800b9f0:	2d0c      	cmp	r5, #12
 800b9f2:	bf38      	it	cc
 800b9f4:	250c      	movcc	r5, #12
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	4638      	mov	r0, r7
 800b9fa:	f7ff ffa5 	bl	800b948 <sbrk_aligned>
 800b9fe:	3001      	adds	r0, #1
 800ba00:	d02b      	beq.n	800ba5a <_malloc_r+0xd2>
 800ba02:	6823      	ldr	r3, [r4, #0]
 800ba04:	442b      	add	r3, r5
 800ba06:	6023      	str	r3, [r4, #0]
 800ba08:	e00e      	b.n	800ba28 <_malloc_r+0xa0>
 800ba0a:	6822      	ldr	r2, [r4, #0]
 800ba0c:	1b52      	subs	r2, r2, r5
 800ba0e:	d41e      	bmi.n	800ba4e <_malloc_r+0xc6>
 800ba10:	2a0b      	cmp	r2, #11
 800ba12:	d916      	bls.n	800ba42 <_malloc_r+0xba>
 800ba14:	1961      	adds	r1, r4, r5
 800ba16:	42a3      	cmp	r3, r4
 800ba18:	6025      	str	r5, [r4, #0]
 800ba1a:	bf18      	it	ne
 800ba1c:	6059      	strne	r1, [r3, #4]
 800ba1e:	6863      	ldr	r3, [r4, #4]
 800ba20:	bf08      	it	eq
 800ba22:	6031      	streq	r1, [r6, #0]
 800ba24:	5162      	str	r2, [r4, r5]
 800ba26:	604b      	str	r3, [r1, #4]
 800ba28:	4638      	mov	r0, r7
 800ba2a:	f104 060b 	add.w	r6, r4, #11
 800ba2e:	f000 f8ef 	bl	800bc10 <__malloc_unlock>
 800ba32:	f026 0607 	bic.w	r6, r6, #7
 800ba36:	1d23      	adds	r3, r4, #4
 800ba38:	1af2      	subs	r2, r6, r3
 800ba3a:	d0b6      	beq.n	800b9aa <_malloc_r+0x22>
 800ba3c:	1b9b      	subs	r3, r3, r6
 800ba3e:	50a3      	str	r3, [r4, r2]
 800ba40:	e7b3      	b.n	800b9aa <_malloc_r+0x22>
 800ba42:	6862      	ldr	r2, [r4, #4]
 800ba44:	42a3      	cmp	r3, r4
 800ba46:	bf0c      	ite	eq
 800ba48:	6032      	streq	r2, [r6, #0]
 800ba4a:	605a      	strne	r2, [r3, #4]
 800ba4c:	e7ec      	b.n	800ba28 <_malloc_r+0xa0>
 800ba4e:	4623      	mov	r3, r4
 800ba50:	6864      	ldr	r4, [r4, #4]
 800ba52:	e7b2      	b.n	800b9ba <_malloc_r+0x32>
 800ba54:	4634      	mov	r4, r6
 800ba56:	6876      	ldr	r6, [r6, #4]
 800ba58:	e7b9      	b.n	800b9ce <_malloc_r+0x46>
 800ba5a:	230c      	movs	r3, #12
 800ba5c:	603b      	str	r3, [r7, #0]
 800ba5e:	4638      	mov	r0, r7
 800ba60:	f000 f8d6 	bl	800bc10 <__malloc_unlock>
 800ba64:	e7a1      	b.n	800b9aa <_malloc_r+0x22>
 800ba66:	6025      	str	r5, [r4, #0]
 800ba68:	e7de      	b.n	800ba28 <_malloc_r+0xa0>
 800ba6a:	bf00      	nop
 800ba6c:	2000ac8c 	.word	0x2000ac8c

0800ba70 <cleanup_glue>:
 800ba70:	b538      	push	{r3, r4, r5, lr}
 800ba72:	460c      	mov	r4, r1
 800ba74:	6809      	ldr	r1, [r1, #0]
 800ba76:	4605      	mov	r5, r0
 800ba78:	b109      	cbz	r1, 800ba7e <cleanup_glue+0xe>
 800ba7a:	f7ff fff9 	bl	800ba70 <cleanup_glue>
 800ba7e:	4621      	mov	r1, r4
 800ba80:	4628      	mov	r0, r5
 800ba82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba86:	f000 b8c9 	b.w	800bc1c <_free_r>
	...

0800ba8c <_reclaim_reent>:
 800ba8c:	4b2c      	ldr	r3, [pc, #176]	; (800bb40 <_reclaim_reent+0xb4>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	4283      	cmp	r3, r0
 800ba92:	b570      	push	{r4, r5, r6, lr}
 800ba94:	4604      	mov	r4, r0
 800ba96:	d051      	beq.n	800bb3c <_reclaim_reent+0xb0>
 800ba98:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ba9a:	b143      	cbz	r3, 800baae <_reclaim_reent+0x22>
 800ba9c:	68db      	ldr	r3, [r3, #12]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d14a      	bne.n	800bb38 <_reclaim_reent+0xac>
 800baa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800baa4:	6819      	ldr	r1, [r3, #0]
 800baa6:	b111      	cbz	r1, 800baae <_reclaim_reent+0x22>
 800baa8:	4620      	mov	r0, r4
 800baaa:	f000 f8b7 	bl	800bc1c <_free_r>
 800baae:	6961      	ldr	r1, [r4, #20]
 800bab0:	b111      	cbz	r1, 800bab8 <_reclaim_reent+0x2c>
 800bab2:	4620      	mov	r0, r4
 800bab4:	f000 f8b2 	bl	800bc1c <_free_r>
 800bab8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800baba:	b111      	cbz	r1, 800bac2 <_reclaim_reent+0x36>
 800babc:	4620      	mov	r0, r4
 800babe:	f000 f8ad 	bl	800bc1c <_free_r>
 800bac2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bac4:	b111      	cbz	r1, 800bacc <_reclaim_reent+0x40>
 800bac6:	4620      	mov	r0, r4
 800bac8:	f000 f8a8 	bl	800bc1c <_free_r>
 800bacc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bace:	b111      	cbz	r1, 800bad6 <_reclaim_reent+0x4a>
 800bad0:	4620      	mov	r0, r4
 800bad2:	f000 f8a3 	bl	800bc1c <_free_r>
 800bad6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bad8:	b111      	cbz	r1, 800bae0 <_reclaim_reent+0x54>
 800bada:	4620      	mov	r0, r4
 800badc:	f000 f89e 	bl	800bc1c <_free_r>
 800bae0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bae2:	b111      	cbz	r1, 800baea <_reclaim_reent+0x5e>
 800bae4:	4620      	mov	r0, r4
 800bae6:	f000 f899 	bl	800bc1c <_free_r>
 800baea:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800baec:	b111      	cbz	r1, 800baf4 <_reclaim_reent+0x68>
 800baee:	4620      	mov	r0, r4
 800baf0:	f000 f894 	bl	800bc1c <_free_r>
 800baf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800baf6:	b111      	cbz	r1, 800bafe <_reclaim_reent+0x72>
 800baf8:	4620      	mov	r0, r4
 800bafa:	f000 f88f 	bl	800bc1c <_free_r>
 800bafe:	69a3      	ldr	r3, [r4, #24]
 800bb00:	b1e3      	cbz	r3, 800bb3c <_reclaim_reent+0xb0>
 800bb02:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bb04:	4620      	mov	r0, r4
 800bb06:	4798      	blx	r3
 800bb08:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bb0a:	b1b9      	cbz	r1, 800bb3c <_reclaim_reent+0xb0>
 800bb0c:	4620      	mov	r0, r4
 800bb0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bb12:	f7ff bfad 	b.w	800ba70 <cleanup_glue>
 800bb16:	5949      	ldr	r1, [r1, r5]
 800bb18:	b941      	cbnz	r1, 800bb2c <_reclaim_reent+0xa0>
 800bb1a:	3504      	adds	r5, #4
 800bb1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb1e:	2d80      	cmp	r5, #128	; 0x80
 800bb20:	68d9      	ldr	r1, [r3, #12]
 800bb22:	d1f8      	bne.n	800bb16 <_reclaim_reent+0x8a>
 800bb24:	4620      	mov	r0, r4
 800bb26:	f000 f879 	bl	800bc1c <_free_r>
 800bb2a:	e7ba      	b.n	800baa2 <_reclaim_reent+0x16>
 800bb2c:	680e      	ldr	r6, [r1, #0]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f000 f874 	bl	800bc1c <_free_r>
 800bb34:	4631      	mov	r1, r6
 800bb36:	e7ef      	b.n	800bb18 <_reclaim_reent+0x8c>
 800bb38:	2500      	movs	r5, #0
 800bb3a:	e7ef      	b.n	800bb1c <_reclaim_reent+0x90>
 800bb3c:	bd70      	pop	{r4, r5, r6, pc}
 800bb3e:	bf00      	nop
 800bb40:	2000010c 	.word	0x2000010c

0800bb44 <_sbrk_r>:
 800bb44:	b538      	push	{r3, r4, r5, lr}
 800bb46:	4d06      	ldr	r5, [pc, #24]	; (800bb60 <_sbrk_r+0x1c>)
 800bb48:	2300      	movs	r3, #0
 800bb4a:	4604      	mov	r4, r0
 800bb4c:	4608      	mov	r0, r1
 800bb4e:	602b      	str	r3, [r5, #0]
 800bb50:	f7f5 f84e 	bl	8000bf0 <_sbrk>
 800bb54:	1c43      	adds	r3, r0, #1
 800bb56:	d102      	bne.n	800bb5e <_sbrk_r+0x1a>
 800bb58:	682b      	ldr	r3, [r5, #0]
 800bb5a:	b103      	cbz	r3, 800bb5e <_sbrk_r+0x1a>
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	bd38      	pop	{r3, r4, r5, pc}
 800bb60:	2000ac94 	.word	0x2000ac94

0800bb64 <siprintf>:
 800bb64:	b40e      	push	{r1, r2, r3}
 800bb66:	b500      	push	{lr}
 800bb68:	b09c      	sub	sp, #112	; 0x70
 800bb6a:	ab1d      	add	r3, sp, #116	; 0x74
 800bb6c:	9002      	str	r0, [sp, #8]
 800bb6e:	9006      	str	r0, [sp, #24]
 800bb70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb74:	4809      	ldr	r0, [pc, #36]	; (800bb9c <siprintf+0x38>)
 800bb76:	9107      	str	r1, [sp, #28]
 800bb78:	9104      	str	r1, [sp, #16]
 800bb7a:	4909      	ldr	r1, [pc, #36]	; (800bba0 <siprintf+0x3c>)
 800bb7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb80:	9105      	str	r1, [sp, #20]
 800bb82:	6800      	ldr	r0, [r0, #0]
 800bb84:	9301      	str	r3, [sp, #4]
 800bb86:	a902      	add	r1, sp, #8
 800bb88:	f000 f8f0 	bl	800bd6c <_svfiprintf_r>
 800bb8c:	9b02      	ldr	r3, [sp, #8]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	701a      	strb	r2, [r3, #0]
 800bb92:	b01c      	add	sp, #112	; 0x70
 800bb94:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb98:	b003      	add	sp, #12
 800bb9a:	4770      	bx	lr
 800bb9c:	2000010c 	.word	0x2000010c
 800bba0:	ffff0208 	.word	0xffff0208

0800bba4 <strcpy>:
 800bba4:	4603      	mov	r3, r0
 800bba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbaa:	f803 2b01 	strb.w	r2, [r3], #1
 800bbae:	2a00      	cmp	r2, #0
 800bbb0:	d1f9      	bne.n	800bba6 <strcpy+0x2>
 800bbb2:	4770      	bx	lr

0800bbb4 <strncmp>:
 800bbb4:	b510      	push	{r4, lr}
 800bbb6:	b17a      	cbz	r2, 800bbd8 <strncmp+0x24>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	3901      	subs	r1, #1
 800bbbc:	1884      	adds	r4, r0, r2
 800bbbe:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bbc2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bbc6:	4290      	cmp	r0, r2
 800bbc8:	d101      	bne.n	800bbce <strncmp+0x1a>
 800bbca:	42a3      	cmp	r3, r4
 800bbcc:	d101      	bne.n	800bbd2 <strncmp+0x1e>
 800bbce:	1a80      	subs	r0, r0, r2
 800bbd0:	bd10      	pop	{r4, pc}
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	d1f3      	bne.n	800bbbe <strncmp+0xa>
 800bbd6:	e7fa      	b.n	800bbce <strncmp+0x1a>
 800bbd8:	4610      	mov	r0, r2
 800bbda:	e7f9      	b.n	800bbd0 <strncmp+0x1c>

0800bbdc <strncpy>:
 800bbdc:	b510      	push	{r4, lr}
 800bbde:	3901      	subs	r1, #1
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	b132      	cbz	r2, 800bbf2 <strncpy+0x16>
 800bbe4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bbe8:	f803 4b01 	strb.w	r4, [r3], #1
 800bbec:	3a01      	subs	r2, #1
 800bbee:	2c00      	cmp	r4, #0
 800bbf0:	d1f7      	bne.n	800bbe2 <strncpy+0x6>
 800bbf2:	441a      	add	r2, r3
 800bbf4:	2100      	movs	r1, #0
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d100      	bne.n	800bbfc <strncpy+0x20>
 800bbfa:	bd10      	pop	{r4, pc}
 800bbfc:	f803 1b01 	strb.w	r1, [r3], #1
 800bc00:	e7f9      	b.n	800bbf6 <strncpy+0x1a>
	...

0800bc04 <__malloc_lock>:
 800bc04:	4801      	ldr	r0, [pc, #4]	; (800bc0c <__malloc_lock+0x8>)
 800bc06:	f7ff be87 	b.w	800b918 <__retarget_lock_acquire_recursive>
 800bc0a:	bf00      	nop
 800bc0c:	2000ac88 	.word	0x2000ac88

0800bc10 <__malloc_unlock>:
 800bc10:	4801      	ldr	r0, [pc, #4]	; (800bc18 <__malloc_unlock+0x8>)
 800bc12:	f7ff be82 	b.w	800b91a <__retarget_lock_release_recursive>
 800bc16:	bf00      	nop
 800bc18:	2000ac88 	.word	0x2000ac88

0800bc1c <_free_r>:
 800bc1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc1e:	2900      	cmp	r1, #0
 800bc20:	d044      	beq.n	800bcac <_free_r+0x90>
 800bc22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc26:	9001      	str	r0, [sp, #4]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	f1a1 0404 	sub.w	r4, r1, #4
 800bc2e:	bfb8      	it	lt
 800bc30:	18e4      	addlt	r4, r4, r3
 800bc32:	f7ff ffe7 	bl	800bc04 <__malloc_lock>
 800bc36:	4a1e      	ldr	r2, [pc, #120]	; (800bcb0 <_free_r+0x94>)
 800bc38:	9801      	ldr	r0, [sp, #4]
 800bc3a:	6813      	ldr	r3, [r2, #0]
 800bc3c:	b933      	cbnz	r3, 800bc4c <_free_r+0x30>
 800bc3e:	6063      	str	r3, [r4, #4]
 800bc40:	6014      	str	r4, [r2, #0]
 800bc42:	b003      	add	sp, #12
 800bc44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc48:	f7ff bfe2 	b.w	800bc10 <__malloc_unlock>
 800bc4c:	42a3      	cmp	r3, r4
 800bc4e:	d908      	bls.n	800bc62 <_free_r+0x46>
 800bc50:	6825      	ldr	r5, [r4, #0]
 800bc52:	1961      	adds	r1, r4, r5
 800bc54:	428b      	cmp	r3, r1
 800bc56:	bf01      	itttt	eq
 800bc58:	6819      	ldreq	r1, [r3, #0]
 800bc5a:	685b      	ldreq	r3, [r3, #4]
 800bc5c:	1949      	addeq	r1, r1, r5
 800bc5e:	6021      	streq	r1, [r4, #0]
 800bc60:	e7ed      	b.n	800bc3e <_free_r+0x22>
 800bc62:	461a      	mov	r2, r3
 800bc64:	685b      	ldr	r3, [r3, #4]
 800bc66:	b10b      	cbz	r3, 800bc6c <_free_r+0x50>
 800bc68:	42a3      	cmp	r3, r4
 800bc6a:	d9fa      	bls.n	800bc62 <_free_r+0x46>
 800bc6c:	6811      	ldr	r1, [r2, #0]
 800bc6e:	1855      	adds	r5, r2, r1
 800bc70:	42a5      	cmp	r5, r4
 800bc72:	d10b      	bne.n	800bc8c <_free_r+0x70>
 800bc74:	6824      	ldr	r4, [r4, #0]
 800bc76:	4421      	add	r1, r4
 800bc78:	1854      	adds	r4, r2, r1
 800bc7a:	42a3      	cmp	r3, r4
 800bc7c:	6011      	str	r1, [r2, #0]
 800bc7e:	d1e0      	bne.n	800bc42 <_free_r+0x26>
 800bc80:	681c      	ldr	r4, [r3, #0]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	6053      	str	r3, [r2, #4]
 800bc86:	4421      	add	r1, r4
 800bc88:	6011      	str	r1, [r2, #0]
 800bc8a:	e7da      	b.n	800bc42 <_free_r+0x26>
 800bc8c:	d902      	bls.n	800bc94 <_free_r+0x78>
 800bc8e:	230c      	movs	r3, #12
 800bc90:	6003      	str	r3, [r0, #0]
 800bc92:	e7d6      	b.n	800bc42 <_free_r+0x26>
 800bc94:	6825      	ldr	r5, [r4, #0]
 800bc96:	1961      	adds	r1, r4, r5
 800bc98:	428b      	cmp	r3, r1
 800bc9a:	bf04      	itt	eq
 800bc9c:	6819      	ldreq	r1, [r3, #0]
 800bc9e:	685b      	ldreq	r3, [r3, #4]
 800bca0:	6063      	str	r3, [r4, #4]
 800bca2:	bf04      	itt	eq
 800bca4:	1949      	addeq	r1, r1, r5
 800bca6:	6021      	streq	r1, [r4, #0]
 800bca8:	6054      	str	r4, [r2, #4]
 800bcaa:	e7ca      	b.n	800bc42 <_free_r+0x26>
 800bcac:	b003      	add	sp, #12
 800bcae:	bd30      	pop	{r4, r5, pc}
 800bcb0:	2000ac8c 	.word	0x2000ac8c

0800bcb4 <__ssputs_r>:
 800bcb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcb8:	688e      	ldr	r6, [r1, #8]
 800bcba:	429e      	cmp	r6, r3
 800bcbc:	4682      	mov	sl, r0
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	4690      	mov	r8, r2
 800bcc2:	461f      	mov	r7, r3
 800bcc4:	d838      	bhi.n	800bd38 <__ssputs_r+0x84>
 800bcc6:	898a      	ldrh	r2, [r1, #12]
 800bcc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bccc:	d032      	beq.n	800bd34 <__ssputs_r+0x80>
 800bcce:	6825      	ldr	r5, [r4, #0]
 800bcd0:	6909      	ldr	r1, [r1, #16]
 800bcd2:	eba5 0901 	sub.w	r9, r5, r1
 800bcd6:	6965      	ldr	r5, [r4, #20]
 800bcd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bcdc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bce0:	3301      	adds	r3, #1
 800bce2:	444b      	add	r3, r9
 800bce4:	106d      	asrs	r5, r5, #1
 800bce6:	429d      	cmp	r5, r3
 800bce8:	bf38      	it	cc
 800bcea:	461d      	movcc	r5, r3
 800bcec:	0553      	lsls	r3, r2, #21
 800bcee:	d531      	bpl.n	800bd54 <__ssputs_r+0xa0>
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	f7ff fe49 	bl	800b988 <_malloc_r>
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	b950      	cbnz	r0, 800bd10 <__ssputs_r+0x5c>
 800bcfa:	230c      	movs	r3, #12
 800bcfc:	f8ca 3000 	str.w	r3, [sl]
 800bd00:	89a3      	ldrh	r3, [r4, #12]
 800bd02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd06:	81a3      	strh	r3, [r4, #12]
 800bd08:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd10:	6921      	ldr	r1, [r4, #16]
 800bd12:	464a      	mov	r2, r9
 800bd14:	f7ff fe02 	bl	800b91c <memcpy>
 800bd18:	89a3      	ldrh	r3, [r4, #12]
 800bd1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd22:	81a3      	strh	r3, [r4, #12]
 800bd24:	6126      	str	r6, [r4, #16]
 800bd26:	6165      	str	r5, [r4, #20]
 800bd28:	444e      	add	r6, r9
 800bd2a:	eba5 0509 	sub.w	r5, r5, r9
 800bd2e:	6026      	str	r6, [r4, #0]
 800bd30:	60a5      	str	r5, [r4, #8]
 800bd32:	463e      	mov	r6, r7
 800bd34:	42be      	cmp	r6, r7
 800bd36:	d900      	bls.n	800bd3a <__ssputs_r+0x86>
 800bd38:	463e      	mov	r6, r7
 800bd3a:	6820      	ldr	r0, [r4, #0]
 800bd3c:	4632      	mov	r2, r6
 800bd3e:	4641      	mov	r1, r8
 800bd40:	f000 faa8 	bl	800c294 <memmove>
 800bd44:	68a3      	ldr	r3, [r4, #8]
 800bd46:	1b9b      	subs	r3, r3, r6
 800bd48:	60a3      	str	r3, [r4, #8]
 800bd4a:	6823      	ldr	r3, [r4, #0]
 800bd4c:	4433      	add	r3, r6
 800bd4e:	6023      	str	r3, [r4, #0]
 800bd50:	2000      	movs	r0, #0
 800bd52:	e7db      	b.n	800bd0c <__ssputs_r+0x58>
 800bd54:	462a      	mov	r2, r5
 800bd56:	f000 fab7 	bl	800c2c8 <_realloc_r>
 800bd5a:	4606      	mov	r6, r0
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	d1e1      	bne.n	800bd24 <__ssputs_r+0x70>
 800bd60:	6921      	ldr	r1, [r4, #16]
 800bd62:	4650      	mov	r0, sl
 800bd64:	f7ff ff5a 	bl	800bc1c <_free_r>
 800bd68:	e7c7      	b.n	800bcfa <__ssputs_r+0x46>
	...

0800bd6c <_svfiprintf_r>:
 800bd6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd70:	4698      	mov	r8, r3
 800bd72:	898b      	ldrh	r3, [r1, #12]
 800bd74:	061b      	lsls	r3, r3, #24
 800bd76:	b09d      	sub	sp, #116	; 0x74
 800bd78:	4607      	mov	r7, r0
 800bd7a:	460d      	mov	r5, r1
 800bd7c:	4614      	mov	r4, r2
 800bd7e:	d50e      	bpl.n	800bd9e <_svfiprintf_r+0x32>
 800bd80:	690b      	ldr	r3, [r1, #16]
 800bd82:	b963      	cbnz	r3, 800bd9e <_svfiprintf_r+0x32>
 800bd84:	2140      	movs	r1, #64	; 0x40
 800bd86:	f7ff fdff 	bl	800b988 <_malloc_r>
 800bd8a:	6028      	str	r0, [r5, #0]
 800bd8c:	6128      	str	r0, [r5, #16]
 800bd8e:	b920      	cbnz	r0, 800bd9a <_svfiprintf_r+0x2e>
 800bd90:	230c      	movs	r3, #12
 800bd92:	603b      	str	r3, [r7, #0]
 800bd94:	f04f 30ff 	mov.w	r0, #4294967295
 800bd98:	e0d1      	b.n	800bf3e <_svfiprintf_r+0x1d2>
 800bd9a:	2340      	movs	r3, #64	; 0x40
 800bd9c:	616b      	str	r3, [r5, #20]
 800bd9e:	2300      	movs	r3, #0
 800bda0:	9309      	str	r3, [sp, #36]	; 0x24
 800bda2:	2320      	movs	r3, #32
 800bda4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bda8:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdac:	2330      	movs	r3, #48	; 0x30
 800bdae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bf58 <_svfiprintf_r+0x1ec>
 800bdb2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdb6:	f04f 0901 	mov.w	r9, #1
 800bdba:	4623      	mov	r3, r4
 800bdbc:	469a      	mov	sl, r3
 800bdbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdc2:	b10a      	cbz	r2, 800bdc8 <_svfiprintf_r+0x5c>
 800bdc4:	2a25      	cmp	r2, #37	; 0x25
 800bdc6:	d1f9      	bne.n	800bdbc <_svfiprintf_r+0x50>
 800bdc8:	ebba 0b04 	subs.w	fp, sl, r4
 800bdcc:	d00b      	beq.n	800bde6 <_svfiprintf_r+0x7a>
 800bdce:	465b      	mov	r3, fp
 800bdd0:	4622      	mov	r2, r4
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	4638      	mov	r0, r7
 800bdd6:	f7ff ff6d 	bl	800bcb4 <__ssputs_r>
 800bdda:	3001      	adds	r0, #1
 800bddc:	f000 80aa 	beq.w	800bf34 <_svfiprintf_r+0x1c8>
 800bde0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bde2:	445a      	add	r2, fp
 800bde4:	9209      	str	r2, [sp, #36]	; 0x24
 800bde6:	f89a 3000 	ldrb.w	r3, [sl]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f000 80a2 	beq.w	800bf34 <_svfiprintf_r+0x1c8>
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	f04f 32ff 	mov.w	r2, #4294967295
 800bdf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdfa:	f10a 0a01 	add.w	sl, sl, #1
 800bdfe:	9304      	str	r3, [sp, #16]
 800be00:	9307      	str	r3, [sp, #28]
 800be02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be06:	931a      	str	r3, [sp, #104]	; 0x68
 800be08:	4654      	mov	r4, sl
 800be0a:	2205      	movs	r2, #5
 800be0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be10:	4851      	ldr	r0, [pc, #324]	; (800bf58 <_svfiprintf_r+0x1ec>)
 800be12:	f7f4 f9f5 	bl	8000200 <memchr>
 800be16:	9a04      	ldr	r2, [sp, #16]
 800be18:	b9d8      	cbnz	r0, 800be52 <_svfiprintf_r+0xe6>
 800be1a:	06d0      	lsls	r0, r2, #27
 800be1c:	bf44      	itt	mi
 800be1e:	2320      	movmi	r3, #32
 800be20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be24:	0711      	lsls	r1, r2, #28
 800be26:	bf44      	itt	mi
 800be28:	232b      	movmi	r3, #43	; 0x2b
 800be2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be2e:	f89a 3000 	ldrb.w	r3, [sl]
 800be32:	2b2a      	cmp	r3, #42	; 0x2a
 800be34:	d015      	beq.n	800be62 <_svfiprintf_r+0xf6>
 800be36:	9a07      	ldr	r2, [sp, #28]
 800be38:	4654      	mov	r4, sl
 800be3a:	2000      	movs	r0, #0
 800be3c:	f04f 0c0a 	mov.w	ip, #10
 800be40:	4621      	mov	r1, r4
 800be42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be46:	3b30      	subs	r3, #48	; 0x30
 800be48:	2b09      	cmp	r3, #9
 800be4a:	d94e      	bls.n	800beea <_svfiprintf_r+0x17e>
 800be4c:	b1b0      	cbz	r0, 800be7c <_svfiprintf_r+0x110>
 800be4e:	9207      	str	r2, [sp, #28]
 800be50:	e014      	b.n	800be7c <_svfiprintf_r+0x110>
 800be52:	eba0 0308 	sub.w	r3, r0, r8
 800be56:	fa09 f303 	lsl.w	r3, r9, r3
 800be5a:	4313      	orrs	r3, r2
 800be5c:	9304      	str	r3, [sp, #16]
 800be5e:	46a2      	mov	sl, r4
 800be60:	e7d2      	b.n	800be08 <_svfiprintf_r+0x9c>
 800be62:	9b03      	ldr	r3, [sp, #12]
 800be64:	1d19      	adds	r1, r3, #4
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	9103      	str	r1, [sp, #12]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	bfbb      	ittet	lt
 800be6e:	425b      	neglt	r3, r3
 800be70:	f042 0202 	orrlt.w	r2, r2, #2
 800be74:	9307      	strge	r3, [sp, #28]
 800be76:	9307      	strlt	r3, [sp, #28]
 800be78:	bfb8      	it	lt
 800be7a:	9204      	strlt	r2, [sp, #16]
 800be7c:	7823      	ldrb	r3, [r4, #0]
 800be7e:	2b2e      	cmp	r3, #46	; 0x2e
 800be80:	d10c      	bne.n	800be9c <_svfiprintf_r+0x130>
 800be82:	7863      	ldrb	r3, [r4, #1]
 800be84:	2b2a      	cmp	r3, #42	; 0x2a
 800be86:	d135      	bne.n	800bef4 <_svfiprintf_r+0x188>
 800be88:	9b03      	ldr	r3, [sp, #12]
 800be8a:	1d1a      	adds	r2, r3, #4
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	9203      	str	r2, [sp, #12]
 800be90:	2b00      	cmp	r3, #0
 800be92:	bfb8      	it	lt
 800be94:	f04f 33ff 	movlt.w	r3, #4294967295
 800be98:	3402      	adds	r4, #2
 800be9a:	9305      	str	r3, [sp, #20]
 800be9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bf68 <_svfiprintf_r+0x1fc>
 800bea0:	7821      	ldrb	r1, [r4, #0]
 800bea2:	2203      	movs	r2, #3
 800bea4:	4650      	mov	r0, sl
 800bea6:	f7f4 f9ab 	bl	8000200 <memchr>
 800beaa:	b140      	cbz	r0, 800bebe <_svfiprintf_r+0x152>
 800beac:	2340      	movs	r3, #64	; 0x40
 800beae:	eba0 000a 	sub.w	r0, r0, sl
 800beb2:	fa03 f000 	lsl.w	r0, r3, r0
 800beb6:	9b04      	ldr	r3, [sp, #16]
 800beb8:	4303      	orrs	r3, r0
 800beba:	3401      	adds	r4, #1
 800bebc:	9304      	str	r3, [sp, #16]
 800bebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bec2:	4826      	ldr	r0, [pc, #152]	; (800bf5c <_svfiprintf_r+0x1f0>)
 800bec4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bec8:	2206      	movs	r2, #6
 800beca:	f7f4 f999 	bl	8000200 <memchr>
 800bece:	2800      	cmp	r0, #0
 800bed0:	d038      	beq.n	800bf44 <_svfiprintf_r+0x1d8>
 800bed2:	4b23      	ldr	r3, [pc, #140]	; (800bf60 <_svfiprintf_r+0x1f4>)
 800bed4:	bb1b      	cbnz	r3, 800bf1e <_svfiprintf_r+0x1b2>
 800bed6:	9b03      	ldr	r3, [sp, #12]
 800bed8:	3307      	adds	r3, #7
 800beda:	f023 0307 	bic.w	r3, r3, #7
 800bede:	3308      	adds	r3, #8
 800bee0:	9303      	str	r3, [sp, #12]
 800bee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bee4:	4433      	add	r3, r6
 800bee6:	9309      	str	r3, [sp, #36]	; 0x24
 800bee8:	e767      	b.n	800bdba <_svfiprintf_r+0x4e>
 800beea:	fb0c 3202 	mla	r2, ip, r2, r3
 800beee:	460c      	mov	r4, r1
 800bef0:	2001      	movs	r0, #1
 800bef2:	e7a5      	b.n	800be40 <_svfiprintf_r+0xd4>
 800bef4:	2300      	movs	r3, #0
 800bef6:	3401      	adds	r4, #1
 800bef8:	9305      	str	r3, [sp, #20]
 800befa:	4619      	mov	r1, r3
 800befc:	f04f 0c0a 	mov.w	ip, #10
 800bf00:	4620      	mov	r0, r4
 800bf02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf06:	3a30      	subs	r2, #48	; 0x30
 800bf08:	2a09      	cmp	r2, #9
 800bf0a:	d903      	bls.n	800bf14 <_svfiprintf_r+0x1a8>
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d0c5      	beq.n	800be9c <_svfiprintf_r+0x130>
 800bf10:	9105      	str	r1, [sp, #20]
 800bf12:	e7c3      	b.n	800be9c <_svfiprintf_r+0x130>
 800bf14:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf18:	4604      	mov	r4, r0
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e7f0      	b.n	800bf00 <_svfiprintf_r+0x194>
 800bf1e:	ab03      	add	r3, sp, #12
 800bf20:	9300      	str	r3, [sp, #0]
 800bf22:	462a      	mov	r2, r5
 800bf24:	4b0f      	ldr	r3, [pc, #60]	; (800bf64 <_svfiprintf_r+0x1f8>)
 800bf26:	a904      	add	r1, sp, #16
 800bf28:	4638      	mov	r0, r7
 800bf2a:	f3af 8000 	nop.w
 800bf2e:	1c42      	adds	r2, r0, #1
 800bf30:	4606      	mov	r6, r0
 800bf32:	d1d6      	bne.n	800bee2 <_svfiprintf_r+0x176>
 800bf34:	89ab      	ldrh	r3, [r5, #12]
 800bf36:	065b      	lsls	r3, r3, #25
 800bf38:	f53f af2c 	bmi.w	800bd94 <_svfiprintf_r+0x28>
 800bf3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf3e:	b01d      	add	sp, #116	; 0x74
 800bf40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf44:	ab03      	add	r3, sp, #12
 800bf46:	9300      	str	r3, [sp, #0]
 800bf48:	462a      	mov	r2, r5
 800bf4a:	4b06      	ldr	r3, [pc, #24]	; (800bf64 <_svfiprintf_r+0x1f8>)
 800bf4c:	a904      	add	r1, sp, #16
 800bf4e:	4638      	mov	r0, r7
 800bf50:	f000 f87a 	bl	800c048 <_printf_i>
 800bf54:	e7eb      	b.n	800bf2e <_svfiprintf_r+0x1c2>
 800bf56:	bf00      	nop
 800bf58:	0800c630 	.word	0x0800c630
 800bf5c:	0800c63a 	.word	0x0800c63a
 800bf60:	00000000 	.word	0x00000000
 800bf64:	0800bcb5 	.word	0x0800bcb5
 800bf68:	0800c636 	.word	0x0800c636

0800bf6c <_printf_common>:
 800bf6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf70:	4616      	mov	r6, r2
 800bf72:	4699      	mov	r9, r3
 800bf74:	688a      	ldr	r2, [r1, #8]
 800bf76:	690b      	ldr	r3, [r1, #16]
 800bf78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	bfb8      	it	lt
 800bf80:	4613      	movlt	r3, r2
 800bf82:	6033      	str	r3, [r6, #0]
 800bf84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf88:	4607      	mov	r7, r0
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	b10a      	cbz	r2, 800bf92 <_printf_common+0x26>
 800bf8e:	3301      	adds	r3, #1
 800bf90:	6033      	str	r3, [r6, #0]
 800bf92:	6823      	ldr	r3, [r4, #0]
 800bf94:	0699      	lsls	r1, r3, #26
 800bf96:	bf42      	ittt	mi
 800bf98:	6833      	ldrmi	r3, [r6, #0]
 800bf9a:	3302      	addmi	r3, #2
 800bf9c:	6033      	strmi	r3, [r6, #0]
 800bf9e:	6825      	ldr	r5, [r4, #0]
 800bfa0:	f015 0506 	ands.w	r5, r5, #6
 800bfa4:	d106      	bne.n	800bfb4 <_printf_common+0x48>
 800bfa6:	f104 0a19 	add.w	sl, r4, #25
 800bfaa:	68e3      	ldr	r3, [r4, #12]
 800bfac:	6832      	ldr	r2, [r6, #0]
 800bfae:	1a9b      	subs	r3, r3, r2
 800bfb0:	42ab      	cmp	r3, r5
 800bfb2:	dc26      	bgt.n	800c002 <_printf_common+0x96>
 800bfb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bfb8:	1e13      	subs	r3, r2, #0
 800bfba:	6822      	ldr	r2, [r4, #0]
 800bfbc:	bf18      	it	ne
 800bfbe:	2301      	movne	r3, #1
 800bfc0:	0692      	lsls	r2, r2, #26
 800bfc2:	d42b      	bmi.n	800c01c <_printf_common+0xb0>
 800bfc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bfc8:	4649      	mov	r1, r9
 800bfca:	4638      	mov	r0, r7
 800bfcc:	47c0      	blx	r8
 800bfce:	3001      	adds	r0, #1
 800bfd0:	d01e      	beq.n	800c010 <_printf_common+0xa4>
 800bfd2:	6823      	ldr	r3, [r4, #0]
 800bfd4:	68e5      	ldr	r5, [r4, #12]
 800bfd6:	6832      	ldr	r2, [r6, #0]
 800bfd8:	f003 0306 	and.w	r3, r3, #6
 800bfdc:	2b04      	cmp	r3, #4
 800bfde:	bf08      	it	eq
 800bfe0:	1aad      	subeq	r5, r5, r2
 800bfe2:	68a3      	ldr	r3, [r4, #8]
 800bfe4:	6922      	ldr	r2, [r4, #16]
 800bfe6:	bf0c      	ite	eq
 800bfe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfec:	2500      	movne	r5, #0
 800bfee:	4293      	cmp	r3, r2
 800bff0:	bfc4      	itt	gt
 800bff2:	1a9b      	subgt	r3, r3, r2
 800bff4:	18ed      	addgt	r5, r5, r3
 800bff6:	2600      	movs	r6, #0
 800bff8:	341a      	adds	r4, #26
 800bffa:	42b5      	cmp	r5, r6
 800bffc:	d11a      	bne.n	800c034 <_printf_common+0xc8>
 800bffe:	2000      	movs	r0, #0
 800c000:	e008      	b.n	800c014 <_printf_common+0xa8>
 800c002:	2301      	movs	r3, #1
 800c004:	4652      	mov	r2, sl
 800c006:	4649      	mov	r1, r9
 800c008:	4638      	mov	r0, r7
 800c00a:	47c0      	blx	r8
 800c00c:	3001      	adds	r0, #1
 800c00e:	d103      	bne.n	800c018 <_printf_common+0xac>
 800c010:	f04f 30ff 	mov.w	r0, #4294967295
 800c014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c018:	3501      	adds	r5, #1
 800c01a:	e7c6      	b.n	800bfaa <_printf_common+0x3e>
 800c01c:	18e1      	adds	r1, r4, r3
 800c01e:	1c5a      	adds	r2, r3, #1
 800c020:	2030      	movs	r0, #48	; 0x30
 800c022:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c026:	4422      	add	r2, r4
 800c028:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c02c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c030:	3302      	adds	r3, #2
 800c032:	e7c7      	b.n	800bfc4 <_printf_common+0x58>
 800c034:	2301      	movs	r3, #1
 800c036:	4622      	mov	r2, r4
 800c038:	4649      	mov	r1, r9
 800c03a:	4638      	mov	r0, r7
 800c03c:	47c0      	blx	r8
 800c03e:	3001      	adds	r0, #1
 800c040:	d0e6      	beq.n	800c010 <_printf_common+0xa4>
 800c042:	3601      	adds	r6, #1
 800c044:	e7d9      	b.n	800bffa <_printf_common+0x8e>
	...

0800c048 <_printf_i>:
 800c048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c04c:	7e0f      	ldrb	r7, [r1, #24]
 800c04e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c050:	2f78      	cmp	r7, #120	; 0x78
 800c052:	4691      	mov	r9, r2
 800c054:	4680      	mov	r8, r0
 800c056:	460c      	mov	r4, r1
 800c058:	469a      	mov	sl, r3
 800c05a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c05e:	d807      	bhi.n	800c070 <_printf_i+0x28>
 800c060:	2f62      	cmp	r7, #98	; 0x62
 800c062:	d80a      	bhi.n	800c07a <_printf_i+0x32>
 800c064:	2f00      	cmp	r7, #0
 800c066:	f000 80d8 	beq.w	800c21a <_printf_i+0x1d2>
 800c06a:	2f58      	cmp	r7, #88	; 0x58
 800c06c:	f000 80a3 	beq.w	800c1b6 <_printf_i+0x16e>
 800c070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c074:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c078:	e03a      	b.n	800c0f0 <_printf_i+0xa8>
 800c07a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c07e:	2b15      	cmp	r3, #21
 800c080:	d8f6      	bhi.n	800c070 <_printf_i+0x28>
 800c082:	a101      	add	r1, pc, #4	; (adr r1, 800c088 <_printf_i+0x40>)
 800c084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c088:	0800c0e1 	.word	0x0800c0e1
 800c08c:	0800c0f5 	.word	0x0800c0f5
 800c090:	0800c071 	.word	0x0800c071
 800c094:	0800c071 	.word	0x0800c071
 800c098:	0800c071 	.word	0x0800c071
 800c09c:	0800c071 	.word	0x0800c071
 800c0a0:	0800c0f5 	.word	0x0800c0f5
 800c0a4:	0800c071 	.word	0x0800c071
 800c0a8:	0800c071 	.word	0x0800c071
 800c0ac:	0800c071 	.word	0x0800c071
 800c0b0:	0800c071 	.word	0x0800c071
 800c0b4:	0800c201 	.word	0x0800c201
 800c0b8:	0800c125 	.word	0x0800c125
 800c0bc:	0800c1e3 	.word	0x0800c1e3
 800c0c0:	0800c071 	.word	0x0800c071
 800c0c4:	0800c071 	.word	0x0800c071
 800c0c8:	0800c223 	.word	0x0800c223
 800c0cc:	0800c071 	.word	0x0800c071
 800c0d0:	0800c125 	.word	0x0800c125
 800c0d4:	0800c071 	.word	0x0800c071
 800c0d8:	0800c071 	.word	0x0800c071
 800c0dc:	0800c1eb 	.word	0x0800c1eb
 800c0e0:	682b      	ldr	r3, [r5, #0]
 800c0e2:	1d1a      	adds	r2, r3, #4
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	602a      	str	r2, [r5, #0]
 800c0e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	e0a3      	b.n	800c23c <_printf_i+0x1f4>
 800c0f4:	6820      	ldr	r0, [r4, #0]
 800c0f6:	6829      	ldr	r1, [r5, #0]
 800c0f8:	0606      	lsls	r6, r0, #24
 800c0fa:	f101 0304 	add.w	r3, r1, #4
 800c0fe:	d50a      	bpl.n	800c116 <_printf_i+0xce>
 800c100:	680e      	ldr	r6, [r1, #0]
 800c102:	602b      	str	r3, [r5, #0]
 800c104:	2e00      	cmp	r6, #0
 800c106:	da03      	bge.n	800c110 <_printf_i+0xc8>
 800c108:	232d      	movs	r3, #45	; 0x2d
 800c10a:	4276      	negs	r6, r6
 800c10c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c110:	485e      	ldr	r0, [pc, #376]	; (800c28c <_printf_i+0x244>)
 800c112:	230a      	movs	r3, #10
 800c114:	e019      	b.n	800c14a <_printf_i+0x102>
 800c116:	680e      	ldr	r6, [r1, #0]
 800c118:	602b      	str	r3, [r5, #0]
 800c11a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c11e:	bf18      	it	ne
 800c120:	b236      	sxthne	r6, r6
 800c122:	e7ef      	b.n	800c104 <_printf_i+0xbc>
 800c124:	682b      	ldr	r3, [r5, #0]
 800c126:	6820      	ldr	r0, [r4, #0]
 800c128:	1d19      	adds	r1, r3, #4
 800c12a:	6029      	str	r1, [r5, #0]
 800c12c:	0601      	lsls	r1, r0, #24
 800c12e:	d501      	bpl.n	800c134 <_printf_i+0xec>
 800c130:	681e      	ldr	r6, [r3, #0]
 800c132:	e002      	b.n	800c13a <_printf_i+0xf2>
 800c134:	0646      	lsls	r6, r0, #25
 800c136:	d5fb      	bpl.n	800c130 <_printf_i+0xe8>
 800c138:	881e      	ldrh	r6, [r3, #0]
 800c13a:	4854      	ldr	r0, [pc, #336]	; (800c28c <_printf_i+0x244>)
 800c13c:	2f6f      	cmp	r7, #111	; 0x6f
 800c13e:	bf0c      	ite	eq
 800c140:	2308      	moveq	r3, #8
 800c142:	230a      	movne	r3, #10
 800c144:	2100      	movs	r1, #0
 800c146:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c14a:	6865      	ldr	r5, [r4, #4]
 800c14c:	60a5      	str	r5, [r4, #8]
 800c14e:	2d00      	cmp	r5, #0
 800c150:	bfa2      	ittt	ge
 800c152:	6821      	ldrge	r1, [r4, #0]
 800c154:	f021 0104 	bicge.w	r1, r1, #4
 800c158:	6021      	strge	r1, [r4, #0]
 800c15a:	b90e      	cbnz	r6, 800c160 <_printf_i+0x118>
 800c15c:	2d00      	cmp	r5, #0
 800c15e:	d04d      	beq.n	800c1fc <_printf_i+0x1b4>
 800c160:	4615      	mov	r5, r2
 800c162:	fbb6 f1f3 	udiv	r1, r6, r3
 800c166:	fb03 6711 	mls	r7, r3, r1, r6
 800c16a:	5dc7      	ldrb	r7, [r0, r7]
 800c16c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c170:	4637      	mov	r7, r6
 800c172:	42bb      	cmp	r3, r7
 800c174:	460e      	mov	r6, r1
 800c176:	d9f4      	bls.n	800c162 <_printf_i+0x11a>
 800c178:	2b08      	cmp	r3, #8
 800c17a:	d10b      	bne.n	800c194 <_printf_i+0x14c>
 800c17c:	6823      	ldr	r3, [r4, #0]
 800c17e:	07de      	lsls	r6, r3, #31
 800c180:	d508      	bpl.n	800c194 <_printf_i+0x14c>
 800c182:	6923      	ldr	r3, [r4, #16]
 800c184:	6861      	ldr	r1, [r4, #4]
 800c186:	4299      	cmp	r1, r3
 800c188:	bfde      	ittt	le
 800c18a:	2330      	movle	r3, #48	; 0x30
 800c18c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c190:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c194:	1b52      	subs	r2, r2, r5
 800c196:	6122      	str	r2, [r4, #16]
 800c198:	f8cd a000 	str.w	sl, [sp]
 800c19c:	464b      	mov	r3, r9
 800c19e:	aa03      	add	r2, sp, #12
 800c1a0:	4621      	mov	r1, r4
 800c1a2:	4640      	mov	r0, r8
 800c1a4:	f7ff fee2 	bl	800bf6c <_printf_common>
 800c1a8:	3001      	adds	r0, #1
 800c1aa:	d14c      	bne.n	800c246 <_printf_i+0x1fe>
 800c1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c1b0:	b004      	add	sp, #16
 800c1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1b6:	4835      	ldr	r0, [pc, #212]	; (800c28c <_printf_i+0x244>)
 800c1b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c1bc:	6829      	ldr	r1, [r5, #0]
 800c1be:	6823      	ldr	r3, [r4, #0]
 800c1c0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c1c4:	6029      	str	r1, [r5, #0]
 800c1c6:	061d      	lsls	r5, r3, #24
 800c1c8:	d514      	bpl.n	800c1f4 <_printf_i+0x1ac>
 800c1ca:	07df      	lsls	r7, r3, #31
 800c1cc:	bf44      	itt	mi
 800c1ce:	f043 0320 	orrmi.w	r3, r3, #32
 800c1d2:	6023      	strmi	r3, [r4, #0]
 800c1d4:	b91e      	cbnz	r6, 800c1de <_printf_i+0x196>
 800c1d6:	6823      	ldr	r3, [r4, #0]
 800c1d8:	f023 0320 	bic.w	r3, r3, #32
 800c1dc:	6023      	str	r3, [r4, #0]
 800c1de:	2310      	movs	r3, #16
 800c1e0:	e7b0      	b.n	800c144 <_printf_i+0xfc>
 800c1e2:	6823      	ldr	r3, [r4, #0]
 800c1e4:	f043 0320 	orr.w	r3, r3, #32
 800c1e8:	6023      	str	r3, [r4, #0]
 800c1ea:	2378      	movs	r3, #120	; 0x78
 800c1ec:	4828      	ldr	r0, [pc, #160]	; (800c290 <_printf_i+0x248>)
 800c1ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c1f2:	e7e3      	b.n	800c1bc <_printf_i+0x174>
 800c1f4:	0659      	lsls	r1, r3, #25
 800c1f6:	bf48      	it	mi
 800c1f8:	b2b6      	uxthmi	r6, r6
 800c1fa:	e7e6      	b.n	800c1ca <_printf_i+0x182>
 800c1fc:	4615      	mov	r5, r2
 800c1fe:	e7bb      	b.n	800c178 <_printf_i+0x130>
 800c200:	682b      	ldr	r3, [r5, #0]
 800c202:	6826      	ldr	r6, [r4, #0]
 800c204:	6961      	ldr	r1, [r4, #20]
 800c206:	1d18      	adds	r0, r3, #4
 800c208:	6028      	str	r0, [r5, #0]
 800c20a:	0635      	lsls	r5, r6, #24
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	d501      	bpl.n	800c214 <_printf_i+0x1cc>
 800c210:	6019      	str	r1, [r3, #0]
 800c212:	e002      	b.n	800c21a <_printf_i+0x1d2>
 800c214:	0670      	lsls	r0, r6, #25
 800c216:	d5fb      	bpl.n	800c210 <_printf_i+0x1c8>
 800c218:	8019      	strh	r1, [r3, #0]
 800c21a:	2300      	movs	r3, #0
 800c21c:	6123      	str	r3, [r4, #16]
 800c21e:	4615      	mov	r5, r2
 800c220:	e7ba      	b.n	800c198 <_printf_i+0x150>
 800c222:	682b      	ldr	r3, [r5, #0]
 800c224:	1d1a      	adds	r2, r3, #4
 800c226:	602a      	str	r2, [r5, #0]
 800c228:	681d      	ldr	r5, [r3, #0]
 800c22a:	6862      	ldr	r2, [r4, #4]
 800c22c:	2100      	movs	r1, #0
 800c22e:	4628      	mov	r0, r5
 800c230:	f7f3 ffe6 	bl	8000200 <memchr>
 800c234:	b108      	cbz	r0, 800c23a <_printf_i+0x1f2>
 800c236:	1b40      	subs	r0, r0, r5
 800c238:	6060      	str	r0, [r4, #4]
 800c23a:	6863      	ldr	r3, [r4, #4]
 800c23c:	6123      	str	r3, [r4, #16]
 800c23e:	2300      	movs	r3, #0
 800c240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c244:	e7a8      	b.n	800c198 <_printf_i+0x150>
 800c246:	6923      	ldr	r3, [r4, #16]
 800c248:	462a      	mov	r2, r5
 800c24a:	4649      	mov	r1, r9
 800c24c:	4640      	mov	r0, r8
 800c24e:	47d0      	blx	sl
 800c250:	3001      	adds	r0, #1
 800c252:	d0ab      	beq.n	800c1ac <_printf_i+0x164>
 800c254:	6823      	ldr	r3, [r4, #0]
 800c256:	079b      	lsls	r3, r3, #30
 800c258:	d413      	bmi.n	800c282 <_printf_i+0x23a>
 800c25a:	68e0      	ldr	r0, [r4, #12]
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	4298      	cmp	r0, r3
 800c260:	bfb8      	it	lt
 800c262:	4618      	movlt	r0, r3
 800c264:	e7a4      	b.n	800c1b0 <_printf_i+0x168>
 800c266:	2301      	movs	r3, #1
 800c268:	4632      	mov	r2, r6
 800c26a:	4649      	mov	r1, r9
 800c26c:	4640      	mov	r0, r8
 800c26e:	47d0      	blx	sl
 800c270:	3001      	adds	r0, #1
 800c272:	d09b      	beq.n	800c1ac <_printf_i+0x164>
 800c274:	3501      	adds	r5, #1
 800c276:	68e3      	ldr	r3, [r4, #12]
 800c278:	9903      	ldr	r1, [sp, #12]
 800c27a:	1a5b      	subs	r3, r3, r1
 800c27c:	42ab      	cmp	r3, r5
 800c27e:	dcf2      	bgt.n	800c266 <_printf_i+0x21e>
 800c280:	e7eb      	b.n	800c25a <_printf_i+0x212>
 800c282:	2500      	movs	r5, #0
 800c284:	f104 0619 	add.w	r6, r4, #25
 800c288:	e7f5      	b.n	800c276 <_printf_i+0x22e>
 800c28a:	bf00      	nop
 800c28c:	0800c641 	.word	0x0800c641
 800c290:	0800c652 	.word	0x0800c652

0800c294 <memmove>:
 800c294:	4288      	cmp	r0, r1
 800c296:	b510      	push	{r4, lr}
 800c298:	eb01 0402 	add.w	r4, r1, r2
 800c29c:	d902      	bls.n	800c2a4 <memmove+0x10>
 800c29e:	4284      	cmp	r4, r0
 800c2a0:	4623      	mov	r3, r4
 800c2a2:	d807      	bhi.n	800c2b4 <memmove+0x20>
 800c2a4:	1e43      	subs	r3, r0, #1
 800c2a6:	42a1      	cmp	r1, r4
 800c2a8:	d008      	beq.n	800c2bc <memmove+0x28>
 800c2aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2b2:	e7f8      	b.n	800c2a6 <memmove+0x12>
 800c2b4:	4402      	add	r2, r0
 800c2b6:	4601      	mov	r1, r0
 800c2b8:	428a      	cmp	r2, r1
 800c2ba:	d100      	bne.n	800c2be <memmove+0x2a>
 800c2bc:	bd10      	pop	{r4, pc}
 800c2be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2c6:	e7f7      	b.n	800c2b8 <memmove+0x24>

0800c2c8 <_realloc_r>:
 800c2c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2cc:	4680      	mov	r8, r0
 800c2ce:	4614      	mov	r4, r2
 800c2d0:	460e      	mov	r6, r1
 800c2d2:	b921      	cbnz	r1, 800c2de <_realloc_r+0x16>
 800c2d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2d8:	4611      	mov	r1, r2
 800c2da:	f7ff bb55 	b.w	800b988 <_malloc_r>
 800c2de:	b92a      	cbnz	r2, 800c2ec <_realloc_r+0x24>
 800c2e0:	f7ff fc9c 	bl	800bc1c <_free_r>
 800c2e4:	4625      	mov	r5, r4
 800c2e6:	4628      	mov	r0, r5
 800c2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2ec:	f000 f81b 	bl	800c326 <_malloc_usable_size_r>
 800c2f0:	4284      	cmp	r4, r0
 800c2f2:	4607      	mov	r7, r0
 800c2f4:	d802      	bhi.n	800c2fc <_realloc_r+0x34>
 800c2f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c2fa:	d812      	bhi.n	800c322 <_realloc_r+0x5a>
 800c2fc:	4621      	mov	r1, r4
 800c2fe:	4640      	mov	r0, r8
 800c300:	f7ff fb42 	bl	800b988 <_malloc_r>
 800c304:	4605      	mov	r5, r0
 800c306:	2800      	cmp	r0, #0
 800c308:	d0ed      	beq.n	800c2e6 <_realloc_r+0x1e>
 800c30a:	42bc      	cmp	r4, r7
 800c30c:	4622      	mov	r2, r4
 800c30e:	4631      	mov	r1, r6
 800c310:	bf28      	it	cs
 800c312:	463a      	movcs	r2, r7
 800c314:	f7ff fb02 	bl	800b91c <memcpy>
 800c318:	4631      	mov	r1, r6
 800c31a:	4640      	mov	r0, r8
 800c31c:	f7ff fc7e 	bl	800bc1c <_free_r>
 800c320:	e7e1      	b.n	800c2e6 <_realloc_r+0x1e>
 800c322:	4635      	mov	r5, r6
 800c324:	e7df      	b.n	800c2e6 <_realloc_r+0x1e>

0800c326 <_malloc_usable_size_r>:
 800c326:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c32a:	1f18      	subs	r0, r3, #4
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	bfbc      	itt	lt
 800c330:	580b      	ldrlt	r3, [r1, r0]
 800c332:	18c0      	addlt	r0, r0, r3
 800c334:	4770      	bx	lr
	...

0800c338 <_init>:
 800c338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c33a:	bf00      	nop
 800c33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c33e:	bc08      	pop	{r3}
 800c340:	469e      	mov	lr, r3
 800c342:	4770      	bx	lr

0800c344 <_fini>:
 800c344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c346:	bf00      	nop
 800c348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c34a:	bc08      	pop	{r3}
 800c34c:	469e      	mov	lr, r3
 800c34e:	4770      	bx	lr
