// Seed: 2272618783
module module_0 (
    output wire id_0,
    input tri id_1,
    output uwire id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    output uwire id_9,
    input wire id_10,
    output uwire id_11,
    input uwire id_12,
    output uwire id_13,
    input supply0 id_14,
    output wand id_15,
    output tri id_16
);
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input tri id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  always @(id_6, negedge 1 - 1'b0) id_2 = id_6;
  module_0(
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_2,
      id_1,
      id_1,
      id_0,
      id_6,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1
  );
  assign id_1 = 1'b0;
endmodule
