# Tiny Tapeout project information
project:
  title:        "1-bit Full Adder"
  author:       "Suhas M"
  discord:      ""                 # optional
  description:  "Simple Full Adder Using Verilog"
  language:     "Verilog"
  clock_hz:     0                  # no clock needed for combinational logic

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_suhas1403_full_adder"

  # List your project's source files here.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "A"
  ui[1]: "B"
  ui[2]: "Cin"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Sum"
  uo[1]: "Cout"
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins (not used)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
