Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bluelabuser/Desktop/UARTY/BCD_Decoder.v" into library work
Parsing module <BCD_Decoder>.
Analyzing Verilog file "/home/bluelabuser/Desktop/UARTY/Transmit.v" into library work
Parsing module <Transmit>.
Analyzing Verilog file "/home/bluelabuser/Desktop/UARTY/SS_Driver.v" into library work
Parsing module <SS_Driver>.
Analyzing Verilog file "/home/bluelabuser/Desktop/UARTY/Receive.v" into library work
Parsing module <Receive>.
Analyzing Verilog file "/home/bluelabuser/Desktop/UARTY/Delay_Reset.v" into library work
Parsing module <Delay_Reset>.
Analyzing Verilog file "/home/bluelabuser/Desktop/UARTY/UART.v" into library work
Parsing module <UART>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <UART>.

Elaborating module <Transmit>.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/UARTY/Transmit.v" Line 27: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/UARTY/Transmit.v" Line 33: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Delay_Reset>.

Elaborating module <SS_Driver>.

Elaborating module <BCD_Decoder>.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/UARTY/UART.v" Line 37: Size mismatch in connection of port <SegmentDrivers>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <Receive>.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/UARTY/Receive.v" Line 26: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/UARTY/Receive.v" Line 32: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART>.
    Related source file is "/home/bluelabuser/Desktop/UARTY/UART.v".
    Found 1-bit register for signal <start>.
    Found 8-bit register for signal <LED>.
    Found 4-bit register for signal <a>.
    Found 4-bit register for signal <b>.
    Found 4-bit register for signal <c>.
    Found 4-bit register for signal <d>.
    Found 32-bit register for signal <dataString>.
    Found 64x8-bit Read Only RAM for signal <_n0157>
    WARNING:Xst:2404 -  FFs/Latches <data<1:1>> (without init value) have a constant value of 0 in block <UART>.
    WARNING:Xst:2404 -  FFs/Latches <data<1:2>> (without init value) have a constant value of 1 in block <UART>.
    WARNING:Xst:2404 -  FFs/Latches <data<2:3>> (without init value) have a constant value of 0 in block <UART>.
    WARNING:Xst:2404 -  FFs/Latches <data<3:4>> (without init value) have a constant value of 1 in block <UART>.
    WARNING:Xst:2404 -  FFs/Latches <data<4:4>> (without init value) have a constant value of 0 in block <UART>.
    Summary:
	inferred   1 RAM(s).
	inferred  57 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <Transmit>.
    Related source file is "/home/bluelabuser/Desktop/UARTY/Transmit.v".
    Found 1-bit register for signal <busy>.
    Found 10-bit register for signal <DATAFLL>.
    Found 16-bit register for signal <PRSCL>.
    Found 1-bit register for signal <UART_Tx>.
    Found 4-bit register for signal <INDEX>.
    Found 1-bit register for signal <TX_FLG>.
    Found 16-bit adder for signal <PRSCL[15]_GND_2_o_add_6_OUT> created at line 27.
    Found 4-bit adder for signal <INDEX[3]_GND_2_o_add_11_OUT> created at line 33.
    Found 1-bit 10-to-1 multiplexer for signal <INDEX[3]_X_2_o_Mux_9_o> created at line 31.
    Found 16-bit comparator lessequal for signal <PRSCL[15]_GND_2_o_LessThan_6_o> created at line 26
    Found 4-bit comparator lessequal for signal <INDEX[3]_PWR_2_o_LessThan_11_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Transmit> synthesized.

Synthesizing Unit <Delay_Reset>.
    Related source file is "/home/bluelabuser/Desktop/UARTY/Delay_Reset.v".
    Found 23-bit register for signal <Count>.
    Found 1-bit register for signal <Reset>.
    Found 1-bit register for signal <LocalReset>.
    Found 23-bit adder for signal <Count[22]_GND_3_o_add_2_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <Delay_Reset> synthesized.

Synthesizing Unit <SS_Driver>.
    Related source file is "/home/bluelabuser/Desktop/UARTY/SS_Driver.v".
    Found 4-bit register for signal <SegmentDrivers>.
    Found 17-bit register for signal <Count>.
    Found 17-bit adder for signal <Count[16]_GND_4_o_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SS_Driver> synthesized.

Synthesizing Unit <BCD_Decoder>.
    Related source file is "/home/bluelabuser/Desktop/UARTY/BCD_Decoder.v".
    Found 16x7-bit Read Only RAM for signal <SevenSegment>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_Decoder> synthesized.

Synthesizing Unit <Receive>.
    Related source file is "/home/bluelabuser/Desktop/UARTY/Receive.v".
    Found 16-bit register for signal <PRSCL>.
    Found 1-bit register for signal <BUSY>.
    Found 1-bit register for signal <RX_FLG>.
    Found 10-bit register for signal <DATAFLL>.
    Found 8-bit register for signal <DATA>.
    Found 4-bit register for signal <INDEX>.
    Found 16-bit adder for signal <PRSCL[15]_GND_10_o_add_8_OUT> created at line 26.
    Found 4-bit adder for signal <INDEX[3]_GND_10_o_add_12_OUT> created at line 32.
    Found 16-bit comparator lessequal for signal <PRSCL[15]_GND_10_o_LessThan_8_o> created at line 25
    Found 4-bit comparator greater for signal <INDEX[3]_PWR_6_o_LessThan_12_o> created at line 31
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <Receive> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 64x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 23-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 24
 1-bit register                                        : 8
 10-bit register                                       : 2
 16-bit register                                       : 2
 17-bit register                                       : 1
 23-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 7
 8-bit register                                        : 2
# Comparators                                          : 4
 16-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 32
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 20
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <TX_FLG> in Unit <transmit1> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <BUSY> in Unit <Receive1> is equivalent to the following FF/Latch, which will be removed : <RX_FLG> 
WARNING:Xst:1710 - FF/Latch <DATAFLL_0> (without init value) has a constant value of 0 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_1> (without init value) has a constant value of 0 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_2> (without init value) has a constant value of 1 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_3> (without init value) has a constant value of 1 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_4> (without init value) has a constant value of 0 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_5> (without init value) has a constant value of 0 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_6> (without init value) has a constant value of 1 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_7> (without init value) has a constant value of 1 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_8> (without init value) has a constant value of 0 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATAFLL_9> (without init value) has a constant value of 1 in block <transmit1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <BCD_Decoder>.
INFO:Xst:3231 - The small RAM <Mram_SevenSegment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegment>  |          |
    -----------------------------------------------------------------------
Unit <BCD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Delay_Reset>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Delay_Reset> synthesized (advanced).

Synthesizing (advanced) Unit <Receive>.
The following registers are absorbed into counter <PRSCL>: 1 register on signal <PRSCL>.
Unit <Receive> synthesized (advanced).

Synthesizing (advanced) Unit <SS_Driver>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <SS_Driver> synthesized (advanced).

Synthesizing (advanced) Unit <Transmit>.
The following registers are absorbed into counter <PRSCL>: 1 register on signal <PRSCL>.
The following registers are absorbed into counter <INDEX>: 1 register on signal <INDEX>.
Unit <Transmit> synthesized (advanced).

Synthesizing (advanced) Unit <UART>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <DATA> prevents it from being combined with the RAM <Mram__n0157> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dataR<5:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0157> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <UART> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 64x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 16-bit up counter                                     : 2
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 4
 16-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 32
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 20
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DATAFLL_0> (without init value) has a constant value of 0 in block <Transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DATAFLL_9> (without init value) has a constant value of 1 in block <Transmit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <TX_FLG> in Unit <Transmit> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <BUSY> in Unit <Receive> is equivalent to the following FF/Latch, which will be removed : <RX_FLG> 
INFO:Xst:2261 - The FF/Latch <DATAFLL_1> in Unit <Transmit> is equivalent to the following 3 FFs/Latches, which will be removed : <DATAFLL_4> <DATAFLL_5> <DATAFLL_8> 
INFO:Xst:2261 - The FF/Latch <DATAFLL_2> in Unit <Transmit> is equivalent to the following 3 FFs/Latches, which will be removed : <DATAFLL_3> <DATAFLL_6> <DATAFLL_7> 
WARNING:Xst:1710 - FF/Latch <DATAFLL_1> (without init value) has a constant value of 0 in block <Transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DATAFLL_2> (without init value) has a constant value of 1 in block <Transmit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UART> ...

Optimizing unit <Transmit> ...

Optimizing unit <SS_Driver> ...

Optimizing unit <Receive> ...
WARNING:Xst:1710 - FF/Latch <transmit1/PRSCL_15> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmit1/PRSCL_14> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Receive1/PRSCL_15> has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Receive1/PRSCL_14> has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 351
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 64
#      LUT2                        : 24
#      LUT3                        : 24
#      LUT4                        : 19
#      LUT5                        : 19
#      LUT6                        : 62
#      MUXCY                       : 64
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 160
#      FD                          : 33
#      FD_1                        : 32
#      FDE                         : 34
#      FDR                         : 8
#      FDRE                        : 53
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 2
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             160  out of  126800     0%  
 Number of Slice LUTs:                  217  out of  63400     0%  
    Number used as Logic:               217  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    238
   Number with an unused Flip Flop:      78  out of    238    32%  
   Number with an unused LUT:            21  out of    238     8%  
   Number of fully used LUT-FF pairs:   139  out of    238    58%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Receive1/BUSY                      | BUFG                   | 32    |
Clk_100M                           | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.329ns (Maximum Frequency: 429.295MHz)
   Minimum input arrival time before clock: 1.873ns
   Maximum output required time after clock: 4.228ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Receive1/BUSY'
  Clock period: 0.674ns (frequency: 1482.800MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.674ns (Levels of Logic = 0)
  Source:            dataString_3 (FF)
  Destination:       dataString_11 (FF)
  Source Clock:      Receive1/BUSY falling
  Destination Clock: Receive1/BUSY falling

  Data Path: dataString_3 to dataString_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.364   0.302  dataString_3 (dataString_3)
     FD_1:D                    0.008          dataString_11
    ----------------------------------------
    Total                      0.674ns (0.372ns logic, 0.302ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M'
  Clock period: 2.329ns (frequency: 429.295MHz)
  Total number of paths / destination ports: 2434 / 243
-------------------------------------------------------------------------
Delay:               2.329ns (Levels of Logic = 2)
  Source:            Receive1/BUSY (FF)
  Destination:       Receive1/PRSCL_13 (FF)
  Source Clock:      Clk_100M rising
  Destination Clock: Clk_100M rising

  Data Path: Receive1/BUSY to Receive1/PRSCL_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              40   0.361   0.403  Receive1/BUSY (Receive1/BUSY)
     LUT2:I1->O            1   0.097   0.683  Receive1/_n00891 (Receive1/_n00891)
     LUT6:I1->O           14   0.097   0.339  Receive1/_n00896 (Receive1/_n0089)
     FDRE:R                    0.349          Receive1/PRSCL_1
    ----------------------------------------
    Total                      2.329ns (0.904ns logic, 1.425ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_100M'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 3)
  Source:            UART_Rx (PAD)
  Destination:       Receive1/PRSCL_13 (FF)
  Destination Clock: Clk_100M rising

  Data Path: UART_Rx to Receive1/PRSCL_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.430  UART_Rx_IBUF (UART_Rx_IBUF)
     LUT2:I0->O            2   0.097   0.560  Receive1/GND_10_o_GND_10_o_AND_45_o1 (Receive1/GND_10_o_GND_10_o_AND_45_o)
     LUT6:I2->O           14   0.097   0.339  Receive1/_n00896 (Receive1/_n0089)
     FDRE:R                    0.349          Receive1/PRSCL_1
    ----------------------------------------
    Total                      1.873ns (0.544ns logic, 1.329ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_100M'
  Total number of paths / destination ports: 309 / 20
-------------------------------------------------------------------------
Offset:              4.228ns (Levels of Logic = 6)
  Source:            SS_Driver1/SegmentDrivers_1 (FF)
  Destination:       SevenSegment<3> (PAD)
  Source Clock:      Clk_100M rising

  Data Path: SS_Driver1/SegmentDrivers_1 to SevenSegment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.361   0.625  SS_Driver1/SegmentDrivers_1 (SS_Driver1/SegmentDrivers_1)
     LUT4:I0->O            1   0.097   0.693  SS_Driver1/Mmux_SevenSegment421 (SS_Driver1/Mmux_SevenSegment421)
     LUT6:I0->O            4   0.097   0.393  SS_Driver1/Mmux_SevenSegment425 (SS_Driver1/Mmux_SevenSegment42)
     LUT6:I4->O            2   0.097   0.697  SS_Driver1/Mmux_SevenSegment15 (SevenSegment_0_OBUF)
     LUT6:I0->O            1   0.097   0.693  SS_Driver1/Mmux_SevenSegment45_SW0 (N31)
     LUT6:I0->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment45 (SevenSegment_3_OBUF)
     OBUF:I->O                 0.000          SevenSegment_3_OBUF (SevenSegment<3>)
    ----------------------------------------
    Total                      4.228ns (0.846ns logic, 3.382ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    2.329|         |         |         |
Receive1/BUSY  |         |    2.145|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Receive1/BUSY
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |         |         |    0.690|         |
Receive1/BUSY  |         |         |    0.674|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.01 secs
 
--> 


Total memory usage is 507184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    9 (   0 filtered)

