

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Jul  7 10:25:42 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      9.51|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   11|   11|         4|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      3|       0|     156|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      24|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      12|
|Register         |        -|      -|     136|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     136|     193|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+-------+---+----+
    |            Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------------+-----------------------------+---------+-------+---+----+
    |matrixmul_mux_3to1_sel2_8_1_U1  |matrixmul_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |matrixmul_mux_3to1_sel2_8_1_U2  |matrixmul_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |matrixmul_mux_3to1_sel2_8_1_U3  |matrixmul_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    +--------------------------------+-----------------------------+---------+-------+---+----+
    |Total                           |                             |        0|      0|  0|  24|
    +--------------------------------+-----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_10_1_fu_555_p2             |     *    |      1|  0|   0|           8|           8|
    |tmp_10_2_fu_580_p2             |     *    |      1|  0|   0|           8|           8|
    |tmp_6_fu_530_p2                |     *    |      1|  0|   0|           8|           8|
    |i_1_fu_178_p2                  |     +    |      0|  0|   2|           2|           1|
    |indvar_flatten_next_fu_172_p2  |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_218_p2                  |     +    |      0|  0|   2|           2|           1|
    |tmp9_fu_586_p2                 |     +    |      0|  0|   8|          16|          16|
    |tmp_11_2_fu_592_p2             |     +    |      0|  0|   8|          16|          16|
    |b_copy_0_2_2_fu_307_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_4_fu_314_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_5_fu_322_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_7_fu_329_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_fu_299_p3           |  Select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_2_fu_354_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_4_fu_361_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_5_fu_369_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_7_fu_376_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_fu_346_p3           |  Select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_2_fu_401_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_4_fu_408_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_5_fu_416_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_7_fu_423_p3         |  Select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_fu_393_p3           |  Select  |      0|  0|   8|           1|           8|
    |i_mid2_fu_198_p3               |  Select  |      0|  0|   2|           1|           2|
    |j_mid2_fu_190_p3               |  Select  |      0|  0|   2|           1|           1|
    |ap_sig_bdd_77                  |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_166_p2     |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_184_p2             |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp_fu_294_p2              |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_212_p2                |   icmp   |      0|  0|   1|           2|           1|
    |tmp_fu_206_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |ap_sig_bdd_67                  |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      3|  0| 156|          95|         193|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it3   |   1|          2|    1|          2|
    |i_phi_fu_148_p4         |   2|          2|    2|          4|
    |i_reg_144               |   2|          2|    2|          4|
    |indvar_flatten_reg_133  |   4|          2|    4|          8|
    |j_reg_155               |   2|          2|    2|          4|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  12|         14|   12|         26|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a_row_0_fu_66                        |   8|   0|    8|          0|
    |a_row_1_1_fu_70                      |   8|   0|    8|          0|
    |a_row_2_1_fu_74                      |   8|   0|    8|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppstg_j_mid2_reg_688_pp0_it1  |   2|   0|    2|          0|
    |b_copy_0_2_1_fu_86                   |   8|   0|    8|          0|
    |b_copy_0_2_3_fu_78                   |   8|   0|    8|          0|
    |b_copy_0_2_6_fu_82                   |   8|   0|    8|          0|
    |b_copy_1_2_1_fu_98                   |   8|   0|    8|          0|
    |b_copy_1_2_3_fu_90                   |   8|   0|    8|          0|
    |b_copy_1_2_6_fu_94                   |   8|   0|    8|          0|
    |b_copy_2_2_1_fu_110                  |   8|   0|    8|          0|
    |b_copy_2_2_3_fu_102                  |   8|   0|    8|          0|
    |b_copy_2_2_6_fu_106                  |   8|   0|    8|          0|
    |exitcond_flatten_reg_679             |   1|   0|    1|          0|
    |i_mid2_reg_696                       |   2|   0|    2|          0|
    |i_reg_144                            |   2|   0|    2|          0|
    |indvar_flatten_reg_133               |   4|   0|    4|          0|
    |j_mid2_reg_688                       |   2|   0|    2|          0|
    |j_reg_155                            |   2|   0|    2|          0|
    |tmp_11_2_reg_723                     |  16|   0|   16|          0|
    |tmp_3_reg_705                        |   1|   0|    1|          0|
    |tmp_reg_701                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_679             |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 136|   1|  137|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_dout      |  in |   24|   ap_fifo  |       a      |    pointer   |
|a_empty_n   |  in |    1|   ap_fifo  |       a      |    pointer   |
|a_read      | out |    1|   ap_fifo  |       a      |    pointer   |
|b_dout      |  in |   24|   ap_fifo  |       b      |    pointer   |
|b_empty_n   |  in |    1|   ap_fifo  |       b      |    pointer   |
|b_read      | out |    1|   ap_fifo  |       b      |    pointer   |
|res_din     | out |   16|   ap_fifo  |      res     |    pointer   |
|res_full_n  |  in |    1|   ap_fifo  |      res     |    pointer   |
|res_write   | out |    1|   ap_fifo  |      res     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

