DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
]
instances [
(Instance
name "I1"
duLibraryName "TIMER_Vhdl"
duName "Timer_tester"
archName "test"
archFileType 10
elements [
]
mwi 0
uid 655,0
)
(Instance
name "I0"
duLibraryName "TIMER_Vhdl"
duName "Timer"
elements [
]
mwi 0
uid 887,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2004.1"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "<TBD>"
)
(vvPair
variable "HDSDir"
value "<TBD>"
)
(vvPair
variable "SideDataDesignDir"
value "<TBD>"
)
(vvPair
variable "SideDataUserDir"
value "<TBD>"
)
(vvPair
variable "SourceDir"
value "<TBD>"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "<TBD>"
)
(vvPair
variable "d_logical"
value "<TBD>"
)
(vvPair
variable "date"
value "10/03/2019"
)
(vvPair
variable "day"
value "Sun"
)
(vvPair
variable "day_long"
value "Sunday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "timer_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "JSmith"
)
(vvPair
variable "graphical_source_date"
value "10/03/2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "11:24:11"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "JSmith"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "TIMER_Vhdl"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "<TBD>"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "timer_tb"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "<TBD>"
)
(vvPair
variable "p_logical"
value "<TBD>"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:24:11"
)
(vvPair
variable "unit"
value "timer_tb"
)
(vvPair
variable "user"
value "JSmith"
)
(vvPair
variable "version"
value "2004.1"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 233,0
optionalChildren [
*1 (Net
uid 53,0
decl (Decl
n "alarm"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 54,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,3000,33500,3800"
st "SIGNAL alarm : std_logic"
)
)
*2 (Net
uid 61,0
decl (Decl
n "high"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 2,0
)
declText (MLText
uid 62,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,5400,43500,6200"
st "SIGNAL high  : std_logic_vector(3 DOWNTO 0)"
)
)
*3 (Net
uid 69,0
decl (Decl
n "low"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 3,0
)
declText (MLText
uid 70,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,6200,43500,7000"
st "SIGNAL low   : std_logic_vector(3 DOWNTO 0)"
)
)
*4 (Net
uid 77,0
decl (Decl
n "reset"
t "std_logic"
o 6
suid 4,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,7000,33500,7800"
st "SIGNAL reset : std_logic"
)
)
*5 (Net
uid 85,0
decl (Decl
n "start"
t "std_logic"
o 7
suid 5,0
)
declText (MLText
uid 86,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,7800,33500,8600"
st "SIGNAL start : std_logic"
)
)
*6 (Net
uid 93,0
decl (Decl
n "stop"
t "std_logic"
o 8
suid 6,0
)
declText (MLText
uid 94,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,8600,33500,9400"
st "SIGNAL stop  : std_logic"
)
)
*7 (Net
uid 101,0
decl (Decl
n "clk"
t "std_logic"
o 2
suid 7,0
)
declText (MLText
uid 102,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,3800,33500,4600"
st "SIGNAL clk   : std_logic"
)
)
*8 (Net
uid 109,0
decl (Decl
n "d"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 3
suid 8,0
)
declText (MLText
uid 110,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,4600,43500,5400"
st "SIGNAL d     : std_logic_vector(9 DOWNTO 0)"
)
)
*9 (Grouping
uid 190,0
optionalChildren [
*10 (CommentText
uid 192,0
shape (Rectangle
uid 193,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,39000,28000,40000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 194,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,39000,20200,40000"
st "
by frodo on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 195,0
shape (Rectangle
uid 196,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,35000,32000,36000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 197,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,35000,31200,36000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 198,0
shape (Rectangle
uid 199,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,37000,28000,38000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 200,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,37000,18000,38000"
st "
Timer Test Bench
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 201,0
shape (Rectangle
uid 202,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,37000,11000,38000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 203,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,37000,9300,38000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 204,0
shape (Rectangle
uid 205,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,36000,48000,40000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 206,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,36200,47500,38200"
st "
This test bench connects a test stimulus and checker component to the Timer design unit.
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*15 (CommentText
uid 207,0
shape (Rectangle
uid 208,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,35000,48000,36000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 209,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,35000,36600,36000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*16 (CommentText
uid 210,0
shape (Rectangle
uid 211,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,35000,28000,37000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 212,0
va (VaSet
fg "32768,0,0"
)
xt "14250,35500,20750,36500"
st "
Mentor Graphics
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*17 (CommentText
uid 213,0
shape (Rectangle
uid 214,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,38000,11000,39000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 215,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,38000,9300,39000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*18 (CommentText
uid 216,0
shape (Rectangle
uid 217,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,39000,11000,40000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 218,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,39000,9900,40000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*19 (CommentText
uid 219,0
shape (Rectangle
uid 220,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,38000,28000,39000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 221,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,38000,22100,39000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 191,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "7000,35000,48000,40000"
)
oxt "14000,66000,55000,71000"
)
*20 (SaComponent
uid 655,0
optionalChildren [
*21 (CptPort
uid 622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,16625,11000,17375"
)
tg (CPTG
uid 624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 625,0
va (VaSet
font "arial,8,0"
)
xt "12000,16500,14300,17500"
st "alarm"
blo "12000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "alarm"
t "std_logic"
o 1
)
)
)
*22 (CptPort
uid 626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,19625,11000,20375"
)
tg (CPTG
uid 628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 629,0
va (VaSet
font "arial,8,0"
)
xt "12000,19500,16500,20500"
st "high : (3:0)"
blo "12000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "high"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*23 (CptPort
uid 630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,22625,11000,23375"
)
tg (CPTG
uid 632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 633,0
va (VaSet
font "arial,8,0"
)
xt "12000,22500,16100,23500"
st "low : (3:0)"
blo "12000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "low"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
)
)
)
*24 (CptPort
uid 634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,21625,26750,22375"
)
tg (CPTG
uid 636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 637,0
va (VaSet
font "arial,8,0"
)
xt "23700,21500,25000,22500"
st "clk"
ju 2
blo "25000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
*25 (CptPort
uid 638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,23625,26750,24375"
)
tg (CPTG
uid 640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 641,0
va (VaSet
font "arial,8,0"
)
xt "22000,23500,25000,24500"
st "d : (9:0)"
ju 2
blo "25000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "d"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 5
)
)
)
*26 (CptPort
uid 642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,15625,26750,16375"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
font "arial,8,0"
)
xt "22900,15500,25000,16500"
st "reset"
ju 2
blo "25000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_logic"
o 6
)
)
)
*27 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,17625,26750,18375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 649,0
va (VaSet
font "arial,8,0"
)
xt "23100,17500,25000,18500"
st "start"
ju 2
blo "25000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_logic"
o 7
)
)
)
*28 (CptPort
uid 650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,19625,26750,20375"
)
tg (CPTG
uid 652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 653,0
va (VaSet
font "arial,8,0"
)
xt "23200,19500,25000,20500"
st "stop"
ju 2
blo "25000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stop"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 656,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,15000,26000,25000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 657,0
optionalChildren [
*29 (Text
uid 654,0
va (VaSet
font "arial,8,1"
)
xt "16800,21000,18600,22000"
st "test"
blo "16800,21800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 658,0
va (VaSet
font "arial,8,1"
)
xt "16800,18000,22200,19000"
st "TIMER_Vhdl"
blo "16800,18800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 659,0
va (VaSet
font "arial,8,1"
)
xt "16800,19000,22200,20000"
st "Timer_tester"
blo "16800,19800"
tm "CptNameMgr"
)
*32 (Text
uid 660,0
va (VaSet
font "arial,8,1"
)
xt "16800,20000,17800,21000"
st "I1"
blo "16800,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 661,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 662,0
text (MLText
uid 663,0
va (VaSet
font "Courier New,8,0"
)
xt "17500,15000,17500,15000"
)
header ""
)
elements [
]
)
ordering 1
connectByName 1
archName "test"
archType 2
archFileType "VHDL_TEXT"
)
*33 (Panel
uid 850,0
shape (RectFrame
uid 851,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "4000,12000,53000,33000"
)
title (TextAssociate
uid 852,0
ps "TopLeftStrategy"
text (Text
uid 853,0
va (VaSet
font "arial,8,1"
)
xt "5000,13000,19200,14000"
st "Test Bench for VHDL Timer Design"
blo "5000,13800"
tm "PanelText"
)
)
)
*34 (SaComponent
uid 887,0
optionalChildren [
*35 (CptPort
uid 854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,15625,33000,16375"
)
tg (CPTG
uid 856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 857,0
va (VaSet
font "arial,8,0"
)
xt "34000,15500,36100,16500"
st "reset"
blo "34000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 1
)
)
)
*36 (CptPort
uid 858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,17625,33000,18375"
)
tg (CPTG
uid 860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 861,0
va (VaSet
font "arial,8,0"
)
xt "34000,17500,35900,18500"
st "start"
blo "34000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 2
)
)
)
*37 (CptPort
uid 862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,19625,33000,20375"
)
tg (CPTG
uid 864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 865,0
va (VaSet
font "arial,8,0"
)
xt "34000,19500,35800,20500"
st "stop"
blo "34000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "stop"
t "std_logic"
o 3
)
)
)
*38 (CptPort
uid 866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,15625,46750,16375"
)
tg (CPTG
uid 868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 869,0
va (VaSet
font "arial,8,0"
)
xt "42700,15500,45000,16500"
st "alarm"
ju 2
blo "45000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "alarm"
t "std_logic"
o 4
)
)
)
*39 (CptPort
uid 870,0
optionalChildren [
*40 (FFT
pts [
"33750,22000"
"33000,22375"
"33000,21625"
]
uid 874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,21625,33750,22375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,21625,33000,22375"
)
tg (CPTG
uid 872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 873,0
va (VaSet
font "arial,8,0"
)
xt "34000,21500,35300,22500"
st "clk"
blo "34000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
*41 (CptPort
uid 875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,23625,33000,24375"
)
tg (CPTG
uid 877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 878,0
va (VaSet
font "arial,8,0"
)
xt "34000,23500,37000,24500"
st "d : (9:0)"
blo "34000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 4
)
)
)
*42 (CptPort
uid 879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,19625,46750,20375"
)
tg (CPTG
uid 881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
font "arial,8,0"
)
xt "40500,19500,45000,20500"
st "high : (3:0)"
ju 2
blo "45000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "high"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*43 (CptPort
uid 883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,23625,46750,24375"
)
tg (CPTG
uid 885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 886,0
va (VaSet
font "arial,8,0"
)
xt "40900,23500,45000,24500"
st "low : (3:0)"
ju 2
blo "45000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "low"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 888,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,15000,46000,25000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 889,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 890,0
va (VaSet
font "arial,8,1"
)
xt "37400,18000,42800,19000"
st "TIMER_Vhdl"
blo "37400,18800"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 891,0
va (VaSet
font "arial,8,1"
)
xt "37400,19000,39900,20000"
st "Timer"
blo "37400,19800"
tm "CptNameMgr"
)
*46 (Text
uid 892,0
va (VaSet
font "arial,8,1"
)
xt "37400,20000,38400,21000"
st "I0"
blo "37400,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 893,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 894,0
text (MLText
uid 895,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,8000,18000,8000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*47 (Wire
uid 55,0
shape (OrthoPolyLine
uid 56,0
va (VaSet
vasetType 3
)
xt "6000,16000,52000,30000"
pts [
"46750,16000"
"52000,16000"
"52000,30000"
"6000,30000"
"6000,17000"
"10250,17000"
]
)
start &38
end &21
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 59,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60,0
va (VaSet
font "arial,8,0"
)
xt "28000,29000,30300,30000"
st "alarm"
blo "28000,29800"
tm "WireNameMgr"
)
)
on &1
)
*48 (Wire
uid 63,0
shape (OrthoPolyLine
uid 64,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,20000,50000,28000"
pts [
"46750,20000"
"50000,20000"
"50000,28000"
"7000,28000"
"7000,20000"
"10250,20000"
]
)
start &42
end &22
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 67,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68,0
va (VaSet
font "arial,8,0"
)
xt "27000,27000,31500,28000"
st "high : (3:0)"
blo "27000,27800"
tm "WireNameMgr"
)
)
on &2
)
*49 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,23000,48000,26000"
pts [
"46750,24000"
"48000,24000"
"48000,26000"
"8000,26000"
"8000,23000"
"10250,23000"
]
)
start &43
end &23
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "arial,8,0"
)
xt "27000,25000,31100,26000"
st "low : (3:0)"
blo "27000,25800"
tm "WireNameMgr"
)
)
on &3
)
*50 (Wire
uid 760,0
shape (OrthoPolyLine
uid 761,0
va (VaSet
vasetType 3
)
xt "26750,22000,32250,22000"
pts [
"26750,22000"
"32250,22000"
]
)
start &24
end &39
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 765,0
va (VaSet
font "arial,8,0"
)
xt "28000,21000,29300,22000"
st "clk"
blo "28000,21800"
tm "WireNameMgr"
)
)
on &7
)
*51 (Wire
uid 766,0
shape (OrthoPolyLine
uid 767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,24000,32250,24000"
pts [
"26750,24000"
"32250,24000"
]
)
start &25
end &41
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 771,0
va (VaSet
font "arial,8,0"
)
xt "28000,23000,31000,24000"
st "d : (9:0)"
blo "28000,23800"
tm "WireNameMgr"
)
)
on &8
)
*52 (Wire
uid 772,0
shape (OrthoPolyLine
uid 773,0
va (VaSet
vasetType 3
)
xt "26750,16000,32250,16000"
pts [
"26750,16000"
"32250,16000"
]
)
start &26
end &35
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 777,0
va (VaSet
font "arial,8,0"
)
xt "28000,15000,30100,16000"
st "reset"
blo "28000,15800"
tm "WireNameMgr"
)
)
on &4
)
*53 (Wire
uid 778,0
shape (OrthoPolyLine
uid 779,0
va (VaSet
vasetType 3
)
xt "26750,18000,32250,18000"
pts [
"26750,18000"
"32250,18000"
]
)
start &27
end &36
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
font "arial,8,0"
)
xt "28000,17000,29900,18000"
st "start"
blo "28000,17800"
tm "WireNameMgr"
)
)
on &5
)
*54 (Wire
uid 784,0
shape (OrthoPolyLine
uid 785,0
va (VaSet
vasetType 3
)
xt "26750,20000,32250,20000"
pts [
"26750,20000"
"32250,20000"
]
)
start &28
end &37
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
va (VaSet
font "arial,8,0"
)
xt "28000,19000,29800,20000"
st "stop"
blo "28000,19800"
tm "WireNameMgr"
)
)
on &6
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *55 (PackageList
uid 222,0
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 223,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*57 (MLText
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11400,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 225,0
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 226,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*59 (Text
uid 227,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*60 (MLText
uid 228,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*61 (Text
uid 229,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*62 (MLText
uid 230,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*63 (Text
uid 231,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*64 (MLText
uid 232,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "93,79,1209,768"
viewArea "-5400,-2500,62772,44772"
cachedDiagramExtent "0,0,53000,40000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
panelVisible 1
allPanelsVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1084,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*66 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*67 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*69 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*70 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
ttHdlPreview 0
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*72 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*73 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*75 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*76 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*78 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*79 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*81 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*83 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*85 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "18000,0,23400,1000"
st "Declarations"
blo "18000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "18000,1000,20700,2000"
st "Ports:"
blo "18000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "18000,0,21800,1000"
st "Pre User:"
blo "18000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,0,18000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "18000,2000,25100,3000"
st "Diagram Signals:"
blo "18000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "18000,0,22700,1000"
st "Post User:"
blo "18000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,0,18000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 8,0
usingSuid 1
emptyRow *86 (LEmptyRow
)
uid 913,0
optionalChildren [
*87 (RefLabelRowHdr
)
*88 (TitleRowHdr
)
*89 (FilterRowHdr
)
*90 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*91 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*92 (GroupColHdr
tm "GroupColHdrMgr"
)
*93 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*94 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*95 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*96 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*97 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*98 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "alarm"
t "std_logic"
o 1
suid 1,0
)
)
uid 896,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "high"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 2,0
)
)
uid 898,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "low"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 3,0
)
)
uid 900,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_logic"
o 6
suid 4,0
)
)
uid 902,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_logic"
o 7
suid 5,0
)
)
uid 904,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stop"
t "std_logic"
o 8
suid 6,0
)
)
uid 906,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 2
suid 7,0
)
)
uid 908,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "d"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 3
suid 8,0
)
)
uid 910,0
)
]
)
pdm (PhysicalDM
uid 926,0
optionalChildren [
*107 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *108 (MRCItem
litem &86
pos 8
dimension 20
)
uid 928,0
optionalChildren [
*109 (MRCItem
litem &87
pos 0
dimension 20
uid 929,0
)
*110 (MRCItem
litem &88
pos 1
dimension 23
uid 930,0
)
*111 (MRCItem
litem &89
pos 2
hidden 1
dimension 20
uid 931,0
)
*112 (MRCItem
litem &99
pos 0
dimension 20
uid 897,0
)
*113 (MRCItem
litem &100
pos 1
dimension 20
uid 899,0
)
*114 (MRCItem
litem &101
pos 2
dimension 20
uid 901,0
)
*115 (MRCItem
litem &102
pos 3
dimension 20
uid 903,0
)
*116 (MRCItem
litem &103
pos 4
dimension 20
uid 905,0
)
*117 (MRCItem
litem &104
pos 5
dimension 20
uid 907,0
)
*118 (MRCItem
litem &105
pos 6
dimension 20
uid 909,0
)
*119 (MRCItem
litem &106
pos 7
dimension 20
uid 911,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 932,0
optionalChildren [
*120 (MRCItem
litem &90
pos 0
dimension 20
uid 933,0
)
*121 (MRCItem
litem &92
pos 1
dimension 50
uid 934,0
)
*122 (MRCItem
litem &93
pos 2
dimension 100
uid 935,0
)
*123 (MRCItem
litem &94
pos 3
dimension 50
uid 936,0
)
*124 (MRCItem
litem &95
pos 4
dimension 100
uid 937,0
)
*125 (MRCItem
litem &96
pos 5
dimension 100
uid 938,0
)
*126 (MRCItem
litem &97
pos 6
dimension 50
uid 939,0
)
*127 (MRCItem
litem &98
pos 7
dimension 80
uid 940,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 927,0
vaOverrides [
]
)
]
)
uid 912,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *128 (LEmptyRow
)
uid 990,0
optionalChildren [
*129 (RefLabelRowHdr
)
*130 (TitleRowHdr
)
*131 (FilterRowHdr
)
*132 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*133 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*134 (GroupColHdr
tm "GroupColHdrMgr"
)
*135 (NameColHdr
tm "GenericNameColHdrMgr"
)
*136 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*137 (InitColHdr
tm "GenericValueColHdrMgr"
)
*138 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*139 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1002,0
optionalChildren [
*140 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *141 (MRCItem
litem &128
pos 0
dimension 20
)
uid 1004,0
optionalChildren [
*142 (MRCItem
litem &129
pos 0
dimension 20
uid 1005,0
)
*143 (MRCItem
litem &130
pos 1
dimension 23
uid 1006,0
)
*144 (MRCItem
litem &131
pos 2
hidden 1
dimension 20
uid 1007,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1008,0
optionalChildren [
*145 (MRCItem
litem &132
pos 0
dimension 20
uid 1009,0
)
*146 (MRCItem
litem &134
pos 1
dimension 50
uid 1010,0
)
*147 (MRCItem
litem &135
pos 2
dimension 100
uid 1011,0
)
*148 (MRCItem
litem &136
pos 3
dimension 100
uid 1012,0
)
*149 (MRCItem
litem &137
pos 4
dimension 50
uid 1013,0
)
*150 (MRCItem
litem &138
pos 5
dimension 50
uid 1014,0
)
*151 (MRCItem
litem &139
pos 6
dimension 80
uid 1015,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1003,0
vaOverrides [
]
)
]
)
uid 989,0
type 1
)
activeModelName "BlockDiag"
)
