C:/Users/jcamp/OneDrive/Documents/GitHub/sdram-fpga/sdram_IS42S16320F-7TL_SDRAM.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/jcamp/OneDrive/Documents/GitHub/sdram-fpga/sdram_IS42S16320F-7TL_SDRAM.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity IS42S16320F_7TL_SDRAM
-- Compiling architecture arch of IS42S16320F_7TL_SDRAM

} {} {}} C:/Users/jcamp/OneDrive/Documents/GitHub/sdram-fpga/Test/Test_IS42S16320F-7TL_SDRAM.v {1 {vlog -work work -vopt -stats=none C:/Users/jcamp/OneDrive/Documents/GitHub/sdram-fpga/Test/Test_IS42S16320F-7TL_SDRAM.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module IS42S16320F_7TL_SDRAM_test

Top level modules:
	IS42S16320F_7TL_SDRAM_test

} {} {}}
