

================================================================
== Vitis HLS Report for 'operator_281_127_true_0_0_Pipeline_1'
================================================================
* Date:           Tue Mar 28 15:10:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mul_fixed_xilinx
* Solution:       mul_fixed_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  3.368 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.950 us|  0.950 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       17|       17|         1|          1|          1|    17|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     49|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln471_fu_53_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln471_fu_59_p2  |      icmp|   0|  0|   9|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|          10|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_arrayinit_curidx_i_i_load  |   9|          2|    5|         10|
    |arrayinit_curidx_i_i_fu_22                  |   9|          2|    5|         10|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  27|          6|   11|         22|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  1|   0|    1|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |arrayinit_curidx_i_i_fu_22  |  5|   0|    5|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  operator*<281, 127, true, 0, 0>_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  operator*<281, 127, true, 0, 0>_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  operator*<281, 127, true, 0, 0>_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  operator*<281, 127, true, 0, 0>_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  operator*<281, 127, true, 0, 0>_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  operator*<281, 127, true, 0, 0>_Pipeline_1|  return value|
|agg_result_address0  |  out|    5|   ap_memory|                                  agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|                                  agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|                                  agg_result|         array|
|agg_result_d0        |  out|   32|   ap_memory|                                  agg_result|         array|
+---------------------+-----+-----+------------+--------------------------------------------+--------------+

