INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89277/Desktop/ve270_hw5/project_4/project_4.srcs/sources_1/new/hw4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw4
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/89277/Desktop/ve270_hw5/project_4/project_4.srcs/sources_1/new/hw4.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89277/Desktop/ve270_hw5/project_4/project_4.srcs/sim_1/new/Q4_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q4_test
