reg [7:0] prev_in;
reg [7:0] edge_detected;

always @(posedge clk) begin
    edge_detected <= in ^ prev_in;
    anyedge <= edge_detected;
    prev_in <= in;
end

endmodule