ARM GAS  /tmp/ccEjSpLh.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB47:
  27              		.file 1 "Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c"
   1:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @file    stm32l0xx_hal_rcc_ex.c
   4:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  10:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  15:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #include "stm32l0xx_hal.h"
  27:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @addtogroup STM32L0xx_HAL_Driver
  29:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccEjSpLh.s 			page 2


  32:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  33:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  34:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  35:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver
  36:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  37:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  38:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  43:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  44:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
  45:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** extern const uint8_t PLLMulTable[];
  46:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
  47:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  51:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  52:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  59:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  63:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  64:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  65:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  67:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  68:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  69:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
  70:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
  71:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  72:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  73:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  75:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  76:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     frequencies.
  77:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  78:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  79:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  80:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  81:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  82:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  83:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
  84:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  85:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  86:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
ARM GAS  /tmp/ccEjSpLh.s 			page 3


  89:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  90:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  91:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(USART1,USART
  92:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
  93:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval HAL status
  94:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfi
  95:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         to possibly update HSE divider.
  96:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  98:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
  28              		.loc 1 98 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 98 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 0400     		movs	r4, r0
  99:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  41              		.loc 1 99 3 is_stmt 1 view .LVU2
 100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg;
  42              		.loc 1 100 3 view .LVU3
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
  43              		.loc 1 101 3 view .LVU4
  44              	.LVL1:
 102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  45              		.loc 1 104 3 view .LVU5
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  46              		.loc 1 107 3 view .LVU6
  47              		.loc 1 107 6 is_stmt 0 view .LVU7
  48 0004 0368     		ldr	r3, [r0]
  49 0006 9B06     		lsls	r3, r3, #26
  50 0008 4FD5     		bpl	.L2
 108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      )
 112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  51              		.loc 1 114 5 is_stmt 1 view .LVU8
 115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  52              		.loc 1 116 7 view .LVU9
 117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
ARM GAS  /tmp/ccEjSpLh.s 			page 4


 121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
 123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
 127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        power domain is done. */
 128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  53              		.loc 1 129 5 view .LVU10
  54              		.loc 1 129 8 is_stmt 0 view .LVU11
  55 000a 614B     		ldr	r3, .L27
  56 000c 9B6B     		ldr	r3, [r3, #56]
  57              		.loc 1 129 7 view .LVU12
  58 000e DB00     		lsls	r3, r3, #3
  59 0010 00D5     		bpl	.LCB33
  60 0012 7EE0     		b	.L17	@long jump
  61              	.LCB33:
 130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  62              		.loc 1 131 7 is_stmt 1 view .LVU13
  63 0014 5E4A     		ldr	r2, .L27
  64 0016 916B     		ldr	r1, [r2, #56]
  65 0018 8023     		movs	r3, #128
  66 001a 5B05     		lsls	r3, r3, #21
  67 001c 0B43     		orrs	r3, r1
  68 001e 9363     		str	r3, [r2, #56]
 132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  69              		.loc 1 132 7 view .LVU14
  70              	.LVL2:
  71              		.loc 1 132 21 is_stmt 0 view .LVU15
  72 0020 0125     		movs	r5, #1
  73              	.LVL3:
  74              	.L3:
 133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  75              		.loc 1 135 5 is_stmt 1 view .LVU16
  76              		.loc 1 135 8 is_stmt 0 view .LVU17
  77 0022 5C4B     		ldr	r3, .L27+4
  78 0024 1B68     		ldr	r3, [r3]
  79              		.loc 1 135 7 view .LVU18
  80 0026 DB05     		lsls	r3, r3, #23
  81 0028 00D4     		bmi	.LCB54
  82 002a 74E0     		b	.L22	@long jump
  83              	.LCB54:
  84              	.LVL4:
  85              	.L4:
 136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccEjSpLh.s 			page 5


 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
 153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CR & RCC_CR_RTCPRE);
  86              		.loc 1 153 5 is_stmt 1 view .LVU19
  87              		.loc 1 153 20 is_stmt 0 view .LVU20
  88 002c 584B     		ldr	r3, .L27
  89 002e 1968     		ldr	r1, [r3]
  90              		.loc 1 153 14 view .LVU21
  91 0030 C023     		movs	r3, #192
  92 0032 9B03     		lsls	r3, r3, #14
  93 0034 1940     		ands	r1, r3
  94              	.LVL5:
 154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
  95              		.loc 1 154 5 is_stmt 1 view .LVU22
  96              		.loc 1 154 36 is_stmt 0 view .LVU23
  97 0036 6268     		ldr	r2, [r4, #4]
  98              		.loc 1 154 56 view .LVU24
  99 0038 1340     		ands	r3, r2
 100              		.loc 1 154 8 view .LVU25
 101 003a 8B42     		cmp	r3, r1
 102 003c 06D0     		beq	.L8
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (LCD)
 156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        )
 159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     { /* Check HSE State */
 160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 103              		.loc 1 160 7 is_stmt 1 view .LVU26
 104              		.loc 1 160 45 is_stmt 0 view .LVU27
 105 003e C023     		movs	r3, #192
 106 0040 9B02     		lsls	r3, r3, #10
 107 0042 1100     		movs	r1, r2
 108              	.LVL6:
 109              		.loc 1 160 45 view .LVU28
 110 0044 1940     		ands	r1, r3
 111              		.loc 1 160 10 view .LVU29
 112 0046 9942     		cmp	r1, r3
 113 0048 00D1     		bne	.LCB76
 114 004a 79E0     		b	.L23	@long jump
 115              	.LCB76:
 116              	.L8:
 161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* To update HSE divider, first switch-OFF HSE clock oscillator*/
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_ERROR;
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
ARM GAS  /tmp/ccEjSpLh.s 			page 6


 171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 117              		.loc 1 171 5 is_stmt 1 view .LVU30
 118              		.loc 1 171 20 is_stmt 0 view .LVU31
 119 004c 504B     		ldr	r3, .L27
 120 004e 196D     		ldr	r1, [r3, #80]
 121              		.loc 1 171 14 view .LVU32
 122 0050 C023     		movs	r3, #192
 123 0052 9B02     		lsls	r3, r3, #10
 124 0054 0800     		movs	r0, r1
 125 0056 1840     		ands	r0, r3
 126              	.LVL7:
 172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCS
 127              		.loc 1 173 5 is_stmt 1 view .LVU33
 128              		.loc 1 173 7 is_stmt 0 view .LVU34
 129 0058 1942     		tst	r1, r3
 130 005a 15D0     		beq	.L9
 131              		.loc 1 173 86 discriminator 1 view .LVU35
 132 005c 1A40     		ands	r2, r3
 133              		.loc 1 173 34 discriminator 1 view .LVU36
 134 005e 8242     		cmp	r2, r0
 135 0060 12D0     		beq	.L9
 174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 136              		.loc 1 174 7 view .LVU37
 137 0062 2368     		ldr	r3, [r4]
 138 0064 9B06     		lsls	r3, r3, #26
 139 0066 0FD5     		bpl	.L9
 175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      ))
 180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Store the content of CSR register before the reset of Backup Domain */
 182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 140              		.loc 1 182 7 is_stmt 1 view .LVU38
 141              		.loc 1 182 22 is_stmt 0 view .LVU39
 142 0068 494B     		ldr	r3, .L27
 143 006a 186D     		ldr	r0, [r3, #80]
 144              	.LVL8:
 145              		.loc 1 182 16 view .LVU40
 146 006c 4A4A     		ldr	r2, .L27+8
 147 006e 0240     		ands	r2, r0
 148              	.LVL9:
 183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 149              		.loc 1 185 7 is_stmt 1 view .LVU41
 150 0070 1E6D     		ldr	r6, [r3, #80]
 151 0072 8021     		movs	r1, #128
 152 0074 0903     		lsls	r1, r1, #12
 153 0076 3143     		orrs	r1, r6
 154 0078 1965     		str	r1, [r3, #80]
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 155              		.loc 1 186 7 view .LVU42
 156 007a 196D     		ldr	r1, [r3, #80]
 157 007c 474E     		ldr	r6, .L27+12
ARM GAS  /tmp/ccEjSpLh.s 			page 7


 158 007e 3140     		ands	r1, r6
 159 0080 1965     		str	r1, [r3, #80]
 187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Restore the Content of CSR register */
 189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       RCC->CSR = temp_reg;
 160              		.loc 1 189 7 view .LVU43
 161              		.loc 1 189 16 is_stmt 0 view .LVU44
 162 0082 1A65     		str	r2, [r3, #80]
 190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        /* Wait for LSERDY if LSE was enabled */
 192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 163              		.loc 1 192 7 is_stmt 1 view .LVU45
 164              		.loc 1 192 10 is_stmt 0 view .LVU46
 165 0084 C305     		lsls	r3, r0, #23
 166 0086 62D4     		bmi	.L24
 167              	.LVL10:
 168              	.L9:
 193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Get Start Tick */
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 169              		.loc 1 207 5 is_stmt 1 view .LVU47
 170              		.loc 1 207 5 view .LVU48
 171              		.loc 1 207 5 view .LVU49
 172 0088 6368     		ldr	r3, [r4, #4]
 173 008a C022     		movs	r2, #192
 174 008c 9202     		lsls	r2, r2, #10
 175 008e 1900     		movs	r1, r3
 176 0090 1140     		ands	r1, r2
 177 0092 9142     		cmp	r1, r2
 178 0094 6AD0     		beq	.L25
 179              	.L12:
 180              		.loc 1 207 5 discriminator 3 view .LVU50
 181              		.loc 1 207 5 discriminator 3 view .LVU51
 182 0096 3E49     		ldr	r1, .L27
 183 0098 0B6D     		ldr	r3, [r1, #80]
 184 009a C022     		movs	r2, #192
 185 009c 9202     		lsls	r2, r2, #10
 186 009e 6068     		ldr	r0, [r4, #4]
 187 00a0 0240     		ands	r2, r0
 188 00a2 1343     		orrs	r3, r2
 189 00a4 0B65     		str	r3, [r1, #80]
 190              		.loc 1 207 5 discriminator 3 view .LVU52
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
ARM GAS  /tmp/ccEjSpLh.s 			page 8


 191              		.loc 1 210 5 discriminator 3 view .LVU53
 192              		.loc 1 210 7 is_stmt 0 discriminator 3 view .LVU54
 193 00a6 012D     		cmp	r5, #1
 194 00a8 6AD0     		beq	.L26
 195              	.LVL11:
 196              	.L2:
 211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_USART1SEL)
 217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- USART1 Configuration ------------------------*/
 218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 197              		.loc 1 218 3 is_stmt 1 view .LVU55
 198              		.loc 1 218 5 is_stmt 0 view .LVU56
 199 00aa 2368     		ldr	r3, [r4]
 200 00ac DB07     		lsls	r3, r3, #31
 201 00ae 06D5     		bpl	.L13
 219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 202              		.loc 1 221 5 is_stmt 1 view .LVU57
 222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 203              		.loc 1 224 5 view .LVU58
 204 00b0 374A     		ldr	r2, .L27
 205 00b2 D36C     		ldr	r3, [r2, #76]
 206 00b4 0321     		movs	r1, #3
 207 00b6 8B43     		bics	r3, r1
 208 00b8 A168     		ldr	r1, [r4, #8]
 209 00ba 0B43     		orrs	r3, r1
 210 00bc D364     		str	r3, [r2, #76]
 211              	.L13:
 225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*----------------------------- USART2 Configuration --------------------------*/
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 212              		.loc 1 229 3 view .LVU59
 213              		.loc 1 229 5 is_stmt 0 view .LVU60
 214 00be 2368     		ldr	r3, [r4]
 215 00c0 9B07     		lsls	r3, r3, #30
 216 00c2 06D5     		bpl	.L14
 230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 217              		.loc 1 232 5 is_stmt 1 view .LVU61
 233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 218              		.loc 1 235 5 view .LVU62
 219 00c4 324A     		ldr	r2, .L27
 220 00c6 D36C     		ldr	r3, [r2, #76]
 221 00c8 0C21     		movs	r1, #12
 222 00ca 8B43     		bics	r3, r1
ARM GAS  /tmp/ccEjSpLh.s 			page 9


 223 00cc E168     		ldr	r1, [r4, #12]
 224 00ce 0B43     		orrs	r3, r1
 225 00d0 D364     		str	r3, [r2, #76]
 226              	.L14:
 236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ LPUART1 Configuration ------------------------*/
 239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 227              		.loc 1 239 3 view .LVU63
 228              		.loc 1 239 5 is_stmt 0 view .LVU64
 229 00d2 2368     		ldr	r3, [r4]
 230 00d4 5B07     		lsls	r3, r3, #29
 231 00d6 06D5     		bpl	.L15
 240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 232              		.loc 1 242 5 is_stmt 1 view .LVU65
 243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 233              		.loc 1 245 5 view .LVU66
 234 00d8 2D4A     		ldr	r2, .L27
 235 00da D36C     		ldr	r3, [r2, #76]
 236 00dc 3049     		ldr	r1, .L27+16
 237 00de 0B40     		ands	r3, r1
 238 00e0 2169     		ldr	r1, [r4, #16]
 239 00e2 0B43     		orrs	r3, r1
 240 00e4 D364     		str	r3, [r2, #76]
 241              	.L15:
 246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ I2C1 Configuration ------------------------*/
 249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 242              		.loc 1 249 3 view .LVU67
 243              		.loc 1 249 5 is_stmt 0 view .LVU68
 244 00e6 2368     		ldr	r3, [r4]
 245 00e8 1B07     		lsls	r3, r3, #28
 246 00ea 06D5     		bpl	.L16
 250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 247              		.loc 1 252 5 is_stmt 1 view .LVU69
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 248              		.loc 1 255 5 view .LVU70
 249 00ec 284A     		ldr	r2, .L27
 250 00ee D36C     		ldr	r3, [r2, #76]
 251 00f0 2C49     		ldr	r1, .L27+20
 252 00f2 0B40     		ands	r3, r1
 253 00f4 6169     		ldr	r1, [r4, #20]
 254 00f6 0B43     		orrs	r3, r1
 255 00f8 D364     		str	r3, [r2, #76]
 256              	.L16:
 256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_I2C3SEL)
ARM GAS  /tmp/ccEjSpLh.s 			page 10


 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /*------------------------------ I2C3 Configuration ------------------------*/
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  /*---------------------------- USB and RNG configuration --------------------*/
 272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 278:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 279:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration ------------------------*/
 280:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 257              		.loc 1 280 3 view .LVU71
 258              		.loc 1 280 5 is_stmt 0 view .LVU72
 259 00fa 2368     		ldr	r3, [r4]
 260 00fc 1B06     		lsls	r3, r3, #24
 261 00fe 45D5     		bpl	.L21
 281:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 282:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 262              		.loc 1 282 5 is_stmt 1 view .LVU73
 283:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 263              		.loc 1 283 5 view .LVU74
 264 0100 234A     		ldr	r2, .L27
 265 0102 D36C     		ldr	r3, [r2, #76]
 266 0104 2849     		ldr	r1, .L27+24
 267 0106 0B40     		ands	r3, r1
 268 0108 A169     		ldr	r1, [r4, #24]
 269 010a 0B43     		orrs	r3, r1
 270 010c D364     		str	r3, [r2, #76]
 284:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 285:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return HAL_OK;
 271              		.loc 1 286 10 is_stmt 0 view .LVU75
 272 010e 0020     		movs	r0, #0
 273              	.L6:
 287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 274              		.loc 1 287 1 view .LVU76
 275              		@ sp needed
 276              	.LVL12:
 277              		.loc 1 287 1 view .LVU77
 278 0110 70BD     		pop	{r4, r5, r6, pc}
 279              	.LVL13:
 280              	.L17:
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 281              		.loc 1 101 20 view .LVU78
 282 0112 0025     		movs	r5, #0
 283 0114 85E7     		b	.L3
ARM GAS  /tmp/ccEjSpLh.s 			page 11


 284              	.LVL14:
 285              	.L22:
 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 286              		.loc 1 138 7 is_stmt 1 view .LVU79
 287 0116 1F4A     		ldr	r2, .L27+4
 288 0118 1168     		ldr	r1, [r2]
 289 011a 8023     		movs	r3, #128
 290 011c 5B00     		lsls	r3, r3, #1
 291 011e 0B43     		orrs	r3, r1
 292 0120 1360     		str	r3, [r2]
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 293              		.loc 1 141 7 view .LVU80
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 294              		.loc 1 141 19 is_stmt 0 view .LVU81
 295 0122 FFF7FEFF 		bl	HAL_GetTick
 296              	.LVL15:
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 297              		.loc 1 141 19 view .LVU82
 298 0126 0600     		movs	r6, r0
 299              	.LVL16:
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 300              		.loc 1 143 7 is_stmt 1 view .LVU83
 301              	.L5:
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 302              		.loc 1 143 12 view .LVU84
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 303              		.loc 1 143 13 is_stmt 0 view .LVU85
 304 0128 1A4B     		ldr	r3, .L27+4
 305 012a 1B68     		ldr	r3, [r3]
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 306              		.loc 1 143 12 view .LVU86
 307 012c DB05     		lsls	r3, r3, #23
 308 012e 00D5     		bpl	.LCB292
 309 0130 7CE7     		b	.L4	@long jump
 310              	.LCB292:
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 311              		.loc 1 145 9 is_stmt 1 view .LVU87
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 312              		.loc 1 145 13 is_stmt 0 view .LVU88
 313 0132 FFF7FEFF 		bl	HAL_GetTick
 314              	.LVL17:
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 315              		.loc 1 145 27 view .LVU89
 316 0136 801B     		subs	r0, r0, r6
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 317              		.loc 1 145 11 view .LVU90
 318 0138 6428     		cmp	r0, #100
 319 013a F5D9     		bls	.L5
 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 320              		.loc 1 147 18 view .LVU91
 321 013c 0320     		movs	r0, #3
 322 013e E7E7     		b	.L6
 323              	.LVL18:
 324              	.L23:
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 325              		.loc 1 162 9 is_stmt 1 view .LVU92
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccEjSpLh.s 			page 12


 326              		.loc 1 162 13 is_stmt 0 view .LVU93
 327 0140 134B     		ldr	r3, .L27
 328 0142 1B68     		ldr	r3, [r3]
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 329              		.loc 1 162 12 view .LVU94
 330 0144 9B03     		lsls	r3, r3, #14
 331 0146 00D4     		bmi	.LCB313
 332 0148 80E7     		b	.L8	@long jump
 333              	.LCB313:
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 334              		.loc 1 165 18 view .LVU95
 335 014a 0120     		movs	r0, #1
 336 014c E0E7     		b	.L6
 337              	.LVL19:
 338              	.L24:
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 339              		.loc 1 195 9 is_stmt 1 view .LVU96
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 340              		.loc 1 195 21 is_stmt 0 view .LVU97
 341 014e FFF7FEFF 		bl	HAL_GetTick
 342              	.LVL20:
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 343              		.loc 1 195 21 view .LVU98
 344 0152 0600     		movs	r6, r0
 345              	.LVL21:
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 346              		.loc 1 198 9 is_stmt 1 view .LVU99
 347              	.L10:
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 348              		.loc 1 198 14 view .LVU100
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 349              		.loc 1 198 15 is_stmt 0 view .LVU101
 350 0154 0E4B     		ldr	r3, .L27
 351 0156 1B6D     		ldr	r3, [r3, #80]
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 352              		.loc 1 198 14 view .LVU102
 353 0158 9B05     		lsls	r3, r3, #22
 354 015a 95D4     		bmi	.L9
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 355              		.loc 1 200 11 is_stmt 1 view .LVU103
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 356              		.loc 1 200 15 is_stmt 0 view .LVU104
 357 015c FFF7FEFF 		bl	HAL_GetTick
 358              	.LVL22:
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 359              		.loc 1 200 29 view .LVU105
 360 0160 801B     		subs	r0, r0, r6
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 361              		.loc 1 200 13 view .LVU106
 362 0162 124B     		ldr	r3, .L27+28
 363 0164 9842     		cmp	r0, r3
 364 0166 F5D9     		bls	.L10
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 365              		.loc 1 202 20 view .LVU107
 366 0168 0320     		movs	r0, #3
 367 016a D1E7     		b	.L6
 368              	.LVL23:
ARM GAS  /tmp/ccEjSpLh.s 			page 13


 369              	.L25:
 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 370              		.loc 1 207 5 is_stmt 1 discriminator 1 view .LVU108
 371 016c 0849     		ldr	r1, .L27
 372 016e 0A68     		ldr	r2, [r1]
 373 0170 0F48     		ldr	r0, .L27+32
 374 0172 0240     		ands	r2, r0
 375 0174 C020     		movs	r0, #192
 376 0176 8003     		lsls	r0, r0, #14
 377 0178 0340     		ands	r3, r0
 378 017a 1343     		orrs	r3, r2
 379 017c 0B60     		str	r3, [r1]
 380 017e 8AE7     		b	.L12
 381              	.L26:
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 382              		.loc 1 212 7 view .LVU109
 383 0180 0A00     		movs	r2, r1
 384 0182 8B6B     		ldr	r3, [r1, #56]
 385 0184 0B49     		ldr	r1, .L27+36
 386 0186 0B40     		ands	r3, r1
 387 0188 9363     		str	r3, [r2, #56]
 388 018a 8EE7     		b	.L2
 389              	.LVL24:
 390              	.L21:
 286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 391              		.loc 1 286 10 is_stmt 0 view .LVU110
 392 018c 0020     		movs	r0, #0
 393 018e BFE7     		b	.L6
 394              	.L28:
 395              		.align	2
 396              	.L27:
 397 0190 00100240 		.word	1073876992
 398 0194 00700040 		.word	1073770496
 399 0198 FFFFFCFF 		.word	-196609
 400 019c FFFFF7FF 		.word	-524289
 401 01a0 FFF3FFFF 		.word	-3073
 402 01a4 FFCFFFFF 		.word	-12289
 403 01a8 FFFFF3FF 		.word	-786433
 404 01ac 88130000 		.word	5000
 405 01b0 FFFFCFFF 		.word	-3145729
 406 01b4 FFFFFFEF 		.word	-268435457
 407              		.cfi_endproc
 408              	.LFE47:
 410              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 411              		.align	1
 412              		.global	HAL_RCCEx_GetPeriphCLKConfig
 413              		.syntax unified
 414              		.code	16
 415              		.thumb_func
 417              	HAL_RCCEx_GetPeriphCLKConfig:
 418              	.LVL25:
 419              	.LFB48:
 288:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 289:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 290:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal RCC configuration registers.
 291:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 292:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(USART1,USART2
ARM GAS  /tmp/ccEjSpLh.s 			page 14


 293:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 295:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 296:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 297:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 420              		.loc 1 297 1 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 298:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 425              		.loc 1 298 3 view .LVU112
 299:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 300:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    /* Set all possible values for the extended clock type parameter -----------*/
 301:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Common part first */
 302:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | \
 426              		.loc 1 302 3 view .LVU113
 427              		.loc 1 302 39 is_stmt 0 view .LVU114
 428 0000 AE23     		movs	r3, #174
 429 0002 0360     		str	r3, [r0]
 303:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC     | \
 304:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1;
 305:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 306:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USART1;
 430              		.loc 1 306 3 is_stmt 1 view .LVU115
 431              		.loc 1 306 39 is_stmt 0 view .LVU116
 432 0004 0133     		adds	r3, r3, #1
 433 0006 0360     		str	r3, [r0]
 307:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 308:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if  defined(RCC_CCIPR_I2C3SEL)
 309:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 310:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 311:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 312:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 313:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 314:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 315:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LCD;
 316:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 317:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 318:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC/LCD configuration -----------------------------------------------*/
 319:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 434              		.loc 1 319 3 is_stmt 1 view .LVU117
 435              		.loc 1 319 12 is_stmt 0 view .LVU118
 436 0008 164B     		ldr	r3, .L32
 437 000a 1B6D     		ldr	r3, [r3, #80]
 438              		.loc 1 319 10 view .LVU119
 439 000c C022     		movs	r2, #192
 440 000e 9202     		lsls	r2, r2, #10
 441 0010 1340     		ands	r3, r2
 442              	.LVL26:
 320:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if (srcclk != RCC_RTCCLKSOURCE_HSE_DIV2)
 443              		.loc 1 320 3 is_stmt 1 view .LVU120
 444              		.loc 1 320 6 is_stmt 0 view .LVU121
 445 0012 9342     		cmp	r3, r2
 446 0014 1ED0     		beq	.L30
 321:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 322:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is LSE or LSI*/
ARM GAS  /tmp/ccEjSpLh.s 			page 15


 323:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk;
 447              		.loc 1 323 5 is_stmt 1 view .LVU122
 448              		.loc 1 323 38 is_stmt 0 view .LVU123
 449 0016 4360     		str	r3, [r0, #4]
 450              	.LVL27:
 451              	.L31:
 324:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
 326:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 327:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is HSE. Need to get the prescaler value*/
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk | (READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 330:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 331:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LCDClockSelection = PeriphClkInit->RTCClockSelection;
 332:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 333:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 334:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
 335:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 452              		.loc 1 335 3 is_stmt 1 view .LVU124
 453              		.loc 1 335 42 is_stmt 0 view .LVU125
 454 0018 124B     		ldr	r3, .L32
 455 001a D96C     		ldr	r1, [r3, #76]
 456 001c 0322     		movs	r2, #3
 457 001e 0A40     		ands	r2, r1
 458              		.loc 1 335 40 view .LVU126
 459 0020 8260     		str	r2, [r0, #8]
 336:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 337:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 338:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 460              		.loc 1 338 3 is_stmt 1 view .LVU127
 461              		.loc 1 338 42 is_stmt 0 view .LVU128
 462 0022 D96C     		ldr	r1, [r3, #76]
 463 0024 0C22     		movs	r2, #12
 464 0026 0A40     		ands	r2, r1
 465              		.loc 1 338 40 view .LVU129
 466 0028 C260     		str	r2, [r0, #12]
 339:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source ---------------------------------------------*/
 340:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 467              		.loc 1 340 3 is_stmt 1 view .LVU130
 468              		.loc 1 340 42 is_stmt 0 view .LVU131
 469 002a DA6C     		ldr	r2, [r3, #76]
 470 002c C021     		movs	r1, #192
 471 002e 0901     		lsls	r1, r1, #4
 472 0030 0A40     		ands	r2, r1
 473              		.loc 1 340 40 view .LVU132
 474 0032 0261     		str	r2, [r0, #16]
 341:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 342:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 475              		.loc 1 342 3 is_stmt 1 view .LVU133
 476              		.loc 1 342 42 is_stmt 0 view .LVU134
 477 0034 DA6C     		ldr	r2, [r3, #76]
 478 0036 C021     		movs	r1, #192
 479 0038 8901     		lsls	r1, r1, #6
 480 003a 0A40     		ands	r2, r1
 481              		.loc 1 342 40 view .LVU135
 482 003c 4261     		str	r2, [r0, #20]
 343:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
ARM GAS  /tmp/ccEjSpLh.s 			page 16


 344:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Get the I2C3 clock source -----------------------------------------------*/
 345:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 346:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 347:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source -----------------------------------------------*/
 348:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LptimClockSelection   = __HAL_RCC_GET_LPTIM1_SOURCE();
 483              		.loc 1 348 3 is_stmt 1 view .LVU136
 484              		.loc 1 348 42 is_stmt 0 view .LVU137
 485 003e DA6C     		ldr	r2, [r3, #76]
 486 0040 C021     		movs	r1, #192
 487 0042 0903     		lsls	r1, r1, #12
 488 0044 0A40     		ands	r2, r1
 489              		.loc 1 348 40 view .LVU138
 490 0046 8261     		str	r2, [r0, #24]
 349:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC clock source -----------------------------------------------*/
 350:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 491              		.loc 1 350 3 is_stmt 1 view .LVU139
 492              		.loc 1 350 42 is_stmt 0 view .LVU140
 493 0048 1B6D     		ldr	r3, [r3, #80]
 494 004a C022     		movs	r2, #192
 495 004c 9202     		lsls	r2, r2, #10
 496 004e 1340     		ands	r3, r2
 497              		.loc 1 350 40 view .LVU141
 498 0050 4360     		str	r3, [r0, #4]
 351:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 352:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USB/RNG clock source -----------------------------------------------*/
 353:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 354:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 355:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 499              		.loc 1 355 1 view .LVU142
 500              		@ sp needed
 501 0052 7047     		bx	lr
 502              	.LVL28:
 503              	.L30:
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 504              		.loc 1 328 5 is_stmt 1 view .LVU143
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 505              		.loc 1 328 50 is_stmt 0 view .LVU144
 506 0054 034A     		ldr	r2, .L32
 507 0056 1268     		ldr	r2, [r2]
 508 0058 C021     		movs	r1, #192
 509 005a 8903     		lsls	r1, r1, #14
 510 005c 0A40     		ands	r2, r1
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 511              		.loc 1 328 47 view .LVU145
 512 005e 1343     		orrs	r3, r2
 513              	.LVL29:
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 514              		.loc 1 328 38 view .LVU146
 515 0060 4360     		str	r3, [r0, #4]
 516 0062 D9E7     		b	.L31
 517              	.L33:
 518              		.align	2
 519              	.L32:
 520 0064 00100240 		.word	1073876992
 521              		.cfi_endproc
 522              	.LFE48:
 524              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
ARM GAS  /tmp/ccEjSpLh.s 			page 17


 525              		.align	1
 526              		.global	HAL_RCCEx_GetPeriphCLKFreq
 527              		.syntax unified
 528              		.code	16
 529              		.thumb_func
 531              	HAL_RCCEx_GetPeriphCLKFreq:
 532              	.LVL30:
 533              	.LFB49:
 356:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 357:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 358:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency
 359:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock is unknown
 360:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 361:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 362:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 363:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LCD      LCD peripheral clock (*)
 364:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB or RNG peripheral clock (*)
 365:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1   USART1 peripheral clock (*)
 366:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2   USART2 peripheral clock
 367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 368:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1     I2C1 peripheral clock
 369:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2     I2C2 peripheral clock (*)
 370:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
 371:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   (*) means that this peripheral is not present on all the devices
 372:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 373:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 374:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 375:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 534              		.loc 1 375 1 is_stmt 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		.loc 1 375 1 is_stmt 0 view .LVU148
 539 0000 10B5     		push	{r4, lr}
 540              	.LCFI1:
 541              		.cfi_def_cfa_offset 8
 542              		.cfi_offset 4, -8
 543              		.cfi_offset 14, -4
 376:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 544              		.loc 1 376 3 is_stmt 1 view .LVU149
 545              	.LVL31:
 377:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg, clkprediv, srcclk;    /* no init needed */
 546              		.loc 1 377 3 view .LVU150
 378:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 379:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t pllmul, plldiv, pllvco;    /* no init needed */
 380:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 381:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 382:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 383:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 547              		.loc 1 383 3 view .LVU151
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   switch (PeriphClk)
 548              		.loc 1 385 3 view .LVU152
 549 0002 2028     		cmp	r0, #32
 550 0004 00D9     		bls	.LCB503
 551 0006 06E1     		b	.L56	@long jump
 552              	.LCB503:
ARM GAS  /tmp/ccEjSpLh.s 			page 18


 553 0008 8000     		lsls	r0, r0, #2
 554              	.LVL32:
 555              		.loc 1 385 3 is_stmt 0 view .LVU153
 556 000a 8A4B     		ldr	r3, .L93
 557 000c 1B58     		ldr	r3, [r3, r0]
 558 000e 9F46     		mov	pc, r3
 559              		.section	.rodata.HAL_RCCEx_GetPeriphCLKFreq,"a",%progbits
 560              		.align	2
 561              	.L37:
 562 0000 16020000 		.word	.L56
 563 0004 92000000 		.word	.L42
 564 0008 F2000000 		.word	.L41
 565 000c 16020000 		.word	.L56
 566 0010 4E010000 		.word	.L40
 567 0014 16020000 		.word	.L56
 568 0018 16020000 		.word	.L56
 569 001c 16020000 		.word	.L56
 570 0020 B6010000 		.word	.L39
 571 0024 16020000 		.word	.L56
 572 0028 16020000 		.word	.L56
 573 002c 16020000 		.word	.L56
 574 0030 16020000 		.word	.L56
 575 0034 16020000 		.word	.L56
 576 0038 16020000 		.word	.L56
 577 003c 16020000 		.word	.L56
 578 0040 00020000 		.word	.L38
 579 0044 16020000 		.word	.L56
 580 0048 16020000 		.word	.L56
 581 004c 16020000 		.word	.L56
 582 0050 16020000 		.word	.L56
 583 0054 16020000 		.word	.L56
 584 0058 16020000 		.word	.L56
 585 005c 16020000 		.word	.L56
 586 0060 16020000 		.word	.L56
 587 0064 16020000 		.word	.L56
 588 0068 16020000 		.word	.L56
 589 006c 16020000 		.word	.L56
 590 0070 16020000 		.word	.L56
 591 0074 16020000 		.word	.L56
 592 0078 16020000 		.word	.L56
 593 007c 16020000 		.word	.L56
 594 0080 10000000 		.word	.L36
 595              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq
 596              	.L36:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 387:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 388:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 389:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LCD:
 390:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 391:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 392:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get RCC CSR configuration ------------------------------------------------------*/
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = RCC->CSR;
 597              		.loc 1 393 7 is_stmt 1 view .LVU154
 598              		.loc 1 393 16 is_stmt 0 view .LVU155
 599 0010 894B     		ldr	r3, .L93+4
 600 0012 196D     		ldr	r1, [r3, #80]
 601              	.LVL33:
ARM GAS  /tmp/ccEjSpLh.s 			page 19


 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 395:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 602              		.loc 1 396 7 is_stmt 1 view .LVU156
 603              		.loc 1 396 16 is_stmt 0 view .LVU157
 604 0014 1B6D     		ldr	r3, [r3, #80]
 605              		.loc 1 396 14 view .LVU158
 606 0016 C022     		movs	r2, #192
 607 0018 9202     		lsls	r2, r2, #10
 608 001a 1340     		ands	r3, r2
 609              	.LVL34:
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 610              		.loc 1 399 7 is_stmt 1 view .LVU159
 611              		.loc 1 399 10 is_stmt 0 view .LVU160
 612 001c 8022     		movs	r2, #128
 613 001e 5202     		lsls	r2, r2, #9
 614 0020 9342     		cmp	r3, r2
 615 0022 09D0     		beq	.L74
 616              	.L43:
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 403:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 617              		.loc 1 404 12 is_stmt 1 view .LVU161
 618              		.loc 1 404 15 is_stmt 0 view .LVU162
 619 0024 8022     		movs	r2, #128
 620 0026 9202     		lsls	r2, r2, #10
 621 0028 9342     		cmp	r3, r2
 622 002a 0AD0     		beq	.L75
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY))
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 410:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 411:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSE is ready and if RTC clock selection is HSE */
 412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIVX)
 623              		.loc 1 412 12 is_stmt 1 view .LVU163
 624              		.loc 1 412 15 is_stmt 0 view .LVU164
 625 002c C022     		movs	r2, #192
 626 002e 9202     		lsls	r2, r2, #10
 627 0030 9342     		cmp	r3, r2
 628 0032 0ED0     		beq	.L76
 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 416:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get the current HSE clock divider */
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           switch (clkprediv)
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 421:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
 422:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 16U;
ARM GAS  /tmp/ccEjSpLh.s 			page 20


 424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 425:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 426:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
 427:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 8U;
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 430:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 431:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
 432:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 4U;
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 435:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 436:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             default:                  /* HSE DIV2 has been selected  */
 437:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 2U;
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 440:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 441:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 443:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 444:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for RTC */
 445:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 446:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 629              		.loc 1 447 19 view .LVU165
 630 0034 0020     		movs	r0, #0
 631 0036 EFE0     		b	.L34
 632              	.L74:
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 633              		.loc 1 399 44 discriminator 1 view .LVU166
 634 0038 8A05     		lsls	r2, r1, #22
 635 003a F3D5     		bpl	.L43
 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 636              		.loc 1 401 19 view .LVU167
 637 003c 8020     		movs	r0, #128
 638 003e 0002     		lsls	r0, r0, #8
 639 0040 EAE0     		b	.L34
 640              	.L75:
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 641              		.loc 1 406 9 is_stmt 1 view .LVU168
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 642              		.loc 1 406 13 is_stmt 0 view .LVU169
 643 0042 0223     		movs	r3, #2
 644              	.LVL35:
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 645              		.loc 1 406 13 view .LVU170
 646 0044 1800     		movs	r0, r3
 647 0046 0840     		ands	r0, r1
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 648              		.loc 1 406 12 view .LVU171
 649 0048 0B42     		tst	r3, r1
 650 004a 00D1     		bne	.LCB563
 651 004c E4E0     		b	.L34	@long jump
 652              	.LCB563:
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 653              		.loc 1 408 21 view .LVU172
 654 004e 7B48     		ldr	r0, .L93+8
ARM GAS  /tmp/ccEjSpLh.s 			page 21


 655 0050 E2E0     		b	.L34
 656              	.LVL36:
 657              	.L76:
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 658              		.loc 1 414 9 is_stmt 1 view .LVU173
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 659              		.loc 1 414 13 is_stmt 0 view .LVU174
 660 0052 794B     		ldr	r3, .L93+4
 661              	.LVL37:
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 662              		.loc 1 414 13 view .LVU175
 663 0054 1A68     		ldr	r2, [r3]
 664 0056 8023     		movs	r3, #128
 665 0058 9B02     		lsls	r3, r3, #10
 666 005a 1000     		movs	r0, r2
 667 005c 1840     		ands	r0, r3
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 668              		.loc 1 414 12 view .LVU176
 669 005e 1A42     		tst	r2, r3
 670 0060 00D1     		bne	.LCB580
 671 0062 D9E0     		b	.L34	@long jump
 672              	.LCB580:
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 673              		.loc 1 417 11 is_stmt 1 view .LVU177
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 674              		.loc 1 417 23 is_stmt 0 view .LVU178
 675 0064 744B     		ldr	r3, .L93+4
 676 0066 1B68     		ldr	r3, [r3]
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 677              		.loc 1 417 21 view .LVU179
 678 0068 C022     		movs	r2, #192
 679 006a 9203     		lsls	r2, r2, #14
 680 006c 1340     		ands	r3, r2
 681              	.LVL38:
 419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 682              		.loc 1 419 11 is_stmt 1 view .LVU180
 683 006e 8022     		movs	r2, #128
 684 0070 9203     		lsls	r2, r2, #14
 685 0072 9342     		cmp	r3, r2
 686 0074 00D1     		bne	.LCB592
 687 0076 D0E0     		b	.L60	@long jump
 688              	.LCB592:
 689 0078 C022     		movs	r2, #192
 690 007a 9203     		lsls	r2, r2, #14
 691 007c 9342     		cmp	r3, r2
 692 007e 00D1     		bne	.LCB596
 693 0080 CDE0     		b	.L61	@long jump
 694              	.LCB596:
 695 0082 8022     		movs	r2, #128
 696 0084 5203     		lsls	r2, r2, #13
 697 0086 9342     		cmp	r3, r2
 698 0088 01D0     		beq	.L77
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 699              		.loc 1 438 25 is_stmt 0 view .LVU181
 700 008a 6D48     		ldr	r0, .L93+12
 701 008c C4E0     		b	.L34
 702              	.L77:
ARM GAS  /tmp/ccEjSpLh.s 			page 22


 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 703              		.loc 1 433 25 view .LVU182
 704 008e 6D48     		ldr	r0, .L93+16
 705 0090 C2E0     		b	.L34
 706              	.LVL39:
 707              	.L42:
 448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 450:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 451:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 452:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USB:
 453:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 454:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USB source */
 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USB_SOURCE();
 456:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USBCLKSOURCE_PLL)
 458:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 460:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 461:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get PLL clock source and multiplication factor ----------------------*/
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 466:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 467:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Compute PLL clock input */
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 469:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 471:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  (HSI_VALUE >> 2U);
 473:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 474:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             else
 475:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 476:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  HSI_VALUE;
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 478:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 479:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else /* HSE source */
 480:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 481:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             pllvco = HSE_VALUE;
 482:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 483:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* pllvco * pllmul / plldiv */
 484:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllvco = (pllvco * pllmul);
 485:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = (pllvco/ plldiv);
 486:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 487:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USBCLKSOURCE_HSI48)
 489:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY))
 491:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 492:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = HSI48_VALUE;
 493:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 494:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 495:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else /* RCC_USBCLKSOURCE_NONE */
 496:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 497:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = 0U;
 498:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccEjSpLh.s 			page 23


 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 500:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 501:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 502:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 503:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART1:
 504:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 505:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 708              		.loc 1 506 7 is_stmt 1 view .LVU183
 709              		.loc 1 506 16 is_stmt 0 view .LVU184
 710 0092 694B     		ldr	r3, .L93+4
 711 0094 DB6C     		ldr	r3, [r3, #76]
 712              		.loc 1 506 14 view .LVU185
 713 0096 0322     		movs	r2, #3
 714 0098 1100     		movs	r1, r2
 715 009a 1940     		ands	r1, r3
 716              	.LVL40:
 507:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 508:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is PCLK2 */
 509:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 717              		.loc 1 509 7 is_stmt 1 view .LVU186
 718              		.loc 1 509 10 is_stmt 0 view .LVU187
 719 009c 1A42     		tst	r2, r3
 720 009e 07D0     		beq	.L78
 510:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 513:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART1 clock selection is HSI */
 514:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_HSI)
 721              		.loc 1 514 12 is_stmt 1 view .LVU188
 722              		.loc 1 514 15 is_stmt 0 view .LVU189
 723 00a0 0229     		cmp	r1, #2
 724 00a2 08D0     		beq	.L79
 515:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 522:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 523:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 526:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 527:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 528:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is SYSCLK */
 529:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 725              		.loc 1 529 12 is_stmt 1 view .LVU190
 726              		.loc 1 529 15 is_stmt 0 view .LVU191
 727 00a4 0129     		cmp	r1, #1
 728 00a6 15D0     		beq	.L80
 530:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 533:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART1 clock selection is LSE */
 534:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_LSE)
ARM GAS  /tmp/ccEjSpLh.s 			page 24


 729              		.loc 1 534 12 is_stmt 1 view .LVU192
 730              		.loc 1 534 15 is_stmt 0 view .LVU193
 731 00a8 0329     		cmp	r1, #3
 732 00aa 16D0     		beq	.L81
 535:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 540:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 541:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1*/
 542:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 543:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 544:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 733              		.loc 1 544 19 view .LVU194
 734 00ac 0020     		movs	r0, #0
 735 00ae B3E0     		b	.L34
 736              	.L78:
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 737              		.loc 1 511 9 is_stmt 1 view .LVU195
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 738              		.loc 1 511 21 is_stmt 0 view .LVU196
 739 00b0 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 740              	.LVL41:
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 741              		.loc 1 511 21 view .LVU197
 742 00b4 B0E0     		b	.L34
 743              	.LVL42:
 744              	.L79:
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 745              		.loc 1 516 9 is_stmt 1 view .LVU198
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 746              		.loc 1 516 13 is_stmt 0 view .LVU199
 747 00b6 604B     		ldr	r3, .L93+4
 748 00b8 1B68     		ldr	r3, [r3]
 749 00ba 0422     		movs	r2, #4
 750 00bc 1000     		movs	r0, r2
 751 00be 1840     		ands	r0, r3
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 752              		.loc 1 516 12 view .LVU200
 753 00c0 1A42     		tst	r2, r3
 754 00c2 00D1     		bne	.LCB655
 755 00c4 A8E0     		b	.L34	@long jump
 756              	.LCB655:
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 757              		.loc 1 518 11 is_stmt 1 view .LVU201
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 758              		.loc 1 518 15 is_stmt 0 view .LVU202
 759 00c6 5C4B     		ldr	r3, .L93+4
 760 00c8 1B68     		ldr	r3, [r3]
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 761              		.loc 1 518 14 view .LVU203
 762 00ca DB06     		lsls	r3, r3, #27
 763 00cc 00D4     		bmi	.LCB662
 764 00ce A8E0     		b	.L63	@long jump
 765              	.LCB662:
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccEjSpLh.s 			page 25


 766              		.loc 1 520 23 view .LVU204
 767 00d0 5B48     		ldr	r0, .L93+12
 768 00d2 A1E0     		b	.L34
 769              	.L80:
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 770              		.loc 1 531 9 is_stmt 1 view .LVU205
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 771              		.loc 1 531 21 is_stmt 0 view .LVU206
 772 00d4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 773              	.LVL43:
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 774              		.loc 1 531 21 view .LVU207
 775 00d8 9EE0     		b	.L34
 776              	.LVL44:
 777              	.L81:
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 778              		.loc 1 536 9 is_stmt 1 view .LVU208
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 779              		.loc 1 536 13 is_stmt 0 view .LVU209
 780 00da 574B     		ldr	r3, .L93+4
 781 00dc 1A6D     		ldr	r2, [r3, #80]
 782 00de 8023     		movs	r3, #128
 783 00e0 9B00     		lsls	r3, r3, #2
 784 00e2 1000     		movs	r0, r2
 785 00e4 1840     		ands	r0, r3
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 786              		.loc 1 536 12 view .LVU210
 787 00e6 1A42     		tst	r2, r3
 788 00e8 00D1     		bne	.LCB686
 789 00ea 95E0     		b	.L34	@long jump
 790              	.LCB686:
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 791              		.loc 1 538 21 view .LVU211
 792 00ec 8020     		movs	r0, #128
 793 00ee 0002     		lsls	r0, r0, #8
 794 00f0 92E0     		b	.L34
 795              	.LVL45:
 796              	.L41:
 545:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 547:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 549:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART2:
 550:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 551:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 797              		.loc 1 552 7 is_stmt 1 view .LVU212
 798              		.loc 1 552 16 is_stmt 0 view .LVU213
 799 00f2 514B     		ldr	r3, .L93+4
 800 00f4 DB6C     		ldr	r3, [r3, #76]
 801              		.loc 1 552 14 view .LVU214
 802 00f6 0C22     		movs	r2, #12
 803 00f8 1100     		movs	r1, r2
 804 00fa 1940     		ands	r1, r3
 805              	.LVL46:
 553:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 554:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is PCLK1 */
ARM GAS  /tmp/ccEjSpLh.s 			page 26


 555:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 806              		.loc 1 555 7 is_stmt 1 view .LVU215
 807              		.loc 1 555 10 is_stmt 0 view .LVU216
 808 00fc 1A42     		tst	r2, r3
 809 00fe 07D0     		beq	.L82
 556:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 559:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART2 clock selection is HSI */
 560:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_HSI)
 810              		.loc 1 560 12 is_stmt 1 view .LVU217
 811              		.loc 1 560 15 is_stmt 0 view .LVU218
 812 0100 0829     		cmp	r1, #8
 813 0102 08D0     		beq	.L83
 561:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 568:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 569:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 572:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 574:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is SYSCLK */
 575:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 814              		.loc 1 575 12 is_stmt 1 view .LVU219
 815              		.loc 1 575 15 is_stmt 0 view .LVU220
 816 0104 0429     		cmp	r1, #4
 817 0106 14D0     		beq	.L84
 576:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 579:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART2 clock selection is LSE */
 580:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_LSE)
 818              		.loc 1 580 12 is_stmt 1 view .LVU221
 819              		.loc 1 580 15 is_stmt 0 view .LVU222
 820 0108 0C29     		cmp	r1, #12
 821 010a 15D0     		beq	.L85
 581:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 586:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 587:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2*/
 588:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 589:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 590:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 822              		.loc 1 590 19 view .LVU223
 823 010c 0020     		movs	r0, #0
 824 010e 83E0     		b	.L34
 825              	.L82:
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccEjSpLh.s 			page 27


 826              		.loc 1 557 9 is_stmt 1 view .LVU224
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 827              		.loc 1 557 21 is_stmt 0 view .LVU225
 828 0110 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 829              	.LVL47:
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 830              		.loc 1 557 21 view .LVU226
 831 0114 80E0     		b	.L34
 832              	.LVL48:
 833              	.L83:
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 834              		.loc 1 562 9 is_stmt 1 view .LVU227
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 835              		.loc 1 562 13 is_stmt 0 view .LVU228
 836 0116 484B     		ldr	r3, .L93+4
 837 0118 1B68     		ldr	r3, [r3]
 838 011a 0422     		movs	r2, #4
 839 011c 1000     		movs	r0, r2
 840 011e 1840     		ands	r0, r3
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 841              		.loc 1 562 12 view .LVU229
 842 0120 1A42     		tst	r2, r3
 843 0122 79D0     		beq	.L34
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 844              		.loc 1 564 11 is_stmt 1 view .LVU230
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 845              		.loc 1 564 15 is_stmt 0 view .LVU231
 846 0124 444B     		ldr	r3, .L93+4
 847 0126 1B68     		ldr	r3, [r3]
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 848              		.loc 1 564 14 view .LVU232
 849 0128 DB06     		lsls	r3, r3, #27
 850 012a 00D4     		bmi	.LCB742
 851 012c 7BE0     		b	.L66	@long jump
 852              	.LCB742:
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 853              		.loc 1 566 23 view .LVU233
 854 012e 4448     		ldr	r0, .L93+12
 855 0130 72E0     		b	.L34
 856              	.L84:
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 857              		.loc 1 577 9 is_stmt 1 view .LVU234
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 858              		.loc 1 577 21 is_stmt 0 view .LVU235
 859 0132 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 860              	.LVL49:
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 861              		.loc 1 577 21 view .LVU236
 862 0136 6FE0     		b	.L34
 863              	.LVL50:
 864              	.L85:
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 865              		.loc 1 582 9 is_stmt 1 view .LVU237
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 866              		.loc 1 582 13 is_stmt 0 view .LVU238
 867 0138 3F4B     		ldr	r3, .L93+4
 868 013a 1A6D     		ldr	r2, [r3, #80]
ARM GAS  /tmp/ccEjSpLh.s 			page 28


 869 013c 8023     		movs	r3, #128
 870 013e 9B00     		lsls	r3, r3, #2
 871 0140 1000     		movs	r0, r2
 872 0142 1840     		ands	r0, r3
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 873              		.loc 1 582 12 view .LVU239
 874 0144 1A42     		tst	r2, r3
 875 0146 67D0     		beq	.L34
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 876              		.loc 1 584 21 view .LVU240
 877 0148 8020     		movs	r0, #128
 878 014a 0002     		lsls	r0, r0, #8
 879 014c 64E0     		b	.L34
 880              	.LVL51:
 881              	.L40:
 591:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 593:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 594:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LPUART1:
 595:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 882              		.loc 1 597 7 is_stmt 1 view .LVU241
 883              		.loc 1 597 16 is_stmt 0 view .LVU242
 884 014e 3A4B     		ldr	r3, .L93+4
 885 0150 DA6C     		ldr	r2, [r3, #76]
 886              		.loc 1 597 14 view .LVU243
 887 0152 C023     		movs	r3, #192
 888 0154 1B01     		lsls	r3, r3, #4
 889 0156 1100     		movs	r1, r2
 890 0158 1940     		ands	r1, r3
 891              	.LVL52:
 598:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is PCLK1 */
 600:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 892              		.loc 1 600 7 is_stmt 1 view .LVU244
 893              		.loc 1 600 10 is_stmt 0 view .LVU245
 894 015a 1A42     		tst	r2, r3
 895 015c 0DD0     		beq	.L86
 601:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 604:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if LPUART1 clock selection is HSI */
 605:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 896              		.loc 1 605 12 is_stmt 1 view .LVU246
 897              		.loc 1 605 15 is_stmt 0 view .LVU247
 898 015e 8023     		movs	r3, #128
 899 0160 1B01     		lsls	r3, r3, #4
 900 0162 9942     		cmp	r1, r3
 901 0164 0CD0     		beq	.L87
 606:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccEjSpLh.s 			page 29


 613:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 614:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 617:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 618:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 619:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is SYSCLK */
 620:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 902              		.loc 1 620 12 is_stmt 1 view .LVU248
 903              		.loc 1 620 15 is_stmt 0 view .LVU249
 904 0166 8023     		movs	r3, #128
 905 0168 DB00     		lsls	r3, r3, #3
 906 016a 9942     		cmp	r1, r3
 907 016c 15D0     		beq	.L88
 621:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 624:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if LPUART1 clock selection is LSE */
 625:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 908              		.loc 1 625 12 is_stmt 1 view .LVU250
 909              		.loc 1 625 15 is_stmt 0 view .LVU251
 910 016e C023     		movs	r3, #192
 911 0170 1B01     		lsls	r3, r3, #4
 912 0172 9942     		cmp	r1, r3
 913 0174 14D0     		beq	.L89
 626:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 631:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 632:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1*/
 633:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 634:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 635:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 914              		.loc 1 635 19 view .LVU252
 915 0176 0020     		movs	r0, #0
 916 0178 4EE0     		b	.L34
 917              	.L86:
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 918              		.loc 1 602 9 is_stmt 1 view .LVU253
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 919              		.loc 1 602 21 is_stmt 0 view .LVU254
 920 017a FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 921              	.LVL53:
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 922              		.loc 1 602 21 view .LVU255
 923 017e 4BE0     		b	.L34
 924              	.LVL54:
 925              	.L87:
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 926              		.loc 1 607 9 is_stmt 1 view .LVU256
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 927              		.loc 1 607 13 is_stmt 0 view .LVU257
 928 0180 2D4B     		ldr	r3, .L93+4
 929 0182 1B68     		ldr	r3, [r3]
 930 0184 0422     		movs	r2, #4
ARM GAS  /tmp/ccEjSpLh.s 			page 30


 931 0186 1000     		movs	r0, r2
 932 0188 1840     		ands	r0, r3
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 933              		.loc 1 607 12 view .LVU258
 934 018a 1A42     		tst	r2, r3
 935 018c 44D0     		beq	.L34
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 936              		.loc 1 609 11 is_stmt 1 view .LVU259
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 937              		.loc 1 609 15 is_stmt 0 view .LVU260
 938 018e 2A4B     		ldr	r3, .L93+4
 939 0190 1B68     		ldr	r3, [r3]
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 940              		.loc 1 609 14 view .LVU261
 941 0192 DB06     		lsls	r3, r3, #27
 942 0194 49D5     		bpl	.L69
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 943              		.loc 1 611 23 view .LVU262
 944 0196 2A48     		ldr	r0, .L93+12
 945 0198 3EE0     		b	.L34
 946              	.L88:
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 947              		.loc 1 622 9 is_stmt 1 view .LVU263
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 948              		.loc 1 622 21 is_stmt 0 view .LVU264
 949 019a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 950              	.LVL55:
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 951              		.loc 1 622 21 view .LVU265
 952 019e 3BE0     		b	.L34
 953              	.LVL56:
 954              	.L89:
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 955              		.loc 1 627 9 is_stmt 1 view .LVU266
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 956              		.loc 1 627 13 is_stmt 0 view .LVU267
 957 01a0 254B     		ldr	r3, .L93+4
 958 01a2 1A6D     		ldr	r2, [r3, #80]
 959 01a4 8023     		movs	r3, #128
 960 01a6 9B00     		lsls	r3, r3, #2
 961 01a8 1000     		movs	r0, r2
 962 01aa 1840     		ands	r0, r3
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 963              		.loc 1 627 12 view .LVU268
 964 01ac 1A42     		tst	r2, r3
 965 01ae 33D0     		beq	.L34
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 966              		.loc 1 629 21 view .LVU269
 967 01b0 8020     		movs	r0, #128
 968 01b2 0002     		lsls	r0, r0, #8
 969 01b4 30E0     		b	.L34
 970              	.LVL57:
 971              	.L39:
 636:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 638:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 639:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C1:
ARM GAS  /tmp/ccEjSpLh.s 			page 31


 640:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 641:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 972              		.loc 1 642 7 is_stmt 1 view .LVU270
 973              		.loc 1 642 16 is_stmt 0 view .LVU271
 974 01b6 204B     		ldr	r3, .L93+4
 975 01b8 DA6C     		ldr	r2, [r3, #76]
 976              		.loc 1 642 14 view .LVU272
 977 01ba C023     		movs	r3, #192
 978 01bc 9B01     		lsls	r3, r3, #6
 979 01be 1100     		movs	r1, r2
 980 01c0 1940     		ands	r1, r3
 981              	.LVL58:
 643:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 644:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is PCLK1 */
 645:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 982              		.loc 1 645 7 is_stmt 1 view .LVU273
 983              		.loc 1 645 10 is_stmt 0 view .LVU274
 984 01c2 1A42     		tst	r2, r3
 985 01c4 09D0     		beq	.L90
 646:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C1 clock selection is HSI */
 650:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_HSI)
 986              		.loc 1 650 12 is_stmt 1 view .LVU275
 987              		.loc 1 650 15 is_stmt 0 view .LVU276
 988 01c6 8023     		movs	r3, #128
 989 01c8 9B01     		lsls	r3, r3, #6
 990 01ca 9942     		cmp	r1, r3
 991 01cc 08D0     		beq	.L91
 651:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 658:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 659:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 662:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 663:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 664:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is SYSCLK */
 665:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 992              		.loc 1 665 12 is_stmt 1 view .LVU277
 993              		.loc 1 665 15 is_stmt 0 view .LVU278
 994 01ce 8023     		movs	r3, #128
 995 01d0 5B01     		lsls	r3, r3, #5
 996 01d2 9942     		cmp	r1, r3
 997 01d4 11D0     		beq	.L92
 666:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 669:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1*/
 670:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
ARM GAS  /tmp/ccEjSpLh.s 			page 32


 671:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 672:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 998              		.loc 1 672 19 view .LVU279
 999 01d6 0020     		movs	r0, #0
 673:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 675:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 676:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(I2C2)
 677:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C2:
 678:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 679:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 680:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C2 on APB1 clock enabled*/
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 685:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 686:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 687:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 688:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 690:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 691:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* I2C2 */
 692:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 693:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 694:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C3:
 695:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 696:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
 697:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 698:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 699:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is PCLK1 */
 700:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 701:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 702:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 704:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C3 clock selection is HSI */
 705:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_HSI)
 706:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 707:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 709:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 711:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 712:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 713:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 714:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 716:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 717:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 718:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 719:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is SYSCLK */
 720:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 721:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 722:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 724:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3*/
 725:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
ARM GAS  /tmp/ccEjSpLh.s 			page 33


 726:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 727:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 728:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 729:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 730:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 731:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   default:
 733:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 734:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 735:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 736:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 737:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return(frequency);
 1000              		.loc 1 737 3 is_stmt 1 view .LVU280
 1001              		.loc 1 737 9 is_stmt 0 view .LVU281
 1002 01d8 1EE0     		b	.L34
 1003              	.L90:
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1004              		.loc 1 647 9 is_stmt 1 view .LVU282
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1005              		.loc 1 647 21 is_stmt 0 view .LVU283
 1006 01da FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1007              	.LVL59:
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1008              		.loc 1 647 21 view .LVU284
 1009 01de 1BE0     		b	.L34
 1010              	.LVL60:
 1011              	.L91:
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1012              		.loc 1 652 9 is_stmt 1 view .LVU285
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1013              		.loc 1 652 13 is_stmt 0 view .LVU286
 1014 01e0 154B     		ldr	r3, .L93+4
 1015 01e2 1B68     		ldr	r3, [r3]
 1016 01e4 0422     		movs	r2, #4
 1017 01e6 1000     		movs	r0, r2
 1018 01e8 1840     		ands	r0, r3
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1019              		.loc 1 652 12 view .LVU287
 1020 01ea 1A42     		tst	r2, r3
 1021 01ec 14D0     		beq	.L34
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1022              		.loc 1 654 11 is_stmt 1 view .LVU288
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1023              		.loc 1 654 15 is_stmt 0 view .LVU289
 1024 01ee 124B     		ldr	r3, .L93+4
 1025 01f0 1B68     		ldr	r3, [r3]
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1026              		.loc 1 654 14 view .LVU290
 1027 01f2 DB06     		lsls	r3, r3, #27
 1028 01f4 1BD5     		bpl	.L72
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1029              		.loc 1 656 23 view .LVU291
 1030 01f6 1248     		ldr	r0, .L93+12
 1031 01f8 0EE0     		b	.L34
 1032              	.L92:
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1033              		.loc 1 667 9 is_stmt 1 view .LVU292
ARM GAS  /tmp/ccEjSpLh.s 			page 34


 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1034              		.loc 1 667 21 is_stmt 0 view .LVU293
 1035 01fa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1036              	.LVL61:
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1037              		.loc 1 667 21 view .LVU294
 1038 01fe 0BE0     		b	.L34
 1039              	.LVL62:
 1040              	.L38:
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1041              		.loc 1 681 7 is_stmt 1 view .LVU295
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1042              		.loc 1 681 11 is_stmt 0 view .LVU296
 1043 0200 0D4B     		ldr	r3, .L93+4
 1044 0202 9A6B     		ldr	r2, [r3, #56]
 1045 0204 8023     		movs	r3, #128
 1046 0206 DB03     		lsls	r3, r3, #15
 1047 0208 1000     		movs	r0, r2
 1048 020a 1840     		ands	r0, r3
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1049              		.loc 1 681 10 view .LVU297
 1050 020c 1A42     		tst	r2, r3
 1051 020e 03D0     		beq	.L34
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1052              		.loc 1 683 9 is_stmt 1 view .LVU298
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1053              		.loc 1 683 21 is_stmt 0 view .LVU299
 1054 0210 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1055              	.LVL63:
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1056              		.loc 1 683 21 view .LVU300
 1057 0214 00E0     		b	.L34
 1058              	.LVL64:
 1059              	.L56:
 385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1060              		.loc 1 385 3 view .LVU301
 1061 0216 0020     		movs	r0, #0
 1062              	.LVL65:
 1063              	.L34:
 738:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1064              		.loc 1 738 1 view .LVU302
 1065              		@ sp needed
 1066 0218 10BD     		pop	{r4, pc}
 1067              	.LVL66:
 1068              	.L60:
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 1069              		.loc 1 428 25 view .LVU303
 1070 021a 0B48     		ldr	r0, .L93+20
 1071 021c FCE7     		b	.L34
 1072              	.L61:
 1073 021e 0B48     		ldr	r0, .L93+24
 1074 0220 FAE7     		b	.L34
 1075              	.LVL67:
 1076              	.L63:
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1077              		.loc 1 524 23 view .LVU304
 1078 0222 0B48     		ldr	r0, .L93+28
ARM GAS  /tmp/ccEjSpLh.s 			page 35


 1079 0224 F8E7     		b	.L34
 1080              	.L66:
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1081              		.loc 1 570 23 view .LVU305
 1082 0226 0A48     		ldr	r0, .L93+28
 1083 0228 F6E7     		b	.L34
 1084              	.L69:
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1085              		.loc 1 615 23 view .LVU306
 1086 022a 0948     		ldr	r0, .L93+28
 1087 022c F4E7     		b	.L34
 1088              	.L72:
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1089              		.loc 1 660 23 view .LVU307
 1090 022e 0848     		ldr	r0, .L93+28
 1091 0230 F2E7     		b	.L34
 1092              	.L94:
 1093 0232 C046     		.align	2
 1094              	.L93:
 1095 0234 00000000 		.word	.L37
 1096 0238 00100240 		.word	1073876992
 1097 023c 88900000 		.word	37000
 1098 0240 00093D00 		.word	4000000
 1099 0244 80841E00 		.word	2000000
 1100 0248 40420F00 		.word	1000000
 1101 024c 20A10700 		.word	500000
 1102 0250 0024F400 		.word	16000000
 1103              		.cfi_endproc
 1104              	.LFE49:
 1106              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 1107              		.align	1
 1108              		.global	HAL_RCCEx_EnableLSECSS
 1109              		.syntax unified
 1110              		.code	16
 1111              		.thumb_func
 1113              	HAL_RCCEx_EnableLSECSS:
 1114              	.LFB50:
 739:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 740:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 741:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
 742:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 743:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 744:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
 745:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1115              		.loc 1 745 1 is_stmt 1 view -0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
 746:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1120              		.loc 1 746 3 view .LVU309
 1121 0000 034A     		ldr	r2, .L96
 1122 0002 116D     		ldr	r1, [r2, #80]
 1123 0004 8023     		movs	r3, #128
 1124 0006 9B01     		lsls	r3, r3, #6
 1125 0008 0B43     		orrs	r3, r1
 1126 000a 1365     		str	r3, [r2, #80]
ARM GAS  /tmp/ccEjSpLh.s 			page 36


 747:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1127              		.loc 1 747 1 is_stmt 0 view .LVU310
 1128              		@ sp needed
 1129 000c 7047     		bx	lr
 1130              	.L97:
 1131 000e C046     		.align	2
 1132              	.L96:
 1133 0010 00100240 		.word	1073876992
 1134              		.cfi_endproc
 1135              	.LFE50:
 1137              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 1138              		.align	1
 1139              		.global	HAL_RCCEx_DisableLSECSS
 1140              		.syntax unified
 1141              		.code	16
 1142              		.thumb_func
 1144              	HAL_RCCEx_DisableLSECSS:
 1145              	.LFB51:
 748:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 749:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 750:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
 751:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Once enabled this bit cannot be disabled, except after an LSE failure detection
 752:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         (LSECSSD=1). In that case the software MUST disable the LSECSSON bit.
 753:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         Reset by power on reset and RTC software reset (RTCRST bit).
 754:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 755:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 756:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
 757:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1146              		.loc 1 757 1 is_stmt 1 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 758:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS */
 759:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1151              		.loc 1 759 4 view .LVU312
 1152 0000 044B     		ldr	r3, .L99
 1153 0002 1A6D     		ldr	r2, [r3, #80]
 1154 0004 0449     		ldr	r1, .L99+4
 1155 0006 0A40     		ands	r2, r1
 1156 0008 1A65     		str	r2, [r3, #80]
 760:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 761:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT */
 762:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 1157              		.loc 1 762 3 view .LVU313
 1158 000a 1A69     		ldr	r2, [r3, #16]
 1159 000c 8021     		movs	r1, #128
 1160 000e 8A43     		bics	r2, r1
 1161 0010 1A61     		str	r2, [r3, #16]
 763:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1162              		.loc 1 763 1 is_stmt 0 view .LVU314
 1163              		@ sp needed
 1164 0012 7047     		bx	lr
 1165              	.L100:
 1166              		.align	2
 1167              	.L99:
 1168 0014 00100240 		.word	1073876992
ARM GAS  /tmp/ccEjSpLh.s 			page 37


 1169 0018 FFDFFFFF 		.word	-8193
 1170              		.cfi_endproc
 1171              	.LFE51:
 1173              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 1174              		.align	1
 1175              		.global	HAL_RCCEx_EnableLSECSS_IT
 1176              		.syntax unified
 1177              		.code	16
 1178              		.thumb_func
 1180              	HAL_RCCEx_EnableLSECSS_IT:
 1181              	.LFB52:
 764:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 766:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System IT & corresponding EXTI line.
 767:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System IT is mapped on RTC EXTI line 19
 768:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 769:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 770:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
 771:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1182              		.loc 1 771 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 772:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 773:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1187              		.loc 1 773 4 view .LVU316
 1188 0000 094B     		ldr	r3, .L102
 1189 0002 196D     		ldr	r1, [r3, #80]
 1190 0004 8022     		movs	r2, #128
 1191 0006 9201     		lsls	r2, r2, #6
 1192 0008 0A43     		orrs	r2, r1
 1193 000a 1A65     		str	r2, [r3, #80]
 774:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 775:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
 776:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 1194              		.loc 1 776 3 view .LVU317
 1195 000c 1A69     		ldr	r2, [r3, #16]
 1196 000e 8021     		movs	r1, #128
 1197 0010 0A43     		orrs	r2, r1
 1198 0012 1A61     		str	r2, [r3, #16]
 777:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 778:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
 779:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 1199              		.loc 1 779 3 view .LVU318
 1200 0014 054B     		ldr	r3, .L102+4
 1201 0016 1968     		ldr	r1, [r3]
 1202 0018 8022     		movs	r2, #128
 1203 001a 1203     		lsls	r2, r2, #12
 1204 001c 1143     		orrs	r1, r2
 1205 001e 1960     		str	r1, [r3]
 780:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 1206              		.loc 1 780 3 view .LVU319
 1207 0020 9968     		ldr	r1, [r3, #8]
 1208 0022 0A43     		orrs	r2, r1
 1209 0024 9A60     		str	r2, [r3, #8]
 781:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
ARM GAS  /tmp/ccEjSpLh.s 			page 38


 1210              		.loc 1 781 1 is_stmt 0 view .LVU320
 1211              		@ sp needed
 1212 0026 7047     		bx	lr
 1213              	.L103:
 1214              		.align	2
 1215              	.L102:
 1216 0028 00100240 		.word	1073876992
 1217 002c 00040140 		.word	1073808384
 1218              		.cfi_endproc
 1219              	.LFE52:
 1221              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 1222              		.align	1
 1223              		.weak	HAL_RCCEx_LSECSS_Callback
 1224              		.syntax unified
 1225              		.code	16
 1226              		.thumb_func
 1228              	HAL_RCCEx_LSECSS_Callback:
 1229              	.LFB54:
 782:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 783:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
 785:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 786:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 787:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
 788:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 792:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
 793:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 795:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
 796:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 800:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
 802:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
 803:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 804:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
 805:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1230              		.loc 1 805 1 is_stmt 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 0
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 806:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 807:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
 808:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
 809:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1235              		.loc 1 809 1 view .LVU322
 1236              		@ sp needed
 1237 0000 7047     		bx	lr
 1238              		.cfi_endproc
 1239              	.LFE54:
 1241              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
ARM GAS  /tmp/ccEjSpLh.s 			page 39


 1242              		.align	1
 1243              		.global	HAL_RCCEx_LSECSS_IRQHandler
 1244              		.syntax unified
 1245              		.code	16
 1246              		.thumb_func
 1248              	HAL_RCCEx_LSECSS_IRQHandler:
 1249              	.LFB53:
 788:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 1250              		.loc 1 788 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254 0000 10B5     		push	{r4, lr}
 1255              	.LCFI2:
 1256              		.cfi_def_cfa_offset 8
 1257              		.cfi_offset 4, -8
 1258              		.cfi_offset 14, -4
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1259              		.loc 1 790 3 view .LVU324
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1260              		.loc 1 790 6 is_stmt 0 view .LVU325
 1261 0002 054B     		ldr	r3, .L108
 1262 0004 5B69     		ldr	r3, [r3, #20]
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1263              		.loc 1 790 5 view .LVU326
 1264 0006 1B06     		lsls	r3, r3, #24
 1265 0008 00D4     		bmi	.L107
 1266              	.L105:
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1267              		.loc 1 798 1 view .LVU327
 1268              		@ sp needed
 1269 000a 10BD     		pop	{r4, pc}
 1270              	.L107:
 793:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1271              		.loc 1 793 5 is_stmt 1 view .LVU328
 1272 000c FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 1273              	.LVL68:
 796:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 1274              		.loc 1 796 5 view .LVU329
 1275 0010 014B     		ldr	r3, .L108
 1276 0012 8022     		movs	r2, #128
 1277 0014 9A61     		str	r2, [r3, #24]
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1278              		.loc 1 798 1 is_stmt 0 view .LVU330
 1279 0016 F8E7     		b	.L105
 1280              	.L109:
 1281              		.align	2
 1282              	.L108:
 1283 0018 00100240 		.word	1073876992
 1284              		.cfi_endproc
 1285              	.LFE53:
 1287              		.text
 1288              	.Letext0:
 1289              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1290              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1291              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l051xx.h"
 1292              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
ARM GAS  /tmp/ccEjSpLh.s 			page 40


 1293              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 1294              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 1295              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 1296              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
ARM GAS  /tmp/ccEjSpLh.s 			page 41


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_rcc_ex.c
     /tmp/ccEjSpLh.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccEjSpLh.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccEjSpLh.s:397    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000190 $d
     /tmp/ccEjSpLh.s:411    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccEjSpLh.s:417    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccEjSpLh.s:520    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000064 $d
     /tmp/ccEjSpLh.s:525    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccEjSpLh.s:531    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccEjSpLh.s:560    .rodata.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $d
     /tmp/ccEjSpLh.s:1095   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000234 $d
     /tmp/ccEjSpLh.s:1107   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccEjSpLh.s:1113   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccEjSpLh.s:1133   .text.HAL_RCCEx_EnableLSECSS:0000000000000010 $d
     /tmp/ccEjSpLh.s:1138   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccEjSpLh.s:1144   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccEjSpLh.s:1168   .text.HAL_RCCEx_DisableLSECSS:0000000000000014 $d
     /tmp/ccEjSpLh.s:1174   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccEjSpLh.s:1180   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccEjSpLh.s:1216   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000028 $d
     /tmp/ccEjSpLh.s:1222   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccEjSpLh.s:1228   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccEjSpLh.s:1242   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccEjSpLh.s:1248   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccEjSpLh.s:1283   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
