design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/ucass/Work/DNN_ACC_IITGN/openlane/mac,mac,23_09_22_02_42,flow completed,0h18m5s0ms,0h12m39s0ms,99189.33629969074,0.1522117028,44635.20133486083,46.32,-1,838.73,6466,0,0,0,0,0,0,0,5,5,0,-1,-1,218852,49853,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,183667184.0,0.0,36.87,45.12,5.37,22.76,0.56,7227,9009,84,1812,0,0,0,7197,1137,0,242,173,717,1897,554,28,285,28,42,7124,1946,4,3080,6794,18948,139188.4928,-1,-1,-1,0.00736,0.00935,3.84e-08,-1,-1,-1,11.68,20.0,50.0,20.0,1,45,153.18,153.6,0.3,1,10,0.55,0,sky130_fd_sc_hd,AREA 0
