<module name="ICSSM0_IEP0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_IEP0__SLV__REGS_global_cfg_reg" acronym="PR1_IEP0__SLV__REGS_global_cfg_reg" offset="0x0" width="32" description="">
		<bitfield id="CMP_INC" width="12" begin="19" end="8" resetval="0x5" description="" range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="DEFAULT_INC" width="4" begin="7" end="4" resetval="0x5" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CNT_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_global_status_reg" acronym="PR1_IEP0__SLV__REGS_global_status_reg" offset="0x4" width="32" description="">
		<bitfield id="CNT_OVF" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_compen_reg" acronym="PR1_IEP0__SLV__REGS_compen_reg" offset="0x8" width="32" description="">
		<bitfield id="COMPEN_CNT" width="23" begin="22" end="0" resetval="0x0" description="" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_slow_compen_reg" acronym="PR1_IEP0__SLV__REGS_slow_compen_reg" offset="0xC" width="32" description="">
		<bitfield id="SLOW_COMPEN_CNT" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_count_reg0" acronym="PR1_IEP0__SLV__REGS_count_reg0" offset="0x10" width="32" description="">
		<bitfield id="COUNT_LO" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_count_reg1" acronym="PR1_IEP0__SLV__REGS_count_reg1" offset="0x14" width="32" description="">
		<bitfield id="COUNT_HI" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cap_cfg_reg" acronym="PR1_IEP0__SLV__REGS_cap_cfg_reg" offset="0x18" width="32" description="">
		<bitfield id="EXT_CAP_EN" width="6" begin="23" end="18" resetval="0x0" description="" range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="CAP_ASYNC_EN" width="8" begin="17" end="10" resetval="0x127" description="" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="CAP_EN" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cap_status_reg" acronym="PR1_IEP0__SLV__REGS_cap_status_reg" offset="0x1C" width="32" description="">
		<bitfield id="CAP_RAW" width="8" begin="23" end="16" resetval="0x0" description="" range="23 - 16" rwaccess="R"/> 
		<bitfield id="CAP_VALID" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr0_reg0" acronym="PR1_IEP0__SLV__REGS_capr0_reg0" offset="0x20" width="32" description="">
		<bitfield id="CAPR0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr0_reg1" acronym="PR1_IEP0__SLV__REGS_capr0_reg1" offset="0x24" width="32" description="">
		<bitfield id="CAPR0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr1_reg0" acronym="PR1_IEP0__SLV__REGS_capr1_reg0" offset="0x28" width="32" description="">
		<bitfield id="CAPR1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr1_reg1" acronym="PR1_IEP0__SLV__REGS_capr1_reg1" offset="0x2C" width="32" description="">
		<bitfield id="CAPR1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr2_reg0" acronym="PR1_IEP0__SLV__REGS_capr2_reg0" offset="0x30" width="32" description="">
		<bitfield id="CAPR2_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr2_reg1" acronym="PR1_IEP0__SLV__REGS_capr2_reg1" offset="0x34" width="32" description="">
		<bitfield id="CAPR2_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr3_reg0" acronym="PR1_IEP0__SLV__REGS_capr3_reg0" offset="0x38" width="32" description="">
		<bitfield id="CAPR3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr3_reg1" acronym="PR1_IEP0__SLV__REGS_capr3_reg1" offset="0x3C" width="32" description="">
		<bitfield id="CAPR3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr4_reg0" acronym="PR1_IEP0__SLV__REGS_capr4_reg0" offset="0x40" width="32" description="">
		<bitfield id="CAPR4_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr4_reg1" acronym="PR1_IEP0__SLV__REGS_capr4_reg1" offset="0x44" width="32" description="">
		<bitfield id="CAPR4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr5_reg0" acronym="PR1_IEP0__SLV__REGS_capr5_reg0" offset="0x48" width="32" description="">
		<bitfield id="CAPR5_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr5_reg1" acronym="PR1_IEP0__SLV__REGS_capr5_reg1" offset="0x4C" width="32" description="">
		<bitfield id="CAPR5_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr6_reg0" acronym="PR1_IEP0__SLV__REGS_capr6_reg0" offset="0x50" width="32" description="">
		<bitfield id="CAPR6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr6_reg1" acronym="PR1_IEP0__SLV__REGS_capr6_reg1" offset="0x54" width="32" description="">
		<bitfield id="CAPR6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf6_reg0" acronym="PR1_IEP0__SLV__REGS_capf6_reg0" offset="0x58" width="32" description="">
		<bitfield id="CAPF6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf6_reg1" acronym="PR1_IEP0__SLV__REGS_capf6_reg1" offset="0x5C" width="32" description="">
		<bitfield id="CAPF6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr7_reg0" acronym="PR1_IEP0__SLV__REGS_capr7_reg0" offset="0x60" width="32" description="">
		<bitfield id="CAPR7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr7_reg1" acronym="PR1_IEP0__SLV__REGS_capr7_reg1" offset="0x64" width="32" description="">
		<bitfield id="CAPR7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf7_reg0" acronym="PR1_IEP0__SLV__REGS_capf7_reg0" offset="0x68" width="32" description="">
		<bitfield id="CAPF7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf7_reg1" acronym="PR1_IEP0__SLV__REGS_capf7_reg1" offset="0x6C" width="32" description="">
		<bitfield id="CAPF7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp_cfg_reg" acronym="PR1_IEP0__SLV__REGS_cmp_cfg_reg" offset="0x70" width="32" description="">
		<bitfield id="SHADOW_EN" width="1" begin="17" end="17" resetval="0x0" description="" range="17" rwaccess="R/W"/> 
		<bitfield id="CMP_EN" width="16" begin="16" end="1" resetval="0x0" description="" range="16 - 1" rwaccess="R/W"/> 
		<bitfield id="CMP0_RST_CNT_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp_status_reg" acronym="PR1_IEP0__SLV__REGS_cmp_status_reg" offset="0x74" width="32" description="">
		<bitfield id="CMP_STATUS" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp0_reg0" acronym="PR1_IEP0__SLV__REGS_cmp0_reg0" offset="0x78" width="32" description="">
		<bitfield id="CMP0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp0_reg1" acronym="PR1_IEP0__SLV__REGS_cmp0_reg1" offset="0x7C" width="32" description="">
		<bitfield id="CMP0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp1_reg0" acronym="PR1_IEP0__SLV__REGS_cmp1_reg0" offset="0x80" width="32" description="">
		<bitfield id="CMP1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp1_reg1" acronym="PR1_IEP0__SLV__REGS_cmp1_reg1" offset="0x84" width="32" description="">
		<bitfield id="CMP1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp2_reg0" acronym="PR1_IEP0__SLV__REGS_cmp2_reg0" offset="0x88" width="32" description="">
		<bitfield id="CMP2_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp2_reg1" acronym="PR1_IEP0__SLV__REGS_cmp2_reg1" offset="0x8C" width="32" description="">
		<bitfield id="CMP2_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp3_reg0" acronym="PR1_IEP0__SLV__REGS_cmp3_reg0" offset="0x90" width="32" description="">
		<bitfield id="CMP3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp3_reg1" acronym="PR1_IEP0__SLV__REGS_cmp3_reg1" offset="0x94" width="32" description="">
		<bitfield id="CMP3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp4_reg0" acronym="PR1_IEP0__SLV__REGS_cmp4_reg0" offset="0x98" width="32" description="">
		<bitfield id="CMP4_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp4_reg1" acronym="PR1_IEP0__SLV__REGS_cmp4_reg1" offset="0x9C" width="32" description="">
		<bitfield id="CMP4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp5_reg0" acronym="PR1_IEP0__SLV__REGS_cmp5_reg0" offset="0xA0" width="32" description="">
		<bitfield id="CMP5_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp5_reg1" acronym="PR1_IEP0__SLV__REGS_cmp5_reg1" offset="0xA4" width="32" description="">
		<bitfield id="CMP5_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp6_reg0" acronym="PR1_IEP0__SLV__REGS_cmp6_reg0" offset="0xA8" width="32" description="">
		<bitfield id="CMP6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp6_reg1" acronym="PR1_IEP0__SLV__REGS_cmp6_reg1" offset="0xAC" width="32" description="">
		<bitfield id="CMP6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp7_reg0" acronym="PR1_IEP0__SLV__REGS_cmp7_reg0" offset="0xB0" width="32" description="">
		<bitfield id="CMP7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp7_reg1" acronym="PR1_IEP0__SLV__REGS_cmp7_reg1" offset="0xB4" width="32" description="">
		<bitfield id="CMP7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_rxipg0_reg" acronym="PR1_IEP0__SLV__REGS_rxipg0_reg" offset="0xB8" width="32" description="">
		<bitfield id="RX_MIN_IPG0" width="16" begin="31" end="16" resetval="0x65535" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_IPG0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_rxipg1_reg" acronym="PR1_IEP0__SLV__REGS_rxipg1_reg" offset="0xBC" width="32" description="">
		<bitfield id="RX_MIN_IPG1" width="16" begin="31" end="16" resetval="0x65535" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_IPG1" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp8_reg0" acronym="PR1_IEP0__SLV__REGS_cmp8_reg0" offset="0xC0" width="32" description="">
		<bitfield id="CMP8_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp8_reg1" acronym="PR1_IEP0__SLV__REGS_cmp8_reg1" offset="0xC4" width="32" description="">
		<bitfield id="CMP8_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp9_reg0" acronym="PR1_IEP0__SLV__REGS_cmp9_reg0" offset="0xC8" width="32" description="">
		<bitfield id="CMP9_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp9_reg1" acronym="PR1_IEP0__SLV__REGS_cmp9_reg1" offset="0xCC" width="32" description="">
		<bitfield id="CMP9_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp10_reg0" acronym="PR1_IEP0__SLV__REGS_cmp10_reg0" offset="0xD0" width="32" description="">
		<bitfield id="CMP10_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp10_reg1" acronym="PR1_IEP0__SLV__REGS_cmp10_reg1" offset="0xD4" width="32" description="">
		<bitfield id="CMP10_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp11_reg0" acronym="PR1_IEP0__SLV__REGS_cmp11_reg0" offset="0xD8" width="32" description="">
		<bitfield id="CMP11_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp11_reg1" acronym="PR1_IEP0__SLV__REGS_cmp11_reg1" offset="0xDC" width="32" description="">
		<bitfield id="CMP11_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp12_reg0" acronym="PR1_IEP0__SLV__REGS_cmp12_reg0" offset="0xE0" width="32" description="">
		<bitfield id="CMP12_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp12_reg1" acronym="PR1_IEP0__SLV__REGS_cmp12_reg1" offset="0xE4" width="32" description="">
		<bitfield id="CMP12_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp13_reg0" acronym="PR1_IEP0__SLV__REGS_cmp13_reg0" offset="0xE8" width="32" description="">
		<bitfield id="CMP13_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp13_reg1" acronym="PR1_IEP0__SLV__REGS_cmp13_reg1" offset="0xEC" width="32" description="">
		<bitfield id="CMP13_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp14_reg0" acronym="PR1_IEP0__SLV__REGS_cmp14_reg0" offset="0xF0" width="32" description="">
		<bitfield id="CMP14_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp14_reg1" acronym="PR1_IEP0__SLV__REGS_cmp14_reg1" offset="0xF4" width="32" description="">
		<bitfield id="CMP14_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp15_reg0" acronym="PR1_IEP0__SLV__REGS_cmp15_reg0" offset="0xF8" width="32" description="">
		<bitfield id="CMP15_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_cmp15_reg1" acronym="PR1_IEP0__SLV__REGS_cmp15_reg1" offset="0xFC" width="32" description="">
		<bitfield id="CMP15_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_count_reset_val_reg0" acronym="PR1_IEP0__SLV__REGS_count_reset_val_reg0" offset="0x100" width="32" description="">
		<bitfield id="RESET_VAL_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_count_reset_val_reg1" acronym="PR1_IEP0__SLV__REGS_count_reset_val_reg1" offset="0x104" width="32" description="">
		<bitfield id="RESET_VAL_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_pwm_reg" acronym="PR1_IEP0__SLV__REGS_pwm_reg" offset="0x108" width="32" description="">
		<bitfield id="PWM3_HIT" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PWM3_RST_CNT_EN" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PWM0_HIT" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PWM0_RST_CNT_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr0_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr0_bi_reg0" offset="0x10C" width="32" description="">
		<bitfield id="CAPR0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr0_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr0_bi_reg1" offset="0x110" width="32" description="">
		<bitfield id="CAPR0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr1_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr1_bi_reg0" offset="0x114" width="32" description="">
		<bitfield id="CAPR1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr1_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr1_bi_reg1" offset="0x118" width="32" description="">
		<bitfield id="CAPR1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr2_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr2_bi_reg0" offset="0x11C" width="32" description="">
		<bitfield id="CAPR2_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr2_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr2_bi_reg1" offset="0x120" width="32" description="">
		<bitfield id="CAPR2_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr3_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr3_bi_reg0" offset="0x124" width="32" description="">
		<bitfield id="CAPR3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr3_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr3_bi_reg1" offset="0x128" width="32" description="">
		<bitfield id="CAPR3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr4_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr4_bi_reg0" offset="0x12C" width="32" description="">
		<bitfield id="CAPR4_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr4_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr4_bi_reg1" offset="0x130" width="32" description="">
		<bitfield id="CAPR4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr5_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr5_bi_reg0" offset="0x134" width="32" description="">
		<bitfield id="CAPR5_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr5_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr5_bi_reg1" offset="0x138" width="32" description="">
		<bitfield id="CAPR5_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr6_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr6_bi_reg0" offset="0x13C" width="32" description="">
		<bitfield id="CAPR6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr6_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr6_bi_reg1" offset="0x140" width="32" description="">
		<bitfield id="CAPR6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf6_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capf6_bi_reg0" offset="0x144" width="32" description="">
		<bitfield id="CAPF6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf6_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capf6_bi_reg1" offset="0x148" width="32" description="">
		<bitfield id="CAPF6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr7_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capr7_bi_reg0" offset="0x14C" width="32" description="">
		<bitfield id="CAPR7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capr7_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capr7_bi_reg1" offset="0x150" width="32" description="">
		<bitfield id="CAPR7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf7_bi_reg0" acronym="PR1_IEP0__SLV__REGS_capf7_bi_reg0" offset="0x154" width="32" description="">
		<bitfield id="CAPF7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_capf7_bi_reg1" acronym="PR1_IEP0__SLV__REGS_capf7_bi_reg1" offset="0x158" width="32" description="">
		<bitfield id="CAPF7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync_ctrl_reg" acronym="PR1_IEP0__SLV__REGS_sync_ctrl_reg" offset="0x180" width="32" description="">
		<bitfield id="SYNC1_OUT_NV_EN" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R/W"/> 
		<bitfield id="SYNC0_OUT_NV_EN" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R/W"/> 
		<bitfield id="SYNC1_IND_EN" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R/W"/> 
		<bitfield id="SYNC1_CYCLIC_EN" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R/W"/> 
		<bitfield id="SYNC1_ACK_EN" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/> 
		<bitfield id="SYNC0_CYCLIC_EN" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="SYNC0_ACK_EN" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="SYNC1_EN" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="SYNC0_EN" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="SYNC_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync_first_stat_reg" acronym="PR1_IEP0__SLV__REGS_sync_first_stat_reg" offset="0x184" width="32" description="">
		<bitfield id="FIRST_SYNC1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="FIRST_SYNC0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync0_stat_reg" acronym="PR1_IEP0__SLV__REGS_sync0_stat_reg" offset="0x188" width="32" description="">
		<bitfield id="SYNC0_PEND" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync1_stat_reg" acronym="PR1_IEP0__SLV__REGS_sync1_stat_reg" offset="0x18C" width="32" description="">
		<bitfield id="SYNC1_PEND" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync_pwidth_reg" acronym="PR1_IEP0__SLV__REGS_sync_pwidth_reg" offset="0x190" width="32" description="">
		<bitfield id="SYNC_HPW" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync0_period_reg" acronym="PR1_IEP0__SLV__REGS_sync0_period_reg" offset="0x194" width="32" description="">
		<bitfield id="SYNC0_PERIOD" width="32" begin="31" end="0" resetval="0x1" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync1_delay_reg" acronym="PR1_IEP0__SLV__REGS_sync1_delay_reg" offset="0x198" width="32" description="">
		<bitfield id="SYNC1_DELAY" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_sync_start_reg" acronym="PR1_IEP0__SLV__REGS_sync_start_reg" offset="0x19C" width="32" description="">
		<bitfield id="SYNC_START" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_wd_prediv_reg" acronym="PR1_IEP0__SLV__REGS_wd_prediv_reg" offset="0x200" width="32" description="">
		<bitfield id="PRE_DIV" width="16" begin="15" end="0" resetval="0x20000" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_pdi_wd_tim_reg" acronym="PR1_IEP0__SLV__REGS_pdi_wd_tim_reg" offset="0x204" width="32" description="">
		<bitfield id="PDI_WD_TIME" width="16" begin="15" end="0" resetval="0x1000" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_pd_wd_tim_reg" acronym="PR1_IEP0__SLV__REGS_pd_wd_tim_reg" offset="0x208" width="32" description="">
		<bitfield id="PD_WD_TIME" width="16" begin="15" end="0" resetval="0x1000" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_wd_status_reg" acronym="PR1_IEP0__SLV__REGS_wd_status_reg" offset="0x20C" width="32" description="">
		<bitfield id="PDI_WD_STAT" width="1" begin="16" end="16" resetval="0x1" description="" range="16" rwaccess="R"/> 
		<bitfield id="PD_WD_STAT" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_wd_exp_cnt_reg" acronym="PR1_IEP0__SLV__REGS_wd_exp_cnt_reg" offset="0x210" width="32" description="">
		<bitfield id="PD_EXP_CNT" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PDI_EXP_CNT" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_wd_ctrl_reg" acronym="PR1_IEP0__SLV__REGS_wd_ctrl_reg" offset="0x214" width="32" description="">
		<bitfield id="PDI_WD_EN" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="PD_WD_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_ctrl_reg" acronym="PR1_IEP0__SLV__REGS_digio_ctrl_reg" offset="0x300" width="32" description="">
		<bitfield id="OUT_MODE" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="IN_MODE" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="WD_MODE" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="BIDI_MODE" width="1" begin="2" end="2" resetval="0x1" description="" range="2" rwaccess="R"/> 
		<bitfield id="OUTVALID_MODE" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="OUTVALID_POL" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_status_reg" acronym="PR1_IEP0__SLV__REGS_digio_status_reg" offset="0x304" width="32" description="">
		<bitfield id="DIGIO_STAT" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_data_in_reg" acronym="PR1_IEP0__SLV__REGS_digio_data_in_reg" offset="0x308" width="32" description="">
		<bitfield id="DATA_IN" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_data_in_raw_reg" acronym="PR1_IEP0__SLV__REGS_digio_data_in_raw_reg" offset="0x30C" width="32" description="">
		<bitfield id="DATA_IN_RAW" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_data_out_reg" acronym="PR1_IEP0__SLV__REGS_digio_data_out_reg" offset="0x310" width="32" description="">
		<bitfield id="DATA_OUT" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_data_out_en_reg" acronym="PR1_IEP0__SLV__REGS_digio_data_out_en_reg" offset="0x314" width="32" description="">
		<bitfield id="DATA_OUT_EN" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_IEP0__SLV__REGS_digio_exp_reg" acronym="PR1_IEP0__SLV__REGS_digio_exp_reg" offset="0x318" width="32" description="">
		<bitfield id="EOF_SEL" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R/W"/> 
		<bitfield id="SOF_SEL" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R/W"/> 
		<bitfield id="SOF_DLY" width="4" begin="11" end="8" resetval="0x0" description="" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="OUTVALID_DLY" width="4" begin="7" end="4" resetval="0x2" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SW_OUTVALID" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="OUTVALID_OVR_EN" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="SW_DATA_OUT_UP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
</module>