
SeokM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008208  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000350  08008398  08008398  00018398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080086e8  080086e8  000186e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080086f0  080086f0  000186f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080086f4  080086f4  000186f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  080086f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          00000914  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000af0  20000af0  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001acff  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000344d  00000000  00000000  0003af0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006d80  00000000  00000000  0003e358  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ab0  00000000  00000000  000450d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d78  00000000  00000000  00045b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000068d4  00000000  00000000  00046900  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000441a  00000000  00000000  0004d1d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000515ee  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003024  00000000  00000000  0005166c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000084  00000000  00000000  00054690  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000117  00000000  00000000  00054714  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008380 	.word	0x08008380

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008380 	.word	0x08008380

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2uiz>:
 8000ba0:	004a      	lsls	r2, r1, #1
 8000ba2:	d211      	bcs.n	8000bc8 <__aeabi_d2uiz+0x28>
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d211      	bcs.n	8000bce <__aeabi_d2uiz+0x2e>
 8000baa:	d50d      	bpl.n	8000bc8 <__aeabi_d2uiz+0x28>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d40e      	bmi.n	8000bd4 <__aeabi_d2uiz+0x34>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d102      	bne.n	8000bda <__aeabi_d2uiz+0x3a>
 8000bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd8:	4770      	bx	lr
 8000bda:	f04f 0000 	mov.w	r0, #0
 8000bde:	4770      	bx	lr

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b97a 	b.w	8000f8c <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f806 	bl	8000cb0 <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460d      	mov	r5, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9e08      	ldr	r6, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d151      	bne.n	8000d64 <__udivmoddi4+0xb4>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96d      	bls.n	8000da2 <__udivmoddi4+0xf2>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0c20 	rsb	ip, lr, #32
 8000cd4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cd8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cdc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cec:	0c25      	lsrs	r5, r4, #16
 8000cee:	fbbc f8fa 	udiv	r8, ip, sl
 8000cf2:	fa1f f987 	uxth.w	r9, r7
 8000cf6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cfa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cfe:	fb08 f309 	mul.w	r3, r8, r9
 8000d02:	42ab      	cmp	r3, r5
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x6c>
 8000d06:	19ed      	adds	r5, r5, r7
 8000d08:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d0c:	f080 8123 	bcs.w	8000f56 <__udivmoddi4+0x2a6>
 8000d10:	42ab      	cmp	r3, r5
 8000d12:	f240 8120 	bls.w	8000f56 <__udivmoddi4+0x2a6>
 8000d16:	f1a8 0802 	sub.w	r8, r8, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	1aed      	subs	r5, r5, r3
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d24:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d28:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d2c:	fb00 f909 	mul.w	r9, r0, r9
 8000d30:	45a1      	cmp	r9, r4
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x98>
 8000d34:	19e4      	adds	r4, r4, r7
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	f080 810a 	bcs.w	8000f52 <__udivmoddi4+0x2a2>
 8000d3e:	45a1      	cmp	r9, r4
 8000d40:	f240 8107 	bls.w	8000f52 <__udivmoddi4+0x2a2>
 8000d44:	3802      	subs	r0, #2
 8000d46:	443c      	add	r4, r7
 8000d48:	eba4 0409 	sub.w	r4, r4, r9
 8000d4c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d50:	2100      	movs	r1, #0
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d061      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	6034      	str	r4, [r6, #0]
 8000d5e:	6073      	str	r3, [r6, #4]
 8000d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0xc8>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d054      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d72:	4608      	mov	r0, r1
 8000d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d78:	fab3 f183 	clz	r1, r3
 8000d7c:	2900      	cmp	r1, #0
 8000d7e:	f040 808e 	bne.w	8000e9e <__udivmoddi4+0x1ee>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xdc>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80fa 	bhi.w	8000f80 <__udivmoddi4+0x2d0>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	46ac      	mov	ip, r5
 8000d96:	2e00      	cmp	r6, #0
 8000d98:	d03f      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d9a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	b912      	cbnz	r2, 8000daa <__udivmoddi4+0xfa>
 8000da4:	2701      	movs	r7, #1
 8000da6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000daa:	fab7 fe87 	clz	lr, r7
 8000dae:	f1be 0f00 	cmp.w	lr, #0
 8000db2:	d134      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db4:	1beb      	subs	r3, r5, r7
 8000db6:	0c3a      	lsrs	r2, r7, #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f8f2 	udiv	r8, r3, r2
 8000dc2:	0c25      	lsrs	r5, r4, #16
 8000dc4:	fb02 3318 	mls	r3, r2, r8, r3
 8000dc8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dcc:	fb0c f308 	mul.w	r3, ip, r8
 8000dd0:	42ab      	cmp	r3, r5
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19ed      	adds	r5, r5, r7
 8000dd6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42ab      	cmp	r3, r5
 8000dde:	f200 80d1 	bhi.w	8000f84 <__udivmoddi4+0x2d4>
 8000de2:	4680      	mov	r8, r0
 8000de4:	1aed      	subs	r5, r5, r3
 8000de6:	b2a3      	uxth	r3, r4
 8000de8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dec:	fb02 5510 	mls	r5, r2, r0, r5
 8000df0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000df4:	fb0c fc00 	mul.w	ip, ip, r0
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	eba4 040c 	sub.w	r4, r4, ip
 8000e10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e14:	e79d      	b.n	8000d52 <__udivmoddi4+0xa2>
 8000e16:	4631      	mov	r1, r6
 8000e18:	4630      	mov	r0, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0420 	rsb	r4, lr, #32
 8000e22:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e2e:	0c3a      	lsrs	r2, r7, #16
 8000e30:	fa25 f404 	lsr.w	r4, r5, r4
 8000e34:	ea48 0803 	orr.w	r8, r8, r3
 8000e38:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e3c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e40:	fb02 4411 	mls	r4, r2, r1, r4
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e4c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e50:	42ab      	cmp	r3, r5
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d909      	bls.n	8000e6c <__udivmoddi4+0x1bc>
 8000e58:	19ed      	adds	r5, r5, r7
 8000e5a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e5e:	f080 808a 	bcs.w	8000f76 <__udivmoddi4+0x2c6>
 8000e62:	42ab      	cmp	r3, r5
 8000e64:	f240 8087 	bls.w	8000f76 <__udivmoddi4+0x2c6>
 8000e68:	3902      	subs	r1, #2
 8000e6a:	443d      	add	r5, r7
 8000e6c:	1aeb      	subs	r3, r5, r3
 8000e6e:	fa1f f588 	uxth.w	r5, r8
 8000e72:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e76:	fb02 3310 	mls	r3, r2, r0, r3
 8000e7a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e7e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e82:	42ab      	cmp	r3, r5
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x1e6>
 8000e86:	19ed      	adds	r5, r5, r7
 8000e88:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e8c:	d26f      	bcs.n	8000f6e <__udivmoddi4+0x2be>
 8000e8e:	42ab      	cmp	r3, r5
 8000e90:	d96d      	bls.n	8000f6e <__udivmoddi4+0x2be>
 8000e92:	3802      	subs	r0, #2
 8000e94:	443d      	add	r5, r7
 8000e96:	1aeb      	subs	r3, r5, r3
 8000e98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e9c:	e78f      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000e9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ea2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ea6:	408b      	lsls	r3, r1
 8000ea8:	fa05 f401 	lsl.w	r4, r5, r1
 8000eac:	ea48 0303 	orr.w	r3, r8, r3
 8000eb0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ebe:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ec2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ec6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eca:	fa1f f883 	uxth.w	r8, r3
 8000ece:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ed2:	fb09 f408 	mul.w	r4, r9, r8
 8000ed6:	42ac      	cmp	r4, r5
 8000ed8:	fa02 f201 	lsl.w	r2, r2, r1
 8000edc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x244>
 8000ee2:	18ed      	adds	r5, r5, r3
 8000ee4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee8:	d243      	bcs.n	8000f72 <__udivmoddi4+0x2c2>
 8000eea:	42ac      	cmp	r4, r5
 8000eec:	d941      	bls.n	8000f72 <__udivmoddi4+0x2c2>
 8000eee:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef2:	441d      	add	r5, r3
 8000ef4:	1b2d      	subs	r5, r5, r4
 8000ef6:	fa1f fe8e 	uxth.w	lr, lr
 8000efa:	fbb5 f0fc 	udiv	r0, r5, ip
 8000efe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f02:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f06:	fb00 f808 	mul.w	r8, r0, r8
 8000f0a:	45a0      	cmp	r8, r4
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x26e>
 8000f0e:	18e4      	adds	r4, r4, r3
 8000f10:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f14:	d229      	bcs.n	8000f6a <__udivmoddi4+0x2ba>
 8000f16:	45a0      	cmp	r8, r4
 8000f18:	d927      	bls.n	8000f6a <__udivmoddi4+0x2ba>
 8000f1a:	3802      	subs	r0, #2
 8000f1c:	441c      	add	r4, r3
 8000f1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f22:	eba4 0408 	sub.w	r4, r4, r8
 8000f26:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2a:	454c      	cmp	r4, r9
 8000f2c:	46c6      	mov	lr, r8
 8000f2e:	464d      	mov	r5, r9
 8000f30:	d315      	bcc.n	8000f5e <__udivmoddi4+0x2ae>
 8000f32:	d012      	beq.n	8000f5a <__udivmoddi4+0x2aa>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x29c>
 8000f36:	ebba 030e 	subs.w	r3, sl, lr
 8000f3a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40cb      	lsrs	r3, r1
 8000f44:	431f      	orrs	r7, r3
 8000f46:	40cc      	lsrs	r4, r1
 8000f48:	6037      	str	r7, [r6, #0]
 8000f4a:	6074      	str	r4, [r6, #4]
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f52:	4618      	mov	r0, r3
 8000f54:	e6f8      	b.n	8000d48 <__udivmoddi4+0x98>
 8000f56:	4690      	mov	r8, r2
 8000f58:	e6e0      	b.n	8000d1c <__udivmoddi4+0x6c>
 8000f5a:	45c2      	cmp	sl, r8
 8000f5c:	d2ea      	bcs.n	8000f34 <__udivmoddi4+0x284>
 8000f5e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f62:	eb69 0503 	sbc.w	r5, r9, r3
 8000f66:	3801      	subs	r0, #1
 8000f68:	e7e4      	b.n	8000f34 <__udivmoddi4+0x284>
 8000f6a:	4628      	mov	r0, r5
 8000f6c:	e7d7      	b.n	8000f1e <__udivmoddi4+0x26e>
 8000f6e:	4640      	mov	r0, r8
 8000f70:	e791      	b.n	8000e96 <__udivmoddi4+0x1e6>
 8000f72:	4681      	mov	r9, r0
 8000f74:	e7be      	b.n	8000ef4 <__udivmoddi4+0x244>
 8000f76:	4601      	mov	r1, r0
 8000f78:	e778      	b.n	8000e6c <__udivmoddi4+0x1bc>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	443c      	add	r4, r7
 8000f7e:	e745      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f80:	4608      	mov	r0, r1
 8000f82:	e708      	b.n	8000d96 <__udivmoddi4+0xe6>
 8000f84:	f1a8 0802 	sub.w	r8, r8, #2
 8000f88:	443d      	add	r5, r7
 8000f8a:	e72b      	b.n	8000de4 <__udivmoddi4+0x134>

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f92:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <HAL_InitTick+0x3c>)
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <HAL_InitTick+0x40>)
{
 8000f96:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f98:	7818      	ldrb	r0, [r3, #0]
 8000f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000fa2:	6810      	ldr	r0, [r2, #0]
 8000fa4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fa8:	f000 fad2 	bl	8001550 <HAL_SYSTICK_Config>
 8000fac:	4604      	mov	r4, r0
 8000fae:	b958      	cbnz	r0, 8000fc8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb0:	2d0f      	cmp	r5, #15
 8000fb2:	d809      	bhi.n	8000fc8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	4629      	mov	r1, r5
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fbc:	f000 fa88 	bl	80014d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <HAL_InitTick+0x44>)
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	601d      	str	r5, [r3, #0]
 8000fc6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000fc8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000fca:	bd38      	pop	{r3, r4, r5, pc}
 8000fcc:	20000008 	.word	0x20000008
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	20000004 	.word	0x20000004

08000fd8 <HAL_Init>:
{
 8000fd8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fda:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <HAL_Init+0x30>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fe2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ff2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f000 fa59 	bl	80014ac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f7ff ffc8 	bl	8000f90 <HAL_InitTick>
  HAL_MspInit();
 8001000:	f002 ffb0 	bl	8003f64 <HAL_MspInit>
}
 8001004:	2000      	movs	r0, #0
 8001006:	bd08      	pop	{r3, pc}
 8001008:	40023c00 	.word	0x40023c00

0800100c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800100c:	4a03      	ldr	r2, [pc, #12]	; (800101c <HAL_IncTick+0x10>)
 800100e:	4b04      	ldr	r3, [pc, #16]	; (8001020 <HAL_IncTick+0x14>)
 8001010:	6811      	ldr	r1, [r2, #0]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	440b      	add	r3, r1
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20000204 	.word	0x20000204
 8001020:	20000000 	.word	0x20000000

08001024 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001024:	4b01      	ldr	r3, [pc, #4]	; (800102c <HAL_GetTick+0x8>)
 8001026:	6818      	ldr	r0, [r3, #0]
}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000204 	.word	0x20000204

08001030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001030:	b538      	push	{r3, r4, r5, lr}
 8001032:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff fff6 	bl	8001024 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001038:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	bf1c      	itt	ne
 800103c:	4b05      	ldrne	r3, [pc, #20]	; (8001054 <HAL_Delay+0x24>)
 800103e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001040:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001042:	bf18      	it	ne
 8001044:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001046:	f7ff ffed 	bl	8001024 <HAL_GetTick>
 800104a:	1b40      	subs	r0, r0, r5
 800104c:	4284      	cmp	r4, r0
 800104e:	d8fa      	bhi.n	8001046 <HAL_Delay+0x16>
  {
  }
}
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop
 8001054:	20000000 	.word	0x20000000

08001058 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001058:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800105a:	4604      	mov	r4, r0
 800105c:	2800      	cmp	r0, #0
 800105e:	f000 8099 	beq.w	8001194 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001062:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001064:	b923      	cbnz	r3, 8001070 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001066:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001068:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106c:	f001 feb8 	bl	8002de0 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001070:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001072:	06db      	lsls	r3, r3, #27
 8001074:	f100 808c 	bmi.w	8001190 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001078:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800107a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800107e:	f023 0302 	bic.w	r3, r3, #2
 8001082:	f043 0302 	orr.w	r3, r3, #2
 8001086:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001088:	4b43      	ldr	r3, [pc, #268]	; (8001198 <HAL_ADC_Init+0x140>)
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001090:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	6861      	ldr	r1, [r4, #4]
 8001096:	430a      	orrs	r2, r1
 8001098:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800109a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800109c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800109e:	685a      	ldr	r2, [r3, #4]
 80010a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80010a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80010a6:	685a      	ldr	r2, [r3, #4]
 80010a8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80010ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80010ae:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80010b0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80010b2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80010b6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80010b8:	685a      	ldr	r2, [r3, #4]
 80010ba:	430a      	orrs	r2, r1
 80010bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80010be:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80010c0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80010c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010ce:	4933      	ldr	r1, [pc, #204]	; (800119c <HAL_ADC_Init+0x144>)
 80010d0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80010d2:	428a      	cmp	r2, r1
 80010d4:	d050      	beq.n	8001178 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80010d6:	6899      	ldr	r1, [r3, #8]
 80010d8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80010dc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80010de:	6899      	ldr	r1, [r3, #8]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010e4:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80010e6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80010ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010f2:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80010f4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80010f6:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80010f8:	f022 0202 	bic.w	r2, r2, #2
 80010fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001104:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001106:	6a22      	ldr	r2, [r4, #32]
 8001108:	2a00      	cmp	r2, #0
 800110a:	d03d      	beq.n	8001188 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800110c:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800110e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001110:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001114:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800111c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800111e:	685a      	ldr	r2, [r3, #4]
 8001120:	3901      	subs	r1, #1
 8001122:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001126:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800112a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800112c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001130:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001134:	3901      	subs	r1, #1
 8001136:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800113a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800113c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800113e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001140:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001144:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800114c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800114e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001150:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001156:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001158:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800115a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800115c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001160:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001162:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001164:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001166:	f023 0303 	bic.w	r3, r3, #3
 800116a:	f043 0301 	orr.w	r3, r3, #1
 800116e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001170:	2300      	movs	r3, #0
 8001172:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001176:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800117e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001186:	e7b4      	b.n	80010f2 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800118e:	e7ca      	b.n	8001126 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8001190:	2001      	movs	r0, #1
 8001192:	e7ed      	b.n	8001170 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8001194:	2001      	movs	r0, #1
}
 8001196:	bd10      	pop	{r4, pc}
 8001198:	40012300 	.word	0x40012300
 800119c:	0f000001 	.word	0x0f000001

080011a0 <HAL_ADC_Start_DMA>:
{
 80011a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80011a2:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 80011a4:	2200      	movs	r2, #0
 80011a6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80011a8:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80011ac:	2a01      	cmp	r2, #1
{
 80011ae:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80011b0:	d065      	beq.n	800127e <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011b2:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 80011b4:	2201      	movs	r2, #1
 80011b6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011ba:	68aa      	ldr	r2, [r5, #8]
 80011bc:	07d2      	lsls	r2, r2, #31
 80011be:	d505      	bpl.n	80011cc <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011c0:	68aa      	ldr	r2, [r5, #8]
 80011c2:	07d0      	lsls	r0, r2, #31
 80011c4:	d415      	bmi.n	80011f2 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 80011c6:	2000      	movs	r0, #0
}
 80011c8:	b003      	add	sp, #12
 80011ca:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80011cc:	68aa      	ldr	r2, [r5, #8]
 80011ce:	f042 0201 	orr.w	r2, r2, #1
 80011d2:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011d4:	4a2b      	ldr	r2, [pc, #172]	; (8001284 <HAL_ADC_Start_DMA+0xe4>)
 80011d6:	6810      	ldr	r0, [r2, #0]
 80011d8:	4a2b      	ldr	r2, [pc, #172]	; (8001288 <HAL_ADC_Start_DMA+0xe8>)
 80011da:	fbb0 f0f2 	udiv	r0, r0, r2
 80011de:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80011e2:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 80011e4:	9a01      	ldr	r2, [sp, #4]
 80011e6:	2a00      	cmp	r2, #0
 80011e8:	d0ea      	beq.n	80011c0 <HAL_ADC_Start_DMA+0x20>
      counter--;
 80011ea:	9a01      	ldr	r2, [sp, #4]
 80011ec:	3a01      	subs	r2, #1
 80011ee:	9201      	str	r2, [sp, #4]
 80011f0:	e7f8      	b.n	80011e4 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 80011f2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80011f4:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80011f8:	f020 0001 	bic.w	r0, r0, #1
 80011fc:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001200:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001202:	686a      	ldr	r2, [r5, #4]
 8001204:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001206:	bf41      	itttt	mi
 8001208:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 800120a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800120e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001212:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001214:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001216:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001218:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800121c:	bf1c      	itt	ne
 800121e:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8001220:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001224:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8001226:	2200      	movs	r2, #0
 8001228:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800122c:	4a17      	ldr	r2, [pc, #92]	; (800128c <HAL_ADC_Start_DMA+0xec>)
 800122e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001230:	4a17      	ldr	r2, [pc, #92]	; (8001290 <HAL_ADC_Start_DMA+0xf0>)
 8001232:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001234:	4a17      	ldr	r2, [pc, #92]	; (8001294 <HAL_ADC_Start_DMA+0xf4>)
 8001236:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001238:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800123c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800123e:	686a      	ldr	r2, [r5, #4]
 8001240:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001244:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001246:	68aa      	ldr	r2, [r5, #8]
 8001248:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800124c:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800124e:	460a      	mov	r2, r1
 8001250:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8001254:	f000 fa26 	bl	80016a4 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <HAL_ADC_Start_DMA+0xf8>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f013 0f1f 	tst.w	r3, #31
 8001260:	6823      	ldr	r3, [r4, #0]
 8001262:	d108      	bne.n	8001276 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001264:	6898      	ldr	r0, [r3, #8]
 8001266:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800126a:	d1ac      	bne.n	80011c6 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800126c:	689a      	ldr	r2, [r3, #8]
 800126e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	e7a8      	b.n	80011c8 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001276:	4a09      	ldr	r2, [pc, #36]	; (800129c <HAL_ADC_Start_DMA+0xfc>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d1a4      	bne.n	80011c6 <HAL_ADC_Start_DMA+0x26>
 800127c:	e7f2      	b.n	8001264 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 800127e:	2002      	movs	r0, #2
 8001280:	e7a2      	b.n	80011c8 <HAL_ADC_Start_DMA+0x28>
 8001282:	bf00      	nop
 8001284:	20000008 	.word	0x20000008
 8001288:	000f4240 	.word	0x000f4240
 800128c:	080012fd 	.word	0x080012fd
 8001290:	0800135f 	.word	0x0800135f
 8001294:	0800136b 	.word	0x0800136b
 8001298:	40012300 	.word	0x40012300
 800129c:	40012000 	.word	0x40012000

080012a0 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 80012a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80012a4:	2b01      	cmp	r3, #1
{
 80012a6:	b510      	push	{r4, lr}
 80012a8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80012aa:	d024      	beq.n	80012f6 <HAL_ADC_Stop_DMA+0x56>
 80012ac:	2301      	movs	r3, #1
 80012ae:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 80012b2:	6803      	ldr	r3, [r0, #0]
 80012b4:	689a      	ldr	r2, [r3, #8]
 80012b6:	f022 0201 	bic.w	r2, r2, #1
 80012ba:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	07d2      	lsls	r2, r2, #31
 80012c0:	d417      	bmi.n	80012f2 <HAL_ADC_Stop_DMA+0x52>
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80012c2:	689a      	ldr	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80012c4:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80012c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80012ca:	609a      	str	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80012cc:	f000 fa28 	bl	8001720 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80012d0:	6822      	ldr	r2, [r4, #0]
 80012d2:	6853      	ldr	r3, [r2, #4]
 80012d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80012d8:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80012da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012e0:	f023 0301 	bic.w	r3, r3, #1
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80012ea:	2300      	movs	r3, #0
 80012ec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80012f0:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012f2:	2000      	movs	r0, #0
 80012f4:	e7f9      	b.n	80012ea <HAL_ADC_Stop_DMA+0x4a>
  __HAL_LOCK(hadc);
 80012f6:	2002      	movs	r0, #2
}
 80012f8:	bd10      	pop	{r4, pc}

080012fa <HAL_ADC_ConvCpltCallback>:
 80012fa:	4770      	bx	lr

080012fc <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80012fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001300:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8001304:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001306:	d124      	bne.n	8001352 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800130a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800130e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	6891      	ldr	r1, [r2, #8]
 8001314:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8001318:	d117      	bne.n	800134a <ADC_DMAConvCplt+0x4e>
 800131a:	6999      	ldr	r1, [r3, #24]
 800131c:	b9a9      	cbnz	r1, 800134a <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800131e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001320:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8001324:	d002      	beq.n	800132c <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001326:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001328:	0549      	lsls	r1, r1, #21
 800132a:	d40e      	bmi.n	800134a <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800132c:	6851      	ldr	r1, [r2, #4]
 800132e:	f021 0120 	bic.w	r1, r1, #32
 8001332:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001334:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001336:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800133a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800133c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800133e:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001340:	bf5e      	ittt	pl
 8001342:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8001344:	f042 0201 	orrpl.w	r2, r2, #1
 8001348:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ffd5 	bl	80012fa <HAL_ADC_ConvCpltCallback>
 8001350:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 8001354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800135a:	4718      	bx	r3

0800135c <HAL_ADC_ConvHalfCpltCallback>:
 800135c:	4770      	bx	lr

0800135e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800135e:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001360:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001362:	f7ff fffb 	bl	800135c <HAL_ADC_ConvHalfCpltCallback>
 8001366:	bd08      	pop	{r3, pc}

08001368 <HAL_ADC_ErrorCallback>:
{
 8001368:	4770      	bx	lr

0800136a <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800136a:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800136c:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800136e:	2340      	movs	r3, #64	; 0x40
 8001370:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001372:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001374:	f043 0304 	orr.w	r3, r3, #4
 8001378:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 800137a:	f7ff fff5 	bl	8001368 <HAL_ADC_ErrorCallback>
 800137e:	bd08      	pop	{r3, pc}

08001380 <HAL_ADC_ConfigChannel>:
{
 8001380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001382:	2300      	movs	r3, #0
 8001384:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001386:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800138a:	2b01      	cmp	r3, #1
 800138c:	f000 8083 	beq.w	8001496 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001390:	680d      	ldr	r5, [r1, #0]
 8001392:	6804      	ldr	r4, [r0, #0]
 8001394:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8001396:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001398:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 800139a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 800139e:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80013a0:	d92a      	bls.n	80013f8 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80013a2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80013a6:	68e7      	ldr	r7, [r4, #12]
 80013a8:	3b1e      	subs	r3, #30
 80013aa:	f04f 0e07 	mov.w	lr, #7
 80013ae:	fa0e fe03 	lsl.w	lr, lr, r3
 80013b2:	ea27 070e 	bic.w	r7, r7, lr
 80013b6:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013b8:	68e7      	ldr	r7, [r4, #12]
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	433b      	orrs	r3, r7
 80013c0:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80013c2:	684a      	ldr	r2, [r1, #4]
 80013c4:	2a06      	cmp	r2, #6
 80013c6:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80013ca:	d825      	bhi.n	8001418 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013cc:	4413      	add	r3, r2
 80013ce:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80013d0:	1f59      	subs	r1, r3, #5
 80013d2:	231f      	movs	r3, #31
 80013d4:	408b      	lsls	r3, r1
 80013d6:	ea27 0303 	bic.w	r3, r7, r3
 80013da:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013dc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80013de:	fa06 f101 	lsl.w	r1, r6, r1
 80013e2:	4311      	orrs	r1, r2
 80013e4:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013e6:	4b2d      	ldr	r3, [pc, #180]	; (800149c <HAL_ADC_ConfigChannel+0x11c>)
 80013e8:	429c      	cmp	r4, r3
 80013ea:	d034      	beq.n	8001456 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 80013ec:	2300      	movs	r3, #0
 80013ee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80013f2:	4618      	mov	r0, r3
}
 80013f4:	b003      	add	sp, #12
 80013f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013f8:	6927      	ldr	r7, [r4, #16]
 80013fa:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80013fe:	f04f 0e07 	mov.w	lr, #7
 8001402:	fa0e fe03 	lsl.w	lr, lr, r3
 8001406:	ea27 070e 	bic.w	r7, r7, lr
 800140a:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800140c:	6927      	ldr	r7, [r4, #16]
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	433b      	orrs	r3, r7
 8001414:	6123      	str	r3, [r4, #16]
 8001416:	e7d4      	b.n	80013c2 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8001418:	2a0c      	cmp	r2, #12
 800141a:	d80e      	bhi.n	800143a <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800141c:	4413      	add	r3, r2
 800141e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001420:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001424:	231f      	movs	r3, #31
 8001426:	4093      	lsls	r3, r2
 8001428:	ea21 0303 	bic.w	r3, r1, r3
 800142c:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800142e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001430:	fa06 f202 	lsl.w	r2, r6, r2
 8001434:	431a      	orrs	r2, r3
 8001436:	6322      	str	r2, [r4, #48]	; 0x30
 8001438:	e7d5      	b.n	80013e6 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800143a:	4413      	add	r3, r2
 800143c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800143e:	3b41      	subs	r3, #65	; 0x41
 8001440:	221f      	movs	r2, #31
 8001442:	409a      	lsls	r2, r3
 8001444:	ea21 0202 	bic.w	r2, r1, r2
 8001448:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800144a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800144c:	fa06 f103 	lsl.w	r1, r6, r3
 8001450:	4311      	orrs	r1, r2
 8001452:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001454:	e7c7      	b.n	80013e6 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001456:	2d12      	cmp	r5, #18
 8001458:	d104      	bne.n	8001464 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800145a:	4a11      	ldr	r2, [pc, #68]	; (80014a0 <HAL_ADC_ConfigChannel+0x120>)
 800145c:	6853      	ldr	r3, [r2, #4]
 800145e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001462:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001464:	f1a5 0310 	sub.w	r3, r5, #16
 8001468:	2b01      	cmp	r3, #1
 800146a:	d8bf      	bhi.n	80013ec <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800146c:	4a0c      	ldr	r2, [pc, #48]	; (80014a0 <HAL_ADC_ConfigChannel+0x120>)
 800146e:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001470:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001472:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001476:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001478:	d1b8      	bne.n	80013ec <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <HAL_ADC_ConfigChannel+0x124>)
 800147c:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <HAL_ADC_ConfigChannel+0x128>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	fbb3 f2f2 	udiv	r2, r3, r2
 8001484:	230a      	movs	r3, #10
 8001486:	4353      	muls	r3, r2
        counter--;
 8001488:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800148a:	9b01      	ldr	r3, [sp, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d0ad      	beq.n	80013ec <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001490:	9b01      	ldr	r3, [sp, #4]
 8001492:	3b01      	subs	r3, #1
 8001494:	e7f8      	b.n	8001488 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 8001496:	2002      	movs	r0, #2
 8001498:	e7ac      	b.n	80013f4 <HAL_ADC_ConfigChannel+0x74>
 800149a:	bf00      	nop
 800149c:	40012000 	.word	0x40012000
 80014a0:	40012300 	.word	0x40012300
 80014a4:	20000008 	.word	0x20000008
 80014a8:	000f4240 	.word	0x000f4240

080014ac <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014ac:	4a07      	ldr	r2, [pc, #28]	; (80014cc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80014ae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80014b4:	041b      	lsls	r3, r3, #16
 80014b6:	0c1b      	lsrs	r3, r3, #16
 80014b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80014bc:	0200      	lsls	r0, r0, #8
 80014be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80014c6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80014c8:	60d3      	str	r3, [r2, #12]
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d2:	b530      	push	{r4, r5, lr}
 80014d4:	68dc      	ldr	r4, [r3, #12]
 80014d6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014da:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014de:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	bf28      	it	cs
 80014e4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 0501 	mov.w	r5, #1
 80014ec:	fa05 f303 	lsl.w	r3, r5, r3
 80014f0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014f4:	bf8c      	ite	hi
 80014f6:	3c03      	subhi	r4, #3
 80014f8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014fa:	4019      	ands	r1, r3
 80014fc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fe:	fa05 f404 	lsl.w	r4, r5, r4
 8001502:	3c01      	subs	r4, #1
 8001504:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001506:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	ea42 0201 	orr.w	r2, r2, r1
 800150c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001510:	bfaf      	iteee	ge
 8001512:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001516:	f000 000f 	andlt.w	r0, r0, #15
 800151a:	4b06      	ldrlt	r3, [pc, #24]	; (8001534 <HAL_NVIC_SetPriority+0x64>)
 800151c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151e:	bfa5      	ittet	ge
 8001520:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001524:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001526:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001528:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800152c:	bd30      	pop	{r4, r5, pc}
 800152e:	bf00      	nop
 8001530:	e000ed00 	.word	0xe000ed00
 8001534:	e000ed14 	.word	0xe000ed14

08001538 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001538:	0942      	lsrs	r2, r0, #5
 800153a:	2301      	movs	r3, #1
 800153c:	f000 001f 	and.w	r0, r0, #31
 8001540:	fa03 f000 	lsl.w	r0, r3, r0
 8001544:	4b01      	ldr	r3, [pc, #4]	; (800154c <HAL_NVIC_EnableIRQ+0x14>)
 8001546:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800154a:	4770      	bx	lr
 800154c:	e000e100 	.word	0xe000e100

08001550 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001550:	3801      	subs	r0, #1
 8001552:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001556:	d20a      	bcs.n	800156e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001558:	4b06      	ldr	r3, [pc, #24]	; (8001574 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155a:	4a07      	ldr	r2, [pc, #28]	; (8001578 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155e:	21f0      	movs	r1, #240	; 0xf0
 8001560:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001564:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001566:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800156e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	e000e010 	.word	0xe000e010
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800157c:	6803      	ldr	r3, [r0, #0]
 800157e:	b2da      	uxtb	r2, r3
 8001580:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001584:	f023 0303 	bic.w	r3, r3, #3
 8001588:	2118      	movs	r1, #24
 800158a:	3a10      	subs	r2, #16
 800158c:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001590:	4904      	ldr	r1, [pc, #16]	; (80015a4 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001592:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001594:	bf88      	it	hi
 8001596:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001598:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800159a:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800159c:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 800159e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	08008398 	.word	0x08008398

080015a8 <HAL_DMA_Init>:
{
 80015a8:	b570      	push	{r4, r5, r6, lr}
 80015aa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015ac:	f7ff fd3a 	bl	8001024 <HAL_GetTick>
 80015b0:	4605      	mov	r5, r0
  if(hdma == NULL)
 80015b2:	2c00      	cmp	r4, #0
 80015b4:	d071      	beq.n	800169a <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80015b6:	2300      	movs	r3, #0
 80015b8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80015bc:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80015be:	2302      	movs	r3, #2
 80015c0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80015c4:	6813      	ldr	r3, [r2, #0]
 80015c6:	f023 0301 	bic.w	r3, r3, #1
 80015ca:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015cc:	6821      	ldr	r1, [r4, #0]
 80015ce:	680b      	ldr	r3, [r1, #0]
 80015d0:	07d8      	lsls	r0, r3, #31
 80015d2:	d43c      	bmi.n	800164e <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80015d4:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015d6:	4d32      	ldr	r5, [pc, #200]	; (80016a0 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015d8:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015da:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015dc:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015de:	68a3      	ldr	r3, [r4, #8]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	68e2      	ldr	r2, [r4, #12]
 80015e4:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015e6:	6922      	ldr	r2, [r4, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	6962      	ldr	r2, [r4, #20]
 80015ec:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015ee:	69e2      	ldr	r2, [r4, #28]
 80015f0:	4303      	orrs	r3, r0
 80015f2:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80015f4:	6a22      	ldr	r2, [r4, #32]
 80015f6:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80015fa:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015fc:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001600:	bf01      	itttt	eq
 8001602:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001604:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8001606:	4335      	orreq	r5, r6
 8001608:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800160a:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 800160c:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800160e:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001610:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001614:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001618:	d10b      	bne.n	8001632 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800161a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800161c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800161e:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001620:	b13d      	cbz	r5, 8001632 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001622:	b9f8      	cbnz	r0, 8001664 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001624:	2a01      	cmp	r2, #1
 8001626:	d02d      	beq.n	8001684 <HAL_DMA_Init+0xdc>
 8001628:	d301      	bcc.n	800162e <HAL_DMA_Init+0x86>
 800162a:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800162c:	d101      	bne.n	8001632 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800162e:	01ea      	lsls	r2, r5, #7
 8001630:	d42b      	bmi.n	800168a <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001632:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001634:	4620      	mov	r0, r4
 8001636:	f7ff ffa1 	bl	800157c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800163a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800163c:	233f      	movs	r3, #63	; 0x3f
 800163e:	4093      	lsls	r3, r2
 8001640:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001642:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001644:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001646:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001648:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800164c:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800164e:	f7ff fce9 	bl	8001024 <HAL_GetTick>
 8001652:	1b40      	subs	r0, r0, r5
 8001654:	2805      	cmp	r0, #5
 8001656:	d9b9      	bls.n	80015cc <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001658:	2320      	movs	r3, #32
 800165a:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800165c:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 800165e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001662:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001664:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001668:	d113      	bne.n	8001692 <HAL_DMA_Init+0xea>
    switch (tmp)
 800166a:	2a03      	cmp	r2, #3
 800166c:	d8e1      	bhi.n	8001632 <HAL_DMA_Init+0x8a>
 800166e:	a001      	add	r0, pc, #4	; (adr r0, 8001674 <HAL_DMA_Init+0xcc>)
 8001670:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001674:	0800168b 	.word	0x0800168b
 8001678:	0800162f 	.word	0x0800162f
 800167c:	0800168b 	.word	0x0800168b
 8001680:	08001685 	.word	0x08001685
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001684:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001688:	d1d3      	bne.n	8001632 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800168a:	2340      	movs	r3, #64	; 0x40
 800168c:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800168e:	2001      	movs	r0, #1
 8001690:	e7e5      	b.n	800165e <HAL_DMA_Init+0xb6>
    switch (tmp)
 8001692:	2a02      	cmp	r2, #2
 8001694:	d9f9      	bls.n	800168a <HAL_DMA_Init+0xe2>
 8001696:	2a03      	cmp	r2, #3
 8001698:	e7c8      	b.n	800162c <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 800169a:	2001      	movs	r0, #1
 800169c:	bd70      	pop	{r4, r5, r6, pc}
 800169e:	bf00      	nop
 80016a0:	f010803f 	.word	0xf010803f

080016a4 <HAL_DMA_Start_IT>:
{
 80016a4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80016a6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80016aa:	2c01      	cmp	r4, #1
 80016ac:	d036      	beq.n	800171c <HAL_DMA_Start_IT+0x78>
 80016ae:	2401      	movs	r4, #1
 80016b0:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80016b4:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016b8:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80016ba:	2c01      	cmp	r4, #1
 80016bc:	f04f 0500 	mov.w	r5, #0
 80016c0:	f04f 0402 	mov.w	r4, #2
 80016c4:	d128      	bne.n	8001718 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 80016c6:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80016ca:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016cc:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80016ce:	6825      	ldr	r5, [r4, #0]
 80016d0:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80016d4:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80016d6:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016d8:	6883      	ldr	r3, [r0, #8]
 80016da:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80016dc:	bf0e      	itee	eq
 80016de:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80016e0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80016e2:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016e4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80016e6:	bf08      	it	eq
 80016e8:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016ea:	233f      	movs	r3, #63	; 0x3f
 80016ec:	4093      	lsls	r3, r2
 80016ee:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80016f0:	6823      	ldr	r3, [r4, #0]
 80016f2:	f043 0316 	orr.w	r3, r3, #22
 80016f6:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80016f8:	6963      	ldr	r3, [r4, #20]
 80016fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016fe:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001700:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001702:	b11b      	cbz	r3, 800170c <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	f043 0308 	orr.w	r3, r3, #8
 800170a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800170c:	6823      	ldr	r3, [r4, #0]
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001714:	2000      	movs	r0, #0
 8001716:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001718:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 800171c:	2002      	movs	r0, #2
}
 800171e:	bd70      	pop	{r4, r5, r6, pc}

08001720 <HAL_DMA_Abort>:
{
 8001720:	b570      	push	{r4, r5, r6, lr}
 8001722:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001724:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001726:	f7ff fc7d 	bl	8001024 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800172a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800172e:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8001730:	4606      	mov	r6, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001732:	d006      	beq.n	8001742 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001738:	2300      	movs	r3, #0
 800173a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800173e:	2001      	movs	r0, #1
 8001740:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001742:	6823      	ldr	r3, [r4, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	f022 0216 	bic.w	r2, r2, #22
 800174a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800174c:	695a      	ldr	r2, [r3, #20]
 800174e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001752:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001754:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001756:	b90a      	cbnz	r2, 800175c <HAL_DMA_Abort+0x3c>
 8001758:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800175a:	b11a      	cbz	r2, 8001764 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	f022 0208 	bic.w	r2, r2, #8
 8001762:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	f022 0201 	bic.w	r2, r2, #1
 800176a:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800176c:	6823      	ldr	r3, [r4, #0]
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	f010 0001 	ands.w	r0, r0, #1
 8001774:	d109      	bne.n	800178a <HAL_DMA_Abort+0x6a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001776:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001778:	233f      	movs	r3, #63	; 0x3f
 800177a:	4093      	lsls	r3, r2
 800177c:	60ab      	str	r3, [r5, #8]
    hdma->State = HAL_DMA_STATE_READY;
 800177e:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8001780:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8001784:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001788:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800178a:	f7ff fc4b 	bl	8001024 <HAL_GetTick>
 800178e:	1b80      	subs	r0, r0, r6
 8001790:	2805      	cmp	r0, #5
 8001792:	d9eb      	bls.n	800176c <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001794:	2320      	movs	r3, #32
 8001796:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001798:	2003      	movs	r0, #3
        __HAL_UNLOCK(hdma);
 800179a:	2300      	movs	r3, #0
 800179c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017a0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 80017a4:	bd70      	pop	{r4, r5, r6, pc}

080017a6 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017a6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d003      	beq.n	80017b6 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017ae:	2380      	movs	r3, #128	; 0x80
 80017b0:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80017b2:	2001      	movs	r0, #1
 80017b4:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80017b6:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80017b8:	2305      	movs	r3, #5
 80017ba:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80017be:	6813      	ldr	r3, [r2, #0]
 80017c0:	f023 0301 	bic.w	r3, r3, #1
 80017c4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80017c6:	2000      	movs	r0, #0
}
 80017c8:	4770      	bx	lr
	...

080017cc <HAL_DMA_IRQHandler>:
{
 80017cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80017d2:	4b5a      	ldr	r3, [pc, #360]	; (800193c <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017d4:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80017d6:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80017d8:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80017da:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80017dc:	2208      	movs	r2, #8
 80017de:	409a      	lsls	r2, r3
 80017e0:	4216      	tst	r6, r2
{
 80017e2:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80017e4:	d00c      	beq.n	8001800 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80017e6:	6801      	ldr	r1, [r0, #0]
 80017e8:	6808      	ldr	r0, [r1, #0]
 80017ea:	0740      	lsls	r0, r0, #29
 80017ec:	d508      	bpl.n	8001800 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80017ee:	6808      	ldr	r0, [r1, #0]
 80017f0:	f020 0004 	bic.w	r0, r0, #4
 80017f4:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80017f6:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80017f8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80017fa:	f042 0201 	orr.w	r2, r2, #1
 80017fe:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001800:	2201      	movs	r2, #1
 8001802:	409a      	lsls	r2, r3
 8001804:	4216      	tst	r6, r2
 8001806:	d008      	beq.n	800181a <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001808:	6821      	ldr	r1, [r4, #0]
 800180a:	6949      	ldr	r1, [r1, #20]
 800180c:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800180e:	bf41      	itttt	mi
 8001810:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001812:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001814:	f042 0202 	orrmi.w	r2, r2, #2
 8001818:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800181a:	2204      	movs	r2, #4
 800181c:	409a      	lsls	r2, r3
 800181e:	4216      	tst	r6, r2
 8001820:	d008      	beq.n	8001834 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001822:	6821      	ldr	r1, [r4, #0]
 8001824:	6809      	ldr	r1, [r1, #0]
 8001826:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001828:	bf41      	itttt	mi
 800182a:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800182c:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800182e:	f042 0204 	orrmi.w	r2, r2, #4
 8001832:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001834:	2210      	movs	r2, #16
 8001836:	409a      	lsls	r2, r3
 8001838:	4216      	tst	r6, r2
 800183a:	d010      	beq.n	800185e <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800183c:	6823      	ldr	r3, [r4, #0]
 800183e:	6819      	ldr	r1, [r3, #0]
 8001840:	0709      	lsls	r1, r1, #28
 8001842:	d50c      	bpl.n	800185e <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001844:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	0350      	lsls	r0, r2, #13
 800184a:	d535      	bpl.n	80018b8 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	0319      	lsls	r1, r3, #12
 8001850:	d401      	bmi.n	8001856 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001852:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001854:	e000      	b.n	8001858 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001856:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001858:	b10b      	cbz	r3, 800185e <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 800185a:	4620      	mov	r0, r4
 800185c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800185e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001860:	2220      	movs	r2, #32
 8001862:	408a      	lsls	r2, r1
 8001864:	4216      	tst	r6, r2
 8001866:	d038      	beq.n	80018da <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001868:	6823      	ldr	r3, [r4, #0]
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	06c6      	lsls	r6, r0, #27
 800186e:	d534      	bpl.n	80018da <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001870:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001872:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001876:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001878:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800187a:	d125      	bne.n	80018c8 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800187c:	f022 0216 	bic.w	r2, r2, #22
 8001880:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001882:	695a      	ldr	r2, [r3, #20]
 8001884:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001888:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800188a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800188c:	b90a      	cbnz	r2, 8001892 <HAL_DMA_IRQHandler+0xc6>
 800188e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001890:	b11a      	cbz	r2, 800189a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	f022 0208 	bic.w	r2, r2, #8
 8001898:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800189a:	233f      	movs	r3, #63	; 0x3f
 800189c:	408b      	lsls	r3, r1
 800189e:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80018a0:	2300      	movs	r3, #0
 80018a2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80018a6:	2301      	movs	r3, #1
 80018a8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80018ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 80018ae:	b10b      	cbz	r3, 80018b4 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 80018b0:	4620      	mov	r0, r4
 80018b2:	4798      	blx	r3
}
 80018b4:	b003      	add	sp, #12
 80018b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018bc:	bf5e      	ittt	pl
 80018be:	681a      	ldrpl	r2, [r3, #0]
 80018c0:	f022 0208 	bicpl.w	r2, r2, #8
 80018c4:	601a      	strpl	r2, [r3, #0]
 80018c6:	e7c4      	b.n	8001852 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018c8:	0350      	lsls	r0, r2, #13
 80018ca:	d528      	bpl.n	800191e <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	0319      	lsls	r1, r3, #12
 80018d0:	d432      	bmi.n	8001938 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 80018d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80018d4:	b10b      	cbz	r3, 80018da <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 80018d6:	4620      	mov	r0, r4
 80018d8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80018da:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0e9      	beq.n	80018b4 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80018e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80018e2:	07da      	lsls	r2, r3, #31
 80018e4:	d519      	bpl.n	800191a <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80018e6:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80018e8:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80018ea:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80018ee:	6813      	ldr	r3, [r2, #0]
 80018f0:	f023 0301 	bic.w	r3, r3, #1
 80018f4:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80018f6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80018fa:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80018fe:	9b01      	ldr	r3, [sp, #4]
 8001900:	3301      	adds	r3, #1
 8001902:	429f      	cmp	r7, r3
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	d302      	bcc.n	800190e <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001908:	6813      	ldr	r3, [r2, #0]
 800190a:	07db      	lsls	r3, r3, #31
 800190c:	d4f7      	bmi.n	80018fe <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800190e:	2300      	movs	r3, #0
 8001910:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001914:	2301      	movs	r3, #1
 8001916:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800191a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800191c:	e7c7      	b.n	80018ae <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001924:	d108      	bne.n	8001938 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001926:	6819      	ldr	r1, [r3, #0]
 8001928:	f021 0110 	bic.w	r1, r1, #16
 800192c:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800192e:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001930:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001934:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800193a:	e7cb      	b.n	80018d4 <HAL_DMA_IRQHandler+0x108>
 800193c:	20000008 	.word	0x20000008

08001940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001944:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001946:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001948:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001af8 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800194c:	4a68      	ldr	r2, [pc, #416]	; (8001af0 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800194e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001afc <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001952:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001954:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001956:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800195a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800195c:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001960:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001964:	45b6      	cmp	lr, r6
 8001966:	f040 80ae 	bne.w	8001ac6 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800196a:	684c      	ldr	r4, [r1, #4]
 800196c:	f024 0710 	bic.w	r7, r4, #16
 8001970:	2f02      	cmp	r7, #2
 8001972:	d116      	bne.n	80019a2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001974:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001978:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800197c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001980:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001984:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001988:	f04f 0c0f 	mov.w	ip, #15
 800198c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001990:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001994:	690d      	ldr	r5, [r1, #16]
 8001996:	fa05 f50b 	lsl.w	r5, r5, fp
 800199a:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800199e:	f8ca 5020 	str.w	r5, [sl, #32]
 80019a2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019a6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80019a8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ac:	fa05 f50a 	lsl.w	r5, r5, sl
 80019b0:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019b2:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019b6:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ba:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019be:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c0:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019c4:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80019c6:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019ca:	d811      	bhi.n	80019f0 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80019cc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019ce:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019d2:	68cf      	ldr	r7, [r1, #12]
 80019d4:	fa07 fc0a 	lsl.w	ip, r7, sl
 80019d8:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80019dc:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80019de:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019e0:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019e4:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80019e8:	409f      	lsls	r7, r3
 80019ea:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80019ee:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80019f0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019f2:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f4:	688f      	ldr	r7, [r1, #8]
 80019f6:	fa07 f70a 	lsl.w	r7, r7, sl
 80019fa:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80019fc:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019fe:	00e5      	lsls	r5, r4, #3
 8001a00:	d561      	bpl.n	8001ac6 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a02:	f04f 0b00 	mov.w	fp, #0
 8001a06:	f8cd b00c 	str.w	fp, [sp, #12]
 8001a0a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a0e:	4d39      	ldr	r5, [pc, #228]	; (8001af4 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a10:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001a14:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001a18:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001a1c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001a20:	9703      	str	r7, [sp, #12]
 8001a22:	9f03      	ldr	r7, [sp, #12]
 8001a24:	f023 0703 	bic.w	r7, r3, #3
 8001a28:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001a2c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a30:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001a34:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a38:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001a3c:	f04f 0e0f 	mov.w	lr, #15
 8001a40:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a44:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a46:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a4a:	d043      	beq.n	8001ad4 <HAL_GPIO_Init+0x194>
 8001a4c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a50:	42a8      	cmp	r0, r5
 8001a52:	d041      	beq.n	8001ad8 <HAL_GPIO_Init+0x198>
 8001a54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a58:	42a8      	cmp	r0, r5
 8001a5a:	d03f      	beq.n	8001adc <HAL_GPIO_Init+0x19c>
 8001a5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a60:	42a8      	cmp	r0, r5
 8001a62:	d03d      	beq.n	8001ae0 <HAL_GPIO_Init+0x1a0>
 8001a64:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a68:	42a8      	cmp	r0, r5
 8001a6a:	d03b      	beq.n	8001ae4 <HAL_GPIO_Init+0x1a4>
 8001a6c:	4548      	cmp	r0, r9
 8001a6e:	d03b      	beq.n	8001ae8 <HAL_GPIO_Init+0x1a8>
 8001a70:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001a74:	42a8      	cmp	r0, r5
 8001a76:	d039      	beq.n	8001aec <HAL_GPIO_Init+0x1ac>
 8001a78:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a7c:	42a8      	cmp	r0, r5
 8001a7e:	bf14      	ite	ne
 8001a80:	2508      	movne	r5, #8
 8001a82:	2507      	moveq	r5, #7
 8001a84:	fa05 f50c 	lsl.w	r5, r5, ip
 8001a88:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a8c:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001a8e:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001a90:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a92:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001a96:	bf0c      	ite	eq
 8001a98:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a9a:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001a9c:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001a9e:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001aa0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001aa4:	bf0c      	ite	eq
 8001aa6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001aa8:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001aaa:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aac:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aae:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001ab2:	bf0c      	ite	eq
 8001ab4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001ab6:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001ab8:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001aba:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001abc:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001abe:	bf54      	ite	pl
 8001ac0:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001ac2:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001ac4:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	2b10      	cmp	r3, #16
 8001aca:	f47f af44 	bne.w	8001956 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001ace:	b005      	add	sp, #20
 8001ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ad4:	465d      	mov	r5, fp
 8001ad6:	e7d5      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001ad8:	2501      	movs	r5, #1
 8001ada:	e7d3      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001adc:	2502      	movs	r5, #2
 8001ade:	e7d1      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001ae0:	2503      	movs	r5, #3
 8001ae2:	e7cf      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001ae4:	2504      	movs	r5, #4
 8001ae6:	e7cd      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001ae8:	2505      	movs	r5, #5
 8001aea:	e7cb      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001aec:	2506      	movs	r5, #6
 8001aee:	e7c9      	b.n	8001a84 <HAL_GPIO_Init+0x144>
 8001af0:	40013c00 	.word	0x40013c00
 8001af4:	40020000 	.word	0x40020000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40021400 	.word	0x40021400

08001b00 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b00:	b10a      	cbz	r2, 8001b06 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b02:	6181      	str	r1, [r0, #24]
 8001b04:	4770      	bx	lr
 8001b06:	0409      	lsls	r1, r1, #16
 8001b08:	e7fb      	b.n	8001b02 <HAL_GPIO_WritePin+0x2>

08001b0a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001b0a:	6943      	ldr	r3, [r0, #20]
 8001b0c:	4059      	eors	r1, r3
 8001b0e:	6141      	str	r1, [r0, #20]
 8001b10:	4770      	bx	lr
	...

08001b14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b14:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b18:	4604      	mov	r4, r0
 8001b1a:	b918      	cbnz	r0, 8001b24 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001b1c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001b1e:	b002      	add	sp, #8
 8001b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b24:	6803      	ldr	r3, [r0, #0]
 8001b26:	07dd      	lsls	r5, r3, #31
 8001b28:	d410      	bmi.n	8001b4c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	0798      	lsls	r0, r3, #30
 8001b2e:	d458      	bmi.n	8001be2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b30:	6823      	ldr	r3, [r4, #0]
 8001b32:	071a      	lsls	r2, r3, #28
 8001b34:	f100 809a 	bmi.w	8001c6c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	075b      	lsls	r3, r3, #29
 8001b3c:	f100 80b8 	bmi.w	8001cb0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b40:	69a2      	ldr	r2, [r4, #24]
 8001b42:	2a00      	cmp	r2, #0
 8001b44:	f040 8119 	bne.w	8001d7a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001b48:	2000      	movs	r0, #0
 8001b4a:	e7e8      	b.n	8001b1e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b4c:	4ba6      	ldr	r3, [pc, #664]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	f002 020c 	and.w	r2, r2, #12
 8001b54:	2a04      	cmp	r2, #4
 8001b56:	d007      	beq.n	8001b68 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b58:	689a      	ldr	r2, [r3, #8]
 8001b5a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b5e:	2a08      	cmp	r2, #8
 8001b60:	d10a      	bne.n	8001b78 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	0259      	lsls	r1, r3, #9
 8001b66:	d507      	bpl.n	8001b78 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b68:	4b9f      	ldr	r3, [pc, #636]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	039a      	lsls	r2, r3, #14
 8001b6e:	d5dc      	bpl.n	8001b2a <HAL_RCC_OscConfig+0x16>
 8001b70:	6863      	ldr	r3, [r4, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1d9      	bne.n	8001b2a <HAL_RCC_OscConfig+0x16>
 8001b76:	e7d1      	b.n	8001b1c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b78:	6863      	ldr	r3, [r4, #4]
 8001b7a:	4d9b      	ldr	r5, [pc, #620]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b80:	d111      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x92>
 8001b82:	682b      	ldr	r3, [r5, #0]
 8001b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b88:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b8a:	f7ff fa4b 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8e:	4d96      	ldr	r5, [pc, #600]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001b90:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b92:	682b      	ldr	r3, [r5, #0]
 8001b94:	039b      	lsls	r3, r3, #14
 8001b96:	d4c8      	bmi.n	8001b2a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b98:	f7ff fa44 	bl	8001024 <HAL_GetTick>
 8001b9c:	1b80      	subs	r0, r0, r6
 8001b9e:	2864      	cmp	r0, #100	; 0x64
 8001ba0:	d9f7      	bls.n	8001b92 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001ba2:	2003      	movs	r0, #3
 8001ba4:	e7bb      	b.n	8001b1e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001baa:	d104      	bne.n	8001bb6 <HAL_RCC_OscConfig+0xa2>
 8001bac:	682b      	ldr	r3, [r5, #0]
 8001bae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bb2:	602b      	str	r3, [r5, #0]
 8001bb4:	e7e5      	b.n	8001b82 <HAL_RCC_OscConfig+0x6e>
 8001bb6:	682a      	ldr	r2, [r5, #0]
 8001bb8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bbc:	602a      	str	r2, [r5, #0]
 8001bbe:	682a      	ldr	r2, [r5, #0]
 8001bc0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bc4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1df      	bne.n	8001b8a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001bca:	f7ff fa2b 	bl	8001024 <HAL_GetTick>
 8001bce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bd0:	682b      	ldr	r3, [r5, #0]
 8001bd2:	039f      	lsls	r7, r3, #14
 8001bd4:	d5a9      	bpl.n	8001b2a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bd6:	f7ff fa25 	bl	8001024 <HAL_GetTick>
 8001bda:	1b80      	subs	r0, r0, r6
 8001bdc:	2864      	cmp	r0, #100	; 0x64
 8001bde:	d9f7      	bls.n	8001bd0 <HAL_RCC_OscConfig+0xbc>
 8001be0:	e7df      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001be2:	4b81      	ldr	r3, [pc, #516]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	f012 0f0c 	tst.w	r2, #12
 8001bea:	d007      	beq.n	8001bfc <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bf2:	2a08      	cmp	r2, #8
 8001bf4:	d111      	bne.n	8001c1a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	025e      	lsls	r6, r3, #9
 8001bfa:	d40e      	bmi.n	8001c1a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bfc:	4b7a      	ldr	r3, [pc, #488]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	0795      	lsls	r5, r2, #30
 8001c02:	d502      	bpl.n	8001c0a <HAL_RCC_OscConfig+0xf6>
 8001c04:	68e2      	ldr	r2, [r4, #12]
 8001c06:	2a01      	cmp	r2, #1
 8001c08:	d188      	bne.n	8001b1c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	6921      	ldr	r1, [r4, #16]
 8001c0e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001c12:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001c16:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c18:	e78a      	b.n	8001b30 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c1a:	68e2      	ldr	r2, [r4, #12]
 8001c1c:	4b73      	ldr	r3, [pc, #460]	; (8001dec <HAL_RCC_OscConfig+0x2d8>)
 8001c1e:	b1b2      	cbz	r2, 8001c4e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001c20:	2201      	movs	r2, #1
 8001c22:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c24:	f7ff f9fe 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c28:	4d6f      	ldr	r5, [pc, #444]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001c2a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c2c:	682b      	ldr	r3, [r5, #0]
 8001c2e:	0798      	lsls	r0, r3, #30
 8001c30:	d507      	bpl.n	8001c42 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c32:	682b      	ldr	r3, [r5, #0]
 8001c34:	6922      	ldr	r2, [r4, #16]
 8001c36:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c3a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c3e:	602b      	str	r3, [r5, #0]
 8001c40:	e776      	b.n	8001b30 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c42:	f7ff f9ef 	bl	8001024 <HAL_GetTick>
 8001c46:	1b80      	subs	r0, r0, r6
 8001c48:	2802      	cmp	r0, #2
 8001c4a:	d9ef      	bls.n	8001c2c <HAL_RCC_OscConfig+0x118>
 8001c4c:	e7a9      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001c4e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c50:	f7ff f9e8 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c54:	4d64      	ldr	r5, [pc, #400]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001c56:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c58:	682b      	ldr	r3, [r5, #0]
 8001c5a:	0799      	lsls	r1, r3, #30
 8001c5c:	f57f af68 	bpl.w	8001b30 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c60:	f7ff f9e0 	bl	8001024 <HAL_GetTick>
 8001c64:	1b80      	subs	r0, r0, r6
 8001c66:	2802      	cmp	r0, #2
 8001c68:	d9f6      	bls.n	8001c58 <HAL_RCC_OscConfig+0x144>
 8001c6a:	e79a      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c6c:	6962      	ldr	r2, [r4, #20]
 8001c6e:	4b60      	ldr	r3, [pc, #384]	; (8001df0 <HAL_RCC_OscConfig+0x2dc>)
 8001c70:	b17a      	cbz	r2, 8001c92 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001c72:	2201      	movs	r2, #1
 8001c74:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c76:	f7ff f9d5 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c7a:	4d5b      	ldr	r5, [pc, #364]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001c7c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c7e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c80:	079f      	lsls	r7, r3, #30
 8001c82:	f53f af59 	bmi.w	8001b38 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c86:	f7ff f9cd 	bl	8001024 <HAL_GetTick>
 8001c8a:	1b80      	subs	r0, r0, r6
 8001c8c:	2802      	cmp	r0, #2
 8001c8e:	d9f6      	bls.n	8001c7e <HAL_RCC_OscConfig+0x16a>
 8001c90:	e787      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001c92:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c94:	f7ff f9c6 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c98:	4d53      	ldr	r5, [pc, #332]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001c9a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c9c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c9e:	0798      	lsls	r0, r3, #30
 8001ca0:	f57f af4a 	bpl.w	8001b38 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca4:	f7ff f9be 	bl	8001024 <HAL_GetTick>
 8001ca8:	1b80      	subs	r0, r0, r6
 8001caa:	2802      	cmp	r0, #2
 8001cac:	d9f6      	bls.n	8001c9c <HAL_RCC_OscConfig+0x188>
 8001cae:	e778      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb0:	4b4d      	ldr	r3, [pc, #308]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001cb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cb4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001cb8:	d128      	bne.n	8001d0c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cba:	9201      	str	r2, [sp, #4]
 8001cbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cbe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cc2:	641a      	str	r2, [r3, #64]	; 0x40
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001cce:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd0:	4d48      	ldr	r5, [pc, #288]	; (8001df4 <HAL_RCC_OscConfig+0x2e0>)
 8001cd2:	682b      	ldr	r3, [r5, #0]
 8001cd4:	05d9      	lsls	r1, r3, #23
 8001cd6:	d51b      	bpl.n	8001d10 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd8:	68a3      	ldr	r3, [r4, #8]
 8001cda:	4d43      	ldr	r5, [pc, #268]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d127      	bne.n	8001d30 <HAL_RCC_OscConfig+0x21c>
 8001ce0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001ce8:	f7ff f99c 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cec:	4d3e      	ldr	r5, [pc, #248]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001cee:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cf6:	079b      	lsls	r3, r3, #30
 8001cf8:	d539      	bpl.n	8001d6e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001cfa:	2e00      	cmp	r6, #0
 8001cfc:	f43f af20 	beq.w	8001b40 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d00:	4a39      	ldr	r2, [pc, #228]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001d02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d08:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0a:	e719      	b.n	8001b40 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001d0c:	2600      	movs	r6, #0
 8001d0e:	e7df      	b.n	8001cd0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d10:	682b      	ldr	r3, [r5, #0]
 8001d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d16:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001d18:	f7ff f984 	bl	8001024 <HAL_GetTick>
 8001d1c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d1e:	682b      	ldr	r3, [r5, #0]
 8001d20:	05da      	lsls	r2, r3, #23
 8001d22:	d4d9      	bmi.n	8001cd8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d24:	f7ff f97e 	bl	8001024 <HAL_GetTick>
 8001d28:	1bc0      	subs	r0, r0, r7
 8001d2a:	2802      	cmp	r0, #2
 8001d2c:	d9f7      	bls.n	8001d1e <HAL_RCC_OscConfig+0x20a>
 8001d2e:	e738      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d30:	2b05      	cmp	r3, #5
 8001d32:	d104      	bne.n	8001d3e <HAL_RCC_OscConfig+0x22a>
 8001d34:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d36:	f043 0304 	orr.w	r3, r3, #4
 8001d3a:	672b      	str	r3, [r5, #112]	; 0x70
 8001d3c:	e7d0      	b.n	8001ce0 <HAL_RCC_OscConfig+0x1cc>
 8001d3e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001d40:	f022 0201 	bic.w	r2, r2, #1
 8001d44:	672a      	str	r2, [r5, #112]	; 0x70
 8001d46:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001d48:	f022 0204 	bic.w	r2, r2, #4
 8001d4c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1ca      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001d52:	f7ff f967 	bl	8001024 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d56:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001d5a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d5c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d5e:	0798      	lsls	r0, r3, #30
 8001d60:	d5cb      	bpl.n	8001cfa <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff f95f 	bl	8001024 <HAL_GetTick>
 8001d66:	1bc0      	subs	r0, r0, r7
 8001d68:	4540      	cmp	r0, r8
 8001d6a:	d9f7      	bls.n	8001d5c <HAL_RCC_OscConfig+0x248>
 8001d6c:	e719      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7ff f959 	bl	8001024 <HAL_GetTick>
 8001d72:	1bc0      	subs	r0, r0, r7
 8001d74:	4540      	cmp	r0, r8
 8001d76:	d9bd      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x1e0>
 8001d78:	e713      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d7a:	4d1b      	ldr	r5, [pc, #108]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
 8001d7c:	68ab      	ldr	r3, [r5, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	f43f aeca 	beq.w	8001b1c <HAL_RCC_OscConfig+0x8>
 8001d88:	4e1b      	ldr	r6, [pc, #108]	; (8001df8 <HAL_RCC_OscConfig+0x2e4>)
 8001d8a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d8c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001d8e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d90:	d134      	bne.n	8001dfc <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001d92:	f7ff f947 	bl	8001024 <HAL_GetTick>
 8001d96:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d98:	682b      	ldr	r3, [r5, #0]
 8001d9a:	0199      	lsls	r1, r3, #6
 8001d9c:	d41e      	bmi.n	8001ddc <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d9e:	6a22      	ldr	r2, [r4, #32]
 8001da0:	69e3      	ldr	r3, [r4, #28]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001da6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001daa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001dac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001db0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db2:	4c0d      	ldr	r4, [pc, #52]	; (8001de8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001db4:	0852      	lsrs	r2, r2, #1
 8001db6:	3a01      	subs	r2, #1
 8001db8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001dbc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001dc2:	f7ff f92f 	bl	8001024 <HAL_GetTick>
 8001dc6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc8:	6823      	ldr	r3, [r4, #0]
 8001dca:	019a      	lsls	r2, r3, #6
 8001dcc:	f53f aebc 	bmi.w	8001b48 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd0:	f7ff f928 	bl	8001024 <HAL_GetTick>
 8001dd4:	1b40      	subs	r0, r0, r5
 8001dd6:	2802      	cmp	r0, #2
 8001dd8:	d9f6      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x2b4>
 8001dda:	e6e2      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ddc:	f7ff f922 	bl	8001024 <HAL_GetTick>
 8001de0:	1bc0      	subs	r0, r0, r7
 8001de2:	2802      	cmp	r0, #2
 8001de4:	d9d8      	bls.n	8001d98 <HAL_RCC_OscConfig+0x284>
 8001de6:	e6dc      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
 8001de8:	40023800 	.word	0x40023800
 8001dec:	42470000 	.word	0x42470000
 8001df0:	42470e80 	.word	0x42470e80
 8001df4:	40007000 	.word	0x40007000
 8001df8:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f912 	bl	8001024 <HAL_GetTick>
 8001e00:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e02:	682b      	ldr	r3, [r5, #0]
 8001e04:	019b      	lsls	r3, r3, #6
 8001e06:	f57f ae9f 	bpl.w	8001b48 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7ff f90b 	bl	8001024 <HAL_GetTick>
 8001e0e:	1b00      	subs	r0, r0, r4
 8001e10:	2802      	cmp	r0, #2
 8001e12:	d9f6      	bls.n	8001e02 <HAL_RCC_OscConfig+0x2ee>
 8001e14:	e6c5      	b.n	8001ba2 <HAL_RCC_OscConfig+0x8e>
 8001e16:	bf00      	nop

08001e18 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e18:	4913      	ldr	r1, [pc, #76]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001e1a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e1c:	688b      	ldr	r3, [r1, #8]
 8001e1e:	f003 030c 	and.w	r3, r3, #12
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	d003      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x16>
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d003      	beq.n	8001e32 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e2a:	4810      	ldr	r0, [pc, #64]	; (8001e6c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001e2c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001e2e:	4810      	ldr	r0, [pc, #64]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x58>)
 8001e30:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e32:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e34:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e36:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e38:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e3c:	bf14      	ite	ne
 8001e3e:	480c      	ldrne	r0, [pc, #48]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e40:	480a      	ldreq	r0, [pc, #40]	; (8001e6c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e42:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001e46:	bf18      	it	ne
 8001e48:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e4a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e4e:	fba1 0100 	umull	r0, r1, r1, r0
 8001e52:	f7fe ff15 	bl	8000c80 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e56:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x50>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001e5e:	3301      	adds	r3, #1
 8001e60:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001e62:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e66:	bd08      	pop	{r3, pc}
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	00f42400 	.word	0x00f42400
 8001e70:	007a1200 	.word	0x007a1200

08001e74 <HAL_RCC_ClockConfig>:
{
 8001e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e78:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001e7a:	4604      	mov	r4, r0
 8001e7c:	b910      	cbnz	r0, 8001e84 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001e7e:	2001      	movs	r0, #1
 8001e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e84:	4b44      	ldr	r3, [pc, #272]	; (8001f98 <HAL_RCC_ClockConfig+0x124>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	f002 020f 	and.w	r2, r2, #15
 8001e8c:	428a      	cmp	r2, r1
 8001e8e:	d328      	bcc.n	8001ee2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e90:	6821      	ldr	r1, [r4, #0]
 8001e92:	078f      	lsls	r7, r1, #30
 8001e94:	d42d      	bmi.n	8001ef2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e96:	07c8      	lsls	r0, r1, #31
 8001e98:	d440      	bmi.n	8001f1c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e9a:	4b3f      	ldr	r3, [pc, #252]	; (8001f98 <HAL_RCC_ClockConfig+0x124>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	f002 020f 	and.w	r2, r2, #15
 8001ea2:	4295      	cmp	r5, r2
 8001ea4:	d366      	bcc.n	8001f74 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea6:	6822      	ldr	r2, [r4, #0]
 8001ea8:	0751      	lsls	r1, r2, #29
 8001eaa:	d46c      	bmi.n	8001f86 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eac:	0713      	lsls	r3, r2, #28
 8001eae:	d507      	bpl.n	8001ec0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eb0:	4a3a      	ldr	r2, [pc, #232]	; (8001f9c <HAL_RCC_ClockConfig+0x128>)
 8001eb2:	6921      	ldr	r1, [r4, #16]
 8001eb4:	6893      	ldr	r3, [r2, #8]
 8001eb6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001eba:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ebe:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ec0:	f7ff ffaa 	bl	8001e18 <HAL_RCC_GetSysClockFreq>
 8001ec4:	4b35      	ldr	r3, [pc, #212]	; (8001f9c <HAL_RCC_ClockConfig+0x128>)
 8001ec6:	4a36      	ldr	r2, [pc, #216]	; (8001fa0 <HAL_RCC_ClockConfig+0x12c>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001ece:	5cd3      	ldrb	r3, [r2, r3]
 8001ed0:	40d8      	lsrs	r0, r3
 8001ed2:	4b34      	ldr	r3, [pc, #208]	; (8001fa4 <HAL_RCC_ClockConfig+0x130>)
 8001ed4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f7ff f85a 	bl	8000f90 <HAL_InitTick>
  return HAL_OK;
 8001edc:	2000      	movs	r0, #0
 8001ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee2:	b2ca      	uxtb	r2, r1
 8001ee4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 030f 	and.w	r3, r3, #15
 8001eec:	4299      	cmp	r1, r3
 8001eee:	d1c6      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xa>
 8001ef0:	e7ce      	b.n	8001e90 <HAL_RCC_ClockConfig+0x1c>
 8001ef2:	4b2a      	ldr	r3, [pc, #168]	; (8001f9c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ef4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ef8:	bf1e      	ittt	ne
 8001efa:	689a      	ldrne	r2, [r3, #8]
 8001efc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001f00:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f02:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f04:	bf42      	ittt	mi
 8001f06:	689a      	ldrmi	r2, [r3, #8]
 8001f08:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001f0c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	68a0      	ldr	r0, [r4, #8]
 8001f12:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001f16:	4302      	orrs	r2, r0
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	e7bc      	b.n	8001e96 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f1c:	6862      	ldr	r2, [r4, #4]
 8001f1e:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <HAL_RCC_ClockConfig+0x128>)
 8001f20:	2a01      	cmp	r2, #1
 8001f22:	d11d      	bne.n	8001f60 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2a:	d0a8      	beq.n	8001e7e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f2c:	4e1b      	ldr	r6, [pc, #108]	; (8001f9c <HAL_RCC_ClockConfig+0x128>)
 8001f2e:	68b3      	ldr	r3, [r6, #8]
 8001f30:	f023 0303 	bic.w	r3, r3, #3
 8001f34:	4313      	orrs	r3, r2
 8001f36:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001f38:	f7ff f874 	bl	8001024 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f3c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001f40:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f42:	68b3      	ldr	r3, [r6, #8]
 8001f44:	6862      	ldr	r2, [r4, #4]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f4e:	d0a4      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f50:	f7ff f868 	bl	8001024 <HAL_GetTick>
 8001f54:	1bc0      	subs	r0, r0, r7
 8001f56:	4540      	cmp	r0, r8
 8001f58:	d9f3      	bls.n	8001f42 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001f5a:	2003      	movs	r0, #3
}
 8001f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f60:	1e91      	subs	r1, r2, #2
 8001f62:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f64:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f66:	d802      	bhi.n	8001f6e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f68:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f6c:	e7dd      	b.n	8001f2a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6e:	f013 0f02 	tst.w	r3, #2
 8001f72:	e7da      	b.n	8001f2a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f74:	b2ea      	uxtb	r2, r5
 8001f76:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 030f 	and.w	r3, r3, #15
 8001f7e:	429d      	cmp	r5, r3
 8001f80:	f47f af7d 	bne.w	8001e7e <HAL_RCC_ClockConfig+0xa>
 8001f84:	e78f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f86:	4905      	ldr	r1, [pc, #20]	; (8001f9c <HAL_RCC_ClockConfig+0x128>)
 8001f88:	68e0      	ldr	r0, [r4, #12]
 8001f8a:	688b      	ldr	r3, [r1, #8]
 8001f8c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001f90:	4303      	orrs	r3, r0
 8001f92:	608b      	str	r3, [r1, #8]
 8001f94:	e78a      	b.n	8001eac <HAL_RCC_ClockConfig+0x38>
 8001f96:	bf00      	nop
 8001f98:	40023c00 	.word	0x40023c00
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	080083b6 	.word	0x080083b6
 8001fa4:	20000008 	.word	0x20000008

08001fa8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fa8:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <HAL_RCC_GetPCLK1Freq+0x14>)
 8001faa:	4a05      	ldr	r2, [pc, #20]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001fb2:	5cd3      	ldrb	r3, [r2, r3]
 8001fb4:	4a03      	ldr	r2, [pc, #12]	; (8001fc4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001fb6:	6810      	ldr	r0, [r2, #0]
}
 8001fb8:	40d8      	lsrs	r0, r3
 8001fba:	4770      	bx	lr
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	080083c6 	.word	0x080083c6
 8001fc4:	20000008 	.word	0x20000008

08001fc8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fc8:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <HAL_RCC_GetPCLK2Freq+0x14>)
 8001fca:	4a05      	ldr	r2, [pc, #20]	; (8001fe0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001fd2:	5cd3      	ldrb	r3, [r2, r3]
 8001fd4:	4a03      	ldr	r2, [pc, #12]	; (8001fe4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001fd6:	6810      	ldr	r0, [r2, #0]
}
 8001fd8:	40d8      	lsrs	r0, r3
 8001fda:	4770      	bx	lr
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	080083c6 	.word	0x080083c6
 8001fe4:	20000008 	.word	0x20000008

08001fe8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fe8:	6a03      	ldr	r3, [r0, #32]
 8001fea:	f023 0301 	bic.w	r3, r3, #1
 8001fee:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ff0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001ff2:	6842      	ldr	r2, [r0, #4]
{
 8001ff4:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ff6:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ff8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001ffa:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001ffe:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002000:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002002:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002006:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002008:	4c0c      	ldr	r4, [pc, #48]	; (800203c <TIM_OC1_SetConfig+0x54>)
 800200a:	42a0      	cmp	r0, r4
 800200c:	d009      	beq.n	8002022 <TIM_OC1_SetConfig+0x3a>
 800200e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002012:	42a0      	cmp	r0, r4
 8002014:	d005      	beq.n	8002022 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002016:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002018:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800201a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800201c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800201e:	6203      	str	r3, [r0, #32]
} 
 8002020:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8002022:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8002024:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002026:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800202a:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800202c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800202e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002032:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002034:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002038:	4322      	orrs	r2, r4
 800203a:	e7ec      	b.n	8002016 <TIM_OC1_SetConfig+0x2e>
 800203c:	40010000 	.word	0x40010000

08002040 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002040:	6a03      	ldr	r3, [r0, #32]
 8002042:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002046:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002048:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800204a:	6842      	ldr	r2, [r0, #4]
{
 800204c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800204e:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002050:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002052:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002056:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002058:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800205a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800205e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002062:	4c0e      	ldr	r4, [pc, #56]	; (800209c <TIM_OC3_SetConfig+0x5c>)
 8002064:	42a0      	cmp	r0, r4
 8002066:	d009      	beq.n	800207c <TIM_OC3_SetConfig+0x3c>
 8002068:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800206c:	42a0      	cmp	r0, r4
 800206e:	d005      	beq.n	800207c <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002070:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002072:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002074:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002076:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002078:	6203      	str	r3, [r0, #32]
}
 800207a:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800207c:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800207e:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002080:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002084:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002088:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800208a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800208e:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002090:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002094:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8002098:	e7ea      	b.n	8002070 <TIM_OC3_SetConfig+0x30>
 800209a:	bf00      	nop
 800209c:	40010000 	.word	0x40010000

080020a0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80020a0:	6a03      	ldr	r3, [r0, #32]
 80020a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020a6:	6203      	str	r3, [r0, #32]
{
 80020a8:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020aa:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80020ac:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020ae:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80020b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020b6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020ba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80020bc:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020c0:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80020c4:	4d09      	ldr	r5, [pc, #36]	; (80020ec <TIM_OC4_SetConfig+0x4c>)
 80020c6:	42a8      	cmp	r0, r5
 80020c8:	d009      	beq.n	80020de <TIM_OC4_SetConfig+0x3e>
 80020ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020ce:	42a8      	cmp	r0, r5
 80020d0:	d005      	beq.n	80020de <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020d2:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80020d4:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80020d6:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80020d8:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020da:	6204      	str	r4, [r0, #32]
}
 80020dc:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020de:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80020e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020e4:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 80020e8:	e7f3      	b.n	80020d2 <TIM_OC4_SetConfig+0x32>
 80020ea:	bf00      	nop
 80020ec:	40010000 	.word	0x40010000

080020f0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020f0:	6803      	ldr	r3, [r0, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	f042 0201 	orr.w	r2, r2, #1
 80020f8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	f042 0201 	orr.w	r2, r2, #1
 8002100:	601a      	str	r2, [r3, #0]
}
 8002102:	2000      	movs	r0, #0
 8002104:	4770      	bx	lr

08002106 <HAL_TIM_PWM_MspInit>:
 8002106:	4770      	bx	lr

08002108 <HAL_TIM_Encoder_Start>:
{
 8002108:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800210a:	b189      	cbz	r1, 8002130 <HAL_TIM_Encoder_Start+0x28>
 800210c:	2904      	cmp	r1, #4
 800210e:	d007      	beq.n	8002120 <HAL_TIM_Encoder_Start+0x18>
  TIMx->CCER &= ~tmp;
 8002110:	6a1a      	ldr	r2, [r3, #32]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	f042 0201 	orr.w	r2, r2, #1
 800211e:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8002120:	6a1a      	ldr	r2, [r3, #32]
 8002122:	f022 0210 	bic.w	r2, r2, #16
 8002126:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002128:	6a1a      	ldr	r2, [r3, #32]
 800212a:	f042 0210 	orr.w	r2, r2, #16
 800212e:	e006      	b.n	800213e <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8002130:	6a1a      	ldr	r2, [r3, #32]
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002138:	6a1a      	ldr	r2, [r3, #32]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]
}
 8002148:	2000      	movs	r0, #0
 800214a:	4770      	bx	lr

0800214c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800214c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002150:	2b01      	cmp	r3, #1
{
 8002152:	b570      	push	{r4, r5, r6, lr}
 8002154:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002158:	d01c      	beq.n	8002194 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800215a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800215e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002160:	2201      	movs	r2, #1
 8002162:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8002166:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002168:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800216c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002170:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002172:	680a      	ldr	r2, [r1, #0]
 8002174:	2a40      	cmp	r2, #64	; 0x40
 8002176:	d079      	beq.n	800226c <HAL_TIM_ConfigClockSource+0x120>
 8002178:	d819      	bhi.n	80021ae <HAL_TIM_ConfigClockSource+0x62>
 800217a:	2a10      	cmp	r2, #16
 800217c:	f000 8093 	beq.w	80022a6 <HAL_TIM_ConfigClockSource+0x15a>
 8002180:	d80a      	bhi.n	8002198 <HAL_TIM_ConfigClockSource+0x4c>
 8002182:	2a00      	cmp	r2, #0
 8002184:	f000 8089 	beq.w	800229a <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8002188:	2301      	movs	r3, #1
 800218a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800218e:	2300      	movs	r3, #0
 8002190:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002194:	4618      	mov	r0, r3
}
 8002196:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002198:	2a20      	cmp	r2, #32
 800219a:	f000 808a 	beq.w	80022b2 <HAL_TIM_ConfigClockSource+0x166>
 800219e:	2a30      	cmp	r2, #48	; 0x30
 80021a0:	d1f2      	bne.n	8002188 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80021a2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80021a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80021a8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80021ac:	e036      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80021ae:	2a70      	cmp	r2, #112	; 0x70
 80021b0:	d036      	beq.n	8002220 <HAL_TIM_ConfigClockSource+0xd4>
 80021b2:	d81b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0xa0>
 80021b4:	2a50      	cmp	r2, #80	; 0x50
 80021b6:	d042      	beq.n	800223e <HAL_TIM_ConfigClockSource+0xf2>
 80021b8:	2a60      	cmp	r2, #96	; 0x60
 80021ba:	d1e5      	bne.n	8002188 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021bc:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80021be:	684d      	ldr	r5, [r1, #4]
 80021c0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021c2:	f024 0410 	bic.w	r4, r4, #16
 80021c6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021c8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80021ca:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021cc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80021d4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021d8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80021dc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80021de:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80021e0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80021e6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80021ea:	e017      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80021ec:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80021f0:	d011      	beq.n	8002216 <HAL_TIM_ConfigClockSource+0xca>
 80021f2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80021f6:	d1c7      	bne.n	8002188 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80021f8:	688a      	ldr	r2, [r1, #8]
 80021fa:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80021fc:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80021fe:	68c9      	ldr	r1, [r1, #12]
 8002200:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002202:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002206:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800220a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800220c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002214:	e002      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	e7b3      	b.n	8002188 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002220:	688a      	ldr	r2, [r1, #8]
 8002222:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002224:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002226:	68c9      	ldr	r1, [r1, #12]
 8002228:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800222a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800222e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002232:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002234:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002236:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002238:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800223c:	e7ee      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800223e:	684c      	ldr	r4, [r1, #4]
 8002240:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002242:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002244:	6a1d      	ldr	r5, [r3, #32]
 8002246:	f025 0501 	bic.w	r5, r5, #1
 800224a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800224c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800224e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002252:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002256:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800225a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800225c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800225e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002260:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002262:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002266:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800226a:	e7d7      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800226c:	684c      	ldr	r4, [r1, #4]
 800226e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002270:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002272:	6a1d      	ldr	r5, [r3, #32]
 8002274:	f025 0501 	bic.w	r5, r5, #1
 8002278:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800227a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800227c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002280:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002284:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002288:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800228a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800228c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800228e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002290:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002294:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002298:	e7c0      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800229a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800229c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80022a0:	f042 0207 	orr.w	r2, r2, #7
 80022a4:	e7ba      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80022a6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80022a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80022ac:	f042 0217 	orr.w	r2, r2, #23
 80022b0:	e7b4      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80022b2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80022b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80022b8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80022bc:	e7ae      	b.n	800221c <HAL_TIM_ConfigClockSource+0xd0>

080022be <HAL_TIM_OC_DelayElapsedCallback>:
 80022be:	4770      	bx	lr

080022c0 <HAL_TIM_IC_CaptureCallback>:
 80022c0:	4770      	bx	lr

080022c2 <HAL_TIM_PWM_PulseFinishedCallback>:
 80022c2:	4770      	bx	lr

080022c4 <HAL_TIM_TriggerCallback>:
 80022c4:	4770      	bx	lr

080022c6 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022c6:	6803      	ldr	r3, [r0, #0]
 80022c8:	691a      	ldr	r2, [r3, #16]
 80022ca:	0791      	lsls	r1, r2, #30
{
 80022cc:	b510      	push	{r4, lr}
 80022ce:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022d0:	d50e      	bpl.n	80022f0 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80022d2:	68da      	ldr	r2, [r3, #12]
 80022d4:	0792      	lsls	r2, r2, #30
 80022d6:	d50b      	bpl.n	80022f0 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022d8:	f06f 0202 	mvn.w	r2, #2
 80022dc:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022de:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022e0:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022e2:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022e4:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022e6:	d077      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80022e8:	f7ff ffea 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ec:	2300      	movs	r3, #0
 80022ee:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022f0:	6823      	ldr	r3, [r4, #0]
 80022f2:	691a      	ldr	r2, [r3, #16]
 80022f4:	0750      	lsls	r0, r2, #29
 80022f6:	d510      	bpl.n	800231a <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	0751      	lsls	r1, r2, #29
 80022fc:	d50d      	bpl.n	800231a <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80022fe:	f06f 0204 	mvn.w	r2, #4
 8002302:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002304:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002306:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002308:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800230c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800230e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002310:	d068      	beq.n	80023e4 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002312:	f7ff ffd5 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002316:	2300      	movs	r3, #0
 8002318:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800231a:	6823      	ldr	r3, [r4, #0]
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	0712      	lsls	r2, r2, #28
 8002320:	d50f      	bpl.n	8002342 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002322:	68da      	ldr	r2, [r3, #12]
 8002324:	0710      	lsls	r0, r2, #28
 8002326:	d50c      	bpl.n	8002342 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002328:	f06f 0208 	mvn.w	r2, #8
 800232c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800232e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002330:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002332:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002334:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002336:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002338:	d05a      	beq.n	80023f0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800233a:	f7ff ffc1 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800233e:	2300      	movs	r3, #0
 8002340:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002342:	6823      	ldr	r3, [r4, #0]
 8002344:	691a      	ldr	r2, [r3, #16]
 8002346:	06d2      	lsls	r2, r2, #27
 8002348:	d510      	bpl.n	800236c <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800234a:	68da      	ldr	r2, [r3, #12]
 800234c:	06d0      	lsls	r0, r2, #27
 800234e:	d50d      	bpl.n	800236c <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002350:	f06f 0210 	mvn.w	r2, #16
 8002354:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002356:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002358:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800235a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800235e:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002360:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002362:	d04b      	beq.n	80023fc <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002364:	f7ff ffac 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002368:	2300      	movs	r3, #0
 800236a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800236c:	6823      	ldr	r3, [r4, #0]
 800236e:	691a      	ldr	r2, [r3, #16]
 8002370:	07d1      	lsls	r1, r2, #31
 8002372:	d508      	bpl.n	8002386 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	07d2      	lsls	r2, r2, #31
 8002378:	d505      	bpl.n	8002386 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800237a:	f06f 0201 	mvn.w	r2, #1
 800237e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002380:	4620      	mov	r0, r4
 8002382:	f001 f9ef 	bl	8003764 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	691a      	ldr	r2, [r3, #16]
 800238a:	0610      	lsls	r0, r2, #24
 800238c:	d508      	bpl.n	80023a0 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	0611      	lsls	r1, r2, #24
 8002392:	d505      	bpl.n	80023a0 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002394:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002398:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800239a:	4620      	mov	r0, r4
 800239c:	f000 f9f3 	bl	8002786 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80023a0:	6823      	ldr	r3, [r4, #0]
 80023a2:	691a      	ldr	r2, [r3, #16]
 80023a4:	0652      	lsls	r2, r2, #25
 80023a6:	d508      	bpl.n	80023ba <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	0650      	lsls	r0, r2, #25
 80023ac:	d505      	bpl.n	80023ba <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023b2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80023b4:	4620      	mov	r0, r4
 80023b6:	f7ff ff85 	bl	80022c4 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023ba:	6823      	ldr	r3, [r4, #0]
 80023bc:	691a      	ldr	r2, [r3, #16]
 80023be:	0691      	lsls	r1, r2, #26
 80023c0:	d522      	bpl.n	8002408 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	0692      	lsls	r2, r2, #26
 80023c6:	d51f      	bpl.n	8002408 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023c8:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80023cc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023ce:	611a      	str	r2, [r3, #16]
}
 80023d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80023d4:	f000 b9d6 	b.w	8002784 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d8:	f7ff ff71 	bl	80022be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023dc:	4620      	mov	r0, r4
 80023de:	f7ff ff70 	bl	80022c2 <HAL_TIM_PWM_PulseFinishedCallback>
 80023e2:	e783      	b.n	80022ec <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023e4:	f7ff ff6b 	bl	80022be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e8:	4620      	mov	r0, r4
 80023ea:	f7ff ff6a 	bl	80022c2 <HAL_TIM_PWM_PulseFinishedCallback>
 80023ee:	e792      	b.n	8002316 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023f0:	f7ff ff65 	bl	80022be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80023f4:	4620      	mov	r0, r4
 80023f6:	f7ff ff64 	bl	80022c2 <HAL_TIM_PWM_PulseFinishedCallback>
 80023fa:	e7a0      	b.n	800233e <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fc:	f7ff ff5f 	bl	80022be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	4620      	mov	r0, r4
 8002402:	f7ff ff5e 	bl	80022c2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002406:	e7af      	b.n	8002368 <HAL_TIM_IRQHandler+0xa2>
 8002408:	bd10      	pop	{r4, pc}
	...

0800240c <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800240c:	4a2e      	ldr	r2, [pc, #184]	; (80024c8 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 800240e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002410:	4290      	cmp	r0, r2
 8002412:	d012      	beq.n	800243a <TIM_Base_SetConfig+0x2e>
 8002414:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002418:	d00f      	beq.n	800243a <TIM_Base_SetConfig+0x2e>
 800241a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800241e:	4290      	cmp	r0, r2
 8002420:	d00b      	beq.n	800243a <TIM_Base_SetConfig+0x2e>
 8002422:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002426:	4290      	cmp	r0, r2
 8002428:	d007      	beq.n	800243a <TIM_Base_SetConfig+0x2e>
 800242a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800242e:	4290      	cmp	r0, r2
 8002430:	d003      	beq.n	800243a <TIM_Base_SetConfig+0x2e>
 8002432:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002436:	4290      	cmp	r0, r2
 8002438:	d11d      	bne.n	8002476 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800243a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800243c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002440:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002442:	4a21      	ldr	r2, [pc, #132]	; (80024c8 <TIM_Base_SetConfig+0xbc>)
 8002444:	4290      	cmp	r0, r2
 8002446:	d104      	bne.n	8002452 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002448:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800244a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800244e:	4313      	orrs	r3, r2
 8002450:	e028      	b.n	80024a4 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002452:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002456:	d0f7      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 8002458:	4a1c      	ldr	r2, [pc, #112]	; (80024cc <TIM_Base_SetConfig+0xc0>)
 800245a:	4290      	cmp	r0, r2
 800245c:	d0f4      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 800245e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002462:	4290      	cmp	r0, r2
 8002464:	d0f0      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 8002466:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800246a:	4290      	cmp	r0, r2
 800246c:	d0ec      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 800246e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002472:	4290      	cmp	r0, r2
 8002474:	d0e8      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 8002476:	4a16      	ldr	r2, [pc, #88]	; (80024d0 <TIM_Base_SetConfig+0xc4>)
 8002478:	4290      	cmp	r0, r2
 800247a:	d0e5      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 800247c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002480:	4290      	cmp	r0, r2
 8002482:	d0e1      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 8002484:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002488:	4290      	cmp	r0, r2
 800248a:	d0dd      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 800248c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002490:	4290      	cmp	r0, r2
 8002492:	d0d9      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 8002494:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002498:	4290      	cmp	r0, r2
 800249a:	d0d5      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
 800249c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80024a0:	4290      	cmp	r0, r2
 80024a2:	d0d1      	beq.n	8002448 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 80024a4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024a6:	688b      	ldr	r3, [r1, #8]
 80024a8:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80024aa:	680b      	ldr	r3, [r1, #0]
 80024ac:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <TIM_Base_SetConfig+0xbc>)
 80024b0:	4298      	cmp	r0, r3
 80024b2:	d006      	beq.n	80024c2 <TIM_Base_SetConfig+0xb6>
 80024b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024b8:	4298      	cmp	r0, r3
 80024ba:	d002      	beq.n	80024c2 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80024bc:	2301      	movs	r3, #1
 80024be:	6143      	str	r3, [r0, #20]
}
 80024c0:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80024c2:	690b      	ldr	r3, [r1, #16]
 80024c4:	6303      	str	r3, [r0, #48]	; 0x30
 80024c6:	e7f9      	b.n	80024bc <TIM_Base_SetConfig+0xb0>
 80024c8:	40010000 	.word	0x40010000
 80024cc:	40000400 	.word	0x40000400
 80024d0:	40014000 	.word	0x40014000

080024d4 <HAL_TIM_Base_Init>:
{ 
 80024d4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80024d6:	4604      	mov	r4, r0
 80024d8:	b1a0      	cbz	r0, 8002504 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80024da:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80024de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80024e2:	b91b      	cbnz	r3, 80024ec <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80024e4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80024e8:	f001 fe96 	bl	8004218 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80024ec:	2302      	movs	r3, #2
 80024ee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80024f2:	6820      	ldr	r0, [r4, #0]
 80024f4:	1d21      	adds	r1, r4, #4
 80024f6:	f7ff ff89 	bl	800240c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80024fa:	2301      	movs	r3, #1
 80024fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002500:	2000      	movs	r0, #0
 8002502:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002504:	2001      	movs	r0, #1
}
 8002506:	bd10      	pop	{r4, pc}

08002508 <HAL_TIM_PWM_Init>:
{
 8002508:	b510      	push	{r4, lr}
  if(htim == NULL)
 800250a:	4604      	mov	r4, r0
 800250c:	b1a0      	cbz	r0, 8002538 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800250e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002512:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002516:	b91b      	cbnz	r3, 8002520 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002518:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 800251c:	f7ff fdf3 	bl	8002106 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8002520:	2302      	movs	r3, #2
 8002522:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002526:	6820      	ldr	r0, [r4, #0]
 8002528:	1d21      	adds	r1, r4, #4
 800252a:	f7ff ff6f 	bl	800240c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800252e:	2301      	movs	r3, #1
 8002530:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002534:	2000      	movs	r0, #0
 8002536:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002538:	2001      	movs	r0, #1
}  
 800253a:	bd10      	pop	{r4, pc}

0800253c <HAL_TIM_Encoder_Init>:
{
 800253c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253e:	460c      	mov	r4, r1
  if(htim == NULL)
 8002540:	4605      	mov	r5, r0
 8002542:	2800      	cmp	r0, #0
 8002544:	d041      	beq.n	80025ca <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002546:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800254a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800254e:	b91b      	cbnz	r3, 8002558 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8002550:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Encoder_MspInit(htim);
 8002554:	f001 fdec 	bl	8004130 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002558:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;   
 800255a:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800255c:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;   
 8002560:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002564:	6883      	ldr	r3, [r0, #8]
 8002566:	f023 0307 	bic.w	r3, r3, #7
 800256a:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 800256c:	f7ff ff4e 	bl	800240c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002570:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002572:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002574:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002576:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002578:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 800257a:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800257c:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800257e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002580:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002584:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002588:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800258c:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800258e:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002592:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002594:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800259c:	68e1      	ldr	r1, [r4, #12]
 800259e:	430b      	orrs	r3, r1
 80025a0:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80025a2:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80025a6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80025aa:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80025ac:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80025ae:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80025b2:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 80025b4:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80025b6:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 80025ba:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80025bc:	4317      	orrs	r7, r2
  htim->State= HAL_TIM_STATE_READY;
 80025be:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 80025c0:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 80025c2:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  return HAL_OK;
 80025c6:	2000      	movs	r0, #0
 80025c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80025ca:	2001      	movs	r0, #1
}
 80025cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080025d0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025d0:	6a03      	ldr	r3, [r0, #32]
 80025d2:	f023 0310 	bic.w	r3, r3, #16
 80025d6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80025d8:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80025da:	6842      	ldr	r2, [r0, #4]
{
 80025dc:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 80025de:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025e2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e6:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025ea:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80025ec:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025f0:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80025f4:	4c0d      	ldr	r4, [pc, #52]	; (800262c <TIM_OC2_SetConfig+0x5c>)
 80025f6:	42a0      	cmp	r0, r4
 80025f8:	d009      	beq.n	800260e <TIM_OC2_SetConfig+0x3e>
 80025fa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80025fe:	42a0      	cmp	r0, r4
 8002600:	d005      	beq.n	800260e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8002602:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002604:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002606:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002608:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800260a:	6203      	str	r3, [r0, #32]
}
 800260c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800260e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002610:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002612:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002616:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800261a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800261c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002620:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002622:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002626:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800262a:	e7ea      	b.n	8002602 <TIM_OC2_SetConfig+0x32>
 800262c:	40010000 	.word	0x40010000

08002630 <HAL_TIM_PWM_ConfigChannel>:
{
 8002630:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002632:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002636:	2b01      	cmp	r3, #1
{
 8002638:	4604      	mov	r4, r0
 800263a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800263e:	d025      	beq.n	800268c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002640:	2301      	movs	r3, #1
 8002642:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8002646:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 800264a:	2a0c      	cmp	r2, #12
 800264c:	d818      	bhi.n	8002680 <HAL_TIM_PWM_ConfigChannel+0x50>
 800264e:	e8df f002 	tbb	[pc, r2]
 8002652:	1707      	.short	0x1707
 8002654:	171e1717 	.word	0x171e1717
 8002658:	172f1717 	.word	0x172f1717
 800265c:	1717      	.short	0x1717
 800265e:	40          	.byte	0x40
 800265f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002660:	6820      	ldr	r0, [r4, #0]
 8002662:	f7ff fcc1 	bl	8001fe8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002666:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002668:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800266a:	699a      	ldr	r2, [r3, #24]
 800266c:	f042 0208 	orr.w	r2, r2, #8
 8002670:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002672:	699a      	ldr	r2, [r3, #24]
 8002674:	f022 0204 	bic.w	r2, r2, #4
 8002678:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800267a:	699a      	ldr	r2, [r3, #24]
 800267c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800267e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002680:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002682:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002684:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002688:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800268c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800268e:	6820      	ldr	r0, [r4, #0]
 8002690:	f7ff ff9e 	bl	80025d0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002694:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002696:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002698:	699a      	ldr	r2, [r3, #24]
 800269a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800269e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026a0:	699a      	ldr	r2, [r3, #24]
 80026a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026a8:	699a      	ldr	r2, [r3, #24]
 80026aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80026ae:	e7e6      	b.n	800267e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026b0:	6820      	ldr	r0, [r4, #0]
 80026b2:	f7ff fcc5 	bl	8002040 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80026b8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026ba:	69da      	ldr	r2, [r3, #28]
 80026bc:	f042 0208 	orr.w	r2, r2, #8
 80026c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026c2:	69da      	ldr	r2, [r3, #28]
 80026c4:	f022 0204 	bic.w	r2, r2, #4
 80026c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80026ca:	69da      	ldr	r2, [r3, #28]
 80026cc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80026ce:	61da      	str	r2, [r3, #28]
    break;
 80026d0:	e7d6      	b.n	8002680 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80026d2:	6820      	ldr	r0, [r4, #0]
 80026d4:	f7ff fce4 	bl	80020a0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026d8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80026da:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026dc:	69da      	ldr	r2, [r3, #28]
 80026de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80026e4:	69da      	ldr	r2, [r3, #28]
 80026e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80026ec:	69da      	ldr	r2, [r3, #28]
 80026ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80026f2:	e7ec      	b.n	80026ce <HAL_TIM_PWM_ConfigChannel+0x9e>

080026f4 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 80026f4:	6a03      	ldr	r3, [r0, #32]
{
 80026f6:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 80026f8:	2401      	movs	r4, #1
 80026fa:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80026fc:	ea23 0304 	bic.w	r3, r3, r4
 8002700:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002702:	6a03      	ldr	r3, [r0, #32]
 8002704:	408a      	lsls	r2, r1
 8002706:	431a      	orrs	r2, r3
 8002708:	6202      	str	r2, [r0, #32]
 800270a:	bd10      	pop	{r4, pc}

0800270c <HAL_TIM_PWM_Start>:
{
 800270c:	b510      	push	{r4, lr}
 800270e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002710:	2201      	movs	r2, #1
 8002712:	6800      	ldr	r0, [r0, #0]
 8002714:	f7ff ffee 	bl	80026f4 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002718:	6823      	ldr	r3, [r4, #0]
 800271a:	4a08      	ldr	r2, [pc, #32]	; (800273c <HAL_TIM_PWM_Start+0x30>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d003      	beq.n	8002728 <HAL_TIM_PWM_Start+0x1c>
 8002720:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002724:	4293      	cmp	r3, r2
 8002726:	d103      	bne.n	8002730 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8002728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800272a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800272e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	f042 0201 	orr.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]
} 
 8002738:	2000      	movs	r0, #0
 800273a:	bd10      	pop	{r4, pc}
 800273c:	40010000 	.word	0x40010000

08002740 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002740:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002744:	2b01      	cmp	r3, #1
{
 8002746:	b510      	push	{r4, lr}
 8002748:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800274c:	d018      	beq.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800274e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002752:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002754:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002756:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002758:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800275a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800275e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	4322      	orrs	r2, r4
 8002764:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800276c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	430a      	orrs	r2, r1
 8002772:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002774:	2301      	movs	r3, #1
 8002776:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800277a:	2300      	movs	r3, #0
 800277c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002780:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8002782:	bd10      	pop	{r4, pc}

08002784 <HAL_TIMEx_CommutationCallback>:
 8002784:	4770      	bx	lr

08002786 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002786:	4770      	bx	lr

08002788 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002788:	6803      	ldr	r3, [r0, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002790:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002792:	695a      	ldr	r2, [r3, #20]
 8002794:	f022 0201 	bic.w	r2, r2, #1
 8002798:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800279a:	2320      	movs	r3, #32
 800279c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80027a0:	4770      	bx	lr
	...

080027a4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80027a8:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80027aa:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80027ac:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ae:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80027b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80027b4:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80027b6:	6133      	str	r3, [r6, #16]
{
 80027b8:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ba:	6883      	ldr	r3, [r0, #8]
 80027bc:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80027be:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027c0:	4303      	orrs	r3, r0
 80027c2:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80027c4:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027c8:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80027ca:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ce:	430b      	orrs	r3, r1
 80027d0:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80027d2:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80027d4:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80027d6:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80027d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 80027dc:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027de:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80027e2:	6173      	str	r3, [r6, #20]
 80027e4:	4b7a      	ldr	r3, [pc, #488]	; (80029d0 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027e6:	d17c      	bne.n	80028e2 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80027e8:	429e      	cmp	r6, r3
 80027ea:	d003      	beq.n	80027f4 <UART_SetConfig+0x50>
 80027ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027f0:	429e      	cmp	r6, r3
 80027f2:	d144      	bne.n	800287e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80027f4:	f7ff fbe8 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80027f8:	2519      	movs	r5, #25
 80027fa:	fb05 f300 	mul.w	r3, r5, r0
 80027fe:	6860      	ldr	r0, [r4, #4]
 8002800:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002804:	0040      	lsls	r0, r0, #1
 8002806:	fbb3 f3f0 	udiv	r3, r3, r0
 800280a:	fbb3 f3f9 	udiv	r3, r3, r9
 800280e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002812:	f7ff fbd9 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8002816:	6863      	ldr	r3, [r4, #4]
 8002818:	4368      	muls	r0, r5
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	fbb0 f7f3 	udiv	r7, r0, r3
 8002820:	f7ff fbd2 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8002824:	6863      	ldr	r3, [r4, #4]
 8002826:	4368      	muls	r0, r5
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	fbb0 f3f3 	udiv	r3, r0, r3
 800282e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002832:	fb09 7313 	mls	r3, r9, r3, r7
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	3332      	adds	r3, #50	; 0x32
 800283a:	fbb3 f3f9 	udiv	r3, r3, r9
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002844:	f7ff fbc0 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8002848:	6862      	ldr	r2, [r4, #4]
 800284a:	4368      	muls	r0, r5
 800284c:	0052      	lsls	r2, r2, #1
 800284e:	fbb0 faf2 	udiv	sl, r0, r2
 8002852:	f7ff fbb9 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002856:	6863      	ldr	r3, [r4, #4]
 8002858:	4368      	muls	r0, r5
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002860:	fbb3 f3f9 	udiv	r3, r3, r9
 8002864:	fb09 a313 	mls	r3, r9, r3, sl
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	3332      	adds	r3, #50	; 0x32
 800286c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002870:	f003 0307 	and.w	r3, r3, #7
 8002874:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002876:	443b      	add	r3, r7
 8002878:	60b3      	str	r3, [r6, #8]
 800287a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800287e:	f7ff fb93 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 8002882:	2519      	movs	r5, #25
 8002884:	fb05 f300 	mul.w	r3, r5, r0
 8002888:	6860      	ldr	r0, [r4, #4]
 800288a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800288e:	0040      	lsls	r0, r0, #1
 8002890:	fbb3 f3f0 	udiv	r3, r3, r0
 8002894:	fbb3 f3f9 	udiv	r3, r3, r9
 8002898:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800289c:	f7ff fb84 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 80028a0:	6863      	ldr	r3, [r4, #4]
 80028a2:	4368      	muls	r0, r5
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	fbb0 f7f3 	udiv	r7, r0, r3
 80028aa:	f7ff fb7d 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 80028ae:	6863      	ldr	r3, [r4, #4]
 80028b0:	4368      	muls	r0, r5
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80028b8:	fbb3 f3f9 	udiv	r3, r3, r9
 80028bc:	fb09 7313 	mls	r3, r9, r3, r7
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	3332      	adds	r3, #50	; 0x32
 80028c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80028ce:	f7ff fb6b 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 80028d2:	6862      	ldr	r2, [r4, #4]
 80028d4:	4368      	muls	r0, r5
 80028d6:	0052      	lsls	r2, r2, #1
 80028d8:	fbb0 faf2 	udiv	sl, r0, r2
 80028dc:	f7ff fb64 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 80028e0:	e7b9      	b.n	8002856 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80028e2:	429e      	cmp	r6, r3
 80028e4:	d002      	beq.n	80028ec <UART_SetConfig+0x148>
 80028e6:	4b3b      	ldr	r3, [pc, #236]	; (80029d4 <UART_SetConfig+0x230>)
 80028e8:	429e      	cmp	r6, r3
 80028ea:	d140      	bne.n	800296e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80028ec:	f7ff fb6c 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80028f0:	6867      	ldr	r7, [r4, #4]
 80028f2:	2519      	movs	r5, #25
 80028f4:	f04f 0964 	mov.w	r9, #100	; 0x64
 80028f8:	fb05 f300 	mul.w	r3, r5, r0
 80028fc:	00bf      	lsls	r7, r7, #2
 80028fe:	fbb3 f3f7 	udiv	r3, r3, r7
 8002902:	fbb3 f3f9 	udiv	r3, r3, r9
 8002906:	011f      	lsls	r7, r3, #4
 8002908:	f7ff fb5e 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 800290c:	6863      	ldr	r3, [r4, #4]
 800290e:	4368      	muls	r0, r5
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	fbb0 f8f3 	udiv	r8, r0, r3
 8002916:	f7ff fb57 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 800291a:	6863      	ldr	r3, [r4, #4]
 800291c:	4368      	muls	r0, r5
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	fbb0 f3f3 	udiv	r3, r0, r3
 8002924:	fbb3 f3f9 	udiv	r3, r3, r9
 8002928:	fb09 8313 	mls	r3, r9, r3, r8
 800292c:	011b      	lsls	r3, r3, #4
 800292e:	3332      	adds	r3, #50	; 0x32
 8002930:	fbb3 f3f9 	udiv	r3, r3, r9
 8002934:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002938:	f7ff fb46 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 800293c:	6862      	ldr	r2, [r4, #4]
 800293e:	4368      	muls	r0, r5
 8002940:	0092      	lsls	r2, r2, #2
 8002942:	fbb0 faf2 	udiv	sl, r0, r2
 8002946:	f7ff fb3f 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800294a:	6863      	ldr	r3, [r4, #4]
 800294c:	4368      	muls	r0, r5
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	fbb0 f3f3 	udiv	r3, r0, r3
 8002954:	fbb3 f3f9 	udiv	r3, r3, r9
 8002958:	fb09 a313 	mls	r3, r9, r3, sl
 800295c:	011b      	lsls	r3, r3, #4
 800295e:	3332      	adds	r3, #50	; 0x32
 8002960:	fbb3 f3f9 	udiv	r3, r3, r9
 8002964:	f003 030f 	and.w	r3, r3, #15
 8002968:	ea43 0308 	orr.w	r3, r3, r8
 800296c:	e783      	b.n	8002876 <UART_SetConfig+0xd2>
 800296e:	f7ff fb1b 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 8002972:	6867      	ldr	r7, [r4, #4]
 8002974:	2519      	movs	r5, #25
 8002976:	f04f 0964 	mov.w	r9, #100	; 0x64
 800297a:	fb05 f300 	mul.w	r3, r5, r0
 800297e:	00bf      	lsls	r7, r7, #2
 8002980:	fbb3 f3f7 	udiv	r3, r3, r7
 8002984:	fbb3 f3f9 	udiv	r3, r3, r9
 8002988:	011f      	lsls	r7, r3, #4
 800298a:	f7ff fb0d 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 800298e:	6863      	ldr	r3, [r4, #4]
 8002990:	4368      	muls	r0, r5
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	fbb0 f8f3 	udiv	r8, r0, r3
 8002998:	f7ff fb06 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 800299c:	6863      	ldr	r3, [r4, #4]
 800299e:	4368      	muls	r0, r5
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a6:	fbb3 f3f9 	udiv	r3, r3, r9
 80029aa:	fb09 8313 	mls	r3, r9, r3, r8
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	3332      	adds	r3, #50	; 0x32
 80029b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80029b6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80029ba:	f7ff faf5 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 80029be:	6862      	ldr	r2, [r4, #4]
 80029c0:	4368      	muls	r0, r5
 80029c2:	0092      	lsls	r2, r2, #2
 80029c4:	fbb0 faf2 	udiv	sl, r0, r2
 80029c8:	f7ff faee 	bl	8001fa8 <HAL_RCC_GetPCLK1Freq>
 80029cc:	e7bd      	b.n	800294a <UART_SetConfig+0x1a6>
 80029ce:	bf00      	nop
 80029d0:	40011000 	.word	0x40011000
 80029d4:	40011400 	.word	0x40011400

080029d8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80029d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029da:	4604      	mov	r4, r0
 80029dc:	460e      	mov	r6, r1
 80029de:	4617      	mov	r7, r2
 80029e0:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80029e2:	6821      	ldr	r1, [r4, #0]
 80029e4:	680b      	ldr	r3, [r1, #0]
 80029e6:	ea36 0303 	bics.w	r3, r6, r3
 80029ea:	d101      	bne.n	80029f0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80029ec:	2000      	movs	r0, #0
}
 80029ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80029f0:	1c6b      	adds	r3, r5, #1
 80029f2:	d0f7      	beq.n	80029e4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80029f4:	b995      	cbnz	r5, 8002a1c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	68da      	ldr	r2, [r3, #12]
 80029fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80029fe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a00:	695a      	ldr	r2, [r3, #20]
 8002a02:	f022 0201 	bic.w	r2, r2, #1
 8002a06:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002a08:	2320      	movs	r3, #32
 8002a0a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a0e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002a12:	2300      	movs	r3, #0
 8002a14:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002a18:	2003      	movs	r0, #3
 8002a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a1c:	f7fe fb02 	bl	8001024 <HAL_GetTick>
 8002a20:	1bc0      	subs	r0, r0, r7
 8002a22:	4285      	cmp	r5, r0
 8002a24:	d2dd      	bcs.n	80029e2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002a26:	e7e6      	b.n	80029f6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002a28 <HAL_UART_Init>:
{
 8002a28:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002a2a:	4604      	mov	r4, r0
 8002a2c:	b340      	cbz	r0, 8002a80 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002a2e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a36:	b91b      	cbnz	r3, 8002a40 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002a38:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002a3c:	f001 fda8 	bl	8004590 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002a40:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002a42:	2324      	movs	r3, #36	; 0x24
 8002a44:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002a48:	68d3      	ldr	r3, [r2, #12]
 8002a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a4e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002a50:	4620      	mov	r0, r4
 8002a52:	f7ff fea7 	bl	80027a4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a56:	6823      	ldr	r3, [r4, #0]
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a5e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a66:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a6e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a70:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002a72:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a74:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002a76:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002a7a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002a7e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a80:	2001      	movs	r0, #1
}
 8002a82:	bd10      	pop	{r4, pc}

08002a84 <HAL_UART_Transmit>:
{
 8002a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a88:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8002a8a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a8e:	2b20      	cmp	r3, #32
{
 8002a90:	4604      	mov	r4, r0
 8002a92:	460d      	mov	r5, r1
 8002a94:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8002a96:	d14f      	bne.n	8002b38 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8002a98:	2900      	cmp	r1, #0
 8002a9a:	d04a      	beq.n	8002b32 <HAL_UART_Transmit+0xae>
 8002a9c:	2a00      	cmp	r2, #0
 8002a9e:	d048      	beq.n	8002b32 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8002aa0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d047      	beq.n	8002b38 <HAL_UART_Transmit+0xb4>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ab2:	2321      	movs	r3, #33	; 0x21
 8002ab4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002ab8:	f7fe fab4 	bl	8001024 <HAL_GetTick>
    huart->TxXferSize = Size;
 8002abc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8002ac0:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002ac2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002ac6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	b96b      	cbnz	r3, 8002ae8 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002acc:	463b      	mov	r3, r7
 8002ace:	4632      	mov	r2, r6
 8002ad0:	2140      	movs	r1, #64	; 0x40
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f7ff ff80 	bl	80029d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002ad8:	b9b0      	cbnz	r0, 8002b08 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8002ada:	2320      	movs	r3, #32
 8002adc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002ae0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002ae8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002af0:	68a3      	ldr	r3, [r4, #8]
 8002af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002af6:	4632      	mov	r2, r6
 8002af8:	463b      	mov	r3, r7
 8002afa:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002afe:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b00:	d10e      	bne.n	8002b20 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b02:	f7ff ff69 	bl	80029d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b06:	b110      	cbz	r0, 8002b0e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8002b08:	2003      	movs	r0, #3
 8002b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002b0e:	882b      	ldrh	r3, [r5, #0]
 8002b10:	6822      	ldr	r2, [r4, #0]
 8002b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b16:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002b18:	6923      	ldr	r3, [r4, #16]
 8002b1a:	b943      	cbnz	r3, 8002b2e <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8002b1c:	3502      	adds	r5, #2
 8002b1e:	e7d2      	b.n	8002ac6 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b20:	f7ff ff5a 	bl	80029d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b24:	2800      	cmp	r0, #0
 8002b26:	d1ef      	bne.n	8002b08 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002b28:	6823      	ldr	r3, [r4, #0]
 8002b2a:	782a      	ldrb	r2, [r5, #0]
 8002b2c:	605a      	str	r2, [r3, #4]
 8002b2e:	3501      	adds	r5, #1
 8002b30:	e7c9      	b.n	8002ac6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002b32:	2001      	movs	r0, #1
 8002b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002b38:	2002      	movs	r0, #2
}
 8002b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b3e <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002b3e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002b42:	2b20      	cmp	r3, #32
 8002b44:	d11c      	bne.n	8002b80 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8002b46:	b1c9      	cbz	r1, 8002b7c <HAL_UART_Receive_IT+0x3e>
 8002b48:	b1c2      	cbz	r2, 8002b7c <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8002b4a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d016      	beq.n	8002b80 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8002b52:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002b54:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b56:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b58:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b5a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b5c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b60:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002b62:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b64:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8002b66:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b6a:	f041 0101 	orr.w	r1, r1, #1
 8002b6e:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002b70:	68d1      	ldr	r1, [r2, #12]
 8002b72:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002b76:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002b78:	4618      	mov	r0, r3
 8002b7a:	4770      	bx	lr
      return HAL_ERROR;
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	4770      	bx	lr
    return HAL_BUSY; 
 8002b80:	2002      	movs	r0, #2
}
 8002b82:	4770      	bx	lr

08002b84 <HAL_UART_TxCpltCallback>:
 8002b84:	4770      	bx	lr

08002b86 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002b86:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002b8a:	2b22      	cmp	r3, #34	; 0x22
{
 8002b8c:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002b8e:	d132      	bne.n	8002bf6 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b90:	6883      	ldr	r3, [r0, #8]
 8002b92:	6901      	ldr	r1, [r0, #16]
 8002b94:	6802      	ldr	r2, [r0, #0]
 8002b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b9a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002b9c:	d11f      	bne.n	8002bde <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b9e:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002ba0:	b9c9      	cbnz	r1, 8002bd6 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ba2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ba6:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002baa:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002bac:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002bae:	3c01      	subs	r4, #1
 8002bb0:	b2a4      	uxth	r4, r4
 8002bb2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002bb4:	b96c      	cbnz	r4, 8002bd2 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bb6:	6803      	ldr	r3, [r0, #0]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002bbe:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bc0:	695a      	ldr	r2, [r3, #20]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002bc8:	2320      	movs	r3, #32
 8002bca:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002bce:	f000 fb3f 	bl	8003250 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002bd2:	2000      	movs	r0, #0
}
 8002bd4:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002bd6:	b2d2      	uxtb	r2, r2
 8002bd8:	f823 2b01 	strh.w	r2, [r3], #1
 8002bdc:	e7e5      	b.n	8002baa <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002bde:	b921      	cbnz	r1, 8002bea <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002be0:	1c59      	adds	r1, r3, #1
 8002be2:	6852      	ldr	r2, [r2, #4]
 8002be4:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002be6:	701a      	strb	r2, [r3, #0]
 8002be8:	e7e0      	b.n	8002bac <UART_Receive_IT+0x26>
 8002bea:	6852      	ldr	r2, [r2, #4]
 8002bec:	1c59      	adds	r1, r3, #1
 8002bee:	6281      	str	r1, [r0, #40]	; 0x28
 8002bf0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bf4:	e7f7      	b.n	8002be6 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8002bf6:	2002      	movs	r0, #2
 8002bf8:	bd10      	pop	{r4, pc}

08002bfa <HAL_UART_ErrorCallback>:
 8002bfa:	4770      	bx	lr

08002bfc <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002bfc:	6803      	ldr	r3, [r0, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c00:	68d9      	ldr	r1, [r3, #12]
{
 8002c02:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8002c04:	0716      	lsls	r6, r2, #28
{
 8002c06:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c08:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002c0a:	d107      	bne.n	8002c1c <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c0c:	0696      	lsls	r6, r2, #26
 8002c0e:	d55a      	bpl.n	8002cc6 <HAL_UART_IRQHandler+0xca>
 8002c10:	068d      	lsls	r5, r1, #26
 8002c12:	d558      	bpl.n	8002cc6 <HAL_UART_IRQHandler+0xca>
}
 8002c14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002c18:	f7ff bfb5 	b.w	8002b86 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c1c:	f015 0501 	ands.w	r5, r5, #1
 8002c20:	d102      	bne.n	8002c28 <HAL_UART_IRQHandler+0x2c>
 8002c22:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002c26:	d04e      	beq.n	8002cc6 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c28:	07d3      	lsls	r3, r2, #31
 8002c2a:	d505      	bpl.n	8002c38 <HAL_UART_IRQHandler+0x3c>
 8002c2c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c2e:	bf42      	ittt	mi
 8002c30:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002c32:	f043 0301 	orrmi.w	r3, r3, #1
 8002c36:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c38:	0750      	lsls	r0, r2, #29
 8002c3a:	d504      	bpl.n	8002c46 <HAL_UART_IRQHandler+0x4a>
 8002c3c:	b11d      	cbz	r5, 8002c46 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c3e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c46:	0793      	lsls	r3, r2, #30
 8002c48:	d504      	bpl.n	8002c54 <HAL_UART_IRQHandler+0x58>
 8002c4a:	b11d      	cbz	r5, 8002c54 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c4e:	f043 0304 	orr.w	r3, r3, #4
 8002c52:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c54:	0716      	lsls	r6, r2, #28
 8002c56:	d504      	bpl.n	8002c62 <HAL_UART_IRQHandler+0x66>
 8002c58:	b11d      	cbz	r5, 8002c62 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c5a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c5c:	f043 0308 	orr.w	r3, r3, #8
 8002c60:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d066      	beq.n	8002d36 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c68:	0695      	lsls	r5, r2, #26
 8002c6a:	d504      	bpl.n	8002c76 <HAL_UART_IRQHandler+0x7a>
 8002c6c:	0688      	lsls	r0, r1, #26
 8002c6e:	d502      	bpl.n	8002c76 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002c70:	4620      	mov	r0, r4
 8002c72:	f7ff ff88 	bl	8002b86 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002c7a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002c7c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8002c7e:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002c80:	d402      	bmi.n	8002c88 <HAL_UART_IRQHandler+0x8c>
 8002c82:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002c86:	d01a      	beq.n	8002cbe <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002c88:	f7ff fd7e 	bl	8002788 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c8c:	6823      	ldr	r3, [r4, #0]
 8002c8e:	695a      	ldr	r2, [r3, #20]
 8002c90:	0652      	lsls	r2, r2, #25
 8002c92:	d510      	bpl.n	8002cb6 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c94:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002c96:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c9c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002c9e:	b150      	cbz	r0, 8002cb6 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ca0:	4b25      	ldr	r3, [pc, #148]	; (8002d38 <HAL_UART_IRQHandler+0x13c>)
 8002ca2:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ca4:	f7fe fd7f 	bl	80017a6 <HAL_DMA_Abort_IT>
 8002ca8:	2800      	cmp	r0, #0
 8002caa:	d044      	beq.n	8002d36 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cac:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002cae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cb2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002cb4:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002cb6:	4620      	mov	r0, r4
 8002cb8:	f7ff ff9f 	bl	8002bfa <HAL_UART_ErrorCallback>
 8002cbc:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002cbe:	f7ff ff9c 	bl	8002bfa <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc2:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002cc4:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002cc6:	0616      	lsls	r6, r2, #24
 8002cc8:	d527      	bpl.n	8002d1a <HAL_UART_IRQHandler+0x11e>
 8002cca:	060d      	lsls	r5, r1, #24
 8002ccc:	d525      	bpl.n	8002d1a <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cce:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002cd2:	2a21      	cmp	r2, #33	; 0x21
 8002cd4:	d12f      	bne.n	8002d36 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002cd6:	68a2      	ldr	r2, [r4, #8]
 8002cd8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002cdc:	6a22      	ldr	r2, [r4, #32]
 8002cde:	d117      	bne.n	8002d10 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ce0:	8811      	ldrh	r1, [r2, #0]
 8002ce2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002ce6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002ce8:	6921      	ldr	r1, [r4, #16]
 8002cea:	b979      	cbnz	r1, 8002d0c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002cec:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002cee:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002cf0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002cf2:	3a01      	subs	r2, #1
 8002cf4:	b292      	uxth	r2, r2
 8002cf6:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002cf8:	b9ea      	cbnz	r2, 8002d36 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d00:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002d0c:	3201      	adds	r2, #1
 8002d0e:	e7ee      	b.n	8002cee <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d10:	1c51      	adds	r1, r2, #1
 8002d12:	6221      	str	r1, [r4, #32]
 8002d14:	7812      	ldrb	r2, [r2, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	e7ea      	b.n	8002cf0 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d1a:	0650      	lsls	r0, r2, #25
 8002d1c:	d50b      	bpl.n	8002d36 <HAL_UART_IRQHandler+0x13a>
 8002d1e:	064a      	lsls	r2, r1, #25
 8002d20:	d509      	bpl.n	8002d36 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d28:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002d2a:	2320      	movs	r3, #32
 8002d2c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002d30:	4620      	mov	r0, r4
 8002d32:	f7ff ff27 	bl	8002b84 <HAL_UART_TxCpltCallback>
 8002d36:	bd70      	pop	{r4, r5, r6, pc}
 8002d38:	08002d3d 	.word	0x08002d3d

08002d3c <UART_DMAAbortOnError>:
{
 8002d3c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d3e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002d44:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002d46:	f7ff ff58 	bl	8002bfa <HAL_UART_ErrorCallback>
 8002d4a:	bd08      	pop	{r3, pc}

08002d4c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002d4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8002d4e:	2210      	movs	r2, #16
 8002d50:	2100      	movs	r1, #0
 8002d52:	4668      	mov	r0, sp
 8002d54:	f001 fd0e 	bl	8004774 <memset>

  /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8002d58:	481e      	ldr	r0, [pc, #120]	; (8002dd4 <MX_ADC1_Init+0x88>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d5a:	4b1f      	ldr	r3, [pc, #124]	; (8002dd8 <MX_ADC1_Init+0x8c>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d5c:	4a1f      	ldr	r2, [pc, #124]	; (8002ddc <MX_ADC1_Init+0x90>)
 8002d5e:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d60:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 8002d64:	e880 1008 	stmia.w	r0, {r3, ip}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d68:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 8002d6a:	2401      	movs	r4, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d6c:	6083      	str	r3, [r0, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d6e:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d70:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d72:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002d74:	2303      	movs	r3, #3
  hadc1.Init.ScanConvMode = ENABLE;
 8002d76:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002d78:	6184      	str	r4, [r0, #24]
  hadc1.Init.NbrOfConversion = 3;
 8002d7a:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002d7c:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d7e:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d80:	f7fe f96a 	bl	8001058 <HAL_ADC_Init>
 8002d84:	b108      	cbz	r0, 8002d8a <MX_ADC1_Init+0x3e>
  {
    Error_Handler();
 8002d86:	f000 fcb3 	bl	80036f0 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002d8a:	2309      	movs	r3, #9
  sConfig.Rank = 1;
 8002d8c:	e88d 0018 	stmia.w	sp, {r3, r4}
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d90:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8002d92:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d94:	480f      	ldr	r0, [pc, #60]	; (8002dd4 <MX_ADC1_Init+0x88>)
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8002d96:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d98:	f7fe faf2 	bl	8001380 <HAL_ADC_ConfigChannel>
 8002d9c:	b108      	cbz	r0, 8002da2 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 8002d9e:	f000 fca7 	bl	80036f0 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
  sConfig.Rank = 2;
 8002da2:	210c      	movs	r1, #12
 8002da4:	2302      	movs	r3, #2
 8002da6:	e88d 000a 	stmia.w	sp, {r1, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002daa:	480a      	ldr	r0, [pc, #40]	; (8002dd4 <MX_ADC1_Init+0x88>)
 8002dac:	4669      	mov	r1, sp
 8002dae:	f7fe fae7 	bl	8001380 <HAL_ADC_ConfigChannel>
 8002db2:	b108      	cbz	r0, 8002db8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002db4:	f000 fc9c 	bl	80036f0 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
  sConfig.Rank = 3;
 8002db8:	220d      	movs	r2, #13
 8002dba:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dbc:	4669      	mov	r1, sp
 8002dbe:	4805      	ldr	r0, [pc, #20]	; (8002dd4 <MX_ADC1_Init+0x88>)
  sConfig.Rank = 3;
 8002dc0:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dc4:	f7fe fadc 	bl	8001380 <HAL_ADC_ConfigChannel>
 8002dc8:	b108      	cbz	r0, 8002dce <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8002dca:	f000 fc91 	bl	80036f0 <Error_Handler>
  }

}
 8002dce:	b004      	add	sp, #16
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000208 	.word	0x20000208
 8002dd8:	40012000 	.word	0x40012000
 8002ddc:	0f000001 	.word	0x0f000001

08002de0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002de0:	b570      	push	{r4, r5, r6, lr}
 8002de2:	4606      	mov	r6, r0
 8002de4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de6:	2214      	movs	r2, #20
 8002de8:	2100      	movs	r1, #0
 8002dea:	a803      	add	r0, sp, #12
 8002dec:	f001 fcc2 	bl	8004774 <memset>
  if(adcHandle->Instance==ADC1)
 8002df0:	6832      	ldr	r2, [r6, #0]
 8002df2:	4b29      	ldr	r3, [pc, #164]	; (8002e98 <HAL_ADC_MspInit+0xb8>)
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d14d      	bne.n	8002e94 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002df8:	2500      	movs	r5, #0
 8002dfa:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002dfe:	9500      	str	r5, [sp, #0]
 8002e00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e02:	4826      	ldr	r0, [pc, #152]	; (8002e9c <HAL_ADC_MspInit+0xbc>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e08:	645a      	str	r2, [r3, #68]	; 0x44
 8002e0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e0c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002e10:	9200      	str	r2, [sp, #0]
 8002e12:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e14:	9501      	str	r5, [sp, #4]
 8002e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e18:	f042 0204 	orr.w	r2, r2, #4
 8002e1c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e20:	f002 0204 	and.w	r2, r2, #4
 8002e24:	9201      	str	r2, [sp, #4]
 8002e26:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e28:	9502      	str	r5, [sp, #8]
 8002e2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e2c:	f042 0202 	orr.w	r2, r2, #2
 8002e30:	631a      	str	r2, [r3, #48]	; 0x30
 8002e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	9302      	str	r3, [sp, #8]
 8002e3a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e3c:	230c      	movs	r3, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e3e:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e40:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e44:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e46:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e48:	f7fe fd7a 	bl	8001940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e4c:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e4e:	4814      	ldr	r0, [pc, #80]	; (8002ea0 <HAL_ADC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e50:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e52:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e54:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	9505      	str	r5, [sp, #20]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002e58:	4c12      	ldr	r4, [pc, #72]	; (8002ea4 <HAL_ADC_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5a:	f7fe fd71 	bl	8001940 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_ADC_MspInit+0xc8>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e60:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002e62:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e6a:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e70:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e76:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e78:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e7a:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e7e:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e80:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e82:	6225      	str	r5, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e84:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e86:	f7fe fb8f 	bl	80015a8 <HAL_DMA_Init>
 8002e8a:	b108      	cbz	r0, 8002e90 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8002e8c:	f000 fc30 	bl	80036f0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002e90:	63b4      	str	r4, [r6, #56]	; 0x38
 8002e92:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002e94:	b008      	add	sp, #32
 8002e96:	bd70      	pop	{r4, r5, r6, pc}
 8002e98:	40012000 	.word	0x40012000
 8002e9c:	40020800 	.word	0x40020800
 8002ea0:	40020400 	.word	0x40020400
 8002ea4:	20000250 	.word	0x20000250
 8002ea8:	40026410 	.word	0x40026410

08002eac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8002eac:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002eae:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <MX_DMA_Init+0x30>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	9201      	str	r2, [sp, #4]
 8002eb4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eb6:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8002eba:	6319      	str	r1, [r3, #48]	; 0x30
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ec2:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002ec4:	4611      	mov	r1, r2
 8002ec6:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ec8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002eca:	f7fe fb01 	bl	80014d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ece:	2038      	movs	r0, #56	; 0x38
 8002ed0:	f7fe fb32 	bl	8001538 <HAL_NVIC_EnableIRQ>

}
 8002ed4:	b003      	add	sp, #12
 8002ed6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800

08002ee0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ee4:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee6:	2214      	movs	r2, #20
 8002ee8:	2100      	movs	r1, #0
 8002eea:	a807      	add	r0, sp, #28
 8002eec:	f001 fc42 	bl	8004774 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ef0:	2400      	movs	r4, #0
 8002ef2:	4b45      	ldr	r3, [pc, #276]	; (8003008 <MX_GPIO_Init+0x128>)
 8002ef4:	9401      	str	r4, [sp, #4]
 8002ef6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_12, GPIO_PIN_RESET);
 8002ef8:	4f44      	ldr	r7, [pc, #272]	; (800300c <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002efa:	4e45      	ldr	r6, [pc, #276]	; (8003010 <MX_GPIO_Init+0x130>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002efc:	f8df 8118 	ldr.w	r8, [pc, #280]	; 8003018 <MX_GPIO_Init+0x138>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f00:	f042 0210 	orr.w	r2, r2, #16
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30
 8002f06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f08:	f002 0210 	and.w	r2, r2, #16
 8002f0c:	9201      	str	r2, [sp, #4]
 8002f0e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f10:	9402      	str	r4, [sp, #8]
 8002f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f14:	f042 0204 	orr.w	r2, r2, #4
 8002f18:	631a      	str	r2, [r3, #48]	; 0x30
 8002f1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f1c:	f002 0204 	and.w	r2, r2, #4
 8002f20:	9202      	str	r2, [sp, #8]
 8002f22:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f24:	9403      	str	r4, [sp, #12]
 8002f26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f2c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f30:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002f34:	9203      	str	r2, [sp, #12]
 8002f36:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f38:	9404      	str	r4, [sp, #16]
 8002f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f3c:	f042 0202 	orr.w	r2, r2, #2
 8002f40:	631a      	str	r2, [r3, #48]	; 0x30
 8002f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f44:	f002 0202 	and.w	r2, r2, #2
 8002f48:	9204      	str	r2, [sp, #16]
 8002f4a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f4c:	9405      	str	r4, [sp, #20]
 8002f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f50:	f042 0208 	orr.w	r2, r2, #8
 8002f54:	631a      	str	r2, [r3, #48]	; 0x30
 8002f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f58:	f002 0208 	and.w	r2, r2, #8
 8002f5c:	9205      	str	r2, [sp, #20]
 8002f5e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f60:	9406      	str	r4, [sp, #24]
 8002f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f64:	f042 0201 	orr.w	r2, r2, #1
 8002f68:	631a      	str	r2, [r3, #48]	; 0x30
 8002f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_12, GPIO_PIN_RESET);
 8002f72:	4622      	mov	r2, r4
 8002f74:	4638      	mov	r0, r7
 8002f76:	f44f 5184 	mov.w	r1, #4224	; 0x1080
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_12, GPIO_PIN_RESET);
 8002f7c:	f7fe fdc0 	bl	8001b00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002f80:	4622      	mov	r2, r4
 8002f82:	4630      	mov	r0, r6
 8002f84:	210f      	movs	r1, #15
 8002f86:	f7fe fdbb 	bl	8001b00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	4640      	mov	r0, r8
 8002f8e:	2110      	movs	r1, #16
 8002f90:	f7fe fdb6 	bl	8001b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f94:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f96:	a907      	add	r1, sp, #28
 8002f98:	481e      	ldr	r0, [pc, #120]	; (8003014 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f9a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f9c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fa0:	f7fe fcce 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002fa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fa8:	a907      	add	r1, sp, #28
 8002faa:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002fac:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fae:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fb2:	f7fe fcc5 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002fb6:	f44f 6382 	mov.w	r3, #1040	; 0x410
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fba:	a907      	add	r1, sp, #28
 8002fbc:	4630      	mov	r0, r6

  /*Configure GPIO pins : PC7 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fbe:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002fc0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fc2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc4:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fc6:	f7fe fcbb 	bl	8001940 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_12;
 8002fca:	f44f 5384 	mov.w	r3, #4224	; 0x1080
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fce:	a907      	add	r1, sp, #28
 8002fd0:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_12;
 8002fd2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fd4:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fda:	f7fe fcb1 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002fde:	230f      	movs	r3, #15
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fe0:	a907      	add	r1, sp, #28
 8002fe2:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002fe4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe6:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fec:	f7fe fca8 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002ff0:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff2:	a907      	add	r1, sp, #28
 8002ff4:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002ff6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff8:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffa:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffc:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ffe:	f7fe fc9f 	bl	8001940 <HAL_GPIO_Init>

}
 8003002:	b00c      	add	sp, #48	; 0x30
 8003004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003008:	40023800 	.word	0x40023800
 800300c:	40020800 	.word	0x40020800
 8003010:	40020c00 	.word	0x40020c00
 8003014:	40021000 	.word	0x40021000
 8003018:	40020400 	.word	0x40020400

0800301c <_write>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p,int len)
{
 800301c:	b510      	push	{r4, lr}
	HAL_UART_Transmit(&huart3,p,len,10);
 800301e:	230a      	movs	r3, #10
{
 8003020:	4614      	mov	r4, r2
	HAL_UART_Transmit(&huart3,p,len,10);
 8003022:	4803      	ldr	r0, [pc, #12]	; (8003030 <_write+0x14>)
 8003024:	b292      	uxth	r2, r2
 8003026:	f7ff fd2d 	bl	8002a84 <HAL_UART_Transmit>
	return len;
}
 800302a:	4620      	mov	r0, r4
 800302c:	bd10      	pop	{r4, pc}
 800302e:	bf00      	nop
 8003030:	20000a2c 	.word	0x20000a2c

08003034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003034:	b530      	push	{r4, r5, lr}
 8003036:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003038:	2230      	movs	r2, #48	; 0x30
 800303a:	2100      	movs	r1, #0
 800303c:	a808      	add	r0, sp, #32
 800303e:	f001 fb99 	bl	8004774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003042:	2100      	movs	r1, #0
 8003044:	2214      	movs	r2, #20
 8003046:	a803      	add	r0, sp, #12
 8003048:	f001 fb94 	bl	8004774 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800304c:	2400      	movs	r4, #0
 800304e:	4b1c      	ldr	r3, [pc, #112]	; (80030c0 <SystemClock_Config+0x8c>)
 8003050:	9401      	str	r4, [sp, #4]
 8003052:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003054:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003058:	641a      	str	r2, [r3, #64]	; 0x40
 800305a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003060:	9301      	str	r3, [sp, #4]
 8003062:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003064:	4b17      	ldr	r3, [pc, #92]	; (80030c4 <SystemClock_Config+0x90>)
 8003066:	9402      	str	r4, [sp, #8]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003076:	9302      	str	r3, [sp, #8]
 8003078:	9b02      	ldr	r3, [sp, #8]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800307a:	2301      	movs	r3, #1
 800307c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800307e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003082:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003084:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003088:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 800308a:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800308c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800308e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003090:	2304      	movs	r3, #4
 8003092:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003094:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003096:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003098:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800309a:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800309c:	f7fe fd3a 	bl	8001b14 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030a0:	230f      	movs	r3, #15
 80030a2:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80030a4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80030a8:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80030aa:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80030b0:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030b2:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030b4:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030b6:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80030b8:	f7fe fedc 	bl	8001e74 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80030bc:	b015      	add	sp, #84	; 0x54
 80030be:	bd30      	pop	{r4, r5, pc}
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40007000 	.word	0x40007000

080030c8 <main>:
{
 80030c8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  HAL_Init();
 80030cc:	f7fd ff84 	bl	8000fd8 <HAL_Init>
  SystemClock_Config();
 80030d0:	f7ff ffb0 	bl	8003034 <SystemClock_Config>
  MX_GPIO_Init();
 80030d4:	f7ff ff04 	bl	8002ee0 <MX_GPIO_Init>
  MX_DMA_Init();
 80030d8:	f7ff fee8 	bl	8002eac <MX_DMA_Init>
  MX_USART3_UART_Init();
 80030dc:	f001 fa3c 	bl	8004558 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 80030e0:	f001 f804 	bl	80040ec <MX_TIM7_Init>
  MX_TIM3_Init();
 80030e4:	f001 f930 	bl	8004348 <MX_TIM3_Init>
  MX_TIM4_Init();
 80030e8:	f001 f996 	bl	8004418 <MX_TIM4_Init>
  MX_ADC1_Init();
 80030ec:	f7ff fe2e 	bl	8002d4c <MX_ADC1_Init>
  MX_TIM2_Init();
 80030f0:	f000 ffd0 	bl	8004094 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80030f4:	f001 fa14 	bl	8004520 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80030f8:	f000 ff9e 	bl	8004038 <MX_TIM1_Init>
  MX_UART4_Init();
 80030fc:	f001 f9f4 	bl	80044e8 <MX_UART4_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003100:	2200      	movs	r2, #0
 8003102:	4611      	mov	r1, r2
 8003104:	2027      	movs	r0, #39	; 0x27
 8003106:	f7fe f9e3 	bl	80014d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800310a:	2027      	movs	r0, #39	; 0x27
 800310c:	f7fe fa14 	bl	8001538 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003110:	2200      	movs	r2, #0
 8003112:	4611      	mov	r1, r2
 8003114:	2037      	movs	r0, #55	; 0x37
 8003116:	f7fe f9db 	bl	80014d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800311a:	2037      	movs	r0, #55	; 0x37
 800311c:	f7fe fa0c 	bl	8001538 <HAL_NVIC_EnableIRQ>
HAL_UART_Receive_IT(&huart4, &rx4_data,1);
 8003120:	2201      	movs	r2, #1
 8003122:	4937      	ldr	r1, [pc, #220]	; (8003200 <main+0x138>)
 8003124:	4837      	ldr	r0, [pc, #220]	; (8003204 <main+0x13c>)
  InitMotor_R(&L_Motor);
 8003126:	4c38      	ldr	r4, [pc, #224]	; (8003208 <main+0x140>)
	  HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 8003128:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8003210 <main+0x148>
 800312c:	4f37      	ldr	r7, [pc, #220]	; (800320c <main+0x144>)
HAL_UART_Receive_IT(&huart4, &rx4_data,1);
 800312e:	f7ff fd06 	bl	8002b3e <HAL_UART_Receive_IT>
HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 8003132:	2201      	movs	r2, #1
 8003134:	4936      	ldr	r1, [pc, #216]	; (8003210 <main+0x148>)
 8003136:	4835      	ldr	r0, [pc, #212]	; (800320c <main+0x144>)
 8003138:	f7ff fd01 	bl	8002b3e <HAL_UART_Receive_IT>
HAL_UART_Receive_IT(&huart2, &rx2_data,1);
 800313c:	2201      	movs	r2, #1
 800313e:	4935      	ldr	r1, [pc, #212]	; (8003214 <main+0x14c>)
 8003140:	4835      	ldr	r0, [pc, #212]	; (8003218 <main+0x150>)
 8003142:	f7ff fcfc 	bl	8002b3e <HAL_UART_Receive_IT>
HAL_TIM_Base_Start_IT(&htim7);
 8003146:	4835      	ldr	r0, [pc, #212]	; (800321c <main+0x154>)
 8003148:	f7fe ffd2 	bl	80020f0 <HAL_TIM_Base_Start_IT>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800314c:	2100      	movs	r1, #0
 800314e:	4834      	ldr	r0, [pc, #208]	; (8003220 <main+0x158>)
 8003150:	f7ff fadc 	bl	800270c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003154:	2104      	movs	r1, #4
 8003156:	4832      	ldr	r0, [pc, #200]	; (8003220 <main+0x158>)
 8003158:	f7ff fad8 	bl	800270c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800315c:	2108      	movs	r1, #8
 800315e:	4830      	ldr	r0, [pc, #192]	; (8003220 <main+0x158>)
 8003160:	f7ff fad4 	bl	800270c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8003164:	2100      	movs	r1, #0
 8003166:	482f      	ldr	r0, [pc, #188]	; (8003224 <main+0x15c>)
 8003168:	f7ff fad0 	bl	800270c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800316c:	2104      	movs	r1, #4
 800316e:	482d      	ldr	r0, [pc, #180]	; (8003224 <main+0x15c>)
 8003170:	f7ff facc 	bl	800270c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003174:	2108      	movs	r1, #8
 8003176:	482b      	ldr	r0, [pc, #172]	; (8003224 <main+0x15c>)
 8003178:	f7ff fac8 	bl	800270c <HAL_TIM_PWM_Start>
HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_1);
 800317c:	2100      	movs	r1, #0
 800317e:	482a      	ldr	r0, [pc, #168]	; (8003228 <main+0x160>)
 8003180:	f7fe ffc2 	bl	8002108 <HAL_TIM_Encoder_Start>
HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_1);
 8003184:	2100      	movs	r1, #0
 8003186:	4829      	ldr	r0, [pc, #164]	; (800322c <main+0x164>)
 8003188:	f7fe ffbe 	bl	8002108 <HAL_TIM_Encoder_Start>
  InitMotor_L(&R_Motor);
 800318c:	4828      	ldr	r0, [pc, #160]	; (8003230 <main+0x168>)
 800318e:	f000 fab1 	bl	80036f4 <InitMotor_L>
  InitMotor_R(&L_Motor);
 8003192:	4620      	mov	r0, r4
 8003194:	f000 fad6 	bl	8003744 <InitMotor_R>
  g_uint16_pwm_flag=0;
 8003198:	4b26      	ldr	r3, [pc, #152]	; (8003234 <main+0x16c>)
 800319a:	2200      	movs	r2, #0
 800319c:	801a      	strh	r2, [r3, #0]
  L_Motor.f_User_Velocity=-200;
 800319e:	4b26      	ldr	r3, [pc, #152]	; (8003238 <main+0x170>)
 80031a0:	6363      	str	r3, [r4, #52]	; 0x34
  g_servo_pulse=3200;
 80031a2:	4b26      	ldr	r3, [pc, #152]	; (800323c <main+0x174>)
 80031a4:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 80031a8:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 80031aa:	4641      	mov	r1, r8
 80031ac:	2201      	movs	r2, #1
 80031ae:	4638      	mov	r0, r7
 80031b0:	f7ff fcc5 	bl	8002b3e <HAL_UART_Receive_IT>
	  HAL_UART_Receive_IT(&huart2, &rx2_data,1);
 80031b4:	2201      	movs	r2, #1
 80031b6:	4917      	ldr	r1, [pc, #92]	; (8003214 <main+0x14c>)
 80031b8:	4817      	ldr	r0, [pc, #92]	; (8003218 <main+0x150>)
 80031ba:	f7ff fcc0 	bl	8002b3e <HAL_UART_Receive_IT>
	  HAL_UART_Receive_IT(&huart4, &rx4_data,1);
 80031be:	2201      	movs	r2, #1
 80031c0:	490f      	ldr	r1, [pc, #60]	; (8003200 <main+0x138>)
 80031c2:	4810      	ldr	r0, [pc, #64]	; (8003204 <main+0x13c>)
 80031c4:	f7ff fcbb 	bl	8002b3e <HAL_UART_Receive_IT>
	  HAL_Delay(20);
 80031c8:	2014      	movs	r0, #20
 80031ca:	f7fd ff31 	bl	8001030 <HAL_Delay>
	  printf("%2.2f, %2.2f, %4.2f\n\r",Angle.f_Next_angle_roll, Angle.f_Current_angle_roll, f_roll);
 80031ce:	4b1c      	ldr	r3, [pc, #112]	; (8003240 <main+0x178>)
 80031d0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80031d2:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 80031d4:	f7fd f9b8 	bl	8000548 <__aeabi_f2d>
 80031d8:	4b1a      	ldr	r3, [pc, #104]	; (8003244 <main+0x17c>)
 80031da:	4604      	mov	r4, r0
 80031dc:	6818      	ldr	r0, [r3, #0]
 80031de:	460d      	mov	r5, r1
 80031e0:	f7fd f9b2 	bl	8000548 <__aeabi_f2d>
 80031e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80031e8:	4630      	mov	r0, r6
 80031ea:	f7fd f9ad 	bl	8000548 <__aeabi_f2d>
 80031ee:	4622      	mov	r2, r4
 80031f0:	e9cd 0100 	strd	r0, r1, [sp]
 80031f4:	462b      	mov	r3, r5
 80031f6:	4814      	ldr	r0, [pc, #80]	; (8003248 <main+0x180>)
 80031f8:	f001 ff30 	bl	800505c <iprintf>
 80031fc:	e7d5      	b.n	80031aa <main+0xe2>
 80031fe:	bf00      	nop
 8003200:	200002cb 	.word	0x200002cb
 8003204:	20000a6c 	.word	0x20000a6c
 8003208:	200004ec 	.word	0x200004ec
 800320c:	20000a2c 	.word	0x20000a2c
 8003210:	200002c9 	.word	0x200002c9
 8003214:	200002ca 	.word	0x200002ca
 8003218:	20000aac 	.word	0x20000aac
 800321c:	200009f0 	.word	0x200009f0
 8003220:	2000093c 	.word	0x2000093c
 8003224:	20000900 	.word	0x20000900
 8003228:	200009b4 	.word	0x200009b4
 800322c:	20000978 	.word	0x20000978
 8003230:	200006f0 	.word	0x200006f0
 8003234:	200004d8 	.word	0x200004d8
 8003238:	c3480000 	.word	0xc3480000
 800323c:	200004dc 	.word	0x200004dc
 8003240:	200002cc 	.word	0x200002cc
 8003244:	200004d0 	.word	0x200004d0
 8003248:	080083a0 	.word	0x080083a0
 800324c:	00000000 	.word	0x00000000

08003250 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	char receiver = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	f88d 3003 	strb.w	r3, [sp, #3]

	if(huart->Instance == USART3)
 800325a:	6802      	ldr	r2, [r0, #0]
 800325c:	4bba      	ldr	r3, [pc, #744]	; (8003548 <HAL_UART_RxCpltCallback+0x2f8>)
 800325e:	429a      	cmp	r2, r3
{
 8003260:	4606      	mov	r6, r0
	if(huart->Instance == USART3)
 8003262:	d15a      	bne.n	800331a <HAL_UART_RxCpltCallback+0xca>
	{
			switch(rx3_data)
 8003264:	4fb9      	ldr	r7, [pc, #740]	; (800354c <HAL_UART_RxCpltCallback+0x2fc>)
 8003266:	4dba      	ldr	r5, [pc, #744]	; (8003550 <HAL_UART_RxCpltCallback+0x300>)
 8003268:	783b      	ldrb	r3, [r7, #0]
 800326a:	4cba      	ldr	r4, [pc, #744]	; (8003554 <HAL_UART_RxCpltCallback+0x304>)
 800326c:	3b5b      	subs	r3, #91	; 0x5b
 800326e:	2b1c      	cmp	r3, #28
 8003270:	d826      	bhi.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 8003272:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003276:	0124      	.short	0x0124
 8003278:	01340025 	.word	0x01340025
 800327c:	00250025 	.word	0x00250025
 8003280:	00dc0025 	.word	0x00dc0025
 8003284:	00250025 	.word	0x00250025
 8003288:	002500e1 	.word	0x002500e1
 800328c:	01400144 	.word	0x01400144
 8003290:	01000025 	.word	0x01000025
 8003294:	00f600e4 	.word	0x00f600e4
 8003298:	00250108 	.word	0x00250108
 800329c:	01180025 	.word	0x01180025
 80032a0:	00250025 	.word	0x00250025
 80032a4:	00d50025 	.word	0x00d50025
 80032a8:	00ee0025 	.word	0x00ee0025
 80032ac:	001d0025 	.word	0x001d0025
			{
				case 'w':
					 R_Motor.f_User_Velocity+=100;break;
 80032b0:	edd5 7a0d 	vldr	s15, [r5, #52]	; 0x34
 80032b4:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8003558 <HAL_UART_RxCpltCallback+0x308>
 80032b8:	ee77 7a87 	vadd.f32	s15, s15, s14
				case 's':
					R_Motor.f_User_Velocity-=100;break;
 80032bc:	edc5 7a0d 	vstr	s15, [r5, #52]	; 0x34
				case 'f':
					g_uint16_pwm_flag=0;break;
			}
			//HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);

			if( R_Motor.f_User_Velocity>4000)
 80032c0:	ed95 7a0d 	vldr	s14, [r5, #52]	; 0x34
 80032c4:	eddf 7aa5 	vldr	s15, [pc, #660]	; 800355c <HAL_UART_RxCpltCallback+0x30c>
				g_servo_pulse=2550;//900
			if(g_servo_pulse>3850)
				g_servo_pulse=3850;//5500

			rx3_data=NULL;
			HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 80032c8:	49a0      	ldr	r1, [pc, #640]	; (800354c <HAL_UART_RxCpltCallback+0x2fc>)
 80032ca:	48a5      	ldr	r0, [pc, #660]	; (8003560 <HAL_UART_RxCpltCallback+0x310>)
			if( R_Motor.f_User_Velocity>4000)
 80032cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				R_Motor.f_User_Velocity=4000;
 80032d4:	bfc8      	it	gt
 80032d6:	edc5 7a0d 	vstrgt	s15, [r5, #52]	; 0x34
			if( R_Motor.f_User_Velocity<-4000)
 80032da:	ed95 7a0d 	vldr	s14, [r5, #52]	; 0x34
 80032de:	eddf 7aa1 	vldr	s15, [pc, #644]	; 8003564 <HAL_UART_RxCpltCallback+0x314>
 80032e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				R_Motor.f_User_Velocity=-4000;
 80032ea:	bf48      	it	mi
 80032ec:	edc5 7a0d 	vstrmi	s15, [r5, #52]	; 0x34
			if(g_servo_pulse<2550)
 80032f0:	8823      	ldrh	r3, [r4, #0]
 80032f2:	f640 12f5 	movw	r2, #2549	; 0x9f5
 80032f6:	b21b      	sxth	r3, r3
 80032f8:	4293      	cmp	r3, r2
				g_servo_pulse=2550;//900
 80032fa:	bfdc      	itt	le
 80032fc:	f640 13f6 	movwle	r3, #2550	; 0x9f6
 8003300:	8023      	strhle	r3, [r4, #0]
			if(g_servo_pulse>3850)
 8003302:	8823      	ldrh	r3, [r4, #0]
 8003304:	f640 720a 	movw	r2, #3850	; 0xf0a
 8003308:	b21b      	sxth	r3, r3
 800330a:	4293      	cmp	r3, r2
				g_servo_pulse=3850;//5500
 800330c:	bfc8      	it	gt
 800330e:	8022      	strhgt	r2, [r4, #0]
			rx3_data=NULL;
 8003310:	2300      	movs	r3, #0
			HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 8003312:	2201      	movs	r2, #1
			rx3_data=NULL;
 8003314:	703b      	strb	r3, [r7, #0]
			HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 8003316:	f7ff fc12 	bl	8002b3e <HAL_UART_Receive_IT>


	}

	if(huart->Instance == USART2)
 800331a:	6832      	ldr	r2, [r6, #0]
 800331c:	4b92      	ldr	r3, [pc, #584]	; (8003568 <HAL_UART_RxCpltCallback+0x318>)
 800331e:	429a      	cmp	r2, r3
 8003320:	d13b      	bne.n	800339a <HAL_UART_RxCpltCallback+0x14a>
		{

		//HAL_UART_Transmit(&huart2, &rx2_data, 1, 10);
		receiver = rx2_data;
 8003322:	4b92      	ldr	r3, [pc, #584]	; (800356c <HAL_UART_RxCpltCallback+0x31c>)
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	f88d 3003 	strb.w	r3, [sp, #3]
		//printf("%d\n\r",receiver);
			if( receiver == '\n' )
 800332a:	2b0a      	cmp	r3, #10
 800332c:	f040 80f1 	bne.w	8003512 <HAL_UART_RxCpltCallback+0x2c2>
 8003330:	4c8f      	ldr	r4, [pc, #572]	; (8003570 <HAL_UART_RxCpltCallback+0x320>)
 8003332:	2500      	movs	r5, #0
 8003334:	2702      	movs	r7, #2
 8003336:	2001      	movs	r0, #1
				int num =0;
				for(int start=1,l=1;l<25;l++)
				{
					if(*(g_char_ReciveG+l)==','||*(g_char_ReciveG+l)=='\r')
					{
						*(g_char_ReciveG+l)=0;
 8003338:	46a8      	mov	r8, r5
						temp_float[num++] = atof(g_char_ReciveG+start);
 800333a:	f104 39ff 	add.w	r9, r4, #4294967295
					if(*(g_char_ReciveG+l)==','||*(g_char_ReciveG+l)=='\r')
 800333e:	7823      	ldrb	r3, [r4, #0]
 8003340:	2b2c      	cmp	r3, #44	; 0x2c
 8003342:	d002      	beq.n	800334a <HAL_UART_RxCpltCallback+0xfa>
 8003344:	2b0d      	cmp	r3, #13
 8003346:	f040 80dd 	bne.w	8003504 <HAL_UART_RxCpltCallback+0x2b4>
						temp_float[num++] = atof(g_char_ReciveG+start);
 800334a:	4448      	add	r0, r9
						*(g_char_ReciveG+l)=0;
 800334c:	f884 8000 	strb.w	r8, [r4]
						temp_float[num++] = atof(g_char_ReciveG+start);
 8003350:	f001 f9e9 	bl	8004726 <atof>
 8003354:	ab04      	add	r3, sp, #16
 8003356:	ec51 0b10 	vmov	r0, r1, d0
 800335a:	f105 0a01 	add.w	sl, r5, #1
 800335e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8003362:	f7fd fc3d 	bl	8000be0 <__aeabi_d2f>
						start = l+1;
						if(*(g_char_ReciveG+l)=='\r')	break;
 8003366:	7823      	ldrb	r3, [r4, #0]
						temp_float[num++] = atof(g_char_ReciveG+start);
 8003368:	f845 0c0c 	str.w	r0, [r5, #-12]
						if(*(g_char_ReciveG+l)=='\r')	break;
 800336c:	2b0d      	cmp	r3, #13
						start = l+1;
 800336e:	4638      	mov	r0, r7
						if(*(g_char_ReciveG+l)=='\r')	break;
 8003370:	f040 80c7 	bne.w	8003502 <HAL_UART_RxCpltCallback+0x2b2>
					}
				}
				f_roll=temp_float[0];
 8003374:	4b7f      	ldr	r3, [pc, #508]	; (8003574 <HAL_UART_RxCpltCallback+0x324>)
 8003376:	9a01      	ldr	r2, [sp, #4]
 8003378:	601a      	str	r2, [r3, #0]
				f_pitch=temp_float[1];
 800337a:	4b7f      	ldr	r3, [pc, #508]	; (8003578 <HAL_UART_RxCpltCallback+0x328>)
 800337c:	9a02      	ldr	r2, [sp, #8]
 800337e:	601a      	str	r2, [r3, #0]
				f_yaw=temp_float[2];
 8003380:	4b7e      	ldr	r3, [pc, #504]	; (800357c <HAL_UART_RxCpltCallback+0x32c>)
 8003382:	9a03      	ldr	r2, [sp, #12]
 8003384:	601a      	str	r2, [r3, #0]

				//printf("roll : %3.2lf, pitch : %3.2lf, yaw : %3.2lf\n\r",temp_float[0],temp_float[1],temp_float[2]);

				memset((void*) g_char_ReciveG,0, sizeof(char)*25 );
 8003386:	2100      	movs	r1, #0
 8003388:	2219      	movs	r2, #25
 800338a:	487d      	ldr	r0, [pc, #500]	; (8003580 <HAL_UART_RxCpltCallback+0x330>)
 800338c:	f001 f9f2 	bl	8004774 <memset>

			}
			else
				strncat( (char *)g_char_ReciveG, (char *)&receiver, 1 );
			HAL_UART_Receive_IT(&huart2, &rx2_data,1);
 8003390:	2201      	movs	r2, #1
 8003392:	4976      	ldr	r1, [pc, #472]	; (800356c <HAL_UART_RxCpltCallback+0x31c>)
 8003394:	487b      	ldr	r0, [pc, #492]	; (8003584 <HAL_UART_RxCpltCallback+0x334>)
 8003396:	f7ff fbd2 	bl	8002b3e <HAL_UART_Receive_IT>
		}
	if(huart->Instance==UART4)
 800339a:	6832      	ldr	r2, [r6, #0]
 800339c:	4b7a      	ldr	r3, [pc, #488]	; (8003588 <HAL_UART_RxCpltCallback+0x338>)
 800339e:	429a      	cmp	r2, r3
 80033a0:	d13b      	bne.n	800341a <HAL_UART_RxCpltCallback+0x1ca>
	{
		switch(rx4_data)
 80033a2:	4b7a      	ldr	r3, [pc, #488]	; (800358c <HAL_UART_RxCpltCallback+0x33c>)
 80033a4:	4d6a      	ldr	r5, [pc, #424]	; (8003550 <HAL_UART_RxCpltCallback+0x300>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	4c6a      	ldr	r4, [pc, #424]	; (8003554 <HAL_UART_RxCpltCallback+0x304>)
 80033aa:	2b66      	cmp	r3, #102	; 0x66
 80033ac:	f000 817f 	beq.w	80036ae <HAL_UART_RxCpltCallback+0x45e>
 80033b0:	f200 810d 	bhi.w	80035ce <HAL_UART_RxCpltCallback+0x37e>
 80033b4:	2b35      	cmp	r3, #53	; 0x35
 80033b6:	f000 8185 	beq.w	80036c4 <HAL_UART_RxCpltCallback+0x474>
 80033ba:	f200 80ed 	bhi.w	8003598 <HAL_UART_RxCpltCallback+0x348>
 80033be:	2b32      	cmp	r3, #50	; 0x32
 80033c0:	f000 817a 	beq.w	80036b8 <HAL_UART_RxCpltCallback+0x468>
 80033c4:	f200 80ac 	bhi.w	8003520 <HAL_UART_RxCpltCallback+0x2d0>
 80033c8:	2b31      	cmp	r3, #49	; 0x31
 80033ca:	f000 8172 	beq.w	80036b2 <HAL_UART_RxCpltCallback+0x462>
						case '4':
							g_servo_pulse=3500;break;
						case '5':
							g_servo_pulse=3800;break;
					}
		if( R_Motor.f_User_Velocity>4000)
 80033ce:	ed95 7a0d 	vldr	s14, [r5, #52]	; 0x34
 80033d2:	eddf 7a62 	vldr	s15, [pc, #392]	; 800355c <HAL_UART_RxCpltCallback+0x30c>
 80033d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			R_Motor.f_User_Velocity=4000;
 80033de:	bfc8      	it	gt
 80033e0:	edc5 7a0d 	vstrgt	s15, [r5, #52]	; 0x34
		if( R_Motor.f_User_Velocity<-4000)
 80033e4:	ed95 7a0d 	vldr	s14, [r5, #52]	; 0x34
 80033e8:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8003564 <HAL_UART_RxCpltCallback+0x314>
 80033ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			R_Motor.f_User_Velocity=-4000;
 80033f4:	bf48      	it	mi
 80033f6:	edc5 7a0d 	vstrmi	s15, [r5, #52]	; 0x34
		if(g_servo_pulse<2550)
 80033fa:	8823      	ldrh	r3, [r4, #0]
 80033fc:	f640 12f5 	movw	r2, #2549	; 0x9f5
 8003400:	b21b      	sxth	r3, r3
 8003402:	4293      	cmp	r3, r2
			g_servo_pulse=2550;//900
 8003404:	bfdc      	itt	le
 8003406:	f640 13f6 	movwle	r3, #2550	; 0x9f6
 800340a:	8023      	strhle	r3, [r4, #0]
		if(g_servo_pulse>3850)
 800340c:	8823      	ldrh	r3, [r4, #0]
 800340e:	f640 720a 	movw	r2, #3850	; 0xf0a
 8003412:	b21b      	sxth	r3, r3
 8003414:	4293      	cmp	r3, r2
			g_servo_pulse=3850;//5500
 8003416:	bfc8      	it	gt
 8003418:	8022      	strhgt	r2, [r4, #0]
	}
}
 800341a:	b004      	add	sp, #16
 800341c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					R_Motor.f_User_Velocity-=100;break;
 8003420:	edd5 7a0d 	vldr	s15, [r5, #52]	; 0x34
 8003424:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003558 <HAL_UART_RxCpltCallback+0x308>
 8003428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800342c:	e746      	b.n	80032bc <HAL_UART_RxCpltCallback+0x6c>
					g_servo_pulse-=50;break;
 800342e:	8823      	ldrh	r3, [r4, #0]
 8003430:	3b32      	subs	r3, #50	; 0x32
					g_servo_pulse+=50;break;
 8003432:	b21b      	sxth	r3, r3
 8003434:	8023      	strh	r3, [r4, #0]
 8003436:	e743      	b.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 8003438:	8823      	ldrh	r3, [r4, #0]
 800343a:	3332      	adds	r3, #50	; 0x32
 800343c:	e7f9      	b.n	8003432 <HAL_UART_RxCpltCallback+0x1e2>
					Angle.f_kp_roll-=1;break;
 800343e:	4b54      	ldr	r3, [pc, #336]	; (8003590 <HAL_UART_RxCpltCallback+0x340>)
 8003440:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003444:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003448:	ee77 7ac7 	vsub.f32	s15, s15, s14
					Angle.f_kp_roll+=1;break;
 800344c:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
 8003450:	e736      	b.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 8003452:	4b4f      	ldr	r3, [pc, #316]	; (8003590 <HAL_UART_RxCpltCallback+0x340>)
 8003454:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003458:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800345c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003460:	e7f4      	b.n	800344c <HAL_UART_RxCpltCallback+0x1fc>
					Angle.f_kd_roll-=10;break;
 8003462:	4b4b      	ldr	r3, [pc, #300]	; (8003590 <HAL_UART_RxCpltCallback+0x340>)
 8003464:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003468:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800346c:	ee77 7ac7 	vsub.f32	s15, s15, s14
					Angle.f_kd_roll+=10;break;
 8003470:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
 8003474:	e724      	b.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 8003476:	4b46      	ldr	r3, [pc, #280]	; (8003590 <HAL_UART_RxCpltCallback+0x340>)
 8003478:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800347c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003480:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003484:	e7f4      	b.n	8003470 <HAL_UART_RxCpltCallback+0x220>
					Angle.f_ki_roll-=0.01;break;
 8003486:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8003590 <HAL_UART_RxCpltCallback+0x340>
 800348a:	f8d8 005c 	ldr.w	r0, [r8, #92]	; 0x5c
 800348e:	f7fd f85b 	bl	8000548 <__aeabi_f2d>
 8003492:	a329      	add	r3, pc, #164	; (adr r3, 8003538 <HAL_UART_RxCpltCallback+0x2e8>)
 8003494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003498:	f7fc fef6 	bl	8000288 <__aeabi_dsub>
					Angle.f_ki_roll+=0.01;break;
 800349c:	f7fd fba0 	bl	8000be0 <__aeabi_d2f>
 80034a0:	f8c8 005c 	str.w	r0, [r8, #92]	; 0x5c
 80034a4:	e70c      	b.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 80034a6:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8003590 <HAL_UART_RxCpltCallback+0x340>
 80034aa:	f8d8 005c 	ldr.w	r0, [r8, #92]	; 0x5c
 80034ae:	f7fd f84b 	bl	8000548 <__aeabi_f2d>
 80034b2:	a321      	add	r3, pc, #132	; (adr r3, 8003538 <HAL_UART_RxCpltCallback+0x2e8>)
 80034b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b8:	f7fc fee8 	bl	800028c <__adddf3>
 80034bc:	e7ee      	b.n	800349c <HAL_UART_RxCpltCallback+0x24c>
					Angle.f_Next_angle_roll-=0.1;break;
 80034be:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003590 <HAL_UART_RxCpltCallback+0x340>
 80034c2:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 80034c6:	f7fd f83f 	bl	8000548 <__aeabi_f2d>
 80034ca:	a31d      	add	r3, pc, #116	; (adr r3, 8003540 <HAL_UART_RxCpltCallback+0x2f0>)
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f7fc feda 	bl	8000288 <__aeabi_dsub>
					Angle.f_Next_angle_roll+=0.1;break;
 80034d4:	f7fd fb84 	bl	8000be0 <__aeabi_d2f>
 80034d8:	f8c8 0028 	str.w	r0, [r8, #40]	; 0x28
 80034dc:	e6f0      	b.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 80034de:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8003590 <HAL_UART_RxCpltCallback+0x340>
 80034e2:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 80034e6:	f7fd f82f 	bl	8000548 <__aeabi_f2d>
 80034ea:	a315      	add	r3, pc, #84	; (adr r3, 8003540 <HAL_UART_RxCpltCallback+0x2f0>)
 80034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f0:	f7fc fecc 	bl	800028c <__adddf3>
 80034f4:	e7ee      	b.n	80034d4 <HAL_UART_RxCpltCallback+0x284>
					g_uint16_pwm_flag=1;break;
 80034f6:	2201      	movs	r2, #1
					g_uint16_pwm_flag=0;break;
 80034f8:	4b26      	ldr	r3, [pc, #152]	; (8003594 <HAL_UART_RxCpltCallback+0x344>)
 80034fa:	801a      	strh	r2, [r3, #0]
 80034fc:	e6e0      	b.n	80032c0 <HAL_UART_RxCpltCallback+0x70>
 80034fe:	2200      	movs	r2, #0
 8003500:	e7fa      	b.n	80034f8 <HAL_UART_RxCpltCallback+0x2a8>
						temp_float[num++] = atof(g_char_ReciveG+start);
 8003502:	4655      	mov	r5, sl
 8003504:	3701      	adds	r7, #1
				for(int start=1,l=1;l<25;l++)
 8003506:	2f1a      	cmp	r7, #26
 8003508:	f104 0401 	add.w	r4, r4, #1
 800350c:	f47f af17 	bne.w	800333e <HAL_UART_RxCpltCallback+0xee>
 8003510:	e730      	b.n	8003374 <HAL_UART_RxCpltCallback+0x124>
				strncat( (char *)g_char_ReciveG, (char *)&receiver, 1 );
 8003512:	2201      	movs	r2, #1
 8003514:	f10d 0103 	add.w	r1, sp, #3
 8003518:	4819      	ldr	r0, [pc, #100]	; (8003580 <HAL_UART_RxCpltCallback+0x330>)
 800351a:	f001 fdb7 	bl	800508c <strncat>
 800351e:	e737      	b.n	8003390 <HAL_UART_RxCpltCallback+0x140>
		switch(rx4_data)
 8003520:	2b33      	cmp	r3, #51	; 0x33
 8003522:	f000 80cc 	beq.w	80036be <HAL_UART_RxCpltCallback+0x46e>
 8003526:	2b34      	cmp	r3, #52	; 0x34
 8003528:	f47f af51 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							g_servo_pulse=3500;break;
 800352c:	f640 53ac 	movw	r3, #3500	; 0xdac
 8003530:	e080      	b.n	8003634 <HAL_UART_RxCpltCallback+0x3e4>
 8003532:	bf00      	nop
 8003534:	f3af 8000 	nop.w
 8003538:	47ae147b 	.word	0x47ae147b
 800353c:	3f847ae1 	.word	0x3f847ae1
 8003540:	9999999a 	.word	0x9999999a
 8003544:	3fb99999 	.word	0x3fb99999
 8003548:	40004800 	.word	0x40004800
 800354c:	200002c9 	.word	0x200002c9
 8003550:	200006f0 	.word	0x200006f0
 8003554:	200004dc 	.word	0x200004dc
 8003558:	42c80000 	.word	0x42c80000
 800355c:	457a0000 	.word	0x457a0000
 8003560:	20000a2c 	.word	0x20000a2c
 8003564:	c57a0000 	.word	0xc57a0000
 8003568:	40004400 	.word	0x40004400
 800356c:	200002ca 	.word	0x200002ca
 8003570:	200002b1 	.word	0x200002b1
 8003574:	200004d0 	.word	0x200004d0
 8003578:	200008f4 	.word	0x200008f4
 800357c:	200004e4 	.word	0x200004e4
 8003580:	200002b0 	.word	0x200002b0
 8003584:	20000aac 	.word	0x20000aac
 8003588:	40004c00 	.word	0x40004c00
 800358c:	200002cb 	.word	0x200002cb
 8003590:	200002cc 	.word	0x200002cc
 8003594:	200004d8 	.word	0x200004d8
		switch(rx4_data)
 8003598:	2b5d      	cmp	r3, #93	; 0x5d
 800359a:	d07e      	beq.n	800369a <HAL_UART_RxCpltCallback+0x44a>
 800359c:	d80f      	bhi.n	80035be <HAL_UART_RxCpltCallback+0x36e>
 800359e:	2b5b      	cmp	r3, #91	; 0x5b
 80035a0:	f47f af15 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							Angle.f_Next_angle_roll-=0.1;break;
 80035a4:	4e4e      	ldr	r6, [pc, #312]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 80035a6:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 80035a8:	f7fc ffce 	bl	8000548 <__aeabi_f2d>
 80035ac:	a348      	add	r3, pc, #288	; (adr r3, 80036d0 <HAL_UART_RxCpltCallback+0x480>)
 80035ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b2:	f7fc fe69 	bl	8000288 <__aeabi_dsub>
							Angle.f_Next_angle_roll+=0.1;break;
 80035b6:	f7fd fb13 	bl	8000be0 <__aeabi_d2f>
 80035ba:	62b0      	str	r0, [r6, #40]	; 0x28
 80035bc:	e707      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
		switch(rx4_data)
 80035be:	2b61      	cmp	r3, #97	; 0x61
 80035c0:	d035      	beq.n	800362e <HAL_UART_RxCpltCallback+0x3de>
 80035c2:	2b64      	cmp	r3, #100	; 0x64
 80035c4:	f47f af03 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							g_servo_pulse+=50;break;
 80035c8:	8823      	ldrh	r3, [r4, #0]
 80035ca:	3332      	adds	r3, #50	; 0x32
 80035cc:	e031      	b.n	8003632 <HAL_UART_RxCpltCallback+0x3e2>
		switch(rx4_data)
 80035ce:	2b6c      	cmp	r3, #108	; 0x6c
 80035d0:	d04c      	beq.n	800366c <HAL_UART_RxCpltCallback+0x41c>
 80035d2:	d818      	bhi.n	8003606 <HAL_UART_RxCpltCallback+0x3b6>
 80035d4:	2b69      	cmp	r3, #105	; 0x69
 80035d6:	d041      	beq.n	800365c <HAL_UART_RxCpltCallback+0x40c>
 80035d8:	d806      	bhi.n	80035e8 <HAL_UART_RxCpltCallback+0x398>
 80035da:	2b67      	cmp	r3, #103	; 0x67
 80035dc:	f47f aef7 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							g_uint16_pwm_flag=1;break;
 80035e0:	2201      	movs	r2, #1
							g_uint16_pwm_flag=0;break;
 80035e2:	4b40      	ldr	r3, [pc, #256]	; (80036e4 <HAL_UART_RxCpltCallback+0x494>)
 80035e4:	801a      	strh	r2, [r3, #0]
 80035e6:	e6f2      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
		switch(rx4_data)
 80035e8:	2b6a      	cmp	r3, #106	; 0x6a
 80035ea:	d025      	beq.n	8003638 <HAL_UART_RxCpltCallback+0x3e8>
 80035ec:	2b6b      	cmp	r3, #107	; 0x6b
 80035ee:	f47f aeee 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							Angle.f_kd_roll-=10;break;
 80035f2:	4b3b      	ldr	r3, [pc, #236]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 80035f4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80035f8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80035fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
							Angle.f_kd_roll+=10;break;
 8003600:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
 8003604:	e6e3      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
		switch(rx4_data)
 8003606:	2b75      	cmp	r3, #117	; 0x75
 8003608:	d020      	beq.n	800364c <HAL_UART_RxCpltCallback+0x3fc>
 800360a:	d806      	bhi.n	800361a <HAL_UART_RxCpltCallback+0x3ca>
 800360c:	2b6f      	cmp	r3, #111	; 0x6f
 800360e:	d03a      	beq.n	8003686 <HAL_UART_RxCpltCallback+0x436>
 8003610:	2b73      	cmp	r3, #115	; 0x73
 8003612:	f47f aedc 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							R_Motor.f_User_Velocity=100;break;
 8003616:	4b34      	ldr	r3, [pc, #208]	; (80036e8 <HAL_UART_RxCpltCallback+0x498>)
 8003618:	e005      	b.n	8003626 <HAL_UART_RxCpltCallback+0x3d6>
		switch(rx4_data)
 800361a:	2b77      	cmp	r3, #119	; 0x77
 800361c:	d005      	beq.n	800362a <HAL_UART_RxCpltCallback+0x3da>
 800361e:	2b78      	cmp	r3, #120	; 0x78
 8003620:	f47f aed5 	bne.w	80033ce <HAL_UART_RxCpltCallback+0x17e>
							 R_Motor.f_User_Velocity=0;break;
 8003624:	2300      	movs	r3, #0
							 R_Motor.f_User_Velocity=200;break;
 8003626:	636b      	str	r3, [r5, #52]	; 0x34
 8003628:	e6d1      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
 800362a:	4b30      	ldr	r3, [pc, #192]	; (80036ec <HAL_UART_RxCpltCallback+0x49c>)
 800362c:	e7fb      	b.n	8003626 <HAL_UART_RxCpltCallback+0x3d6>
							g_servo_pulse-=50;break;
 800362e:	8823      	ldrh	r3, [r4, #0]
 8003630:	3b32      	subs	r3, #50	; 0x32
							g_servo_pulse+=50;break;
 8003632:	b21b      	sxth	r3, r3
							g_servo_pulse=3800;break;
 8003634:	8023      	strh	r3, [r4, #0]
 8003636:	e6ca      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
							Angle.f_kp_roll-=1;break;
 8003638:	4b29      	ldr	r3, [pc, #164]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 800363a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800363e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003642:	ee77 7ac7 	vsub.f32	s15, s15, s14
							Angle.f_kp_roll+=1;break;
 8003646:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
 800364a:	e6c0      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
 800364c:	4b24      	ldr	r3, [pc, #144]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 800364e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003652:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003656:	ee77 7a87 	vadd.f32	s15, s15, s14
 800365a:	e7f4      	b.n	8003646 <HAL_UART_RxCpltCallback+0x3f6>
							Angle.f_kd_roll+=10;break;
 800365c:	4b20      	ldr	r3, [pc, #128]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 800365e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003662:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003666:	ee77 7a87 	vadd.f32	s15, s15, s14
 800366a:	e7c9      	b.n	8003600 <HAL_UART_RxCpltCallback+0x3b0>
							Angle.f_ki_roll-=0.01;break;
 800366c:	4e1c      	ldr	r6, [pc, #112]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 800366e:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 8003670:	f7fc ff6a 	bl	8000548 <__aeabi_f2d>
 8003674:	a318      	add	r3, pc, #96	; (adr r3, 80036d8 <HAL_UART_RxCpltCallback+0x488>)
 8003676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367a:	f7fc fe05 	bl	8000288 <__aeabi_dsub>
							Angle.f_ki_roll+=0.01;break;
 800367e:	f7fd faaf 	bl	8000be0 <__aeabi_d2f>
 8003682:	65f0      	str	r0, [r6, #92]	; 0x5c
 8003684:	e6a3      	b.n	80033ce <HAL_UART_RxCpltCallback+0x17e>
 8003686:	4e16      	ldr	r6, [pc, #88]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 8003688:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 800368a:	f7fc ff5d 	bl	8000548 <__aeabi_f2d>
 800368e:	a312      	add	r3, pc, #72	; (adr r3, 80036d8 <HAL_UART_RxCpltCallback+0x488>)
 8003690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003694:	f7fc fdfa 	bl	800028c <__adddf3>
 8003698:	e7f1      	b.n	800367e <HAL_UART_RxCpltCallback+0x42e>
							Angle.f_Next_angle_roll+=0.1;break;
 800369a:	4e11      	ldr	r6, [pc, #68]	; (80036e0 <HAL_UART_RxCpltCallback+0x490>)
 800369c:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 800369e:	f7fc ff53 	bl	8000548 <__aeabi_f2d>
 80036a2:	a30b      	add	r3, pc, #44	; (adr r3, 80036d0 <HAL_UART_RxCpltCallback+0x480>)
 80036a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a8:	f7fc fdf0 	bl	800028c <__adddf3>
 80036ac:	e783      	b.n	80035b6 <HAL_UART_RxCpltCallback+0x366>
							g_uint16_pwm_flag=0;break;
 80036ae:	2200      	movs	r2, #0
 80036b0:	e797      	b.n	80035e2 <HAL_UART_RxCpltCallback+0x392>
							g_servo_pulse=2600;break;
 80036b2:	f640 2328 	movw	r3, #2600	; 0xa28
 80036b6:	e7bd      	b.n	8003634 <HAL_UART_RxCpltCallback+0x3e4>
							g_servo_pulse=2900;break;
 80036b8:	f640 3354 	movw	r3, #2900	; 0xb54
 80036bc:	e7ba      	b.n	8003634 <HAL_UART_RxCpltCallback+0x3e4>
							g_servo_pulse=3200;break;
 80036be:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 80036c2:	e7b7      	b.n	8003634 <HAL_UART_RxCpltCallback+0x3e4>
							g_servo_pulse=3800;break;
 80036c4:	f640 63d8 	movw	r3, #3800	; 0xed8
 80036c8:	e7b4      	b.n	8003634 <HAL_UART_RxCpltCallback+0x3e4>
 80036ca:	bf00      	nop
 80036cc:	f3af 8000 	nop.w
 80036d0:	9999999a 	.word	0x9999999a
 80036d4:	3fb99999 	.word	0x3fb99999
 80036d8:	47ae147b 	.word	0x47ae147b
 80036dc:	3f847ae1 	.word	0x3f847ae1
 80036e0:	200002cc 	.word	0x200002cc
 80036e4:	200004d8 	.word	0x200004d8
 80036e8:	42c80000 	.word	0x42c80000
 80036ec:	43480000 	.word	0x43480000

080036f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036f0:	4770      	bx	lr
	...

080036f4 <InitMotor_L>:
void InitMotor_L(  Motor_Val *pmotor)
{


	pmotor -> f_Kp = 0.85 ;	//4.5
	pmotor -> f_Ki =  0.0000;	//	0.00001
 80036f4:	2200      	movs	r2, #0
	pmotor -> f_Kp = 0.85 ;	//4.5
 80036f6:	4b0d      	ldr	r3, [pc, #52]	; (800372c <InitMotor_L+0x38>)
 80036f8:	6103      	str	r3, [r0, #16]
	pmotor -> f_Ki =  0.0000;	//	0.00001
 80036fa:	6142      	str	r2, [r0, #20]
	pmotor -> f_Kd = 0.85;	//	4.0
 80036fc:	6183      	str	r3, [r0, #24]

	pmotor -> f_Accel = 2000;
 80036fe:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <InitMotor_L+0x3c>)
 8003700:	f8c0 31fc 	str.w	r3, [r0, #508]	; 0x1fc
	pmotor -> f_User_Velocity = 0.0;
	pmotor->f_Distace_Sum=0;
	pmotor->f_Tick_Distance=0;


	Angle.f_kp_roll=400;//1000;
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <InitMotor_L+0x40>)
 8003706:	490c      	ldr	r1, [pc, #48]	; (8003738 <InitMotor_L+0x44>)
	pmotor -> f_User_Velocity = 0.0;
 8003708:	6342      	str	r2, [r0, #52]	; 0x34
	pmotor->f_Distace_Sum=0;
 800370a:	60c2      	str	r2, [r0, #12]
	pmotor->f_Tick_Distance=0;
 800370c:	6082      	str	r2, [r0, #8]
	Angle.f_kp_roll=400;//1000;
 800370e:	6599      	str	r1, [r3, #88]	; 0x58
	Angle.f_ki_roll=0.1;
 8003710:	490a      	ldr	r1, [pc, #40]	; (800373c <InitMotor_L+0x48>)
 8003712:	65d9      	str	r1, [r3, #92]	; 0x5c
	Angle.f_kd_roll=12000;//22030;
 8003714:	490a      	ldr	r1, [pc, #40]	; (8003740 <InitMotor_L+0x4c>)
 8003716:	6619      	str	r1, [r3, #96]	; 0x60
	Angle.f_kp_yaw=1;
 8003718:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800371c:	6659      	str	r1, [r3, #100]	; 0x64
	Angle.f_ki_yaw=1;
 800371e:	6699      	str	r1, [r3, #104]	; 0x68
	Angle.f_kd_yaw=0;
 8003720:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	Angle.f_Next_angle_roll=2;
 8003724:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003728:	629a      	str	r2, [r3, #40]	; 0x28
 800372a:	4770      	bx	lr
 800372c:	3f59999a 	.word	0x3f59999a
 8003730:	44fa0000 	.word	0x44fa0000
 8003734:	200002cc 	.word	0x200002cc
 8003738:	43c80000 	.word	0x43c80000
 800373c:	3dcccccd 	.word	0x3dcccccd
 8003740:	463b8000 	.word	0x463b8000

08003744 <InitMotor_R>:
void InitMotor_R(  Motor_Val *pmotor)
{


	pmotor -> f_Kp = 0.85 ;	//4.5
	pmotor -> f_Ki =  0.0000;	//	0.00001
 8003744:	2300      	movs	r3, #0
	pmotor -> f_Kp = 0.85 ;	//4.5
 8003746:	4a05      	ldr	r2, [pc, #20]	; (800375c <InitMotor_R+0x18>)
 8003748:	6102      	str	r2, [r0, #16]
	pmotor -> f_Ki =  0.0000;	//	0.00001
 800374a:	6143      	str	r3, [r0, #20]
	pmotor -> f_Kd = 0.85;	//	4.0
 800374c:	6182      	str	r2, [r0, #24]

	pmotor -> f_Accel = 8000;
 800374e:	4a04      	ldr	r2, [pc, #16]	; (8003760 <InitMotor_R+0x1c>)
 8003750:	f8c0 21fc 	str.w	r2, [r0, #508]	; 0x1fc
	pmotor -> f_User_Velocity = 0.0;
 8003754:	6343      	str	r3, [r0, #52]	; 0x34
	pmotor->f_Distace_Sum=0;
 8003756:	60c3      	str	r3, [r0, #12]
	pmotor->f_Tick_Distance=0;
 8003758:	6083      	str	r3, [r0, #8]
 800375a:	4770      	bx	lr
 800375c:	3f59999a 	.word	0x3f59999a
 8003760:	45fa0000 	.word	0x45fa0000

08003764 <HAL_TIM_PeriodElapsedCallback>:

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003764:	b570      	push	{r4, r5, r6, lr}
if(htim->Instance == TIM7)
 8003766:	6802      	ldr	r2, [r0, #0]
 8003768:	4b75      	ldr	r3, [pc, #468]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800376a:	429a      	cmp	r2, r3
{
 800376c:	ed2d 8b02 	vpush	{d8}
if(htim->Instance == TIM7)
 8003770:	f040 83de 	bne.w	8003f30 <HAL_TIM_PeriodElapsedCallback+0x7cc>
{
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);
 8003774:	2180      	movs	r1, #128	; 0x80
 8003776:	4873      	ldr	r0, [pc, #460]	; (8003944 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
	int z;
	HAL_ADC_Stop_DMA(&hadc1);
	//stopcputimer FIRST
	L_Motor.f_posadjrate=R_Motor.f_posadjrate=1;
 8003778:	4c73      	ldr	r4, [pc, #460]	; (8003948 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800377a:	4d74      	ldr	r5, [pc, #464]	; (800394c <HAL_TIM_PeriodElapsedCallback+0x1e8>)
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);
 800377c:	f7fe f9c5 	bl	8001b0a <HAL_GPIO_TogglePin>
	HAL_ADC_Stop_DMA(&hadc1);
 8003780:	4873      	ldr	r0, [pc, #460]	; (8003950 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8003782:	f7fd fd8d 	bl	80012a0 <HAL_ADC_Stop_DMA>
	L_Motor.f_posadjrate=R_Motor.f_posadjrate=1;
 8003786:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	R_Motor.U16Qep_Sample = TIM2->CNT;//
 800378a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	L_Motor.f_posadjrate=R_Motor.f_posadjrate=1;
 800378e:	ed84 8a7e 	vstr	s16, [r4, #504]	; 0x1f8
 8003792:	ed85 8a7e 	vstr	s16, [r5, #504]	; 0x1f8
	R_Motor.U16Qep_Sample = TIM2->CNT;//
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	//
	TIM2->CNT=0;   //
	TIM1->CNT=0; //
	//   .
	R_Motor.f_Tick_Distance = (R_Motor.i16QepVal)*PULSE_TO_DIS_R;
 8003798:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8003954 <HAL_TIM_PeriodElapsedCallback+0x1f0>
	R_Motor.U16Qep_Sample = TIM2->CNT;//
 800379c:	b29b      	uxth	r3, r3
 800379e:	8023      	strh	r3, [r4, #0]
	L_Motor.U16Qep_Sample = TIM1->CNT;//
 80037a0:	4b6d      	ldr	r3, [pc, #436]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	802b      	strh	r3, [r5, #0]
	R_Motor.i16QepVal = -1*(( R_Motor.U16Qep_Sample > 1024 )? -( R_Motor.U16Qep_Sample - 2049 ) : -( R_Motor.U16Qep_Sample ));
 80037a8:	8823      	ldrh	r3, [r4, #0]
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b0:	8823      	ldrh	r3, [r4, #0]
 80037b2:	bf84      	itt	hi
 80037b4:	f46f 6100 	mvnhi.w	r1, #2048	; 0x800
 80037b8:	185b      	addhi	r3, r3, r1
 80037ba:	b21b      	sxth	r3, r3
 80037bc:	80a3      	strh	r3, [r4, #4]
	L_Motor.i16QepVal = ( L_Motor.U16Qep_Sample > 1024 )? (L_Motor.U16Qep_Sample - 2049 ) : L_Motor.U16Qep_Sample;
 80037be:	882b      	ldrh	r3, [r5, #0]
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037c6:	882b      	ldrh	r3, [r5, #0]
 80037c8:	bf84      	itt	hi
 80037ca:	f46f 6200 	mvnhi.w	r2, #2048	; 0x800
 80037ce:	189b      	addhi	r3, r3, r2
 80037d0:	b21b      	sxth	r3, r3
	TIM2->CNT=0;   //
 80037d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	L_Motor.i16QepVal = ( L_Motor.U16Qep_Sample > 1024 )? (L_Motor.U16Qep_Sample - 2049 ) : L_Motor.U16Qep_Sample;
 80037d6:	80ab      	strh	r3, [r5, #4]
	TIM2->CNT=0;   //
 80037d8:	2300      	movs	r3, #0
 80037da:	6253      	str	r3, [r2, #36]	; 0x24
	TIM1->CNT=0; //
 80037dc:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80037e0:	6253      	str	r3, [r2, #36]	; 0x24
	R_Motor.f_Tick_Distance = (R_Motor.i16QepVal)*PULSE_TO_DIS_R;
 80037e2:	88a3      	ldrh	r3, [r4, #4]
 80037e4:	b21b      	sxth	r3, r3
 80037e6:	ee07 3a90 	vmov	s15, r3
 80037ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037ee:	ee67 7a87 	vmul.f32	s15, s15, s14
	L_Motor.f_Tick_Distance = (L_Motor.i16QepVal)*PULSE_TO_DIS_L;
 80037f2:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 800395c <HAL_TIM_PeriodElapsedCallback+0x1f8>
	R_Motor.f_Tick_Distance = (R_Motor.i16QepVal)*PULSE_TO_DIS_R;
 80037f6:	edc4 7a02 	vstr	s15, [r4, #8]
	L_Motor.f_Tick_Distance = (L_Motor.i16QepVal)*PULSE_TO_DIS_L;
 80037fa:	88ab      	ldrh	r3, [r5, #4]
 80037fc:	b21b      	sxth	r3, r3
 80037fe:	ee07 3a90 	vmov	s15, r3
 8003802:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800380a:	edc5 7a02 	vstr	s15, [r5, #8]

	//     .
	R_Motor.f_Distace_Sum +=  R_Motor.f_Tick_Distance;
 800380e:	edd4 7a02 	vldr	s15, [r4, #8]
 8003812:	ed94 7a03 	vldr	s14, [r4, #12]
 8003816:	ee77 7a87 	vadd.f32	s15, s15, s14
 800381a:	edc4 7a03 	vstr	s15, [r4, #12]
	L_Motor.f_Distace_Sum +=  L_Motor.f_Tick_Distance;
 800381e:	edd5 7a02 	vldr	s15, [r5, #8]
 8003822:	ed95 7a03 	vldr	s14, [r5, #12]
 8003826:	ee77 7a87 	vadd.f32	s15, s15, s14
 800382a:	edc5 7a03 	vstr	s15, [r5, #12]

	//        .
	R_Motor.f_Remaning_Disatance = R_Motor.f_User_Distacne - R_Motor.f_Distace_Sum;
 800382e:	edd4 7a07 	vldr	s15, [r4, #28]
 8003832:	ed94 7a03 	vldr	s14, [r4, #12]
 8003836:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800383a:	edc4 7a08 	vstr	s15, [r4, #32]
	L_Motor.f_Remaning_Disatance = L_Motor.f_User_Distacne - L_Motor.f_Distace_Sum;
 800383e:	edd5 7a07 	vldr	s15, [r5, #28]
 8003842:	ed95 7a03 	vldr	s14, [r5, #12]
 8003846:	ee77 7ac7 	vsub.f32	s15, s15, s14

	//  QEP    .
	R_Motor.f_Current_Velocity = R_Motor.i16QepVal * PULSE_TO_VEL_R;
 800384a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8003960 <HAL_TIM_PeriodElapsedCallback+0x1fc>
	L_Motor.f_Remaning_Disatance = L_Motor.f_User_Distacne - L_Motor.f_Distace_Sum;
 800384e:	edc5 7a08 	vstr	s15, [r5, #32]
	R_Motor.f_Current_Velocity = R_Motor.i16QepVal * PULSE_TO_VEL_R;
 8003852:	88a3      	ldrh	r3, [r4, #4]
 8003854:	b21b      	sxth	r3, r3
 8003856:	ee07 3a90 	vmov	s15, r3
 800385a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800385e:	ee67 7a87 	vmul.f32	s15, s15, s14
	L_Motor.f_Current_Velocity = L_Motor.i16QepVal * PULSE_TO_VEL_L;
 8003862:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003964 <HAL_TIM_PeriodElapsedCallback+0x200>
	R_Motor.f_Current_Velocity = R_Motor.i16QepVal * PULSE_TO_VEL_R;
 8003866:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
	L_Motor.f_Current_Velocity = L_Motor.i16QepVal * PULSE_TO_VEL_L;
 800386a:	88ab      	ldrh	r3, [r5, #4]
 800386c:	b21b      	sxth	r3, r3
 800386e:	ee07 3a90 	vmov	s15, r3
 8003872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003876:	ee67 7a87 	vmul.f32	s15, s15, s14
 800387a:	edc5 7a09 	vstr	s15, [r5, #36]	; 0x24
	//  
	if((abs( R_Motor.f_Remaning_Disatance ) <= R_Motor.f_StopDistance ) && !( R_Motor.Stop_Flag ) )
 800387e:	6a20      	ldr	r0, [r4, #32]
 8003880:	f7fc fe62 	bl	8000548 <__aeabi_f2d>
 8003884:	ec41 0b10 	vmov	d0, r0, r1
 8003888:	f000 ff49 	bl	800471e <abs>
 800388c:	ee07 0a10 	vmov	s14, r0
 8003890:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8003894:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003898:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800389c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a0:	d80e      	bhi.n	80038c0 <HAL_TIM_PeriodElapsedCallback+0x15c>
 80038a2:	88e3      	ldrh	r3, [r4, #6]
 80038a4:	b21b      	sxth	r3, r3
 80038a6:	b95b      	cbnz	r3, 80038c0 <HAL_TIM_PeriodElapsedCallback+0x15c>
	{
		R_Motor.f_User_Velocity = R_Motor.f_Decel_Velocity;
 80038a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80038aa:	6363      	str	r3, [r4, #52]	; 0x34

		if( R_Motor.f_Decel_Velocity == 0 )
 80038ac:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 80038b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80038b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			R_Motor.Stop_Flag = 1;
 80038b8:	bf0c      	ite	eq
 80038ba:	2301      	moveq	r3, #1
		else
			R_Motor.Stop_Flag = 2;
 80038bc:	2302      	movne	r3, #2
 80038be:	80e3      	strh	r3, [r4, #6]
	}
		if((abs( L_Motor.f_Remaning_Disatance ) <= L_Motor.f_StopDistance ) && !( L_Motor.Stop_Flag ) )
 80038c0:	6a28      	ldr	r0, [r5, #32]
 80038c2:	f7fc fe41 	bl	8000548 <__aeabi_f2d>
 80038c6:	ec41 0b10 	vmov	d0, r0, r1
 80038ca:	f000 ff28 	bl	800471e <abs>
 80038ce:	ee07 0a10 	vmov	s14, r0
 80038d2:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 80038d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80038da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e2:	d80e      	bhi.n	8003902 <HAL_TIM_PeriodElapsedCallback+0x19e>
 80038e4:	88eb      	ldrh	r3, [r5, #6]
 80038e6:	b21b      	sxth	r3, r3
 80038e8:	b95b      	cbnz	r3, 8003902 <HAL_TIM_PeriodElapsedCallback+0x19e>
		{
			L_Motor.f_User_Velocity = L_Motor.f_Decel_Velocity;
 80038ea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80038ec:	636b      	str	r3, [r5, #52]	; 0x34

			if( L_Motor.f_Decel_Velocity == 0 )
 80038ee:	edd5 7a0b 	vldr	s15, [r5, #44]	; 0x2c
 80038f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80038f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				L_Motor.Stop_Flag = 1;
 80038fa:	bf0c      	ite	eq
 80038fc:	2301      	moveq	r3, #1
			else
				L_Motor.Stop_Flag = 2;
 80038fe:	2302      	movne	r3, #2
 8003900:	80eb      	strh	r3, [r5, #6]
		}

	//

	if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 8003902:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 8003906:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 800390a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800390e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003912:	dd2d      	ble.n	8003970 <HAL_TIM_PeriodElapsedCallback+0x20c>
	{
		R_Motor.f_Next_Velocity += TimeTick * R_Motor.f_Accel;
 8003914:	edd4 6a7f 	vldr	s13, [r4, #508]	; 0x1fc
 8003918:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8003968 <HAL_TIM_PeriodElapsedCallback+0x204>
 800391c:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 8003920:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003924:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
		if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
 8003928:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 800392c:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 8003930:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003938:	d536      	bpl.n	80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>
	}
	else if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
	{
		R_Motor.f_Next_Velocity -= TimeTick * R_Motor.f_Accel;
		if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
			R_Motor.f_Next_Velocity = R_Motor.f_User_Velocity;
 800393a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800393c:	6323      	str	r3, [r4, #48]	; 0x30
 800393e:	e033      	b.n	80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>
 8003940:	40001400 	.word	0x40001400
 8003944:	40020800 	.word	0x40020800
 8003948:	200006f0 	.word	0x200006f0
 800394c:	200004ec 	.word	0x200004ec
 8003950:	20000208 	.word	0x20000208
 8003954:	3fb7d3fc 	.word	0x3fb7d3fc
 8003958:	40010000 	.word	0x40010000
 800395c:	401a013f 	.word	0x401a013f
 8003960:	44b38505 	.word	0x44b38505
 8003964:	4470a1f3 	.word	0x4470a1f3
 8003968:	3a83126f 	.word	0x3a83126f
 800396c:	42c80000 	.word	0x42c80000
	else if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
 8003970:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 8003974:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 8003978:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800397c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003980:	d512      	bpl.n	80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>
		R_Motor.f_Next_Velocity -= TimeTick * R_Motor.f_Accel;
 8003982:	edd4 6a7f 	vldr	s13, [r4, #508]	; 0x1fc
 8003986:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8003968 <HAL_TIM_PeriodElapsedCallback+0x204>
 800398a:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 800398e:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8003992:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
		if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 8003996:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 800399a:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 800399e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a6:	dcc8      	bgt.n	800393a <HAL_TIM_PeriodElapsedCallback+0x1d6>
//			L_Motor.f_Next_Velocity = L_Motor.f_User_Velocity;
//	}



	R_Motor.f_Current_Velocity_temp[0]=R_Motor.f_Current_Velocity;
 80039a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039aa:	6663      	str	r3, [r4, #100]	; 0x64
	L_Motor.f_Current_Velocity_temp[0]=L_Motor.f_Current_Velocity;
 80039ac:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80039ae:	666b      	str	r3, [r5, #100]	; 0x64
	R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 80039b0:	ed94 6a7c 	vldr	s12, [r4, #496]	; 0x1f0
 80039b4:	ed5f 7a13 	vldr	s15, [pc, #-76]	; 800396c <HAL_TIM_PeriodElapsedCallback+0x208>
 80039b8:	ed94 7a7d 	vldr	s14, [r4, #500]	; 0x1f4
 80039bc:	eec6 6a27 	vdiv.f32	s13, s12, s15
	L_Motor.f_Current_Velocity_av-=L_Motor.f_Current_Velocity_temp[99]/100;
	for(z=99;z>0;z--)
 80039c0:	2363      	movs	r3, #99	; 0x63
	R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 80039c2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80039c6:	ed84 7a7d 	vstr	s14, [r4, #500]	; 0x1f4
	L_Motor.f_Current_Velocity_av-=L_Motor.f_Current_Velocity_temp[99]/100;
 80039ca:	ed95 6a7c 	vldr	s12, [r5, #496]	; 0x1f0
 80039ce:	ed95 7a7d 	vldr	s14, [r5, #500]	; 0x1f4
 80039d2:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80039d6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80039da:	ed85 7a7d 	vstr	s14, [r5, #500]	; 0x1f4
		{
			R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 80039de:	f103 0117 	add.w	r1, r3, #23
 80039e2:	0089      	lsls	r1, r1, #2
 80039e4:	1862      	adds	r2, r4, r1
			L_Motor.f_Current_Velocity_temp[z]=L_Motor.f_Current_Velocity_temp[z-1];
 80039e6:	4429      	add	r1, r5
			R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 80039e8:	6856      	ldr	r6, [r2, #4]
 80039ea:	f103 0218 	add.w	r2, r3, #24
 80039ee:	0092      	lsls	r2, r2, #2
 80039f0:	18a0      	adds	r0, r4, r2
			L_Motor.f_Current_Velocity_temp[z]=L_Motor.f_Current_Velocity_temp[z-1];
 80039f2:	442a      	add	r2, r5
			R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 80039f4:	6046      	str	r6, [r0, #4]
			L_Motor.f_Current_Velocity_temp[z]=L_Motor.f_Current_Velocity_temp[z-1];
 80039f6:	6849      	ldr	r1, [r1, #4]
 80039f8:	6051      	str	r1, [r2, #4]
	for(z=99;z>0;z--)
 80039fa:	3b01      	subs	r3, #1
 80039fc:	d1ef      	bne.n	80039de <HAL_TIM_PeriodElapsedCallback+0x27a>
		}



	R_Motor.f_Current_Velocity_av+=R_Motor.f_Current_Velocity_temp[0]/100;
 80039fe:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
 8003a02:	edd4 6a7d 	vldr	s13, [r4, #500]	; 0x1f4
 8003a06:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003a0a:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003a0e:	ed84 7a7d 	vstr	s14, [r4, #500]	; 0x1f4
	L_Motor.f_Current_Velocity_av+=L_Motor.f_Current_Velocity_temp[0]/100;
 8003a12:	ed95 6a19 	vldr	s12, [r5, #100]	; 0x64
 8003a16:	edd5 6a7d 	vldr	s13, [r5, #500]	; 0x1f4
 8003a1a:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003a1e:	ee77 7a26 	vadd.f32	s15, s14, s13
 8003a22:	edc5 7a7d 	vstr	s15, [r5, #500]	; 0x1f4

	//   .
	if( ( R_Motor.Stop_Flag == 1 ) && ( L_Motor.Stop_Flag == 1 ) && ( R_Motor.f_Current_Velocity == 0 ) && ( L_Motor.f_Current_Velocity == 0 ) )
 8003a26:	88e2      	ldrh	r2, [r4, #6]
 8003a28:	b212      	sxth	r2, r2
 8003a2a:	2a01      	cmp	r2, #1
 8003a2c:	4add      	ldr	r2, [pc, #884]	; (8003da4 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8003a2e:	f040 8227 	bne.w	8003e80 <HAL_TIM_PeriodElapsedCallback+0x71c>
 8003a32:	88e8      	ldrh	r0, [r5, #6]
 8003a34:	b201      	sxth	r1, r0
 8003a36:	2901      	cmp	r1, #1
 8003a38:	f040 8222 	bne.w	8003e80 <HAL_TIM_PeriodElapsedCallback+0x71c>
 8003a3c:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8003a40:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a48:	f040 821a 	bne.w	8003e80 <HAL_TIM_PeriodElapsedCallback+0x71c>
 8003a4c:	edd5 7a09 	vldr	s15, [r5, #36]	; 0x24
 8003a50:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a58:	f040 8212 	bne.w	8003e80 <HAL_TIM_PeriodElapsedCallback+0x71c>
	{
		gStopcount++;
 8003a5c:	8811      	ldrh	r1, [r2, #0]
 8003a5e:	3101      	adds	r1, #1
 8003a60:	b289      	uxth	r1, r1
 8003a62:	8011      	strh	r1, [r2, #0]
		if( gStopcount > 3 )
 8003a64:	8811      	ldrh	r1, [r2, #0]
 8003a66:	b289      	uxth	r1, r1
 8003a68:	2903      	cmp	r1, #3
 8003a6a:	d902      	bls.n	8003a72 <HAL_TIM_PeriodElapsedCallback+0x30e>
		{
			gMovestate = ON;
 8003a6c:	49ce      	ldr	r1, [pc, #824]	; (8003da8 <HAL_TIM_PeriodElapsedCallback+0x644>)
 8003a6e:	8008      	strh	r0, [r1, #0]
		}
	}
	else
	{
		gStopcount = 0;
		gMovestate = OFF;
 8003a70:	8013      	strh	r3, [r2, #0]



	// PID

	Angle.f_Current_angle_roll=f_roll-1;
 8003a72:	4bce      	ldr	r3, [pc, #824]	; (8003dac <HAL_TIM_PeriodElapsedCallback+0x648>)
	Angle.f_Current_angle_yaw=f_yaw;
 8003a74:	4ace      	ldr	r2, [pc, #824]	; (8003db0 <HAL_TIM_PeriodElapsedCallback+0x64c>)
	Angle.f_Current_angle_roll=f_roll-1;
 8003a76:	edd3 7a00 	vldr	s15, [r3]
 8003a7a:	4bce      	ldr	r3, [pc, #824]	; (8003db4 <HAL_TIM_PeriodElapsedCallback+0x650>)
	Angle.f_Current_angle_yaw=f_yaw;
 8003a7c:	6812      	ldr	r2, [r2, #0]
	Angle.f_Current_angle_roll=f_roll-1;
 8003a7e:	ee37 8ac8 	vsub.f32	s16, s15, s16
 8003a82:	ed83 8a09 	vstr	s16, [r3, #36]	; 0x24
	Angle.f_Current_angle_yaw=f_yaw;
 8003a86:	651a      	str	r2, [r3, #80]	; 0x50



	Angle.f_Err_angle_sum_roll-= Angle.f_Err_angle_roll[3];
 8003a88:	ed93 7a03 	vldr	s14, [r3, #12]
 8003a8c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a94:	edc3 7a04 	vstr	s15, [r3, #16]
	Angle.f_Err_angle_roll[3]  = Angle.f_Err_angle_roll[2];
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	60da      	str	r2, [r3, #12]
	Angle.f_Err_angle_roll[2]  = Angle.f_Err_angle_roll[1];
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	609a      	str	r2, [r3, #8]
	Angle.f_Err_angle_roll[1]  = Angle.f_Err_angle_roll[0];
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	605a      	str	r2, [r3, #4]
	Angle.f_Err_angle_roll[0]  = Angle.f_Next_angle_roll-Angle.f_Current_angle_roll;
 8003aa4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003aa8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003aac:	ee77 7ac7 	vsub.f32	s15, s15, s14
	Angle.f_derivativeterm_roll=Angle.f_kd_roll * ((Angle.f_Err_angle_roll[0]-Angle.f_Err_angle_roll[3])-(Angle.f_Err_angle_roll[1]-Angle.f_Err_angle_roll[2]));
	Angle.f_integralterm_roll+=Angle.f_ki_roll * Angle.f_Err_angle_roll[0];
	Angle.f_pidoutterm_roll=(Angle.f_proportionalterm_roll+Angle.f_derivativeterm_roll+Angle.f_integralterm_roll);
	//Angle.f_pidoutterm_roll=fabs(sinf(f_pitch*0.017453))*(Angle.f_proportionalterm_roll+Angle.f_derivativeterm_roll+Angle.f_integralterm_roll);

	if(Angle.f_Err_angle_roll[3]*Angle.f_Err_angle_roll[0]<0)
 8003ab0:	2200      	movs	r2, #0
	Angle.f_Err_angle_roll[0]  = Angle.f_Next_angle_roll-Angle.f_Current_angle_roll;
 8003ab2:	edc3 7a00 	vstr	s15, [r3]
	Angle.f_Err_angle_sum_roll+= Angle.f_Err_angle_roll[0];
 8003ab6:	edd3 7a00 	vldr	s15, [r3]
 8003aba:	ed93 7a04 	vldr	s14, [r3, #16]
 8003abe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ac2:	edc3 7a04 	vstr	s15, [r3, #16]
	Angle.f_proportionalterm_roll=Angle.f_kp_roll * Angle.f_Err_angle_roll[0];
 8003ac6:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003aca:	ed93 7a00 	vldr	s14, [r3]
 8003ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ad2:	edc3 7a05 	vstr	s15, [r3, #20]
	Angle.f_derivativeterm_roll=Angle.f_kd_roll * ((Angle.f_Err_angle_roll[0]-Angle.f_Err_angle_roll[3])-(Angle.f_Err_angle_roll[1]-Angle.f_Err_angle_roll[2]));
 8003ad6:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8003ada:	edd3 7a00 	vldr	s15, [r3]
 8003ade:	edd3 5a03 	vldr	s11, [r3, #12]
 8003ae2:	ed93 7a01 	vldr	s14, [r3, #4]
 8003ae6:	ed93 6a02 	vldr	s12, [r3, #8]
 8003aea:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8003aee:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003af2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003af6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003afa:	edc3 7a06 	vstr	s15, [r3, #24]
	Angle.f_integralterm_roll+=Angle.f_ki_roll * Angle.f_Err_angle_roll[0];
 8003afe:	edd3 6a17 	vldr	s13, [r3, #92]	; 0x5c
 8003b02:	ed93 7a00 	vldr	s14, [r3]
 8003b06:	edd3 7a07 	vldr	s15, [r3, #28]
 8003b0a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003b0e:	edc3 7a07 	vstr	s15, [r3, #28]
	Angle.f_pidoutterm_roll=(Angle.f_proportionalterm_roll+Angle.f_derivativeterm_roll+Angle.f_integralterm_roll);
 8003b12:	edd3 7a05 	vldr	s15, [r3, #20]
 8003b16:	edd3 6a06 	vldr	s13, [r3, #24]
 8003b1a:	ed93 7a07 	vldr	s14, [r3, #28]
 8003b1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b26:	edc3 7a08 	vstr	s15, [r3, #32]
	if(Angle.f_Err_angle_roll[3]*Angle.f_Err_angle_roll[0]<0)
 8003b2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b2e:	ed93 7a00 	vldr	s14, [r3]
 8003b32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b3e:	d50b      	bpl.n	8003b58 <HAL_TIM_PeriodElapsedCallback+0x3f4>
	{
		L_Motor.f_Accel=0;
 8003b40:	f8c5 21fc 	str.w	r2, [r5, #508]	; 0x1fc
		Angle.f_proportionalterm_roll=0;
 8003b44:	615a      	str	r2, [r3, #20]
			Angle.f_derivativeterm_roll=0;
 8003b46:	619a      	str	r2, [r3, #24]
			Angle.f_integralterm_roll=0;
 8003b48:	61da      	str	r2, [r3, #28]
			Angle.f_pidoutterm_roll=0;
 8003b4a:	621a      	str	r2, [r3, #32]
			Angle.f_Err_angle_sum_roll=0;
 8003b4c:	611a      	str	r2, [r3, #16]
				Angle.f_Err_angle_roll[3]  = 0;
 8003b4e:	60da      	str	r2, [r3, #12]
				Angle.f_Err_angle_roll[2]  = 0;
 8003b50:	609a      	str	r2, [r3, #8]
				Angle.f_Err_angle_roll[1]  = 0;
 8003b52:	605a      	str	r2, [r3, #4]
				Angle.f_Err_angle_roll[0]  = 0;
 8003b54:	601a      	str	r2, [r3, #0]
				Angle.f_Err_angle_sum_roll=0;
 8003b56:	611a      	str	r2, [r3, #16]
	//L_Motor.f_User_Velocity=Angle.f_pidoutterm_roll;



	//L_Motor.i32Accel=abs((int)Angle.f_pidoutterm_roll);
	L_Motor.f_Accel=Angle.f_pidoutterm_roll;
 8003b58:	6a1a      	ldr	r2, [r3, #32]
 8003b5a:	f8c5 21fc 	str.w	r2, [r5, #508]	; 0x1fc


	L_Motor.f_Next_Velocity -= TimeTick * L_Motor.f_Accel;
 8003b5e:	edd5 6a7f 	vldr	s13, [r5, #508]	; 0x1fc
 8003b62:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8003db8 <HAL_TIM_PeriodElapsedCallback+0x654>
 8003b66:	edd5 7a0c 	vldr	s15, [r5, #48]	; 0x30
 8003b6a:	eee6 7ac7 	vfms.f32	s15, s13, s14
			if(L_Motor.f_Next_Velocity>2500)
				L_Motor.f_Next_Velocity=2500;
			if(L_Motor.f_Next_Velocity<-2500)
				L_Motor.f_Next_Velocity=-2500;

			Angle.f_Next_angle_roll=-L_Motor.f_Current_Velocity_av/450;
 8003b6e:	eddf 6a93 	vldr	s13, [pc, #588]	; 8003dbc <HAL_TIM_PeriodElapsedCallback+0x658>
	L_Motor.f_Next_Velocity -= TimeTick * L_Motor.f_Accel;
 8003b72:	edc5 7a0c 	vstr	s15, [r5, #48]	; 0x30
			if(L_Motor.f_Next_Velocity>2500)
 8003b76:	ed95 7a0c 	vldr	s14, [r5, #48]	; 0x30
 8003b7a:	eddf 7a91 	vldr	s15, [pc, #580]	; 8003dc0 <HAL_TIM_PeriodElapsedCallback+0x65c>
 8003b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				L_Motor.f_Next_Velocity=2500;
 8003b86:	bfc8      	it	gt
 8003b88:	edc5 7a0c 	vstrgt	s15, [r5, #48]	; 0x30
			if(L_Motor.f_Next_Velocity<-2500)
 8003b8c:	ed95 7a0c 	vldr	s14, [r5, #48]	; 0x30
 8003b90:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8003dc4 <HAL_TIM_PeriodElapsedCallback+0x660>
 8003b94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				L_Motor.f_Next_Velocity=-2500;
 8003b9c:	bf48      	it	mi
 8003b9e:	edc5 7a0c 	vstrmi	s15, [r5, #48]	; 0x30
			Angle.f_Next_angle_roll=-L_Motor.f_Current_Velocity_av/450;
 8003ba2:	edd5 7a7d 	vldr	s15, [r5, #500]	; 0x1f4
 8003ba6:	eef1 7a67 	vneg.f32	s15, s15
 8003baa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			if(Angle.f_Next_angle_roll>10)
 8003bae:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
			Angle.f_Next_angle_roll=-L_Motor.f_Current_Velocity_av/450;
 8003bb2:	ed83 7a0a 	vstr	s14, [r3, #40]	; 0x28
			if(Angle.f_Next_angle_roll>10)
 8003bb6:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003bba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				Angle.f_Next_angle_roll=10;
 8003bc2:	bfc8      	it	gt
 8003bc4:	edc3 7a0a 	vstrgt	s15, [r3, #40]	; 0x28
			if(Angle.f_Next_angle_roll<-10)
 8003bc8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003bcc:	eefa 7a04 	vmov.f32	s15, #164	; 0xc1200000 -10.0
 8003bd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
					Angle.f_Next_angle_roll=-10;
 8003bd8:	bf48      	it	mi
 8003bda:	edc3 7a0a 	vstrmi	s15, [r3, #40]	; 0x28




	// PID
	R_Motor.f_ErrVelocitySum -= R_Motor.f_ErrVelocity[ 3 ];
 8003bde:	ed94 7a11 	vldr	s14, [r4, #68]	; 0x44
 8003be2:	edd4 7a12 	vldr	s15, [r4, #72]	; 0x48
 8003be6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003bea:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48
	R_Motor.f_ErrVelocity[ 3 ]	= R_Motor.f_ErrVelocity[ 2 ];
 8003bee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bf0:	6463      	str	r3, [r4, #68]	; 0x44
	R_Motor.f_ErrVelocity[ 2 ]	= R_Motor.f_ErrVelocity[ 1 ];
 8003bf2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003bf4:	6423      	str	r3, [r4, #64]	; 0x40
	R_Motor.f_ErrVelocity[ 1 ]	= R_Motor.f_ErrVelocity[ 0 ];
 8003bf6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bf8:	63e3      	str	r3, [r4, #60]	; 0x3c
	R_Motor.f_ErrVelocity[ 0 ]	= R_Motor.f_Next_Velocity - R_Motor.f_Current_Velocity;//R_Motor.q26posadjrate
 8003bfa:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 8003bfe:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8003c02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c06:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
	R_Motor.f_ErrVelocitySum += R_Motor.f_ErrVelocity[ 0 ];
 8003c0a:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8003c0e:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8003c12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c16:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48

	R_Motor.f_proportionalterm = R_Motor.f_Kp * R_Motor.f_ErrVelocity[ 0 ];
 8003c1a:	edd4 7a04 	vldr	s15, [r4, #16]
 8003c1e:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 8003c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c26:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c
	R_Motor.f_derivativeterm = R_Motor.f_Kd * ( ( R_Motor.f_ErrVelocity[ 0 ] - R_Motor.f_ErrVelocity[ 3 ] ) +  ( R_Motor.f_ErrVelocity[ 1 ] - R_Motor.f_ErrVelocity[ 2 ] ) );
 8003c2a:	edd4 6a06 	vldr	s13, [r4, #24]
 8003c2e:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8003c32:	edd4 5a11 	vldr	s11, [r4, #68]	; 0x44
 8003c36:	ed94 7a0f 	vldr	s14, [r4, #60]	; 0x3c
 8003c3a:	ed94 6a10 	vldr	s12, [r4, #64]	; 0x40
 8003c3e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8003c42:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003c46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003c4e:	edc4 7a14 	vstr	s15, [r4, #80]	; 0x50
	R_Motor.f_integralterm =  R_Motor.f_Ki * R_Motor.f_ErrVelocitySum ;
 8003c52:	edd4 7a05 	vldr	s15, [r4, #20]
 8003c56:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8003c5a:	ee67 7a87 	vmul.f32	s15, s15, s14

	if( R_Motor.f_integralterm > MAX_I_TERM )
 8003c5e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
	R_Motor.f_integralterm =  R_Motor.f_Ki * R_Motor.f_ErrVelocitySum ;
 8003c62:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
	if( R_Motor.f_integralterm > MAX_I_TERM )
 8003c66:	edd4 7a15 	vldr	s15, [r4, #84]	; 0x54
 8003c6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c72:	f340 8109 	ble.w	8003e88 <HAL_TIM_PeriodElapsedCallback+0x724>
		R_Motor.f_integralterm = MAX_I_TERM;
 8003c76:	ed84 7a15 	vstr	s14, [r4, #84]	; 0x54
	else if( R_Motor.f_integralterm < MIN_I_TERM )
		R_Motor.f_integralterm = MIN_I_TERM;

	R_Motor.f_pidoutterm += R_Motor.f_proportionalterm + R_Motor.f_derivativeterm + R_Motor.f_integralterm;
 8003c7a:	edd4 7a13 	vldr	s15, [r4, #76]	; 0x4c
 8003c7e:	edd4 5a14 	vldr	s11, [r4, #80]	; 0x50
 8003c82:	ed94 6a15 	vldr	s12, [r4, #84]	; 0x54
 8003c86:	edd4 6a16 	vldr	s13, [r4, #88]	; 0x58
 8003c8a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003c8e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c96:	edc4 7a16 	vstr	s15, [r4, #88]	; 0x58


	L_Motor.f_ErrVelocitySum -= L_Motor.f_ErrVelocity[ 3 ];
 8003c9a:	edd5 6a11 	vldr	s13, [r5, #68]	; 0x44
 8003c9e:	edd5 7a12 	vldr	s15, [r5, #72]	; 0x48
 8003ca2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003ca6:	edc5 7a12 	vstr	s15, [r5, #72]	; 0x48
	L_Motor.f_ErrVelocity[ 3 ]	= L_Motor.f_ErrVelocity[ 2 ];
 8003caa:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8003cac:	646b      	str	r3, [r5, #68]	; 0x44
	L_Motor.f_ErrVelocity[ 2 ]	= L_Motor.f_ErrVelocity[ 1 ];
 8003cae:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8003cb0:	642b      	str	r3, [r5, #64]	; 0x40
	L_Motor.f_ErrVelocity[ 1 ]	= L_Motor.f_ErrVelocity[ 0 ];
 8003cb2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003cb4:	63eb      	str	r3, [r5, #60]	; 0x3c
	L_Motor.f_ErrVelocity[ 0 ]	= L_Motor.f_Next_Velocity - L_Motor.f_Current_Velocity;//
 8003cb6:	edd5 7a0c 	vldr	s15, [r5, #48]	; 0x30
 8003cba:	edd5 6a09 	vldr	s13, [r5, #36]	; 0x24
 8003cbe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003cc2:	edc5 7a0e 	vstr	s15, [r5, #56]	; 0x38
	L_Motor.f_ErrVelocitySum += L_Motor.f_ErrVelocity[ 0 ];
 8003cc6:	edd5 7a0e 	vldr	s15, [r5, #56]	; 0x38
 8003cca:	edd5 6a12 	vldr	s13, [r5, #72]	; 0x48
 8003cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cd2:	edc5 7a12 	vstr	s15, [r5, #72]	; 0x48

	L_Motor.f_proportionalterm = L_Motor.f_Kp * L_Motor.f_ErrVelocity[ 0 ];
 8003cd6:	edd5 7a04 	vldr	s15, [r5, #16]
 8003cda:	edd5 6a0e 	vldr	s13, [r5, #56]	; 0x38
 8003cde:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003ce2:	edc5 7a13 	vstr	s15, [r5, #76]	; 0x4c
	L_Motor.f_derivativeterm = L_Motor.f_Kd * ( ( L_Motor.f_ErrVelocity[ 0 ] - L_Motor.f_ErrVelocity[ 3 ] ) +  ( L_Motor.f_ErrVelocity[ 1 ] - L_Motor.f_ErrVelocity[ 2 ] ) );
 8003ce6:	ed95 6a06 	vldr	s12, [r5, #24]
 8003cea:	edd5 7a0e 	vldr	s15, [r5, #56]	; 0x38
 8003cee:	ed95 5a11 	vldr	s10, [r5, #68]	; 0x44
 8003cf2:	edd5 6a0f 	vldr	s13, [r5, #60]	; 0x3c
 8003cf6:	edd5 5a10 	vldr	s11, [r5, #64]	; 0x40
 8003cfa:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8003cfe:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8003d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d06:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003d0a:	edc5 7a14 	vstr	s15, [r5, #80]	; 0x50
	L_Motor.f_integralterm =  L_Motor.f_Ki * L_Motor.f_ErrVelocitySum ;
 8003d0e:	edd5 7a05 	vldr	s15, [r5, #20]
 8003d12:	edd5 6a12 	vldr	s13, [r5, #72]	; 0x48
 8003d16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003d1a:	edc5 7a15 	vstr	s15, [r5, #84]	; 0x54

	if( L_Motor.f_integralterm > MAX_I_TERM )
 8003d1e:	edd5 7a15 	vldr	s15, [r5, #84]	; 0x54
 8003d22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d2a:	f340 80b9 	ble.w	8003ea0 <HAL_TIM_PeriodElapsedCallback+0x73c>
		L_Motor.f_integralterm = MAX_I_TERM;
 8003d2e:	ed85 7a15 	vstr	s14, [r5, #84]	; 0x54
	else if( L_Motor.f_integralterm < MIN_I_TERM )
		L_Motor.f_integralterm = MIN_I_TERM;

	L_Motor.f_pidoutterm += L_Motor.f_proportionalterm + L_Motor.f_derivativeterm + L_Motor.f_integralterm;
 8003d32:	edd5 7a13 	vldr	s15, [r5, #76]	; 0x4c
 8003d36:	ed95 6a14 	vldr	s12, [r5, #80]	; 0x50
 8003d3a:	edd5 6a15 	vldr	s13, [r5, #84]	; 0x54
 8003d3e:	ed95 7a16 	vldr	s14, [r5, #88]	; 0x58



	//R_Motor.f_pidoutterm+=1;
	//g_uint16_pwm_flag=1;
	if(g_uint16_pwm_flag == 1)
 8003d42:	4b21      	ldr	r3, [pc, #132]	; (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x664>)
 8003d44:	4e21      	ldr	r6, [pc, #132]	; (8003dcc <HAL_TIM_PeriodElapsedCallback+0x668>)
	L_Motor.f_pidoutterm += L_Motor.f_proportionalterm + L_Motor.f_derivativeterm + L_Motor.f_integralterm;
 8003d46:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d52:	edc5 7a16 	vstr	s15, [r5, #88]	; 0x58
	if(g_uint16_pwm_flag == 1)
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	f040 80e3 	bne.w	8003f26 <HAL_TIM_PeriodElapsedCallback+0x7c2>
	{

		if( R_Motor.f_pidoutterm >= 0 )
 8003d60:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
		{
			if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8003d64:	ed94 7a16 	vldr	s14, [r4, #88]	; 0x58
		if( R_Motor.f_pidoutterm >= 0 )
 8003d68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d70:	f2c0 80a2 	blt.w	8003eb8 <HAL_TIM_PeriodElapsedCallback+0x754>
			if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8003d74:	eddf 7a18 	vldr	s15, [pc, #96]	; 8003dd8 <HAL_TIM_PeriodElapsedCallback+0x674>
				R_Motor.f_pidoutterm = MAX_PID_OUT;

			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003d78:	4815      	ldr	r0, [pc, #84]	; (8003dd0 <HAL_TIM_PeriodElapsedCallback+0x66c>)
			if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8003d7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003d82:	f04f 0201 	mov.w	r2, #1
 8003d86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
				R_Motor.f_pidoutterm = MAX_PID_OUT;
 8003d8a:	bfc8      	it	gt
 8003d8c:	edc4 7a16 	vstrgt	s15, [r4, #88]	; 0x58
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003d90:	f7fd feb6 	bl	8001b00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8003d94:	2200      	movs	r2, #0
 8003d96:	2101      	movs	r1, #1
 8003d98:	480e      	ldr	r0, [pc, #56]	; (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8003d9a:	f7fd feb1 	bl	8001b00 <HAL_GPIO_WritePin>


			R_Motor.f_pidoutresult =  R_Motor.f_pidoutterm  ;
 8003d9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003da0:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003da2:	e01b      	b.n	8003ddc <HAL_TIM_PeriodElapsedCallback+0x678>
 8003da4:	200004d6 	.word	0x200004d6
 8003da8:	200004da 	.word	0x200004da
 8003dac:	200004d0 	.word	0x200004d0
 8003db0:	200004e4 	.word	0x200004e4
 8003db4:	200002cc 	.word	0x200002cc
 8003db8:	3a83126f 	.word	0x3a83126f
 8003dbc:	43e10000 	.word	0x43e10000
 8003dc0:	451c4000 	.word	0x451c4000
 8003dc4:	c51c4000 	.word	0xc51c4000
 8003dc8:	200004d8 	.word	0x200004d8
 8003dcc:	2000093c 	.word	0x2000093c
 8003dd0:	40020800 	.word	0x40020800
 8003dd4:	40020c00 	.word	0x40020c00
 8003dd8:	46033c00 	.word	0x46033c00
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);



			R_Motor.f_pidoutresult = -1 * (R_Motor.f_pidoutterm);
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(uint32_t)R_Motor.f_pidoutresult);//PWM  8400
 8003ddc:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 8003de0:	6833      	ldr	r3, [r6, #0]
 8003de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003de6:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34



		}

		if( L_Motor.f_pidoutterm >= 0 )
 8003dea:	edd5 7a16 	vldr	s15, [r5, #88]	; 0x58
		{
			if(L_Motor.f_pidoutterm > MAX_PID_OUT )
 8003dee:	ed95 7a16 	vldr	s14, [r5, #88]	; 0x58
		if( L_Motor.f_pidoutterm >= 0 )
 8003df2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dfa:	db78      	blt.n	8003eee <HAL_TIM_PeriodElapsedCallback+0x78a>
			if(L_Motor.f_pidoutterm > MAX_PID_OUT )
 8003dfc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	; 8003dd8 <HAL_TIM_PeriodElapsedCallback+0x674>
				L_Motor.f_pidoutterm = MAX_PID_OUT;

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8003e00:	484d      	ldr	r0, [pc, #308]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
			if(L_Motor.f_pidoutterm > MAX_PID_OUT )
 8003e02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8003e0a:	f04f 0201 	mov.w	r2, #1
 8003e0e:	f04f 0104 	mov.w	r1, #4
				L_Motor.f_pidoutterm = MAX_PID_OUT;
 8003e12:	bfc8      	it	gt
 8003e14:	edc5 7a16 	vstrgt	s15, [r5, #88]	; 0x58
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8003e18:	f7fd fe72 	bl	8001b00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2108      	movs	r1, #8
 8003e20:	4845      	ldr	r0, [pc, #276]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8003e22:	f7fd fe6d 	bl	8001b00 <HAL_GPIO_WritePin>





			L_Motor.f_pidoutresult =  L_Motor.f_pidoutterm;
 8003e26:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003e28:	65eb      	str	r3, [r5, #92]	; 0x5c




			L_Motor.f_pidoutresult =  -1 * (L_Motor.f_pidoutterm);
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,(uint32_t)L_Motor.f_pidoutresult);//PWM  8400
 8003e2a:	edd5 7a17 	vldr	s15, [r5, #92]	; 0x5c
 8003e2e:	6833      	ldr	r3, [r6, #0]
 8003e30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e34:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
	}

	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,g_servo_pulse);// 
 8003e38:	4b40      	ldr	r3, [pc, #256]	; (8003f3c <HAL_TIM_PeriodElapsedCallback+0x7d8>)
	//ccr=3000;
	//if(ccr>TIM3->ARR) ccr=0;
	//CpuTimer2Regs.TCR.bit.TRB = 1;
	//PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
	//StartCpuTimer0();// sensor int start -- sensor shoot
	HAL_ADC_Start_DMA(&hadc1,&adcval[0],3);
 8003e3a:	4941      	ldr	r1, [pc, #260]	; (8003f40 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,g_servo_pulse);// 
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	4b41      	ldr	r3, [pc, #260]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
	HAL_ADC_Start_DMA(&hadc1,&adcval[0],3);
 8003e40:	4841      	ldr	r0, [pc, #260]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0x7e4>)
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,g_servo_pulse);// 
 8003e42:	881b      	ldrh	r3, [r3, #0]
 8003e44:	b21b      	sxth	r3, r3
 8003e46:	6353      	str	r3, [r2, #52]	; 0x34
	g_u16motortic++;
 8003e48:	4a40      	ldr	r2, [pc, #256]	; (8003f4c <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8003e4a:	8813      	ldrh	r3, [r2, #0]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	8013      	strh	r3, [r2, #0]
	R_Motor.U16Tick++;
 8003e52:	8863      	ldrh	r3, [r4, #2]
	gUserTimeCnt++;
 8003e54:	4a3e      	ldr	r2, [pc, #248]	; (8003f50 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
	R_Motor.U16Tick++;
 8003e56:	3301      	adds	r3, #1
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	8063      	strh	r3, [r4, #2]
	L_Motor.U16Tick++;
 8003e5c:	886b      	ldrh	r3, [r5, #2]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	806b      	strh	r3, [r5, #2]
	gUserTimeCnt++;
 8003e64:	6813      	ldr	r3, [r2, #0]
 8003e66:	3301      	adds	r3, #1
 8003e68:	6013      	str	r3, [r2, #0]
}
}
 8003e6a:	ecbd 8b02 	vpop	{d8}
	gsamplecount++;
 8003e6e:	4a39      	ldr	r2, [pc, #228]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8003e70:	6813      	ldr	r3, [r2, #0]
 8003e72:	3301      	adds	r3, #1
 8003e74:	6013      	str	r3, [r2, #0]
}
 8003e76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_ADC_Start_DMA(&hadc1,&adcval[0],3);
 8003e7a:	2203      	movs	r2, #3
 8003e7c:	f7fd b990 	b.w	80011a0 <HAL_ADC_Start_DMA>
		gStopcount = 0;
 8003e80:	2300      	movs	r3, #0
 8003e82:	8013      	strh	r3, [r2, #0]
		gMovestate = OFF;
 8003e84:	4a34      	ldr	r2, [pc, #208]	; (8003f58 <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8003e86:	e5f3      	b.n	8003a70 <HAL_TIM_PeriodElapsedCallback+0x30c>
	else if( R_Motor.f_integralterm < MIN_I_TERM )
 8003e88:	edd4 6a15 	vldr	s13, [r4, #84]	; 0x54
 8003e8c:	eef9 7a04 	vmov.f32	s15, #148	; 0xc0a00000 -5.0
 8003e90:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		R_Motor.f_integralterm = MIN_I_TERM;
 8003e98:	bf48      	it	mi
 8003e9a:	edc4 7a15 	vstrmi	s15, [r4, #84]	; 0x54
 8003e9e:	e6ec      	b.n	8003c7a <HAL_TIM_PeriodElapsedCallback+0x516>
	else if( L_Motor.f_integralterm < MIN_I_TERM )
 8003ea0:	ed95 7a15 	vldr	s14, [r5, #84]	; 0x54
 8003ea4:	eef9 7a04 	vmov.f32	s15, #148	; 0xc0a00000 -5.0
 8003ea8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		L_Motor.f_integralterm = MIN_I_TERM;
 8003eb0:	bf48      	it	mi
 8003eb2:	edc5 7a15 	vstrmi	s15, [r5, #84]	; 0x54
 8003eb6:	e73c      	b.n	8003d32 <HAL_TIM_PeriodElapsedCallback+0x5ce>
			if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 8003eb8:	eddf 7a28 	vldr	s15, [pc, #160]	; 8003f5c <HAL_TIM_PeriodElapsedCallback+0x7f8>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8003ebc:	481e      	ldr	r0, [pc, #120]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
			if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 8003ebe:	eeb4 7ae7 	vcmpe.f32	s14, s15
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8003ec2:	2201      	movs	r2, #1
			if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 8003ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8003ec8:	4611      	mov	r1, r2
				R_Motor.f_pidoutterm = MIN_PID_OUT;
 8003eca:	bf48      	it	mi
 8003ecc:	edc4 7a16 	vstrmi	s15, [r4, #88]	; 0x58
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8003ed0:	f7fd fe16 	bl	8001b00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003eda:	4821      	ldr	r0, [pc, #132]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8003edc:	f7fd fe10 	bl	8001b00 <HAL_GPIO_WritePin>
			R_Motor.f_pidoutresult = -1 * (R_Motor.f_pidoutterm);
 8003ee0:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
 8003ee4:	eef1 7a67 	vneg.f32	s15, s15
 8003ee8:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
 8003eec:	e776      	b.n	8003ddc <HAL_TIM_PeriodElapsedCallback+0x678>
			if( L_Motor.f_pidoutterm < MIN_PID_OUT )
 8003eee:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8003f5c <HAL_TIM_PeriodElapsedCallback+0x7f8>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 8003ef2:	4811      	ldr	r0, [pc, #68]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
			if( L_Motor.f_pidoutterm < MIN_PID_OUT )
 8003ef4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 8003efc:	f04f 0201 	mov.w	r2, #1
 8003f00:	f04f 0108 	mov.w	r1, #8
				L_Motor.f_pidoutterm = MIN_PID_OUT;
 8003f04:	bf48      	it	mi
 8003f06:	edc5 7a16 	vstrmi	s15, [r5, #88]	; 0x58
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 8003f0a:	f7fd fdf9 	bl	8001b00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8003f0e:	2200      	movs	r2, #0
 8003f10:	2104      	movs	r1, #4
 8003f12:	4809      	ldr	r0, [pc, #36]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8003f14:	f7fd fdf4 	bl	8001b00 <HAL_GPIO_WritePin>
			L_Motor.f_pidoutresult =  -1 * (L_Motor.f_pidoutterm);
 8003f18:	edd5 7a16 	vldr	s15, [r5, #88]	; 0x58
 8003f1c:	eef1 7a67 	vneg.f32	s15, s15
 8003f20:	edc5 7a17 	vstr	s15, [r5, #92]	; 0x5c
 8003f24:	e781      	b.n	8003e2a <HAL_TIM_PeriodElapsedCallback+0x6c6>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
 8003f26:	6833      	ldr	r3, [r6, #0]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8003f2c:	635a      	str	r2, [r3, #52]	; 0x34
 8003f2e:	e783      	b.n	8003e38 <HAL_TIM_PeriodElapsedCallback+0x6d4>
}
 8003f30:	ecbd 8b02 	vpop	{d8}
 8003f34:	bd70      	pop	{r4, r5, r6, pc}
 8003f36:	bf00      	nop
 8003f38:	40020c00 	.word	0x40020c00
 8003f3c:	20000900 	.word	0x20000900
 8003f40:	200008f8 	.word	0x200008f8
 8003f44:	200004dc 	.word	0x200004dc
 8003f48:	20000208 	.word	0x20000208
 8003f4c:	200004d4 	.word	0x200004d4
 8003f50:	200004e0 	.word	0x200004e0
 8003f54:	200008f0 	.word	0x200008f0
 8003f58:	200004da 	.word	0x200004da
 8003f5c:	c6033c00 	.word	0xc6033c00
 8003f60:	40020800 	.word	0x40020800

08003f64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f64:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f66:	4b0c      	ldr	r3, [pc, #48]	; (8003f98 <HAL_MspInit+0x34>)
 8003f68:	2100      	movs	r1, #0
 8003f6a:	9100      	str	r1, [sp, #0]
 8003f6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f72:	645a      	str	r2, [r3, #68]	; 0x44
 8003f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f76:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003f7a:	9200      	str	r2, [sp, #0]
 8003f7c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f7e:	9101      	str	r1, [sp, #4]
 8003f80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f82:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003f86:	641a      	str	r2, [r3, #64]	; 0x40
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f8e:	9301      	str	r3, [sp, #4]
 8003f90:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f92:	b002      	add	sp, #8
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40023800 	.word	0x40023800

08003f9c <NMI_Handler>:
 8003f9c:	4770      	bx	lr

08003f9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f9e:	e7fe      	b.n	8003f9e <HardFault_Handler>

08003fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fa0:	e7fe      	b.n	8003fa0 <MemManage_Handler>

08003fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fa2:	e7fe      	b.n	8003fa2 <BusFault_Handler>

08003fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fa4:	e7fe      	b.n	8003fa4 <UsageFault_Handler>

08003fa6 <SVC_Handler>:
 8003fa6:	4770      	bx	lr

08003fa8 <DebugMon_Handler>:
 8003fa8:	4770      	bx	lr

08003faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003faa:	4770      	bx	lr

08003fac <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fac:	f7fd b82e 	b.w	800100c <HAL_IncTick>

08003fb0 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003fb0:	4801      	ldr	r0, [pc, #4]	; (8003fb8 <USART2_IRQHandler+0x8>)
 8003fb2:	f7fe be23 	b.w	8002bfc <HAL_UART_IRQHandler>
 8003fb6:	bf00      	nop
 8003fb8:	20000aac 	.word	0x20000aac

08003fbc <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003fbc:	4801      	ldr	r0, [pc, #4]	; (8003fc4 <USART3_IRQHandler+0x8>)
 8003fbe:	f7fe be1d 	b.w	8002bfc <HAL_UART_IRQHandler>
 8003fc2:	bf00      	nop
 8003fc4:	20000a2c 	.word	0x20000a2c

08003fc8 <UART4_IRQHandler>:
void UART4_IRQHandler(void)
{
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003fc8:	4801      	ldr	r0, [pc, #4]	; (8003fd0 <UART4_IRQHandler+0x8>)
 8003fca:	f7fe be17 	b.w	8002bfc <HAL_UART_IRQHandler>
 8003fce:	bf00      	nop
 8003fd0:	20000a6c 	.word	0x20000a6c

08003fd4 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003fd4:	4801      	ldr	r0, [pc, #4]	; (8003fdc <TIM7_IRQHandler+0x8>)
 8003fd6:	f7fe b976 	b.w	80022c6 <HAL_TIM_IRQHandler>
 8003fda:	bf00      	nop
 8003fdc:	200009f0 	.word	0x200009f0

08003fe0 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003fe0:	4801      	ldr	r0, [pc, #4]	; (8003fe8 <DMA2_Stream0_IRQHandler+0x8>)
 8003fe2:	f7fd bbf3 	b.w	80017cc <HAL_DMA_IRQHandler>
 8003fe6:	bf00      	nop
 8003fe8:	20000250 	.word	0x20000250

08003fec <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fec:	490f      	ldr	r1, [pc, #60]	; (800402c <SystemInit+0x40>)
 8003fee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003ff2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	; (8004030 <SystemInit+0x44>)
 8003ffc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ffe:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004000:	f042 0201 	orr.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004006:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800400e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004012:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004014:	4a07      	ldr	r2, [pc, #28]	; (8004034 <SystemInit+0x48>)
 8004016:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800401e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004020:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004022:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004026:	608b      	str	r3, [r1, #8]
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	e000ed00 	.word	0xe000ed00
 8004030:	40023800 	.word	0x40023800
 8004034:	24003010 	.word	0x24003010

08004038 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004038:	b510      	push	{r4, lr}
 800403a:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 800403c:	2100      	movs	r1, #0
 800403e:	2224      	movs	r2, #36	; 0x24
 8004040:	a803      	add	r0, sp, #12
 8004042:	f000 fb97 	bl	8004774 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim1.Instance = TIM1;
 8004046:	4811      	ldr	r0, [pc, #68]	; (800408c <MX_TIM1_Init+0x54>)
 8004048:	4b11      	ldr	r3, [pc, #68]	; (8004090 <MX_TIM1_Init+0x58>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800404a:	2400      	movs	r4, #0
  htim1.Init.Prescaler = 0;
 800404c:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 2048;
 8004050:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004054:	60c3      	str	r3, [r0, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004056:	a903      	add	r1, sp, #12
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004058:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800405a:	9401      	str	r4, [sp, #4]
 800405c:	9402      	str	r4, [sp, #8]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800405e:	6084      	str	r4, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004060:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8004062:	6144      	str	r4, [r0, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004064:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004066:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004068:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800406a:	f7fe fa67 	bl	800253c <HAL_TIM_Encoder_Init>
 800406e:	b108      	cbz	r0, 8004074 <MX_TIM1_Init+0x3c>
  {
    Error_Handler();
 8004070:	f7ff fb3e 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004074:	a901      	add	r1, sp, #4
 8004076:	4805      	ldr	r0, [pc, #20]	; (800408c <MX_TIM1_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004078:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800407a:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800407c:	f7fe fb60 	bl	8002740 <HAL_TIMEx_MasterConfigSynchronization>
 8004080:	b108      	cbz	r0, 8004086 <MX_TIM1_Init+0x4e>
  {
    Error_Handler();
 8004082:	f7ff fb35 	bl	80036f0 <Error_Handler>
  }

}
 8004086:	b00c      	add	sp, #48	; 0x30
 8004088:	bd10      	pop	{r4, pc}
 800408a:	bf00      	nop
 800408c:	20000978 	.word	0x20000978
 8004090:	40010000 	.word	0x40010000

08004094 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004094:	b510      	push	{r4, lr}
 8004096:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004098:	2100      	movs	r1, #0
 800409a:	2224      	movs	r2, #36	; 0x24
 800409c:	a803      	add	r0, sp, #12
 800409e:	f000 fb69 	bl	8004774 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim2.Instance = TIM2;
 80040a2:	4811      	ldr	r0, [pc, #68]	; (80040e8 <MX_TIM2_Init+0x54>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040a4:	2400      	movs	r4, #0
  htim2.Instance = TIM2;
 80040a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 80040aa:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 2048;
 80040ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040b2:	60c3      	str	r3, [r0, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80040b4:	a903      	add	r1, sp, #12
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80040b6:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040b8:	9401      	str	r4, [sp, #4]
 80040ba:	9402      	str	r4, [sp, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040bc:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040be:	6104      	str	r4, [r0, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80040c0:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80040c2:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80040c4:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80040c6:	f7fe fa39 	bl	800253c <HAL_TIM_Encoder_Init>
 80040ca:	b108      	cbz	r0, 80040d0 <MX_TIM2_Init+0x3c>
  {
    Error_Handler();
 80040cc:	f7ff fb10 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80040d0:	a901      	add	r1, sp, #4
 80040d2:	4805      	ldr	r0, [pc, #20]	; (80040e8 <MX_TIM2_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040d4:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040d6:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80040d8:	f7fe fb32 	bl	8002740 <HAL_TIMEx_MasterConfigSynchronization>
 80040dc:	b108      	cbz	r0, 80040e2 <MX_TIM2_Init+0x4e>
  {
    Error_Handler();
 80040de:	f7ff fb07 	bl	80036f0 <Error_Handler>
  }

}
 80040e2:	b00c      	add	sp, #48	; 0x30
 80040e4:	bd10      	pop	{r4, pc}
 80040e6:	bf00      	nop
 80040e8:	200009b4 	.word	0x200009b4

080040ec <MX_TIM7_Init>:
  HAL_TIM_MspPostInit(&htim4);

}
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80040ec:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 1000-1;
 80040ee:	4a0e      	ldr	r2, [pc, #56]	; (8004128 <MX_TIM7_Init+0x3c>)
  htim7.Instance = TIM7;
 80040f0:	480e      	ldr	r0, [pc, #56]	; (800412c <MX_TIM7_Init+0x40>)
  htim7.Init.Prescaler = 1000-1;
 80040f2:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040f6:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 1000-1;
 80040f8:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 84-1;
 80040fc:	2353      	movs	r3, #83	; 0x53
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040fe:	9400      	str	r4, [sp, #0]
 8004100:	9401      	str	r4, [sp, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004102:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 84-1;
 8004104:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004106:	f7fe f9e5 	bl	80024d4 <HAL_TIM_Base_Init>
 800410a:	b108      	cbz	r0, 8004110 <MX_TIM7_Init+0x24>
  {
    Error_Handler();
 800410c:	f7ff faf0 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004110:	4669      	mov	r1, sp
 8004112:	4806      	ldr	r0, [pc, #24]	; (800412c <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004114:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004116:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004118:	f7fe fb12 	bl	8002740 <HAL_TIMEx_MasterConfigSynchronization>
 800411c:	b108      	cbz	r0, 8004122 <MX_TIM7_Init+0x36>
  {
    Error_Handler();
 800411e:	f7ff fae7 	bl	80036f0 <Error_Handler>
  }

}
 8004122:	b002      	add	sp, #8
 8004124:	bd10      	pop	{r4, pc}
 8004126:	bf00      	nop
 8004128:	40001400 	.word	0x40001400
 800412c:	200009f0 	.word	0x200009f0

08004130 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004130:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004132:	2214      	movs	r2, #20
{
 8004134:	b08a      	sub	sp, #40	; 0x28
 8004136:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004138:	2100      	movs	r1, #0
 800413a:	eb0d 0002 	add.w	r0, sp, r2
 800413e:	f000 fb19 	bl	8004774 <memset>
  if(tim_encoderHandle->Instance==TIM1)
 8004142:	6823      	ldr	r3, [r4, #0]
 8004144:	4a2f      	ldr	r2, [pc, #188]	; (8004204 <HAL_TIM_Encoder_MspInit+0xd4>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d123      	bne.n	8004192 <HAL_TIM_Encoder_MspInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800414a:	4b2f      	ldr	r3, [pc, #188]	; (8004208 <HAL_TIM_Encoder_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800414c:	482f      	ldr	r0, [pc, #188]	; (800420c <HAL_TIM_Encoder_MspInit+0xdc>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800414e:	2100      	movs	r1, #0
 8004150:	9100      	str	r1, [sp, #0]
 8004152:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004154:	f042 0201 	orr.w	r2, r2, #1
 8004158:	645a      	str	r2, [r3, #68]	; 0x44
 800415a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800415c:	f002 0201 	and.w	r2, r2, #1
 8004160:	9200      	str	r2, [sp, #0]
 8004162:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004164:	9101      	str	r1, [sp, #4]
 8004166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004168:	f042 0210 	orr.w	r2, r2, #16
 800416c:	631a      	str	r2, [r3, #48]	; 0x30
 800416e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004170:	f003 0310 	and.w	r3, r3, #16
 8004174:	9301      	str	r3, [sp, #4]
 8004176:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8004178:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800417c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417e:	2302      	movs	r3, #2
 8004180:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004182:	2301      	movs	r3, #1
 8004184:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004186:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004188:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800418a:	f7fd fbd9 	bl	8001940 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800418e:	b00a      	add	sp, #40	; 0x28
 8004190:	bd70      	pop	{r4, r5, r6, pc}
  else if(tim_encoderHandle->Instance==TIM2)
 8004192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004196:	d1fa      	bne.n	800418e <HAL_TIM_Encoder_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004198:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800419c:	2500      	movs	r5, #0
 800419e:	9502      	str	r5, [sp, #8]
 80041a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041a2:	481b      	ldr	r0, [pc, #108]	; (8004210 <HAL_TIM_Encoder_MspInit+0xe0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	641a      	str	r2, [r3, #64]	; 0x40
 80041aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041ac:	f002 0201 	and.w	r2, r2, #1
 80041b0:	9202      	str	r2, [sp, #8]
 80041b2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041b4:	9503      	str	r5, [sp, #12]
 80041b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041b8:	f042 0201 	orr.w	r2, r2, #1
 80041bc:	631a      	str	r2, [r3, #48]	; 0x30
 80041be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041c0:	f002 0201 	and.w	r2, r2, #1
 80041c4:	9203      	str	r2, [sp, #12]
 80041c6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041c8:	9504      	str	r5, [sp, #16]
 80041ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041cc:	f042 0202 	orr.w	r2, r2, #2
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30
 80041d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041da:	2401      	movs	r4, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041dc:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041de:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80041e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e4:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80041e8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ea:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80041ec:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ee:	f7fd fba7 	bl	8001940 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80041f2:	2308      	movs	r3, #8
 80041f4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f6:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041f8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041fa:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80041fc:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041fe:	a905      	add	r1, sp, #20
 8004200:	4804      	ldr	r0, [pc, #16]	; (8004214 <HAL_TIM_Encoder_MspInit+0xe4>)
 8004202:	e7c2      	b.n	800418a <HAL_TIM_Encoder_MspInit+0x5a>
 8004204:	40010000 	.word	0x40010000
 8004208:	40023800 	.word	0x40023800
 800420c:	40021000 	.word	0x40021000
 8004210:	40020000 	.word	0x40020000
 8004214:	40020400 	.word	0x40020400

08004218 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 8004218:	6803      	ldr	r3, [r0, #0]
 800421a:	4a19      	ldr	r2, [pc, #100]	; (8004280 <HAL_TIM_Base_MspInit+0x68>)
 800421c:	4293      	cmp	r3, r2
{
 800421e:	b084      	sub	sp, #16
  if(tim_baseHandle->Instance==TIM3)
 8004220:	d10d      	bne.n	800423e <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004222:	2300      	movs	r3, #0
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	4b17      	ldr	r3, [pc, #92]	; (8004284 <HAL_TIM_Base_MspInit+0x6c>)
 8004228:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800422a:	f042 0202 	orr.w	r2, r2, #2
 800422e:	641a      	str	r2, [r3, #64]	; 0x40
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800423a:	b004      	add	sp, #16
 800423c:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM4)
 800423e:	4a12      	ldr	r2, [pc, #72]	; (8004288 <HAL_TIM_Base_MspInit+0x70>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d10c      	bne.n	800425e <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004244:	2300      	movs	r3, #0
 8004246:	9302      	str	r3, [sp, #8]
 8004248:	4b0e      	ldr	r3, [pc, #56]	; (8004284 <HAL_TIM_Base_MspInit+0x6c>)
 800424a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800424c:	f042 0204 	orr.w	r2, r2, #4
 8004250:	641a      	str	r2, [r3, #64]	; 0x40
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	9302      	str	r3, [sp, #8]
 800425a:	9b02      	ldr	r3, [sp, #8]
 800425c:	e7ed      	b.n	800423a <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM7)
 800425e:	4a0b      	ldr	r2, [pc, #44]	; (800428c <HAL_TIM_Base_MspInit+0x74>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d1ea      	bne.n	800423a <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004264:	2300      	movs	r3, #0
 8004266:	9303      	str	r3, [sp, #12]
 8004268:	4b06      	ldr	r3, [pc, #24]	; (8004284 <HAL_TIM_Base_MspInit+0x6c>)
 800426a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800426c:	f042 0220 	orr.w	r2, r2, #32
 8004270:	641a      	str	r2, [r3, #64]	; 0x40
 8004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	9303      	str	r3, [sp, #12]
 800427a:	9b03      	ldr	r3, [sp, #12]
}
 800427c:	e7dd      	b.n	800423a <HAL_TIM_Base_MspInit+0x22>
 800427e:	bf00      	nop
 8004280:	40000400 	.word	0x40000400
 8004284:	40023800 	.word	0x40023800
 8004288:	40000800 	.word	0x40000800
 800428c:	40001400 	.word	0x40001400

08004290 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004290:	b530      	push	{r4, r5, lr}
 8004292:	4604      	mov	r4, r0
 8004294:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004296:	2214      	movs	r2, #20
 8004298:	2100      	movs	r1, #0
 800429a:	a803      	add	r0, sp, #12
 800429c:	f000 fa6a 	bl	8004774 <memset>
  if(timHandle->Instance==TIM3)
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	4a23      	ldr	r2, [pc, #140]	; (8004330 <HAL_TIM_MspPostInit+0xa0>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d12a      	bne.n	80042fe <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a8:	4b22      	ldr	r3, [pc, #136]	; (8004334 <HAL_TIM_MspPostInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042aa:	4823      	ldr	r0, [pc, #140]	; (8004338 <HAL_TIM_MspPostInit+0xa8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ac:	2500      	movs	r5, #0
 80042ae:	9500      	str	r5, [sp, #0]
 80042b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042b2:	f042 0202 	orr.w	r2, r2, #2
 80042b6:	631a      	str	r2, [r3, #48]	; 0x30
 80042b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ba:	f002 0202 	and.w	r2, r2, #2
 80042be:	9200      	str	r2, [sp, #0]
 80042c0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042c2:	9501      	str	r5, [sp, #4]
 80042c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042c6:	f042 0204 	orr.w	r2, r2, #4
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
 80042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d4:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042d6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80042da:	2321      	movs	r3, #33	; 0x21
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042dc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80042de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042e0:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e2:	f7fd fb2d 	bl	8001940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80042e6:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042e8:	4814      	ldr	r0, [pc, #80]	; (800433c <HAL_TIM_MspPostInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80042ea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ec:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ee:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042f0:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042f2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042f6:	f7fd fb23 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80042fa:	b009      	add	sp, #36	; 0x24
 80042fc:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM4)
 80042fe:	4a10      	ldr	r2, [pc, #64]	; (8004340 <HAL_TIM_MspPostInit+0xb0>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d1fa      	bne.n	80042fa <HAL_TIM_MspPostInit+0x6a>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004304:	2300      	movs	r3, #0
 8004306:	9302      	str	r3, [sp, #8]
 8004308:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <HAL_TIM_MspPostInit+0xa4>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800430a:	480e      	ldr	r0, [pc, #56]	; (8004344 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800430c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800430e:	f042 0208 	orr.w	r2, r2, #8
 8004312:	631a      	str	r2, [r3, #48]	; 0x30
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	f003 0308 	and.w	r3, r3, #8
 800431a:	9302      	str	r3, [sp, #8]
 800431c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800431e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004322:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004324:	2302      	movs	r3, #2
 8004326:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004328:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800432a:	a903      	add	r1, sp, #12
 800432c:	e7e3      	b.n	80042f6 <HAL_TIM_MspPostInit+0x66>
 800432e:	bf00      	nop
 8004330:	40000400 	.word	0x40000400
 8004334:	40023800 	.word	0x40023800
 8004338:	40020400 	.word	0x40020400
 800433c:	40020800 	.word	0x40020800
 8004340:	40000800 	.word	0x40000800
 8004344:	40020c00 	.word	0x40020c00

08004348 <MX_TIM3_Init>:
{
 8004348:	b510      	push	{r4, lr}
 800434a:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800434c:	2210      	movs	r2, #16
 800434e:	2100      	movs	r1, #0
 8004350:	a803      	add	r0, sp, #12
 8004352:	f000 fa0f 	bl	8004774 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004356:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004358:	221c      	movs	r2, #28
 800435a:	eb0d 0002 	add.w	r0, sp, r2
 800435e:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004360:	9401      	str	r4, [sp, #4]
 8004362:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004364:	f000 fa06 	bl	8004774 <memset>
  htim3.Instance = TIM3;
 8004368:	4829      	ldr	r0, [pc, #164]	; (8004410 <MX_TIM3_Init+0xc8>)
  htim3.Init.Prescaler = 10-1;
 800436a:	4a2a      	ldr	r2, [pc, #168]	; (8004414 <MX_TIM3_Init+0xcc>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800436c:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 10-1;
 800436e:	2309      	movs	r3, #9
 8004370:	e880 000c 	stmia.w	r0, {r2, r3}
  htim3.Init.Period = 8400-1;
 8004374:	f242 03cf 	movw	r3, #8399	; 0x20cf
 8004378:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800437a:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800437c:	f7fe f8aa 	bl	80024d4 <HAL_TIM_Base_Init>
 8004380:	b108      	cbz	r0, 8004386 <MX_TIM3_Init+0x3e>
    Error_Handler();
 8004382:	f7ff f9b5 	bl	80036f0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004386:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800438a:	a903      	add	r1, sp, #12
 800438c:	4820      	ldr	r0, [pc, #128]	; (8004410 <MX_TIM3_Init+0xc8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800438e:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004390:	f7fd fedc 	bl	800214c <HAL_TIM_ConfigClockSource>
 8004394:	b108      	cbz	r0, 800439a <MX_TIM3_Init+0x52>
    Error_Handler();
 8004396:	f7ff f9ab 	bl	80036f0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800439a:	481d      	ldr	r0, [pc, #116]	; (8004410 <MX_TIM3_Init+0xc8>)
 800439c:	f7fe f8b4 	bl	8002508 <HAL_TIM_PWM_Init>
 80043a0:	b108      	cbz	r0, 80043a6 <MX_TIM3_Init+0x5e>
    Error_Handler();
 80043a2:	f7ff f9a5 	bl	80036f0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043a6:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80043a8:	a901      	add	r1, sp, #4
 80043aa:	4819      	ldr	r0, [pc, #100]	; (8004410 <MX_TIM3_Init+0xc8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043ac:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043ae:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80043b0:	f7fe f9c6 	bl	8002740 <HAL_TIMEx_MasterConfigSynchronization>
 80043b4:	b108      	cbz	r0, 80043ba <MX_TIM3_Init+0x72>
    Error_Handler();
 80043b6:	f7ff f99b 	bl	80036f0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043ba:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043bc:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043be:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043c0:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 4200-1;
 80043c2:	f241 0367 	movw	r3, #4199	; 0x1067
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043c6:	4812      	ldr	r0, [pc, #72]	; (8004410 <MX_TIM3_Init+0xc8>)
  sConfigOC.Pulse = 4200-1;
 80043c8:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043ca:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043cc:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043ce:	f7fe f92f 	bl	8002630 <HAL_TIM_PWM_ConfigChannel>
 80043d2:	b108      	cbz	r0, 80043d8 <MX_TIM3_Init+0x90>
    Error_Handler();
 80043d4:	f7ff f98c 	bl	80036f0 <Error_Handler>
  sConfigOC.Pulse = 2100-1;
 80043d8:	f640 0333 	movw	r3, #2099	; 0x833
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043dc:	2204      	movs	r2, #4
 80043de:	a907      	add	r1, sp, #28
 80043e0:	480b      	ldr	r0, [pc, #44]	; (8004410 <MX_TIM3_Init+0xc8>)
  sConfigOC.Pulse = 2100-1;
 80043e2:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043e4:	f7fe f924 	bl	8002630 <HAL_TIM_PWM_ConfigChannel>
 80043e8:	b108      	cbz	r0, 80043ee <MX_TIM3_Init+0xa6>
    Error_Handler();
 80043ea:	f7ff f981 	bl	80036f0 <Error_Handler>
  sConfigOC.Pulse = 1050-1;
 80043ee:	f240 4319 	movw	r3, #1049	; 0x419
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043f2:	2208      	movs	r2, #8
 80043f4:	a907      	add	r1, sp, #28
 80043f6:	4806      	ldr	r0, [pc, #24]	; (8004410 <MX_TIM3_Init+0xc8>)
  sConfigOC.Pulse = 1050-1;
 80043f8:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043fa:	f7fe f919 	bl	8002630 <HAL_TIM_PWM_ConfigChannel>
 80043fe:	b108      	cbz	r0, 8004404 <MX_TIM3_Init+0xbc>
    Error_Handler();
 8004400:	f7ff f976 	bl	80036f0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8004404:	4802      	ldr	r0, [pc, #8]	; (8004410 <MX_TIM3_Init+0xc8>)
 8004406:	f7ff ff43 	bl	8004290 <HAL_TIM_MspPostInit>
}
 800440a:	b00e      	add	sp, #56	; 0x38
 800440c:	bd10      	pop	{r4, pc}
 800440e:	bf00      	nop
 8004410:	2000093c 	.word	0x2000093c
 8004414:	40000400 	.word	0x40000400

08004418 <MX_TIM4_Init>:
{
 8004418:	b510      	push	{r4, lr}
 800441a:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800441c:	2210      	movs	r2, #16
 800441e:	2100      	movs	r1, #0
 8004420:	a803      	add	r0, sp, #12
 8004422:	f000 f9a7 	bl	8004774 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004426:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004428:	221c      	movs	r2, #28
 800442a:	eb0d 0002 	add.w	r0, sp, r2
 800442e:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004430:	9401      	str	r4, [sp, #4]
 8004432:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004434:	f000 f99e 	bl	8004774 <memset>
  htim4.Instance = TIM4;
 8004438:	4829      	ldr	r0, [pc, #164]	; (80044e0 <MX_TIM4_Init+0xc8>)
  htim4.Init.Prescaler = 40-1;
 800443a:	4a2a      	ldr	r2, [pc, #168]	; (80044e4 <MX_TIM4_Init+0xcc>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800443c:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 40-1;
 800443e:	2327      	movs	r3, #39	; 0x27
 8004440:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.Period = 42000-1;
 8004444:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8004448:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800444a:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800444c:	f7fe f842 	bl	80024d4 <HAL_TIM_Base_Init>
 8004450:	b108      	cbz	r0, 8004456 <MX_TIM4_Init+0x3e>
    Error_Handler();
 8004452:	f7ff f94d 	bl	80036f0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800445a:	a903      	add	r1, sp, #12
 800445c:	4820      	ldr	r0, [pc, #128]	; (80044e0 <MX_TIM4_Init+0xc8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800445e:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004460:	f7fd fe74 	bl	800214c <HAL_TIM_ConfigClockSource>
 8004464:	b108      	cbz	r0, 800446a <MX_TIM4_Init+0x52>
    Error_Handler();
 8004466:	f7ff f943 	bl	80036f0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800446a:	481d      	ldr	r0, [pc, #116]	; (80044e0 <MX_TIM4_Init+0xc8>)
 800446c:	f7fe f84c 	bl	8002508 <HAL_TIM_PWM_Init>
 8004470:	b108      	cbz	r0, 8004476 <MX_TIM4_Init+0x5e>
    Error_Handler();
 8004472:	f7ff f93d 	bl	80036f0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004476:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004478:	a901      	add	r1, sp, #4
 800447a:	4819      	ldr	r0, [pc, #100]	; (80044e0 <MX_TIM4_Init+0xc8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800447c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800447e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004480:	f7fe f95e 	bl	8002740 <HAL_TIMEx_MasterConfigSynchronization>
 8004484:	b108      	cbz	r0, 800448a <MX_TIM4_Init+0x72>
    Error_Handler();
 8004486:	f7ff f933 	bl	80036f0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800448a:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800448c:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800448e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004490:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 21000-1;
 8004492:	f245 2307 	movw	r3, #20999	; 0x5207
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004496:	4812      	ldr	r0, [pc, #72]	; (80044e0 <MX_TIM4_Init+0xc8>)
  sConfigOC.Pulse = 21000-1;
 8004498:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800449a:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800449c:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800449e:	f7fe f8c7 	bl	8002630 <HAL_TIM_PWM_ConfigChannel>
 80044a2:	b108      	cbz	r0, 80044a8 <MX_TIM4_Init+0x90>
    Error_Handler();
 80044a4:	f7ff f924 	bl	80036f0 <Error_Handler>
  sConfigOC.Pulse = 10500-1;
 80044a8:	f642 1303 	movw	r3, #10499	; 0x2903
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80044ac:	2204      	movs	r2, #4
 80044ae:	a907      	add	r1, sp, #28
 80044b0:	480b      	ldr	r0, [pc, #44]	; (80044e0 <MX_TIM4_Init+0xc8>)
  sConfigOC.Pulse = 10500-1;
 80044b2:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80044b4:	f7fe f8bc 	bl	8002630 <HAL_TIM_PWM_ConfigChannel>
 80044b8:	b108      	cbz	r0, 80044be <MX_TIM4_Init+0xa6>
    Error_Handler();
 80044ba:	f7ff f919 	bl	80036f0 <Error_Handler>
  sConfigOC.Pulse = 5250-1;
 80044be:	f241 4381 	movw	r3, #5249	; 0x1481
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80044c2:	2208      	movs	r2, #8
 80044c4:	a907      	add	r1, sp, #28
 80044c6:	4806      	ldr	r0, [pc, #24]	; (80044e0 <MX_TIM4_Init+0xc8>)
  sConfigOC.Pulse = 5250-1;
 80044c8:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80044ca:	f7fe f8b1 	bl	8002630 <HAL_TIM_PWM_ConfigChannel>
 80044ce:	b108      	cbz	r0, 80044d4 <MX_TIM4_Init+0xbc>
    Error_Handler();
 80044d0:	f7ff f90e 	bl	80036f0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 80044d4:	4802      	ldr	r0, [pc, #8]	; (80044e0 <MX_TIM4_Init+0xc8>)
 80044d6:	f7ff fedb 	bl	8004290 <HAL_TIM_MspPostInit>
}
 80044da:	b00e      	add	sp, #56	; 0x38
 80044dc:	bd10      	pop	{r4, pc}
 80044de:	bf00      	nop
 80044e0:	20000900 	.word	0x20000900
 80044e4:	40000800 	.word	0x40000800

080044e8 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80044e8:	b508      	push	{r3, lr}

  huart4.Instance = UART4;
 80044ea:	480b      	ldr	r0, [pc, #44]	; (8004518 <MX_UART4_Init+0x30>)
  huart4.Init.BaudRate = 115200;
 80044ec:	4b0b      	ldr	r3, [pc, #44]	; (800451c <MX_UART4_Init+0x34>)
 80044ee:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80044f2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 80044f6:	220c      	movs	r2, #12
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80044f8:	2300      	movs	r3, #0
 80044fa:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80044fc:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80044fe:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004500:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004502:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004504:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004506:	f7fe fa8f 	bl	8002a28 <HAL_UART_Init>
 800450a:	b118      	cbz	r0, 8004514 <MX_UART4_Init+0x2c>
  {
    Error_Handler();
  }

}
 800450c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004510:	f7ff b8ee 	b.w	80036f0 <Error_Handler>
 8004514:	bd08      	pop	{r3, pc}
 8004516:	bf00      	nop
 8004518:	20000a6c 	.word	0x20000a6c
 800451c:	40004c00 	.word	0x40004c00

08004520 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004520:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004522:	480b      	ldr	r0, [pc, #44]	; (8004550 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8004524:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <MX_USART2_UART_Init+0x34>)
 8004526:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800452a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800452e:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004530:	2300      	movs	r3, #0
 8004532:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004534:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004536:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004538:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800453a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800453c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800453e:	f7fe fa73 	bl	8002a28 <HAL_UART_Init>
 8004542:	b118      	cbz	r0, 800454c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004544:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004548:	f7ff b8d2 	b.w	80036f0 <Error_Handler>
 800454c:	bd08      	pop	{r3, pc}
 800454e:	bf00      	nop
 8004550:	20000aac 	.word	0x20000aac
 8004554:	40004400 	.word	0x40004400

08004558 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004558:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 800455a:	480b      	ldr	r0, [pc, #44]	; (8004588 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 800455c:	4b0b      	ldr	r3, [pc, #44]	; (800458c <MX_USART3_UART_Init+0x34>)
 800455e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004562:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004566:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004568:	2300      	movs	r3, #0
 800456a:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800456c:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800456e:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004570:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004572:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004574:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004576:	f7fe fa57 	bl	8002a28 <HAL_UART_Init>
 800457a:	b118      	cbz	r0, 8004584 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800457c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004580:	f7ff b8b6 	b.w	80036f0 <Error_Handler>
 8004584:	bd08      	pop	{r3, pc}
 8004586:	bf00      	nop
 8004588:	20000a2c 	.word	0x20000a2c
 800458c:	40004800 	.word	0x40004800

08004590 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004590:	b510      	push	{r4, lr}
 8004592:	4604      	mov	r4, r0
 8004594:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004596:	2214      	movs	r2, #20
 8004598:	2100      	movs	r1, #0
 800459a:	a807      	add	r0, sp, #28
 800459c:	f000 f8ea 	bl	8004774 <memset>
  if(uartHandle->Instance==UART4)
 80045a0:	6823      	ldr	r3, [r4, #0]
 80045a2:	4a44      	ldr	r2, [pc, #272]	; (80046b4 <HAL_UART_MspInit+0x124>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d12e      	bne.n	8004606 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80045a8:	4b43      	ldr	r3, [pc, #268]	; (80046b8 <HAL_UART_MspInit+0x128>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045aa:	4844      	ldr	r0, [pc, #272]	; (80046bc <HAL_UART_MspInit+0x12c>)
    __HAL_RCC_UART4_CLK_ENABLE();
 80045ac:	2400      	movs	r4, #0
 80045ae:	9401      	str	r4, [sp, #4]
 80045b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045b2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80045b6:	641a      	str	r2, [r3, #64]	; 0x40
 80045b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045ba:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80045be:	9201      	str	r2, [sp, #4]
 80045c0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045c2:	9402      	str	r4, [sp, #8]
 80045c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045c6:	f042 0204 	orr.w	r2, r2, #4
 80045ca:	631a      	str	r2, [r3, #48]	; 0x30
 80045cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	9302      	str	r3, [sp, #8]
 80045d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80045d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80045da:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045dc:	2302      	movs	r3, #2
 80045de:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045e0:	2301      	movs	r3, #1
 80045e2:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045e4:	2303      	movs	r3, #3
 80045e6:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045e8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80045ea:	2308      	movs	r3, #8
 80045ec:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045ee:	f7fd f9a7 	bl	8001940 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80045f2:	2034      	movs	r0, #52	; 0x34
 80045f4:	4622      	mov	r2, r4
 80045f6:	4621      	mov	r1, r4
 80045f8:	f7fc ff6a 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80045fc:	2034      	movs	r0, #52	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80045fe:	f7fc ff9b 	bl	8001538 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004602:	b00c      	add	sp, #48	; 0x30
 8004604:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 8004606:	4a2e      	ldr	r2, [pc, #184]	; (80046c0 <HAL_UART_MspInit+0x130>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d12a      	bne.n	8004662 <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800460c:	4b2a      	ldr	r3, [pc, #168]	; (80046b8 <HAL_UART_MspInit+0x128>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800460e:	482d      	ldr	r0, [pc, #180]	; (80046c4 <HAL_UART_MspInit+0x134>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004610:	2400      	movs	r4, #0
 8004612:	9403      	str	r4, [sp, #12]
 8004614:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004616:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800461a:	641a      	str	r2, [r3, #64]	; 0x40
 800461c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800461e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004622:	9203      	str	r2, [sp, #12]
 8004624:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004626:	9404      	str	r4, [sp, #16]
 8004628:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800462a:	f042 0208 	orr.w	r2, r2, #8
 800462e:	631a      	str	r2, [r3, #48]	; 0x30
 8004630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	9304      	str	r3, [sp, #16]
 8004638:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800463a:	2360      	movs	r3, #96	; 0x60
 800463c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800463e:	2302      	movs	r3, #2
 8004640:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004642:	2301      	movs	r3, #1
 8004644:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004646:	2303      	movs	r3, #3
 8004648:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800464a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800464c:	2307      	movs	r3, #7
 800464e:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004650:	f7fd f976 	bl	8001940 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004654:	2026      	movs	r0, #38	; 0x26
 8004656:	4622      	mov	r2, r4
 8004658:	4621      	mov	r1, r4
 800465a:	f7fc ff39 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800465e:	2026      	movs	r0, #38	; 0x26
 8004660:	e7cd      	b.n	80045fe <HAL_UART_MspInit+0x6e>
  else if(uartHandle->Instance==USART3)
 8004662:	4a19      	ldr	r2, [pc, #100]	; (80046c8 <HAL_UART_MspInit+0x138>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d1cc      	bne.n	8004602 <HAL_UART_MspInit+0x72>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004668:	4b13      	ldr	r3, [pc, #76]	; (80046b8 <HAL_UART_MspInit+0x128>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800466a:	4816      	ldr	r0, [pc, #88]	; (80046c4 <HAL_UART_MspInit+0x134>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800466c:	2100      	movs	r1, #0
 800466e:	9105      	str	r1, [sp, #20]
 8004670:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004672:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004676:	641a      	str	r2, [r3, #64]	; 0x40
 8004678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800467a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800467e:	9205      	str	r2, [sp, #20]
 8004680:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004682:	9106      	str	r1, [sp, #24]
 8004684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004686:	f042 0208 	orr.w	r2, r2, #8
 800468a:	631a      	str	r2, [r3, #48]	; 0x30
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	f003 0308 	and.w	r3, r3, #8
 8004692:	9306      	str	r3, [sp, #24]
 8004694:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004696:	f44f 7340 	mov.w	r3, #768	; 0x300
 800469a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800469c:	2302      	movs	r3, #2
 800469e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046a0:	2301      	movs	r3, #1
 80046a2:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046a4:	2303      	movs	r3, #3
 80046a6:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046a8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80046aa:	2307      	movs	r3, #7
 80046ac:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046ae:	f7fd f947 	bl	8001940 <HAL_GPIO_Init>
}
 80046b2:	e7a6      	b.n	8004602 <HAL_UART_MspInit+0x72>
 80046b4:	40004c00 	.word	0x40004c00
 80046b8:	40023800 	.word	0x40023800
 80046bc:	40020800 	.word	0x40020800
 80046c0:	40004400 	.word	0x40004400
 80046c4:	40020c00 	.word	0x40020c00
 80046c8:	40004800 	.word	0x40004800

080046cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80046cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004704 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80046d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80046d2:	e003      	b.n	80046dc <LoopCopyDataInit>

080046d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80046d4:	4b0c      	ldr	r3, [pc, #48]	; (8004708 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80046d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80046d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80046da:	3104      	adds	r1, #4

080046dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80046dc:	480b      	ldr	r0, [pc, #44]	; (800470c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80046de:	4b0c      	ldr	r3, [pc, #48]	; (8004710 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80046e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80046e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80046e4:	d3f6      	bcc.n	80046d4 <CopyDataInit>
  ldr  r2, =_sbss
 80046e6:	4a0b      	ldr	r2, [pc, #44]	; (8004714 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80046e8:	e002      	b.n	80046f0 <LoopFillZerobss>

080046ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80046ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80046ec:	f842 3b04 	str.w	r3, [r2], #4

080046f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80046f0:	4b09      	ldr	r3, [pc, #36]	; (8004718 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80046f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80046f4:	d3f9      	bcc.n	80046ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80046f6:	f7ff fc79 	bl	8003fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046fa:	f000 f817 	bl	800472c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80046fe:	f7fe fce3 	bl	80030c8 <main>
  bx  lr    
 8004702:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004704:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004708:	080086f8 	.word	0x080086f8
  ldr  r0, =_sdata
 800470c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004710:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8004714:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8004718:	20000af0 	.word	0x20000af0

0800471c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800471c:	e7fe      	b.n	800471c <ADC_IRQHandler>

0800471e <abs>:
 800471e:	2800      	cmp	r0, #0
 8004720:	bfb8      	it	lt
 8004722:	4240      	neglt	r0, r0
 8004724:	4770      	bx	lr

08004726 <atof>:
 8004726:	2100      	movs	r1, #0
 8004728:	f001 bace 	b.w	8005cc8 <strtod>

0800472c <__libc_init_array>:
 800472c:	b570      	push	{r4, r5, r6, lr}
 800472e:	4e0d      	ldr	r6, [pc, #52]	; (8004764 <__libc_init_array+0x38>)
 8004730:	4c0d      	ldr	r4, [pc, #52]	; (8004768 <__libc_init_array+0x3c>)
 8004732:	1ba4      	subs	r4, r4, r6
 8004734:	10a4      	asrs	r4, r4, #2
 8004736:	2500      	movs	r5, #0
 8004738:	42a5      	cmp	r5, r4
 800473a:	d109      	bne.n	8004750 <__libc_init_array+0x24>
 800473c:	4e0b      	ldr	r6, [pc, #44]	; (800476c <__libc_init_array+0x40>)
 800473e:	4c0c      	ldr	r4, [pc, #48]	; (8004770 <__libc_init_array+0x44>)
 8004740:	f003 fe1e 	bl	8008380 <_init>
 8004744:	1ba4      	subs	r4, r4, r6
 8004746:	10a4      	asrs	r4, r4, #2
 8004748:	2500      	movs	r5, #0
 800474a:	42a5      	cmp	r5, r4
 800474c:	d105      	bne.n	800475a <__libc_init_array+0x2e>
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004754:	4798      	blx	r3
 8004756:	3501      	adds	r5, #1
 8004758:	e7ee      	b.n	8004738 <__libc_init_array+0xc>
 800475a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800475e:	4798      	blx	r3
 8004760:	3501      	adds	r5, #1
 8004762:	e7f2      	b.n	800474a <__libc_init_array+0x1e>
 8004764:	080086f0 	.word	0x080086f0
 8004768:	080086f0 	.word	0x080086f0
 800476c:	080086f0 	.word	0x080086f0
 8004770:	080086f4 	.word	0x080086f4

08004774 <memset>:
 8004774:	4402      	add	r2, r0
 8004776:	4603      	mov	r3, r0
 8004778:	4293      	cmp	r3, r2
 800477a:	d100      	bne.n	800477e <memset+0xa>
 800477c:	4770      	bx	lr
 800477e:	f803 1b01 	strb.w	r1, [r3], #1
 8004782:	e7f9      	b.n	8004778 <memset+0x4>

08004784 <__cvt>:
 8004784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004788:	ec55 4b10 	vmov	r4, r5, d0
 800478c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800478e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004792:	2d00      	cmp	r5, #0
 8004794:	460e      	mov	r6, r1
 8004796:	4691      	mov	r9, r2
 8004798:	4619      	mov	r1, r3
 800479a:	bfb8      	it	lt
 800479c:	4622      	movlt	r2, r4
 800479e:	462b      	mov	r3, r5
 80047a0:	f027 0720 	bic.w	r7, r7, #32
 80047a4:	bfbb      	ittet	lt
 80047a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80047aa:	461d      	movlt	r5, r3
 80047ac:	2300      	movge	r3, #0
 80047ae:	232d      	movlt	r3, #45	; 0x2d
 80047b0:	bfb8      	it	lt
 80047b2:	4614      	movlt	r4, r2
 80047b4:	2f46      	cmp	r7, #70	; 0x46
 80047b6:	700b      	strb	r3, [r1, #0]
 80047b8:	d004      	beq.n	80047c4 <__cvt+0x40>
 80047ba:	2f45      	cmp	r7, #69	; 0x45
 80047bc:	d100      	bne.n	80047c0 <__cvt+0x3c>
 80047be:	3601      	adds	r6, #1
 80047c0:	2102      	movs	r1, #2
 80047c2:	e000      	b.n	80047c6 <__cvt+0x42>
 80047c4:	2103      	movs	r1, #3
 80047c6:	ab03      	add	r3, sp, #12
 80047c8:	9301      	str	r3, [sp, #4]
 80047ca:	ab02      	add	r3, sp, #8
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	4632      	mov	r2, r6
 80047d0:	4653      	mov	r3, sl
 80047d2:	ec45 4b10 	vmov	d0, r4, r5
 80047d6:	f001 fb17 	bl	8005e08 <_dtoa_r>
 80047da:	2f47      	cmp	r7, #71	; 0x47
 80047dc:	4680      	mov	r8, r0
 80047de:	d102      	bne.n	80047e6 <__cvt+0x62>
 80047e0:	f019 0f01 	tst.w	r9, #1
 80047e4:	d026      	beq.n	8004834 <__cvt+0xb0>
 80047e6:	2f46      	cmp	r7, #70	; 0x46
 80047e8:	eb08 0906 	add.w	r9, r8, r6
 80047ec:	d111      	bne.n	8004812 <__cvt+0x8e>
 80047ee:	f898 3000 	ldrb.w	r3, [r8]
 80047f2:	2b30      	cmp	r3, #48	; 0x30
 80047f4:	d10a      	bne.n	800480c <__cvt+0x88>
 80047f6:	2200      	movs	r2, #0
 80047f8:	2300      	movs	r3, #0
 80047fa:	4620      	mov	r0, r4
 80047fc:	4629      	mov	r1, r5
 80047fe:	f7fc f95f 	bl	8000ac0 <__aeabi_dcmpeq>
 8004802:	b918      	cbnz	r0, 800480c <__cvt+0x88>
 8004804:	f1c6 0601 	rsb	r6, r6, #1
 8004808:	f8ca 6000 	str.w	r6, [sl]
 800480c:	f8da 3000 	ldr.w	r3, [sl]
 8004810:	4499      	add	r9, r3
 8004812:	2200      	movs	r2, #0
 8004814:	2300      	movs	r3, #0
 8004816:	4620      	mov	r0, r4
 8004818:	4629      	mov	r1, r5
 800481a:	f7fc f951 	bl	8000ac0 <__aeabi_dcmpeq>
 800481e:	b938      	cbnz	r0, 8004830 <__cvt+0xac>
 8004820:	2230      	movs	r2, #48	; 0x30
 8004822:	9b03      	ldr	r3, [sp, #12]
 8004824:	4599      	cmp	r9, r3
 8004826:	d905      	bls.n	8004834 <__cvt+0xb0>
 8004828:	1c59      	adds	r1, r3, #1
 800482a:	9103      	str	r1, [sp, #12]
 800482c:	701a      	strb	r2, [r3, #0]
 800482e:	e7f8      	b.n	8004822 <__cvt+0x9e>
 8004830:	f8cd 900c 	str.w	r9, [sp, #12]
 8004834:	9b03      	ldr	r3, [sp, #12]
 8004836:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004838:	eba3 0308 	sub.w	r3, r3, r8
 800483c:	4640      	mov	r0, r8
 800483e:	6013      	str	r3, [r2, #0]
 8004840:	b004      	add	sp, #16
 8004842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004846 <__exponent>:
 8004846:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004848:	4603      	mov	r3, r0
 800484a:	2900      	cmp	r1, #0
 800484c:	bfb8      	it	lt
 800484e:	4249      	neglt	r1, r1
 8004850:	f803 2b02 	strb.w	r2, [r3], #2
 8004854:	bfb4      	ite	lt
 8004856:	222d      	movlt	r2, #45	; 0x2d
 8004858:	222b      	movge	r2, #43	; 0x2b
 800485a:	2909      	cmp	r1, #9
 800485c:	7042      	strb	r2, [r0, #1]
 800485e:	dd20      	ble.n	80048a2 <__exponent+0x5c>
 8004860:	f10d 0207 	add.w	r2, sp, #7
 8004864:	4617      	mov	r7, r2
 8004866:	260a      	movs	r6, #10
 8004868:	fb91 f5f6 	sdiv	r5, r1, r6
 800486c:	fb06 1115 	mls	r1, r6, r5, r1
 8004870:	3130      	adds	r1, #48	; 0x30
 8004872:	2d09      	cmp	r5, #9
 8004874:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004878:	f102 34ff 	add.w	r4, r2, #4294967295
 800487c:	4629      	mov	r1, r5
 800487e:	dc09      	bgt.n	8004894 <__exponent+0x4e>
 8004880:	3130      	adds	r1, #48	; 0x30
 8004882:	3a02      	subs	r2, #2
 8004884:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004888:	42ba      	cmp	r2, r7
 800488a:	461c      	mov	r4, r3
 800488c:	d304      	bcc.n	8004898 <__exponent+0x52>
 800488e:	1a20      	subs	r0, r4, r0
 8004890:	b003      	add	sp, #12
 8004892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004894:	4622      	mov	r2, r4
 8004896:	e7e7      	b.n	8004868 <__exponent+0x22>
 8004898:	f812 1b01 	ldrb.w	r1, [r2], #1
 800489c:	f803 1b01 	strb.w	r1, [r3], #1
 80048a0:	e7f2      	b.n	8004888 <__exponent+0x42>
 80048a2:	2230      	movs	r2, #48	; 0x30
 80048a4:	461c      	mov	r4, r3
 80048a6:	4411      	add	r1, r2
 80048a8:	f804 2b02 	strb.w	r2, [r4], #2
 80048ac:	7059      	strb	r1, [r3, #1]
 80048ae:	e7ee      	b.n	800488e <__exponent+0x48>

080048b0 <_printf_float>:
 80048b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b4:	b08d      	sub	sp, #52	; 0x34
 80048b6:	460c      	mov	r4, r1
 80048b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80048bc:	4616      	mov	r6, r2
 80048be:	461f      	mov	r7, r3
 80048c0:	4605      	mov	r5, r0
 80048c2:	f002 fc59 	bl	8007178 <_localeconv_r>
 80048c6:	6803      	ldr	r3, [r0, #0]
 80048c8:	9304      	str	r3, [sp, #16]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7fb fc80 	bl	80001d0 <strlen>
 80048d0:	2300      	movs	r3, #0
 80048d2:	930a      	str	r3, [sp, #40]	; 0x28
 80048d4:	f8d8 3000 	ldr.w	r3, [r8]
 80048d8:	9005      	str	r0, [sp, #20]
 80048da:	3307      	adds	r3, #7
 80048dc:	f023 0307 	bic.w	r3, r3, #7
 80048e0:	f103 0208 	add.w	r2, r3, #8
 80048e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048e8:	f8d4 b000 	ldr.w	fp, [r4]
 80048ec:	f8c8 2000 	str.w	r2, [r8]
 80048f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80048f8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80048fc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004900:	9307      	str	r3, [sp, #28]
 8004902:	f8cd 8018 	str.w	r8, [sp, #24]
 8004906:	f04f 32ff 	mov.w	r2, #4294967295
 800490a:	4ba5      	ldr	r3, [pc, #660]	; (8004ba0 <_printf_float+0x2f0>)
 800490c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004910:	f7fc f908 	bl	8000b24 <__aeabi_dcmpun>
 8004914:	2800      	cmp	r0, #0
 8004916:	f040 81fb 	bne.w	8004d10 <_printf_float+0x460>
 800491a:	f04f 32ff 	mov.w	r2, #4294967295
 800491e:	4ba0      	ldr	r3, [pc, #640]	; (8004ba0 <_printf_float+0x2f0>)
 8004920:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004924:	f7fc f8e0 	bl	8000ae8 <__aeabi_dcmple>
 8004928:	2800      	cmp	r0, #0
 800492a:	f040 81f1 	bne.w	8004d10 <_printf_float+0x460>
 800492e:	2200      	movs	r2, #0
 8004930:	2300      	movs	r3, #0
 8004932:	4640      	mov	r0, r8
 8004934:	4649      	mov	r1, r9
 8004936:	f7fc f8cd 	bl	8000ad4 <__aeabi_dcmplt>
 800493a:	b110      	cbz	r0, 8004942 <_printf_float+0x92>
 800493c:	232d      	movs	r3, #45	; 0x2d
 800493e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004942:	4b98      	ldr	r3, [pc, #608]	; (8004ba4 <_printf_float+0x2f4>)
 8004944:	4a98      	ldr	r2, [pc, #608]	; (8004ba8 <_printf_float+0x2f8>)
 8004946:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800494a:	bf8c      	ite	hi
 800494c:	4690      	movhi	r8, r2
 800494e:	4698      	movls	r8, r3
 8004950:	2303      	movs	r3, #3
 8004952:	f02b 0204 	bic.w	r2, fp, #4
 8004956:	6123      	str	r3, [r4, #16]
 8004958:	6022      	str	r2, [r4, #0]
 800495a:	f04f 0900 	mov.w	r9, #0
 800495e:	9700      	str	r7, [sp, #0]
 8004960:	4633      	mov	r3, r6
 8004962:	aa0b      	add	r2, sp, #44	; 0x2c
 8004964:	4621      	mov	r1, r4
 8004966:	4628      	mov	r0, r5
 8004968:	f000 f9e2 	bl	8004d30 <_printf_common>
 800496c:	3001      	adds	r0, #1
 800496e:	f040 8093 	bne.w	8004a98 <_printf_float+0x1e8>
 8004972:	f04f 30ff 	mov.w	r0, #4294967295
 8004976:	b00d      	add	sp, #52	; 0x34
 8004978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800497c:	6861      	ldr	r1, [r4, #4]
 800497e:	1c4b      	adds	r3, r1, #1
 8004980:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004984:	d13f      	bne.n	8004a06 <_printf_float+0x156>
 8004986:	2306      	movs	r3, #6
 8004988:	6063      	str	r3, [r4, #4]
 800498a:	2300      	movs	r3, #0
 800498c:	9303      	str	r3, [sp, #12]
 800498e:	ab0a      	add	r3, sp, #40	; 0x28
 8004990:	9302      	str	r3, [sp, #8]
 8004992:	ab09      	add	r3, sp, #36	; 0x24
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	ec49 8b10 	vmov	d0, r8, r9
 800499a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800499e:	6022      	str	r2, [r4, #0]
 80049a0:	f8cd a004 	str.w	sl, [sp, #4]
 80049a4:	6861      	ldr	r1, [r4, #4]
 80049a6:	4628      	mov	r0, r5
 80049a8:	f7ff feec 	bl	8004784 <__cvt>
 80049ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80049b0:	2b47      	cmp	r3, #71	; 0x47
 80049b2:	4680      	mov	r8, r0
 80049b4:	d109      	bne.n	80049ca <_printf_float+0x11a>
 80049b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049b8:	1cd8      	adds	r0, r3, #3
 80049ba:	db02      	blt.n	80049c2 <_printf_float+0x112>
 80049bc:	6862      	ldr	r2, [r4, #4]
 80049be:	4293      	cmp	r3, r2
 80049c0:	dd57      	ble.n	8004a72 <_printf_float+0x1c2>
 80049c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80049c6:	fa5f fa8a 	uxtb.w	sl, sl
 80049ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80049ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049d0:	d834      	bhi.n	8004a3c <_printf_float+0x18c>
 80049d2:	3901      	subs	r1, #1
 80049d4:	4652      	mov	r2, sl
 80049d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80049da:	9109      	str	r1, [sp, #36]	; 0x24
 80049dc:	f7ff ff33 	bl	8004846 <__exponent>
 80049e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049e2:	1883      	adds	r3, r0, r2
 80049e4:	2a01      	cmp	r2, #1
 80049e6:	4681      	mov	r9, r0
 80049e8:	6123      	str	r3, [r4, #16]
 80049ea:	dc02      	bgt.n	80049f2 <_printf_float+0x142>
 80049ec:	6822      	ldr	r2, [r4, #0]
 80049ee:	07d1      	lsls	r1, r2, #31
 80049f0:	d501      	bpl.n	80049f6 <_printf_float+0x146>
 80049f2:	3301      	adds	r3, #1
 80049f4:	6123      	str	r3, [r4, #16]
 80049f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0af      	beq.n	800495e <_printf_float+0xae>
 80049fe:	232d      	movs	r3, #45	; 0x2d
 8004a00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a04:	e7ab      	b.n	800495e <_printf_float+0xae>
 8004a06:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004a0a:	d002      	beq.n	8004a12 <_printf_float+0x162>
 8004a0c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004a10:	d1bb      	bne.n	800498a <_printf_float+0xda>
 8004a12:	b189      	cbz	r1, 8004a38 <_printf_float+0x188>
 8004a14:	2300      	movs	r3, #0
 8004a16:	9303      	str	r3, [sp, #12]
 8004a18:	ab0a      	add	r3, sp, #40	; 0x28
 8004a1a:	9302      	str	r3, [sp, #8]
 8004a1c:	ab09      	add	r3, sp, #36	; 0x24
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	ec49 8b10 	vmov	d0, r8, r9
 8004a24:	6022      	str	r2, [r4, #0]
 8004a26:	f8cd a004 	str.w	sl, [sp, #4]
 8004a2a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004a2e:	4628      	mov	r0, r5
 8004a30:	f7ff fea8 	bl	8004784 <__cvt>
 8004a34:	4680      	mov	r8, r0
 8004a36:	e7be      	b.n	80049b6 <_printf_float+0x106>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e7a5      	b.n	8004988 <_printf_float+0xd8>
 8004a3c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004a40:	d119      	bne.n	8004a76 <_printf_float+0x1c6>
 8004a42:	2900      	cmp	r1, #0
 8004a44:	6863      	ldr	r3, [r4, #4]
 8004a46:	dd0c      	ble.n	8004a62 <_printf_float+0x1b2>
 8004a48:	6121      	str	r1, [r4, #16]
 8004a4a:	b913      	cbnz	r3, 8004a52 <_printf_float+0x1a2>
 8004a4c:	6822      	ldr	r2, [r4, #0]
 8004a4e:	07d2      	lsls	r2, r2, #31
 8004a50:	d502      	bpl.n	8004a58 <_printf_float+0x1a8>
 8004a52:	3301      	adds	r3, #1
 8004a54:	440b      	add	r3, r1
 8004a56:	6123      	str	r3, [r4, #16]
 8004a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a5a:	65a3      	str	r3, [r4, #88]	; 0x58
 8004a5c:	f04f 0900 	mov.w	r9, #0
 8004a60:	e7c9      	b.n	80049f6 <_printf_float+0x146>
 8004a62:	b913      	cbnz	r3, 8004a6a <_printf_float+0x1ba>
 8004a64:	6822      	ldr	r2, [r4, #0]
 8004a66:	07d0      	lsls	r0, r2, #31
 8004a68:	d501      	bpl.n	8004a6e <_printf_float+0x1be>
 8004a6a:	3302      	adds	r3, #2
 8004a6c:	e7f3      	b.n	8004a56 <_printf_float+0x1a6>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e7f1      	b.n	8004a56 <_printf_float+0x1a6>
 8004a72:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	db05      	blt.n	8004a8a <_printf_float+0x1da>
 8004a7e:	6822      	ldr	r2, [r4, #0]
 8004a80:	6123      	str	r3, [r4, #16]
 8004a82:	07d1      	lsls	r1, r2, #31
 8004a84:	d5e8      	bpl.n	8004a58 <_printf_float+0x1a8>
 8004a86:	3301      	adds	r3, #1
 8004a88:	e7e5      	b.n	8004a56 <_printf_float+0x1a6>
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	bfd4      	ite	le
 8004a8e:	f1c3 0302 	rsble	r3, r3, #2
 8004a92:	2301      	movgt	r3, #1
 8004a94:	4413      	add	r3, r2
 8004a96:	e7de      	b.n	8004a56 <_printf_float+0x1a6>
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	055a      	lsls	r2, r3, #21
 8004a9c:	d407      	bmi.n	8004aae <_printf_float+0x1fe>
 8004a9e:	6923      	ldr	r3, [r4, #16]
 8004aa0:	4642      	mov	r2, r8
 8004aa2:	4631      	mov	r1, r6
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	47b8      	blx	r7
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	d12b      	bne.n	8004b04 <_printf_float+0x254>
 8004aac:	e761      	b.n	8004972 <_printf_float+0xc2>
 8004aae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004ab2:	f240 80e2 	bls.w	8004c7a <_printf_float+0x3ca>
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	2300      	movs	r3, #0
 8004aba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004abe:	f7fb ffff 	bl	8000ac0 <__aeabi_dcmpeq>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d03c      	beq.n	8004b40 <_printf_float+0x290>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	4a38      	ldr	r2, [pc, #224]	; (8004bac <_printf_float+0x2fc>)
 8004aca:	4631      	mov	r1, r6
 8004acc:	4628      	mov	r0, r5
 8004ace:	47b8      	blx	r7
 8004ad0:	3001      	adds	r0, #1
 8004ad2:	f43f af4e 	beq.w	8004972 <_printf_float+0xc2>
 8004ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ada:	429a      	cmp	r2, r3
 8004adc:	db02      	blt.n	8004ae4 <_printf_float+0x234>
 8004ade:	6823      	ldr	r3, [r4, #0]
 8004ae0:	07d8      	lsls	r0, r3, #31
 8004ae2:	d50f      	bpl.n	8004b04 <_printf_float+0x254>
 8004ae4:	9b05      	ldr	r3, [sp, #20]
 8004ae6:	9a04      	ldr	r2, [sp, #16]
 8004ae8:	4631      	mov	r1, r6
 8004aea:	4628      	mov	r0, r5
 8004aec:	47b8      	blx	r7
 8004aee:	3001      	adds	r0, #1
 8004af0:	f43f af3f 	beq.w	8004972 <_printf_float+0xc2>
 8004af4:	f04f 0800 	mov.w	r8, #0
 8004af8:	f104 091a 	add.w	r9, r4, #26
 8004afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004afe:	3b01      	subs	r3, #1
 8004b00:	4598      	cmp	r8, r3
 8004b02:	db12      	blt.n	8004b2a <_printf_float+0x27a>
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	079b      	lsls	r3, r3, #30
 8004b08:	d509      	bpl.n	8004b1e <_printf_float+0x26e>
 8004b0a:	f04f 0800 	mov.w	r8, #0
 8004b0e:	f104 0919 	add.w	r9, r4, #25
 8004b12:	68e3      	ldr	r3, [r4, #12]
 8004b14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b16:	1a9b      	subs	r3, r3, r2
 8004b18:	4598      	cmp	r8, r3
 8004b1a:	f2c0 80ee 	blt.w	8004cfa <_printf_float+0x44a>
 8004b1e:	68e0      	ldr	r0, [r4, #12]
 8004b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b22:	4298      	cmp	r0, r3
 8004b24:	bfb8      	it	lt
 8004b26:	4618      	movlt	r0, r3
 8004b28:	e725      	b.n	8004976 <_printf_float+0xc6>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	464a      	mov	r2, r9
 8004b2e:	4631      	mov	r1, r6
 8004b30:	4628      	mov	r0, r5
 8004b32:	47b8      	blx	r7
 8004b34:	3001      	adds	r0, #1
 8004b36:	f43f af1c 	beq.w	8004972 <_printf_float+0xc2>
 8004b3a:	f108 0801 	add.w	r8, r8, #1
 8004b3e:	e7dd      	b.n	8004afc <_printf_float+0x24c>
 8004b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	dc34      	bgt.n	8004bb0 <_printf_float+0x300>
 8004b46:	2301      	movs	r3, #1
 8004b48:	4a18      	ldr	r2, [pc, #96]	; (8004bac <_printf_float+0x2fc>)
 8004b4a:	4631      	mov	r1, r6
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	47b8      	blx	r7
 8004b50:	3001      	adds	r0, #1
 8004b52:	f43f af0e 	beq.w	8004972 <_printf_float+0xc2>
 8004b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b58:	b923      	cbnz	r3, 8004b64 <_printf_float+0x2b4>
 8004b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b5c:	b913      	cbnz	r3, 8004b64 <_printf_float+0x2b4>
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	07d9      	lsls	r1, r3, #31
 8004b62:	d5cf      	bpl.n	8004b04 <_printf_float+0x254>
 8004b64:	9b05      	ldr	r3, [sp, #20]
 8004b66:	9a04      	ldr	r2, [sp, #16]
 8004b68:	4631      	mov	r1, r6
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	47b8      	blx	r7
 8004b6e:	3001      	adds	r0, #1
 8004b70:	f43f aeff 	beq.w	8004972 <_printf_float+0xc2>
 8004b74:	f04f 0900 	mov.w	r9, #0
 8004b78:	f104 0a1a 	add.w	sl, r4, #26
 8004b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b7e:	425b      	negs	r3, r3
 8004b80:	4599      	cmp	r9, r3
 8004b82:	db01      	blt.n	8004b88 <_printf_float+0x2d8>
 8004b84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b86:	e78b      	b.n	8004aa0 <_printf_float+0x1f0>
 8004b88:	2301      	movs	r3, #1
 8004b8a:	4652      	mov	r2, sl
 8004b8c:	4631      	mov	r1, r6
 8004b8e:	4628      	mov	r0, r5
 8004b90:	47b8      	blx	r7
 8004b92:	3001      	adds	r0, #1
 8004b94:	f43f aeed 	beq.w	8004972 <_printf_float+0xc2>
 8004b98:	f109 0901 	add.w	r9, r9, #1
 8004b9c:	e7ee      	b.n	8004b7c <_printf_float+0x2cc>
 8004b9e:	bf00      	nop
 8004ba0:	7fefffff 	.word	0x7fefffff
 8004ba4:	080083ce 	.word	0x080083ce
 8004ba8:	080083d2 	.word	0x080083d2
 8004bac:	080083de 	.word	0x080083de
 8004bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	bfa8      	it	ge
 8004bb8:	461a      	movge	r2, r3
 8004bba:	2a00      	cmp	r2, #0
 8004bbc:	4691      	mov	r9, r2
 8004bbe:	dc38      	bgt.n	8004c32 <_printf_float+0x382>
 8004bc0:	f104 031a 	add.w	r3, r4, #26
 8004bc4:	f04f 0b00 	mov.w	fp, #0
 8004bc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bcc:	9306      	str	r3, [sp, #24]
 8004bce:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004bd2:	ebaa 0309 	sub.w	r3, sl, r9
 8004bd6:	459b      	cmp	fp, r3
 8004bd8:	db33      	blt.n	8004c42 <_printf_float+0x392>
 8004bda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bde:	429a      	cmp	r2, r3
 8004be0:	db3a      	blt.n	8004c58 <_printf_float+0x3a8>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	07da      	lsls	r2, r3, #31
 8004be6:	d437      	bmi.n	8004c58 <_printf_float+0x3a8>
 8004be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bec:	eba3 020a 	sub.w	r2, r3, sl
 8004bf0:	eba3 0901 	sub.w	r9, r3, r1
 8004bf4:	4591      	cmp	r9, r2
 8004bf6:	bfa8      	it	ge
 8004bf8:	4691      	movge	r9, r2
 8004bfa:	f1b9 0f00 	cmp.w	r9, #0
 8004bfe:	dc33      	bgt.n	8004c68 <_printf_float+0x3b8>
 8004c00:	f04f 0800 	mov.w	r8, #0
 8004c04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c08:	f104 0a1a 	add.w	sl, r4, #26
 8004c0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c10:	1a9b      	subs	r3, r3, r2
 8004c12:	eba3 0309 	sub.w	r3, r3, r9
 8004c16:	4598      	cmp	r8, r3
 8004c18:	f6bf af74 	bge.w	8004b04 <_printf_float+0x254>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	4652      	mov	r2, sl
 8004c20:	4631      	mov	r1, r6
 8004c22:	4628      	mov	r0, r5
 8004c24:	47b8      	blx	r7
 8004c26:	3001      	adds	r0, #1
 8004c28:	f43f aea3 	beq.w	8004972 <_printf_float+0xc2>
 8004c2c:	f108 0801 	add.w	r8, r8, #1
 8004c30:	e7ec      	b.n	8004c0c <_printf_float+0x35c>
 8004c32:	4613      	mov	r3, r2
 8004c34:	4631      	mov	r1, r6
 8004c36:	4642      	mov	r2, r8
 8004c38:	4628      	mov	r0, r5
 8004c3a:	47b8      	blx	r7
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	d1bf      	bne.n	8004bc0 <_printf_float+0x310>
 8004c40:	e697      	b.n	8004972 <_printf_float+0xc2>
 8004c42:	2301      	movs	r3, #1
 8004c44:	9a06      	ldr	r2, [sp, #24]
 8004c46:	4631      	mov	r1, r6
 8004c48:	4628      	mov	r0, r5
 8004c4a:	47b8      	blx	r7
 8004c4c:	3001      	adds	r0, #1
 8004c4e:	f43f ae90 	beq.w	8004972 <_printf_float+0xc2>
 8004c52:	f10b 0b01 	add.w	fp, fp, #1
 8004c56:	e7ba      	b.n	8004bce <_printf_float+0x31e>
 8004c58:	9b05      	ldr	r3, [sp, #20]
 8004c5a:	9a04      	ldr	r2, [sp, #16]
 8004c5c:	4631      	mov	r1, r6
 8004c5e:	4628      	mov	r0, r5
 8004c60:	47b8      	blx	r7
 8004c62:	3001      	adds	r0, #1
 8004c64:	d1c0      	bne.n	8004be8 <_printf_float+0x338>
 8004c66:	e684      	b.n	8004972 <_printf_float+0xc2>
 8004c68:	464b      	mov	r3, r9
 8004c6a:	eb08 020a 	add.w	r2, r8, sl
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	d1c3      	bne.n	8004c00 <_printf_float+0x350>
 8004c78:	e67b      	b.n	8004972 <_printf_float+0xc2>
 8004c7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c7c:	2a01      	cmp	r2, #1
 8004c7e:	dc01      	bgt.n	8004c84 <_printf_float+0x3d4>
 8004c80:	07db      	lsls	r3, r3, #31
 8004c82:	d537      	bpl.n	8004cf4 <_printf_float+0x444>
 8004c84:	2301      	movs	r3, #1
 8004c86:	4642      	mov	r2, r8
 8004c88:	4631      	mov	r1, r6
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	47b8      	blx	r7
 8004c8e:	3001      	adds	r0, #1
 8004c90:	f43f ae6f 	beq.w	8004972 <_printf_float+0xc2>
 8004c94:	9b05      	ldr	r3, [sp, #20]
 8004c96:	9a04      	ldr	r2, [sp, #16]
 8004c98:	4631      	mov	r1, r6
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	47b8      	blx	r7
 8004c9e:	3001      	adds	r0, #1
 8004ca0:	f43f ae67 	beq.w	8004972 <_printf_float+0xc2>
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004cac:	f7fb ff08 	bl	8000ac0 <__aeabi_dcmpeq>
 8004cb0:	b158      	cbz	r0, 8004cca <_printf_float+0x41a>
 8004cb2:	f04f 0800 	mov.w	r8, #0
 8004cb6:	f104 0a1a 	add.w	sl, r4, #26
 8004cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	4598      	cmp	r8, r3
 8004cc0:	db0d      	blt.n	8004cde <_printf_float+0x42e>
 8004cc2:	464b      	mov	r3, r9
 8004cc4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004cc8:	e6eb      	b.n	8004aa2 <_printf_float+0x1f2>
 8004cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ccc:	f108 0201 	add.w	r2, r8, #1
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d1f2      	bne.n	8004cc2 <_printf_float+0x412>
 8004cdc:	e649      	b.n	8004972 <_printf_float+0xc2>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	4652      	mov	r2, sl
 8004ce2:	4631      	mov	r1, r6
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	47b8      	blx	r7
 8004ce8:	3001      	adds	r0, #1
 8004cea:	f43f ae42 	beq.w	8004972 <_printf_float+0xc2>
 8004cee:	f108 0801 	add.w	r8, r8, #1
 8004cf2:	e7e2      	b.n	8004cba <_printf_float+0x40a>
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	4642      	mov	r2, r8
 8004cf8:	e7eb      	b.n	8004cd2 <_printf_float+0x422>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	464a      	mov	r2, r9
 8004cfe:	4631      	mov	r1, r6
 8004d00:	4628      	mov	r0, r5
 8004d02:	47b8      	blx	r7
 8004d04:	3001      	adds	r0, #1
 8004d06:	f43f ae34 	beq.w	8004972 <_printf_float+0xc2>
 8004d0a:	f108 0801 	add.w	r8, r8, #1
 8004d0e:	e700      	b.n	8004b12 <_printf_float+0x262>
 8004d10:	4642      	mov	r2, r8
 8004d12:	464b      	mov	r3, r9
 8004d14:	4640      	mov	r0, r8
 8004d16:	4649      	mov	r1, r9
 8004d18:	f7fb ff04 	bl	8000b24 <__aeabi_dcmpun>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	f43f ae2d 	beq.w	800497c <_printf_float+0xcc>
 8004d22:	4b01      	ldr	r3, [pc, #4]	; (8004d28 <_printf_float+0x478>)
 8004d24:	4a01      	ldr	r2, [pc, #4]	; (8004d2c <_printf_float+0x47c>)
 8004d26:	e60e      	b.n	8004946 <_printf_float+0x96>
 8004d28:	080083d6 	.word	0x080083d6
 8004d2c:	080083da 	.word	0x080083da

08004d30 <_printf_common>:
 8004d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d34:	4691      	mov	r9, r2
 8004d36:	461f      	mov	r7, r3
 8004d38:	688a      	ldr	r2, [r1, #8]
 8004d3a:	690b      	ldr	r3, [r1, #16]
 8004d3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d40:	4293      	cmp	r3, r2
 8004d42:	bfb8      	it	lt
 8004d44:	4613      	movlt	r3, r2
 8004d46:	f8c9 3000 	str.w	r3, [r9]
 8004d4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d4e:	4606      	mov	r6, r0
 8004d50:	460c      	mov	r4, r1
 8004d52:	b112      	cbz	r2, 8004d5a <_printf_common+0x2a>
 8004d54:	3301      	adds	r3, #1
 8004d56:	f8c9 3000 	str.w	r3, [r9]
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	0699      	lsls	r1, r3, #26
 8004d5e:	bf42      	ittt	mi
 8004d60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d64:	3302      	addmi	r3, #2
 8004d66:	f8c9 3000 	strmi.w	r3, [r9]
 8004d6a:	6825      	ldr	r5, [r4, #0]
 8004d6c:	f015 0506 	ands.w	r5, r5, #6
 8004d70:	d107      	bne.n	8004d82 <_printf_common+0x52>
 8004d72:	f104 0a19 	add.w	sl, r4, #25
 8004d76:	68e3      	ldr	r3, [r4, #12]
 8004d78:	f8d9 2000 	ldr.w	r2, [r9]
 8004d7c:	1a9b      	subs	r3, r3, r2
 8004d7e:	429d      	cmp	r5, r3
 8004d80:	db29      	blt.n	8004dd6 <_printf_common+0xa6>
 8004d82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	3300      	adds	r3, #0
 8004d8a:	bf18      	it	ne
 8004d8c:	2301      	movne	r3, #1
 8004d8e:	0692      	lsls	r2, r2, #26
 8004d90:	d42e      	bmi.n	8004df0 <_printf_common+0xc0>
 8004d92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d96:	4639      	mov	r1, r7
 8004d98:	4630      	mov	r0, r6
 8004d9a:	47c0      	blx	r8
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	d021      	beq.n	8004de4 <_printf_common+0xb4>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	68e5      	ldr	r5, [r4, #12]
 8004da4:	f8d9 2000 	ldr.w	r2, [r9]
 8004da8:	f003 0306 	and.w	r3, r3, #6
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	bf08      	it	eq
 8004db0:	1aad      	subeq	r5, r5, r2
 8004db2:	68a3      	ldr	r3, [r4, #8]
 8004db4:	6922      	ldr	r2, [r4, #16]
 8004db6:	bf0c      	ite	eq
 8004db8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004dbc:	2500      	movne	r5, #0
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	bfc4      	itt	gt
 8004dc2:	1a9b      	subgt	r3, r3, r2
 8004dc4:	18ed      	addgt	r5, r5, r3
 8004dc6:	f04f 0900 	mov.w	r9, #0
 8004dca:	341a      	adds	r4, #26
 8004dcc:	454d      	cmp	r5, r9
 8004dce:	d11b      	bne.n	8004e08 <_printf_common+0xd8>
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	4652      	mov	r2, sl
 8004dda:	4639      	mov	r1, r7
 8004ddc:	4630      	mov	r0, r6
 8004dde:	47c0      	blx	r8
 8004de0:	3001      	adds	r0, #1
 8004de2:	d103      	bne.n	8004dec <_printf_common+0xbc>
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295
 8004de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dec:	3501      	adds	r5, #1
 8004dee:	e7c2      	b.n	8004d76 <_printf_common+0x46>
 8004df0:	18e1      	adds	r1, r4, r3
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	2030      	movs	r0, #48	; 0x30
 8004df6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dfa:	4422      	add	r2, r4
 8004dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e04:	3302      	adds	r3, #2
 8004e06:	e7c4      	b.n	8004d92 <_printf_common+0x62>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	4622      	mov	r2, r4
 8004e0c:	4639      	mov	r1, r7
 8004e0e:	4630      	mov	r0, r6
 8004e10:	47c0      	blx	r8
 8004e12:	3001      	adds	r0, #1
 8004e14:	d0e6      	beq.n	8004de4 <_printf_common+0xb4>
 8004e16:	f109 0901 	add.w	r9, r9, #1
 8004e1a:	e7d7      	b.n	8004dcc <_printf_common+0x9c>

08004e1c <_printf_i>:
 8004e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e20:	4617      	mov	r7, r2
 8004e22:	7e0a      	ldrb	r2, [r1, #24]
 8004e24:	b085      	sub	sp, #20
 8004e26:	2a6e      	cmp	r2, #110	; 0x6e
 8004e28:	4698      	mov	r8, r3
 8004e2a:	4606      	mov	r6, r0
 8004e2c:	460c      	mov	r4, r1
 8004e2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e30:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004e34:	f000 80bc 	beq.w	8004fb0 <_printf_i+0x194>
 8004e38:	d81a      	bhi.n	8004e70 <_printf_i+0x54>
 8004e3a:	2a63      	cmp	r2, #99	; 0x63
 8004e3c:	d02e      	beq.n	8004e9c <_printf_i+0x80>
 8004e3e:	d80a      	bhi.n	8004e56 <_printf_i+0x3a>
 8004e40:	2a00      	cmp	r2, #0
 8004e42:	f000 80c8 	beq.w	8004fd6 <_printf_i+0x1ba>
 8004e46:	2a58      	cmp	r2, #88	; 0x58
 8004e48:	f000 808a 	beq.w	8004f60 <_printf_i+0x144>
 8004e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e50:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004e54:	e02a      	b.n	8004eac <_printf_i+0x90>
 8004e56:	2a64      	cmp	r2, #100	; 0x64
 8004e58:	d001      	beq.n	8004e5e <_printf_i+0x42>
 8004e5a:	2a69      	cmp	r2, #105	; 0x69
 8004e5c:	d1f6      	bne.n	8004e4c <_printf_i+0x30>
 8004e5e:	6821      	ldr	r1, [r4, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004e66:	d023      	beq.n	8004eb0 <_printf_i+0x94>
 8004e68:	1d11      	adds	r1, r2, #4
 8004e6a:	6019      	str	r1, [r3, #0]
 8004e6c:	6813      	ldr	r3, [r2, #0]
 8004e6e:	e027      	b.n	8004ec0 <_printf_i+0xa4>
 8004e70:	2a73      	cmp	r2, #115	; 0x73
 8004e72:	f000 80b4 	beq.w	8004fde <_printf_i+0x1c2>
 8004e76:	d808      	bhi.n	8004e8a <_printf_i+0x6e>
 8004e78:	2a6f      	cmp	r2, #111	; 0x6f
 8004e7a:	d02a      	beq.n	8004ed2 <_printf_i+0xb6>
 8004e7c:	2a70      	cmp	r2, #112	; 0x70
 8004e7e:	d1e5      	bne.n	8004e4c <_printf_i+0x30>
 8004e80:	680a      	ldr	r2, [r1, #0]
 8004e82:	f042 0220 	orr.w	r2, r2, #32
 8004e86:	600a      	str	r2, [r1, #0]
 8004e88:	e003      	b.n	8004e92 <_printf_i+0x76>
 8004e8a:	2a75      	cmp	r2, #117	; 0x75
 8004e8c:	d021      	beq.n	8004ed2 <_printf_i+0xb6>
 8004e8e:	2a78      	cmp	r2, #120	; 0x78
 8004e90:	d1dc      	bne.n	8004e4c <_printf_i+0x30>
 8004e92:	2278      	movs	r2, #120	; 0x78
 8004e94:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004e98:	496e      	ldr	r1, [pc, #440]	; (8005054 <_printf_i+0x238>)
 8004e9a:	e064      	b.n	8004f66 <_printf_i+0x14a>
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004ea2:	1d11      	adds	r1, r2, #4
 8004ea4:	6019      	str	r1, [r3, #0]
 8004ea6:	6813      	ldr	r3, [r2, #0]
 8004ea8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eac:	2301      	movs	r3, #1
 8004eae:	e0a3      	b.n	8004ff8 <_printf_i+0x1dc>
 8004eb0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004eb4:	f102 0104 	add.w	r1, r2, #4
 8004eb8:	6019      	str	r1, [r3, #0]
 8004eba:	d0d7      	beq.n	8004e6c <_printf_i+0x50>
 8004ebc:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	da03      	bge.n	8004ecc <_printf_i+0xb0>
 8004ec4:	222d      	movs	r2, #45	; 0x2d
 8004ec6:	425b      	negs	r3, r3
 8004ec8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ecc:	4962      	ldr	r1, [pc, #392]	; (8005058 <_printf_i+0x23c>)
 8004ece:	220a      	movs	r2, #10
 8004ed0:	e017      	b.n	8004f02 <_printf_i+0xe6>
 8004ed2:	6820      	ldr	r0, [r4, #0]
 8004ed4:	6819      	ldr	r1, [r3, #0]
 8004ed6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004eda:	d003      	beq.n	8004ee4 <_printf_i+0xc8>
 8004edc:	1d08      	adds	r0, r1, #4
 8004ede:	6018      	str	r0, [r3, #0]
 8004ee0:	680b      	ldr	r3, [r1, #0]
 8004ee2:	e006      	b.n	8004ef2 <_printf_i+0xd6>
 8004ee4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ee8:	f101 0004 	add.w	r0, r1, #4
 8004eec:	6018      	str	r0, [r3, #0]
 8004eee:	d0f7      	beq.n	8004ee0 <_printf_i+0xc4>
 8004ef0:	880b      	ldrh	r3, [r1, #0]
 8004ef2:	4959      	ldr	r1, [pc, #356]	; (8005058 <_printf_i+0x23c>)
 8004ef4:	2a6f      	cmp	r2, #111	; 0x6f
 8004ef6:	bf14      	ite	ne
 8004ef8:	220a      	movne	r2, #10
 8004efa:	2208      	moveq	r2, #8
 8004efc:	2000      	movs	r0, #0
 8004efe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004f02:	6865      	ldr	r5, [r4, #4]
 8004f04:	60a5      	str	r5, [r4, #8]
 8004f06:	2d00      	cmp	r5, #0
 8004f08:	f2c0 809c 	blt.w	8005044 <_printf_i+0x228>
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	f020 0004 	bic.w	r0, r0, #4
 8004f12:	6020      	str	r0, [r4, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d13f      	bne.n	8004f98 <_printf_i+0x17c>
 8004f18:	2d00      	cmp	r5, #0
 8004f1a:	f040 8095 	bne.w	8005048 <_printf_i+0x22c>
 8004f1e:	4675      	mov	r5, lr
 8004f20:	2a08      	cmp	r2, #8
 8004f22:	d10b      	bne.n	8004f3c <_printf_i+0x120>
 8004f24:	6823      	ldr	r3, [r4, #0]
 8004f26:	07da      	lsls	r2, r3, #31
 8004f28:	d508      	bpl.n	8004f3c <_printf_i+0x120>
 8004f2a:	6923      	ldr	r3, [r4, #16]
 8004f2c:	6862      	ldr	r2, [r4, #4]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	bfde      	ittt	le
 8004f32:	2330      	movle	r3, #48	; 0x30
 8004f34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f3c:	ebae 0305 	sub.w	r3, lr, r5
 8004f40:	6123      	str	r3, [r4, #16]
 8004f42:	f8cd 8000 	str.w	r8, [sp]
 8004f46:	463b      	mov	r3, r7
 8004f48:	aa03      	add	r2, sp, #12
 8004f4a:	4621      	mov	r1, r4
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	f7ff feef 	bl	8004d30 <_printf_common>
 8004f52:	3001      	adds	r0, #1
 8004f54:	d155      	bne.n	8005002 <_printf_i+0x1e6>
 8004f56:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5a:	b005      	add	sp, #20
 8004f5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f60:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004f64:	493c      	ldr	r1, [pc, #240]	; (8005058 <_printf_i+0x23c>)
 8004f66:	6822      	ldr	r2, [r4, #0]
 8004f68:	6818      	ldr	r0, [r3, #0]
 8004f6a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004f6e:	f100 0504 	add.w	r5, r0, #4
 8004f72:	601d      	str	r5, [r3, #0]
 8004f74:	d001      	beq.n	8004f7a <_printf_i+0x15e>
 8004f76:	6803      	ldr	r3, [r0, #0]
 8004f78:	e002      	b.n	8004f80 <_printf_i+0x164>
 8004f7a:	0655      	lsls	r5, r2, #25
 8004f7c:	d5fb      	bpl.n	8004f76 <_printf_i+0x15a>
 8004f7e:	8803      	ldrh	r3, [r0, #0]
 8004f80:	07d0      	lsls	r0, r2, #31
 8004f82:	bf44      	itt	mi
 8004f84:	f042 0220 	orrmi.w	r2, r2, #32
 8004f88:	6022      	strmi	r2, [r4, #0]
 8004f8a:	b91b      	cbnz	r3, 8004f94 <_printf_i+0x178>
 8004f8c:	6822      	ldr	r2, [r4, #0]
 8004f8e:	f022 0220 	bic.w	r2, r2, #32
 8004f92:	6022      	str	r2, [r4, #0]
 8004f94:	2210      	movs	r2, #16
 8004f96:	e7b1      	b.n	8004efc <_printf_i+0xe0>
 8004f98:	4675      	mov	r5, lr
 8004f9a:	fbb3 f0f2 	udiv	r0, r3, r2
 8004f9e:	fb02 3310 	mls	r3, r2, r0, r3
 8004fa2:	5ccb      	ldrb	r3, [r1, r3]
 8004fa4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2800      	cmp	r0, #0
 8004fac:	d1f5      	bne.n	8004f9a <_printf_i+0x17e>
 8004fae:	e7b7      	b.n	8004f20 <_printf_i+0x104>
 8004fb0:	6808      	ldr	r0, [r1, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	6949      	ldr	r1, [r1, #20]
 8004fb6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004fba:	d004      	beq.n	8004fc6 <_printf_i+0x1aa>
 8004fbc:	1d10      	adds	r0, r2, #4
 8004fbe:	6018      	str	r0, [r3, #0]
 8004fc0:	6813      	ldr	r3, [r2, #0]
 8004fc2:	6019      	str	r1, [r3, #0]
 8004fc4:	e007      	b.n	8004fd6 <_printf_i+0x1ba>
 8004fc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004fca:	f102 0004 	add.w	r0, r2, #4
 8004fce:	6018      	str	r0, [r3, #0]
 8004fd0:	6813      	ldr	r3, [r2, #0]
 8004fd2:	d0f6      	beq.n	8004fc2 <_printf_i+0x1a6>
 8004fd4:	8019      	strh	r1, [r3, #0]
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	6123      	str	r3, [r4, #16]
 8004fda:	4675      	mov	r5, lr
 8004fdc:	e7b1      	b.n	8004f42 <_printf_i+0x126>
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	1d11      	adds	r1, r2, #4
 8004fe2:	6019      	str	r1, [r3, #0]
 8004fe4:	6815      	ldr	r5, [r2, #0]
 8004fe6:	6862      	ldr	r2, [r4, #4]
 8004fe8:	2100      	movs	r1, #0
 8004fea:	4628      	mov	r0, r5
 8004fec:	f7fb f8f8 	bl	80001e0 <memchr>
 8004ff0:	b108      	cbz	r0, 8004ff6 <_printf_i+0x1da>
 8004ff2:	1b40      	subs	r0, r0, r5
 8004ff4:	6060      	str	r0, [r4, #4]
 8004ff6:	6863      	ldr	r3, [r4, #4]
 8004ff8:	6123      	str	r3, [r4, #16]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005000:	e79f      	b.n	8004f42 <_printf_i+0x126>
 8005002:	6923      	ldr	r3, [r4, #16]
 8005004:	462a      	mov	r2, r5
 8005006:	4639      	mov	r1, r7
 8005008:	4630      	mov	r0, r6
 800500a:	47c0      	blx	r8
 800500c:	3001      	adds	r0, #1
 800500e:	d0a2      	beq.n	8004f56 <_printf_i+0x13a>
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	079b      	lsls	r3, r3, #30
 8005014:	d507      	bpl.n	8005026 <_printf_i+0x20a>
 8005016:	2500      	movs	r5, #0
 8005018:	f104 0919 	add.w	r9, r4, #25
 800501c:	68e3      	ldr	r3, [r4, #12]
 800501e:	9a03      	ldr	r2, [sp, #12]
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	429d      	cmp	r5, r3
 8005024:	db05      	blt.n	8005032 <_printf_i+0x216>
 8005026:	68e0      	ldr	r0, [r4, #12]
 8005028:	9b03      	ldr	r3, [sp, #12]
 800502a:	4298      	cmp	r0, r3
 800502c:	bfb8      	it	lt
 800502e:	4618      	movlt	r0, r3
 8005030:	e793      	b.n	8004f5a <_printf_i+0x13e>
 8005032:	2301      	movs	r3, #1
 8005034:	464a      	mov	r2, r9
 8005036:	4639      	mov	r1, r7
 8005038:	4630      	mov	r0, r6
 800503a:	47c0      	blx	r8
 800503c:	3001      	adds	r0, #1
 800503e:	d08a      	beq.n	8004f56 <_printf_i+0x13a>
 8005040:	3501      	adds	r5, #1
 8005042:	e7eb      	b.n	800501c <_printf_i+0x200>
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1a7      	bne.n	8004f98 <_printf_i+0x17c>
 8005048:	780b      	ldrb	r3, [r1, #0]
 800504a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800504e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005052:	e765      	b.n	8004f20 <_printf_i+0x104>
 8005054:	080083f1 	.word	0x080083f1
 8005058:	080083e0 	.word	0x080083e0

0800505c <iprintf>:
 800505c:	b40f      	push	{r0, r1, r2, r3}
 800505e:	4b0a      	ldr	r3, [pc, #40]	; (8005088 <iprintf+0x2c>)
 8005060:	b513      	push	{r0, r1, r4, lr}
 8005062:	681c      	ldr	r4, [r3, #0]
 8005064:	b124      	cbz	r4, 8005070 <iprintf+0x14>
 8005066:	69a3      	ldr	r3, [r4, #24]
 8005068:	b913      	cbnz	r3, 8005070 <iprintf+0x14>
 800506a:	4620      	mov	r0, r4
 800506c:	f001 fcda 	bl	8006a24 <__sinit>
 8005070:	ab05      	add	r3, sp, #20
 8005072:	9a04      	ldr	r2, [sp, #16]
 8005074:	68a1      	ldr	r1, [r4, #8]
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	4620      	mov	r0, r4
 800507a:	f002 fd81 	bl	8007b80 <_vfiprintf_r>
 800507e:	b002      	add	sp, #8
 8005080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005084:	b004      	add	sp, #16
 8005086:	4770      	bx	lr
 8005088:	2000000c 	.word	0x2000000c

0800508c <strncat>:
 800508c:	b530      	push	{r4, r5, lr}
 800508e:	4603      	mov	r3, r0
 8005090:	781c      	ldrb	r4, [r3, #0]
 8005092:	1c5d      	adds	r5, r3, #1
 8005094:	b944      	cbnz	r4, 80050a8 <strncat+0x1c>
 8005096:	f112 32ff 	adds.w	r2, r2, #4294967295
 800509a:	d304      	bcc.n	80050a6 <strncat+0x1a>
 800509c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050a0:	f803 4b01 	strb.w	r4, [r3], #1
 80050a4:	b914      	cbnz	r4, 80050ac <strncat+0x20>
 80050a6:	bd30      	pop	{r4, r5, pc}
 80050a8:	462b      	mov	r3, r5
 80050aa:	e7f1      	b.n	8005090 <strncat+0x4>
 80050ac:	2a00      	cmp	r2, #0
 80050ae:	d1f2      	bne.n	8005096 <strncat+0xa>
 80050b0:	701a      	strb	r2, [r3, #0]
 80050b2:	e7f0      	b.n	8005096 <strncat+0xa>

080050b4 <sulp>:
 80050b4:	b570      	push	{r4, r5, r6, lr}
 80050b6:	4604      	mov	r4, r0
 80050b8:	460d      	mov	r5, r1
 80050ba:	ec45 4b10 	vmov	d0, r4, r5
 80050be:	4616      	mov	r6, r2
 80050c0:	f002 fb4e 	bl	8007760 <__ulp>
 80050c4:	ec51 0b10 	vmov	r0, r1, d0
 80050c8:	b17e      	cbz	r6, 80050ea <sulp+0x36>
 80050ca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80050ce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	dd09      	ble.n	80050ea <sulp+0x36>
 80050d6:	051b      	lsls	r3, r3, #20
 80050d8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80050dc:	2400      	movs	r4, #0
 80050de:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80050e2:	4622      	mov	r2, r4
 80050e4:	462b      	mov	r3, r5
 80050e6:	f7fb fa83 	bl	80005f0 <__aeabi_dmul>
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
 80050ec:	0000      	movs	r0, r0
	...

080050f0 <_strtod_l>:
 80050f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f4:	b09f      	sub	sp, #124	; 0x7c
 80050f6:	4698      	mov	r8, r3
 80050f8:	9004      	str	r0, [sp, #16]
 80050fa:	2300      	movs	r3, #0
 80050fc:	4640      	mov	r0, r8
 80050fe:	460c      	mov	r4, r1
 8005100:	9215      	str	r2, [sp, #84]	; 0x54
 8005102:	931a      	str	r3, [sp, #104]	; 0x68
 8005104:	f002 f835 	bl	8007172 <__localeconv_l>
 8005108:	4607      	mov	r7, r0
 800510a:	6800      	ldr	r0, [r0, #0]
 800510c:	f7fb f860 	bl	80001d0 <strlen>
 8005110:	f04f 0a00 	mov.w	sl, #0
 8005114:	4605      	mov	r5, r0
 8005116:	f04f 0b00 	mov.w	fp, #0
 800511a:	9419      	str	r4, [sp, #100]	; 0x64
 800511c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800511e:	781a      	ldrb	r2, [r3, #0]
 8005120:	2a0d      	cmp	r2, #13
 8005122:	d833      	bhi.n	800518c <_strtod_l+0x9c>
 8005124:	2a09      	cmp	r2, #9
 8005126:	d237      	bcs.n	8005198 <_strtod_l+0xa8>
 8005128:	2a00      	cmp	r2, #0
 800512a:	d03f      	beq.n	80051ac <_strtod_l+0xbc>
 800512c:	2300      	movs	r3, #0
 800512e:	9309      	str	r3, [sp, #36]	; 0x24
 8005130:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005132:	7833      	ldrb	r3, [r6, #0]
 8005134:	2b30      	cmp	r3, #48	; 0x30
 8005136:	f040 8103 	bne.w	8005340 <_strtod_l+0x250>
 800513a:	7873      	ldrb	r3, [r6, #1]
 800513c:	2b58      	cmp	r3, #88	; 0x58
 800513e:	d001      	beq.n	8005144 <_strtod_l+0x54>
 8005140:	2b78      	cmp	r3, #120	; 0x78
 8005142:	d16b      	bne.n	800521c <_strtod_l+0x12c>
 8005144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005146:	9301      	str	r3, [sp, #4]
 8005148:	ab1a      	add	r3, sp, #104	; 0x68
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	f8cd 8008 	str.w	r8, [sp, #8]
 8005150:	ab1b      	add	r3, sp, #108	; 0x6c
 8005152:	4aad      	ldr	r2, [pc, #692]	; (8005408 <_strtod_l+0x318>)
 8005154:	9804      	ldr	r0, [sp, #16]
 8005156:	a919      	add	r1, sp, #100	; 0x64
 8005158:	f001 fd38 	bl	8006bcc <__gethex>
 800515c:	f010 0407 	ands.w	r4, r0, #7
 8005160:	4605      	mov	r5, r0
 8005162:	d005      	beq.n	8005170 <_strtod_l+0x80>
 8005164:	2c06      	cmp	r4, #6
 8005166:	d12b      	bne.n	80051c0 <_strtod_l+0xd0>
 8005168:	3601      	adds	r6, #1
 800516a:	2300      	movs	r3, #0
 800516c:	9619      	str	r6, [sp, #100]	; 0x64
 800516e:	9309      	str	r3, [sp, #36]	; 0x24
 8005170:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005172:	2b00      	cmp	r3, #0
 8005174:	f040 8590 	bne.w	8005c98 <_strtod_l+0xba8>
 8005178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800517a:	b1e3      	cbz	r3, 80051b6 <_strtod_l+0xc6>
 800517c:	4652      	mov	r2, sl
 800517e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005182:	ec43 2b10 	vmov	d0, r2, r3
 8005186:	b01f      	add	sp, #124	; 0x7c
 8005188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800518c:	2a2b      	cmp	r2, #43	; 0x2b
 800518e:	d006      	beq.n	800519e <_strtod_l+0xae>
 8005190:	2a2d      	cmp	r2, #45	; 0x2d
 8005192:	d013      	beq.n	80051bc <_strtod_l+0xcc>
 8005194:	2a20      	cmp	r2, #32
 8005196:	d1c9      	bne.n	800512c <_strtod_l+0x3c>
 8005198:	3301      	adds	r3, #1
 800519a:	9319      	str	r3, [sp, #100]	; 0x64
 800519c:	e7be      	b.n	800511c <_strtod_l+0x2c>
 800519e:	2200      	movs	r2, #0
 80051a0:	9209      	str	r2, [sp, #36]	; 0x24
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	9219      	str	r2, [sp, #100]	; 0x64
 80051a6:	785b      	ldrb	r3, [r3, #1]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1c1      	bne.n	8005130 <_strtod_l+0x40>
 80051ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80051ae:	9419      	str	r4, [sp, #100]	; 0x64
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f040 856f 	bne.w	8005c94 <_strtod_l+0xba4>
 80051b6:	4652      	mov	r2, sl
 80051b8:	465b      	mov	r3, fp
 80051ba:	e7e2      	b.n	8005182 <_strtod_l+0x92>
 80051bc:	2201      	movs	r2, #1
 80051be:	e7ef      	b.n	80051a0 <_strtod_l+0xb0>
 80051c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80051c2:	b13a      	cbz	r2, 80051d4 <_strtod_l+0xe4>
 80051c4:	2135      	movs	r1, #53	; 0x35
 80051c6:	a81c      	add	r0, sp, #112	; 0x70
 80051c8:	f002 fbbb 	bl	8007942 <__copybits>
 80051cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80051ce:	9804      	ldr	r0, [sp, #16]
 80051d0:	f002 f839 	bl	8007246 <_Bfree>
 80051d4:	3c01      	subs	r4, #1
 80051d6:	2c04      	cmp	r4, #4
 80051d8:	d808      	bhi.n	80051ec <_strtod_l+0xfc>
 80051da:	e8df f004 	tbb	[pc, r4]
 80051de:	030c      	.short	0x030c
 80051e0:	1a17      	.short	0x1a17
 80051e2:	0c          	.byte	0x0c
 80051e3:	00          	.byte	0x00
 80051e4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80051e8:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80051ec:	0729      	lsls	r1, r5, #28
 80051ee:	d5bf      	bpl.n	8005170 <_strtod_l+0x80>
 80051f0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80051f4:	e7bc      	b.n	8005170 <_strtod_l+0x80>
 80051f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80051f8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80051fa:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80051fe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005202:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005206:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800520a:	e7ef      	b.n	80051ec <_strtod_l+0xfc>
 800520c:	f8df b204 	ldr.w	fp, [pc, #516]	; 8005414 <_strtod_l+0x324>
 8005210:	e7ec      	b.n	80051ec <_strtod_l+0xfc>
 8005212:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005216:	f04f 3aff 	mov.w	sl, #4294967295
 800521a:	e7e7      	b.n	80051ec <_strtod_l+0xfc>
 800521c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800521e:	1c5a      	adds	r2, r3, #1
 8005220:	9219      	str	r2, [sp, #100]	; 0x64
 8005222:	785b      	ldrb	r3, [r3, #1]
 8005224:	2b30      	cmp	r3, #48	; 0x30
 8005226:	d0f9      	beq.n	800521c <_strtod_l+0x12c>
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0a1      	beq.n	8005170 <_strtod_l+0x80>
 800522c:	2301      	movs	r3, #1
 800522e:	f04f 0900 	mov.w	r9, #0
 8005232:	9308      	str	r3, [sp, #32]
 8005234:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005236:	930a      	str	r3, [sp, #40]	; 0x28
 8005238:	f8cd 901c 	str.w	r9, [sp, #28]
 800523c:	f8cd 9018 	str.w	r9, [sp, #24]
 8005240:	220a      	movs	r2, #10
 8005242:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005244:	7806      	ldrb	r6, [r0, #0]
 8005246:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800524a:	b2d9      	uxtb	r1, r3
 800524c:	2909      	cmp	r1, #9
 800524e:	d979      	bls.n	8005344 <_strtod_l+0x254>
 8005250:	462a      	mov	r2, r5
 8005252:	6839      	ldr	r1, [r7, #0]
 8005254:	f002 fdfd 	bl	8007e52 <strncmp>
 8005258:	2800      	cmp	r0, #0
 800525a:	f000 8082 	beq.w	8005362 <_strtod_l+0x272>
 800525e:	2000      	movs	r0, #0
 8005260:	9d06      	ldr	r5, [sp, #24]
 8005262:	4633      	mov	r3, r6
 8005264:	4602      	mov	r2, r0
 8005266:	4601      	mov	r1, r0
 8005268:	2b65      	cmp	r3, #101	; 0x65
 800526a:	d002      	beq.n	8005272 <_strtod_l+0x182>
 800526c:	2b45      	cmp	r3, #69	; 0x45
 800526e:	f040 80e8 	bne.w	8005442 <_strtod_l+0x352>
 8005272:	b925      	cbnz	r5, 800527e <_strtod_l+0x18e>
 8005274:	b910      	cbnz	r0, 800527c <_strtod_l+0x18c>
 8005276:	9b08      	ldr	r3, [sp, #32]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d097      	beq.n	80051ac <_strtod_l+0xbc>
 800527c:	2500      	movs	r5, #0
 800527e:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8005280:	1c63      	adds	r3, r4, #1
 8005282:	9319      	str	r3, [sp, #100]	; 0x64
 8005284:	7863      	ldrb	r3, [r4, #1]
 8005286:	2b2b      	cmp	r3, #43	; 0x2b
 8005288:	f000 80c8 	beq.w	800541c <_strtod_l+0x32c>
 800528c:	2b2d      	cmp	r3, #45	; 0x2d
 800528e:	f000 80cb 	beq.w	8005428 <_strtod_l+0x338>
 8005292:	2600      	movs	r6, #0
 8005294:	9605      	str	r6, [sp, #20]
 8005296:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800529a:	2e09      	cmp	r6, #9
 800529c:	f200 80d0 	bhi.w	8005440 <_strtod_l+0x350>
 80052a0:	2b30      	cmp	r3, #48	; 0x30
 80052a2:	f000 80c3 	beq.w	800542c <_strtod_l+0x33c>
 80052a6:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 80052aa:	2e08      	cmp	r6, #8
 80052ac:	f200 80c9 	bhi.w	8005442 <_strtod_l+0x352>
 80052b0:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80052b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052b6:	f04f 0c0a 	mov.w	ip, #10
 80052ba:	461f      	mov	r7, r3
 80052bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052be:	1c5e      	adds	r6, r3, #1
 80052c0:	9619      	str	r6, [sp, #100]	; 0x64
 80052c2:	785b      	ldrb	r3, [r3, #1]
 80052c4:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80052c8:	f1b8 0f09 	cmp.w	r8, #9
 80052cc:	f240 80b3 	bls.w	8005436 <_strtod_l+0x346>
 80052d0:	1bf6      	subs	r6, r6, r7
 80052d2:	2e08      	cmp	r6, #8
 80052d4:	f644 681f 	movw	r8, #19999	; 0x4e1f
 80052d8:	dc02      	bgt.n	80052e0 <_strtod_l+0x1f0>
 80052da:	45f0      	cmp	r8, lr
 80052dc:	bfa8      	it	ge
 80052de:	46f0      	movge	r8, lr
 80052e0:	9e05      	ldr	r6, [sp, #20]
 80052e2:	b10e      	cbz	r6, 80052e8 <_strtod_l+0x1f8>
 80052e4:	f1c8 0800 	rsb	r8, r8, #0
 80052e8:	2d00      	cmp	r5, #0
 80052ea:	f040 80d0 	bne.w	800548e <_strtod_l+0x39e>
 80052ee:	2800      	cmp	r0, #0
 80052f0:	f47f af3e 	bne.w	8005170 <_strtod_l+0x80>
 80052f4:	9a08      	ldr	r2, [sp, #32]
 80052f6:	2a00      	cmp	r2, #0
 80052f8:	f47f af3a 	bne.w	8005170 <_strtod_l+0x80>
 80052fc:	2900      	cmp	r1, #0
 80052fe:	f47f af55 	bne.w	80051ac <_strtod_l+0xbc>
 8005302:	2b4e      	cmp	r3, #78	; 0x4e
 8005304:	f000 80a6 	beq.w	8005454 <_strtod_l+0x364>
 8005308:	f300 809e 	bgt.w	8005448 <_strtod_l+0x358>
 800530c:	2b49      	cmp	r3, #73	; 0x49
 800530e:	f47f af4d 	bne.w	80051ac <_strtod_l+0xbc>
 8005312:	493e      	ldr	r1, [pc, #248]	; (800540c <_strtod_l+0x31c>)
 8005314:	a819      	add	r0, sp, #100	; 0x64
 8005316:	f001 fe89 	bl	800702c <__match>
 800531a:	2800      	cmp	r0, #0
 800531c:	f43f af46 	beq.w	80051ac <_strtod_l+0xbc>
 8005320:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005322:	493b      	ldr	r1, [pc, #236]	; (8005410 <_strtod_l+0x320>)
 8005324:	3b01      	subs	r3, #1
 8005326:	a819      	add	r0, sp, #100	; 0x64
 8005328:	9319      	str	r3, [sp, #100]	; 0x64
 800532a:	f001 fe7f 	bl	800702c <__match>
 800532e:	b910      	cbnz	r0, 8005336 <_strtod_l+0x246>
 8005330:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005332:	3301      	adds	r3, #1
 8005334:	9319      	str	r3, [sp, #100]	; 0x64
 8005336:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8005414 <_strtod_l+0x324>
 800533a:	f04f 0a00 	mov.w	sl, #0
 800533e:	e717      	b.n	8005170 <_strtod_l+0x80>
 8005340:	2300      	movs	r3, #0
 8005342:	e774      	b.n	800522e <_strtod_l+0x13e>
 8005344:	9906      	ldr	r1, [sp, #24]
 8005346:	2908      	cmp	r1, #8
 8005348:	bfdd      	ittte	le
 800534a:	9907      	ldrle	r1, [sp, #28]
 800534c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005350:	9307      	strle	r3, [sp, #28]
 8005352:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005356:	9b06      	ldr	r3, [sp, #24]
 8005358:	3001      	adds	r0, #1
 800535a:	3301      	adds	r3, #1
 800535c:	9306      	str	r3, [sp, #24]
 800535e:	9019      	str	r0, [sp, #100]	; 0x64
 8005360:	e76f      	b.n	8005242 <_strtod_l+0x152>
 8005362:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005364:	195a      	adds	r2, r3, r5
 8005366:	9219      	str	r2, [sp, #100]	; 0x64
 8005368:	9a06      	ldr	r2, [sp, #24]
 800536a:	5d5b      	ldrb	r3, [r3, r5]
 800536c:	2a00      	cmp	r2, #0
 800536e:	d148      	bne.n	8005402 <_strtod_l+0x312>
 8005370:	4610      	mov	r0, r2
 8005372:	2b30      	cmp	r3, #48	; 0x30
 8005374:	d02a      	beq.n	80053cc <_strtod_l+0x2dc>
 8005376:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800537a:	2a08      	cmp	r2, #8
 800537c:	f200 8491 	bhi.w	8005ca2 <_strtod_l+0xbb2>
 8005380:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005382:	920a      	str	r2, [sp, #40]	; 0x28
 8005384:	4602      	mov	r2, r0
 8005386:	2000      	movs	r0, #0
 8005388:	4605      	mov	r5, r0
 800538a:	3b30      	subs	r3, #48	; 0x30
 800538c:	f100 0101 	add.w	r1, r0, #1
 8005390:	d011      	beq.n	80053b6 <_strtod_l+0x2c6>
 8005392:	440a      	add	r2, r1
 8005394:	eb00 0c05 	add.w	ip, r0, r5
 8005398:	4629      	mov	r1, r5
 800539a:	260a      	movs	r6, #10
 800539c:	4561      	cmp	r1, ip
 800539e:	d11b      	bne.n	80053d8 <_strtod_l+0x2e8>
 80053a0:	4428      	add	r0, r5
 80053a2:	2808      	cmp	r0, #8
 80053a4:	f100 0501 	add.w	r5, r0, #1
 80053a8:	dc25      	bgt.n	80053f6 <_strtod_l+0x306>
 80053aa:	9807      	ldr	r0, [sp, #28]
 80053ac:	210a      	movs	r1, #10
 80053ae:	fb01 3300 	mla	r3, r1, r0, r3
 80053b2:	9307      	str	r3, [sp, #28]
 80053b4:	2100      	movs	r1, #0
 80053b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053b8:	1c58      	adds	r0, r3, #1
 80053ba:	9019      	str	r0, [sp, #100]	; 0x64
 80053bc:	785b      	ldrb	r3, [r3, #1]
 80053be:	4608      	mov	r0, r1
 80053c0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80053c4:	2909      	cmp	r1, #9
 80053c6:	d9e0      	bls.n	800538a <_strtod_l+0x29a>
 80053c8:	2101      	movs	r1, #1
 80053ca:	e74d      	b.n	8005268 <_strtod_l+0x178>
 80053cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053ce:	1c5a      	adds	r2, r3, #1
 80053d0:	9219      	str	r2, [sp, #100]	; 0x64
 80053d2:	3001      	adds	r0, #1
 80053d4:	785b      	ldrb	r3, [r3, #1]
 80053d6:	e7cc      	b.n	8005372 <_strtod_l+0x282>
 80053d8:	3101      	adds	r1, #1
 80053da:	f101 3eff 	add.w	lr, r1, #4294967295
 80053de:	f1be 0f08 	cmp.w	lr, #8
 80053e2:	dc03      	bgt.n	80053ec <_strtod_l+0x2fc>
 80053e4:	9f07      	ldr	r7, [sp, #28]
 80053e6:	4377      	muls	r7, r6
 80053e8:	9707      	str	r7, [sp, #28]
 80053ea:	e7d7      	b.n	800539c <_strtod_l+0x2ac>
 80053ec:	2910      	cmp	r1, #16
 80053ee:	bfd8      	it	le
 80053f0:	fb06 f909 	mulle.w	r9, r6, r9
 80053f4:	e7d2      	b.n	800539c <_strtod_l+0x2ac>
 80053f6:	2d10      	cmp	r5, #16
 80053f8:	bfdc      	itt	le
 80053fa:	210a      	movle	r1, #10
 80053fc:	fb01 3909 	mlale	r9, r1, r9, r3
 8005400:	e7d8      	b.n	80053b4 <_strtod_l+0x2c4>
 8005402:	4602      	mov	r2, r0
 8005404:	9d06      	ldr	r5, [sp, #24]
 8005406:	e7db      	b.n	80053c0 <_strtod_l+0x2d0>
 8005408:	08008404 	.word	0x08008404
 800540c:	080083d3 	.word	0x080083d3
 8005410:	0800845b 	.word	0x0800845b
 8005414:	7ff00000 	.word	0x7ff00000
 8005418:	2101      	movs	r1, #1
 800541a:	e72b      	b.n	8005274 <_strtod_l+0x184>
 800541c:	2300      	movs	r3, #0
 800541e:	9305      	str	r3, [sp, #20]
 8005420:	1ca3      	adds	r3, r4, #2
 8005422:	9319      	str	r3, [sp, #100]	; 0x64
 8005424:	78a3      	ldrb	r3, [r4, #2]
 8005426:	e736      	b.n	8005296 <_strtod_l+0x1a6>
 8005428:	2301      	movs	r3, #1
 800542a:	e7f8      	b.n	800541e <_strtod_l+0x32e>
 800542c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800542e:	1c5e      	adds	r6, r3, #1
 8005430:	9619      	str	r6, [sp, #100]	; 0x64
 8005432:	785b      	ldrb	r3, [r3, #1]
 8005434:	e734      	b.n	80052a0 <_strtod_l+0x1b0>
 8005436:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800543a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800543e:	e73d      	b.n	80052bc <_strtod_l+0x1cc>
 8005440:	9419      	str	r4, [sp, #100]	; 0x64
 8005442:	f04f 0800 	mov.w	r8, #0
 8005446:	e74f      	b.n	80052e8 <_strtod_l+0x1f8>
 8005448:	2b69      	cmp	r3, #105	; 0x69
 800544a:	f43f af62 	beq.w	8005312 <_strtod_l+0x222>
 800544e:	2b6e      	cmp	r3, #110	; 0x6e
 8005450:	f47f aeac 	bne.w	80051ac <_strtod_l+0xbc>
 8005454:	4988      	ldr	r1, [pc, #544]	; (8005678 <_strtod_l+0x588>)
 8005456:	a819      	add	r0, sp, #100	; 0x64
 8005458:	f001 fde8 	bl	800702c <__match>
 800545c:	2800      	cmp	r0, #0
 800545e:	f43f aea5 	beq.w	80051ac <_strtod_l+0xbc>
 8005462:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	2b28      	cmp	r3, #40	; 0x28
 8005468:	d10e      	bne.n	8005488 <_strtod_l+0x398>
 800546a:	aa1c      	add	r2, sp, #112	; 0x70
 800546c:	4983      	ldr	r1, [pc, #524]	; (800567c <_strtod_l+0x58c>)
 800546e:	a819      	add	r0, sp, #100	; 0x64
 8005470:	f001 fdef 	bl	8007052 <__hexnan>
 8005474:	2805      	cmp	r0, #5
 8005476:	d107      	bne.n	8005488 <_strtod_l+0x398>
 8005478:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800547a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800547e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005482:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005486:	e673      	b.n	8005170 <_strtod_l+0x80>
 8005488:	f8df b200 	ldr.w	fp, [pc, #512]	; 800568c <_strtod_l+0x59c>
 800548c:	e755      	b.n	800533a <_strtod_l+0x24a>
 800548e:	9b06      	ldr	r3, [sp, #24]
 8005490:	9807      	ldr	r0, [sp, #28]
 8005492:	2b00      	cmp	r3, #0
 8005494:	bf08      	it	eq
 8005496:	462b      	moveq	r3, r5
 8005498:	2d10      	cmp	r5, #16
 800549a:	462c      	mov	r4, r5
 800549c:	eba8 0802 	sub.w	r8, r8, r2
 80054a0:	bfa8      	it	ge
 80054a2:	2410      	movge	r4, #16
 80054a4:	9306      	str	r3, [sp, #24]
 80054a6:	f7fb f82d 	bl	8000504 <__aeabi_ui2d>
 80054aa:	2c09      	cmp	r4, #9
 80054ac:	4682      	mov	sl, r0
 80054ae:	468b      	mov	fp, r1
 80054b0:	dd13      	ble.n	80054da <_strtod_l+0x3ea>
 80054b2:	4b73      	ldr	r3, [pc, #460]	; (8005680 <_strtod_l+0x590>)
 80054b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054b8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80054bc:	f7fb f898 	bl	80005f0 <__aeabi_dmul>
 80054c0:	4606      	mov	r6, r0
 80054c2:	4648      	mov	r0, r9
 80054c4:	460f      	mov	r7, r1
 80054c6:	f7fb f81d 	bl	8000504 <__aeabi_ui2d>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4630      	mov	r0, r6
 80054d0:	4639      	mov	r1, r7
 80054d2:	f7fa fedb 	bl	800028c <__adddf3>
 80054d6:	4682      	mov	sl, r0
 80054d8:	468b      	mov	fp, r1
 80054da:	2d0f      	cmp	r5, #15
 80054dc:	dc36      	bgt.n	800554c <_strtod_l+0x45c>
 80054de:	f1b8 0f00 	cmp.w	r8, #0
 80054e2:	f43f ae45 	beq.w	8005170 <_strtod_l+0x80>
 80054e6:	dd24      	ble.n	8005532 <_strtod_l+0x442>
 80054e8:	f1b8 0f16 	cmp.w	r8, #22
 80054ec:	dc0b      	bgt.n	8005506 <_strtod_l+0x416>
 80054ee:	4d64      	ldr	r5, [pc, #400]	; (8005680 <_strtod_l+0x590>)
 80054f0:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80054f4:	e9d8 0100 	ldrd	r0, r1, [r8]
 80054f8:	4652      	mov	r2, sl
 80054fa:	465b      	mov	r3, fp
 80054fc:	f7fb f878 	bl	80005f0 <__aeabi_dmul>
 8005500:	4682      	mov	sl, r0
 8005502:	468b      	mov	fp, r1
 8005504:	e634      	b.n	8005170 <_strtod_l+0x80>
 8005506:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800550a:	4598      	cmp	r8, r3
 800550c:	dc1e      	bgt.n	800554c <_strtod_l+0x45c>
 800550e:	4c5c      	ldr	r4, [pc, #368]	; (8005680 <_strtod_l+0x590>)
 8005510:	f1c5 050f 	rsb	r5, r5, #15
 8005514:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005518:	eba8 0505 	sub.w	r5, r8, r5
 800551c:	4652      	mov	r2, sl
 800551e:	465b      	mov	r3, fp
 8005520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005524:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005528:	f7fb f862 	bl	80005f0 <__aeabi_dmul>
 800552c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005530:	e7e4      	b.n	80054fc <_strtod_l+0x40c>
 8005532:	f118 0f16 	cmn.w	r8, #22
 8005536:	db09      	blt.n	800554c <_strtod_l+0x45c>
 8005538:	4d51      	ldr	r5, [pc, #324]	; (8005680 <_strtod_l+0x590>)
 800553a:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 800553e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005542:	4650      	mov	r0, sl
 8005544:	4659      	mov	r1, fp
 8005546:	f7fb f97d 	bl	8000844 <__aeabi_ddiv>
 800554a:	e7d9      	b.n	8005500 <_strtod_l+0x410>
 800554c:	1b2c      	subs	r4, r5, r4
 800554e:	4444      	add	r4, r8
 8005550:	2c00      	cmp	r4, #0
 8005552:	dd70      	ble.n	8005636 <_strtod_l+0x546>
 8005554:	f014 030f 	ands.w	r3, r4, #15
 8005558:	d00a      	beq.n	8005570 <_strtod_l+0x480>
 800555a:	4949      	ldr	r1, [pc, #292]	; (8005680 <_strtod_l+0x590>)
 800555c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005560:	4652      	mov	r2, sl
 8005562:	465b      	mov	r3, fp
 8005564:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005568:	f7fb f842 	bl	80005f0 <__aeabi_dmul>
 800556c:	4682      	mov	sl, r0
 800556e:	468b      	mov	fp, r1
 8005570:	f034 040f 	bics.w	r4, r4, #15
 8005574:	d050      	beq.n	8005618 <_strtod_l+0x528>
 8005576:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800557a:	dd23      	ble.n	80055c4 <_strtod_l+0x4d4>
 800557c:	2400      	movs	r4, #0
 800557e:	4625      	mov	r5, r4
 8005580:	9407      	str	r4, [sp, #28]
 8005582:	9406      	str	r4, [sp, #24]
 8005584:	9a04      	ldr	r2, [sp, #16]
 8005586:	f8df b108 	ldr.w	fp, [pc, #264]	; 8005690 <_strtod_l+0x5a0>
 800558a:	2322      	movs	r3, #34	; 0x22
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	f04f 0a00 	mov.w	sl, #0
 8005592:	9b07      	ldr	r3, [sp, #28]
 8005594:	2b00      	cmp	r3, #0
 8005596:	f43f adeb 	beq.w	8005170 <_strtod_l+0x80>
 800559a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800559c:	9804      	ldr	r0, [sp, #16]
 800559e:	f001 fe52 	bl	8007246 <_Bfree>
 80055a2:	9906      	ldr	r1, [sp, #24]
 80055a4:	9804      	ldr	r0, [sp, #16]
 80055a6:	f001 fe4e 	bl	8007246 <_Bfree>
 80055aa:	4629      	mov	r1, r5
 80055ac:	9804      	ldr	r0, [sp, #16]
 80055ae:	f001 fe4a 	bl	8007246 <_Bfree>
 80055b2:	9907      	ldr	r1, [sp, #28]
 80055b4:	9804      	ldr	r0, [sp, #16]
 80055b6:	f001 fe46 	bl	8007246 <_Bfree>
 80055ba:	4621      	mov	r1, r4
 80055bc:	9804      	ldr	r0, [sp, #16]
 80055be:	f001 fe42 	bl	8007246 <_Bfree>
 80055c2:	e5d5      	b.n	8005170 <_strtod_l+0x80>
 80055c4:	4e2f      	ldr	r6, [pc, #188]	; (8005684 <_strtod_l+0x594>)
 80055c6:	2300      	movs	r3, #0
 80055c8:	1124      	asrs	r4, r4, #4
 80055ca:	4650      	mov	r0, sl
 80055cc:	4659      	mov	r1, fp
 80055ce:	4699      	mov	r9, r3
 80055d0:	4637      	mov	r7, r6
 80055d2:	2c01      	cmp	r4, #1
 80055d4:	dc23      	bgt.n	800561e <_strtod_l+0x52e>
 80055d6:	b10b      	cbz	r3, 80055dc <_strtod_l+0x4ec>
 80055d8:	4682      	mov	sl, r0
 80055da:	468b      	mov	fp, r1
 80055dc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80055e0:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 80055e4:	4652      	mov	r2, sl
 80055e6:	465b      	mov	r3, fp
 80055e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80055ec:	f7fb f800 	bl	80005f0 <__aeabi_dmul>
 80055f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80055f4:	468b      	mov	fp, r1
 80055f6:	460a      	mov	r2, r1
 80055f8:	0d1b      	lsrs	r3, r3, #20
 80055fa:	4923      	ldr	r1, [pc, #140]	; (8005688 <_strtod_l+0x598>)
 80055fc:	051b      	lsls	r3, r3, #20
 80055fe:	428b      	cmp	r3, r1
 8005600:	4682      	mov	sl, r0
 8005602:	d8bb      	bhi.n	800557c <_strtod_l+0x48c>
 8005604:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005608:	428b      	cmp	r3, r1
 800560a:	bf86      	itte	hi
 800560c:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8005694 <_strtod_l+0x5a4>
 8005610:	f04f 3aff 	movhi.w	sl, #4294967295
 8005614:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005618:	2300      	movs	r3, #0
 800561a:	9305      	str	r3, [sp, #20]
 800561c:	e06d      	b.n	80056fa <_strtod_l+0x60a>
 800561e:	07e2      	lsls	r2, r4, #31
 8005620:	d504      	bpl.n	800562c <_strtod_l+0x53c>
 8005622:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005626:	f7fa ffe3 	bl	80005f0 <__aeabi_dmul>
 800562a:	2301      	movs	r3, #1
 800562c:	f109 0901 	add.w	r9, r9, #1
 8005630:	1064      	asrs	r4, r4, #1
 8005632:	3608      	adds	r6, #8
 8005634:	e7cd      	b.n	80055d2 <_strtod_l+0x4e2>
 8005636:	d0ef      	beq.n	8005618 <_strtod_l+0x528>
 8005638:	4264      	negs	r4, r4
 800563a:	f014 020f 	ands.w	r2, r4, #15
 800563e:	d00a      	beq.n	8005656 <_strtod_l+0x566>
 8005640:	4b0f      	ldr	r3, [pc, #60]	; (8005680 <_strtod_l+0x590>)
 8005642:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005646:	4650      	mov	r0, sl
 8005648:	4659      	mov	r1, fp
 800564a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564e:	f7fb f8f9 	bl	8000844 <__aeabi_ddiv>
 8005652:	4682      	mov	sl, r0
 8005654:	468b      	mov	fp, r1
 8005656:	1124      	asrs	r4, r4, #4
 8005658:	d0de      	beq.n	8005618 <_strtod_l+0x528>
 800565a:	2c1f      	cmp	r4, #31
 800565c:	dd1c      	ble.n	8005698 <_strtod_l+0x5a8>
 800565e:	2400      	movs	r4, #0
 8005660:	4625      	mov	r5, r4
 8005662:	9407      	str	r4, [sp, #28]
 8005664:	9406      	str	r4, [sp, #24]
 8005666:	9a04      	ldr	r2, [sp, #16]
 8005668:	2322      	movs	r3, #34	; 0x22
 800566a:	f04f 0a00 	mov.w	sl, #0
 800566e:	f04f 0b00 	mov.w	fp, #0
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	e78d      	b.n	8005592 <_strtod_l+0x4a2>
 8005676:	bf00      	nop
 8005678:	080083db 	.word	0x080083db
 800567c:	08008418 	.word	0x08008418
 8005680:	08008500 	.word	0x08008500
 8005684:	080084d8 	.word	0x080084d8
 8005688:	7ca00000 	.word	0x7ca00000
 800568c:	fff80000 	.word	0xfff80000
 8005690:	7ff00000 	.word	0x7ff00000
 8005694:	7fefffff 	.word	0x7fefffff
 8005698:	f014 0310 	ands.w	r3, r4, #16
 800569c:	bf18      	it	ne
 800569e:	236a      	movne	r3, #106	; 0x6a
 80056a0:	4ea0      	ldr	r6, [pc, #640]	; (8005924 <_strtod_l+0x834>)
 80056a2:	9305      	str	r3, [sp, #20]
 80056a4:	4650      	mov	r0, sl
 80056a6:	4659      	mov	r1, fp
 80056a8:	2300      	movs	r3, #0
 80056aa:	2c00      	cmp	r4, #0
 80056ac:	f300 8106 	bgt.w	80058bc <_strtod_l+0x7cc>
 80056b0:	b10b      	cbz	r3, 80056b6 <_strtod_l+0x5c6>
 80056b2:	4682      	mov	sl, r0
 80056b4:	468b      	mov	fp, r1
 80056b6:	9b05      	ldr	r3, [sp, #20]
 80056b8:	b1bb      	cbz	r3, 80056ea <_strtod_l+0x5fa>
 80056ba:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80056be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	4659      	mov	r1, fp
 80056c6:	dd10      	ble.n	80056ea <_strtod_l+0x5fa>
 80056c8:	2b1f      	cmp	r3, #31
 80056ca:	f340 8101 	ble.w	80058d0 <_strtod_l+0x7e0>
 80056ce:	2b34      	cmp	r3, #52	; 0x34
 80056d0:	bfde      	ittt	le
 80056d2:	3b20      	suble	r3, #32
 80056d4:	f04f 32ff 	movle.w	r2, #4294967295
 80056d8:	fa02 f303 	lslle.w	r3, r2, r3
 80056dc:	f04f 0a00 	mov.w	sl, #0
 80056e0:	bfcc      	ite	gt
 80056e2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80056e6:	ea03 0b01 	andle.w	fp, r3, r1
 80056ea:	2200      	movs	r2, #0
 80056ec:	2300      	movs	r3, #0
 80056ee:	4650      	mov	r0, sl
 80056f0:	4659      	mov	r1, fp
 80056f2:	f7fb f9e5 	bl	8000ac0 <__aeabi_dcmpeq>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	d1b1      	bne.n	800565e <_strtod_l+0x56e>
 80056fa:	9b07      	ldr	r3, [sp, #28]
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	9a06      	ldr	r2, [sp, #24]
 8005700:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005702:	9804      	ldr	r0, [sp, #16]
 8005704:	462b      	mov	r3, r5
 8005706:	f001 fdf0 	bl	80072ea <__s2b>
 800570a:	9007      	str	r0, [sp, #28]
 800570c:	2800      	cmp	r0, #0
 800570e:	f43f af35 	beq.w	800557c <_strtod_l+0x48c>
 8005712:	f1b8 0f00 	cmp.w	r8, #0
 8005716:	f1c8 0300 	rsb	r3, r8, #0
 800571a:	bfa8      	it	ge
 800571c:	2300      	movge	r3, #0
 800571e:	930e      	str	r3, [sp, #56]	; 0x38
 8005720:	2400      	movs	r4, #0
 8005722:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 8005726:	930f      	str	r3, [sp, #60]	; 0x3c
 8005728:	4625      	mov	r5, r4
 800572a:	9b07      	ldr	r3, [sp, #28]
 800572c:	9804      	ldr	r0, [sp, #16]
 800572e:	6859      	ldr	r1, [r3, #4]
 8005730:	f001 fd55 	bl	80071de <_Balloc>
 8005734:	9006      	str	r0, [sp, #24]
 8005736:	2800      	cmp	r0, #0
 8005738:	f43f af24 	beq.w	8005584 <_strtod_l+0x494>
 800573c:	9b07      	ldr	r3, [sp, #28]
 800573e:	691a      	ldr	r2, [r3, #16]
 8005740:	3202      	adds	r2, #2
 8005742:	f103 010c 	add.w	r1, r3, #12
 8005746:	0092      	lsls	r2, r2, #2
 8005748:	300c      	adds	r0, #12
 800574a:	f001 fd3d 	bl	80071c8 <memcpy>
 800574e:	aa1c      	add	r2, sp, #112	; 0x70
 8005750:	a91b      	add	r1, sp, #108	; 0x6c
 8005752:	ec4b ab10 	vmov	d0, sl, fp
 8005756:	9804      	ldr	r0, [sp, #16]
 8005758:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800575c:	f002 f876 	bl	800784c <__d2b>
 8005760:	901a      	str	r0, [sp, #104]	; 0x68
 8005762:	2800      	cmp	r0, #0
 8005764:	f43f af0e 	beq.w	8005584 <_strtod_l+0x494>
 8005768:	2101      	movs	r1, #1
 800576a:	9804      	ldr	r0, [sp, #16]
 800576c:	f001 fe49 	bl	8007402 <__i2b>
 8005770:	4605      	mov	r5, r0
 8005772:	2800      	cmp	r0, #0
 8005774:	f43f af06 	beq.w	8005584 <_strtod_l+0x494>
 8005778:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800577a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800577c:	2e00      	cmp	r6, #0
 800577e:	bfab      	itete	ge
 8005780:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005782:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8005784:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 8005786:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 800578a:	bfac      	ite	ge
 800578c:	eb03 0806 	addge.w	r8, r3, r6
 8005790:	1b9f      	sublt	r7, r3, r6
 8005792:	9b05      	ldr	r3, [sp, #20]
 8005794:	1af6      	subs	r6, r6, r3
 8005796:	4416      	add	r6, r2
 8005798:	4b63      	ldr	r3, [pc, #396]	; (8005928 <_strtod_l+0x838>)
 800579a:	3e01      	subs	r6, #1
 800579c:	429e      	cmp	r6, r3
 800579e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80057a2:	f280 80a8 	bge.w	80058f6 <_strtod_l+0x806>
 80057a6:	1b9b      	subs	r3, r3, r6
 80057a8:	2b1f      	cmp	r3, #31
 80057aa:	eba2 0203 	sub.w	r2, r2, r3
 80057ae:	f04f 0901 	mov.w	r9, #1
 80057b2:	f300 8094 	bgt.w	80058de <_strtod_l+0x7ee>
 80057b6:	fa09 f303 	lsl.w	r3, r9, r3
 80057ba:	9314      	str	r3, [sp, #80]	; 0x50
 80057bc:	2600      	movs	r6, #0
 80057be:	eb08 0902 	add.w	r9, r8, r2
 80057c2:	9b05      	ldr	r3, [sp, #20]
 80057c4:	45c8      	cmp	r8, r9
 80057c6:	4417      	add	r7, r2
 80057c8:	441f      	add	r7, r3
 80057ca:	4643      	mov	r3, r8
 80057cc:	bfa8      	it	ge
 80057ce:	464b      	movge	r3, r9
 80057d0:	42bb      	cmp	r3, r7
 80057d2:	bfa8      	it	ge
 80057d4:	463b      	movge	r3, r7
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	bfc2      	ittt	gt
 80057da:	eba9 0903 	subgt.w	r9, r9, r3
 80057de:	1aff      	subgt	r7, r7, r3
 80057e0:	eba8 0803 	subgt.w	r8, r8, r3
 80057e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057e6:	b1bb      	cbz	r3, 8005818 <_strtod_l+0x728>
 80057e8:	4629      	mov	r1, r5
 80057ea:	461a      	mov	r2, r3
 80057ec:	9804      	ldr	r0, [sp, #16]
 80057ee:	f001 fe9f 	bl	8007530 <__pow5mult>
 80057f2:	4605      	mov	r5, r0
 80057f4:	2800      	cmp	r0, #0
 80057f6:	f43f aec5 	beq.w	8005584 <_strtod_l+0x494>
 80057fa:	4601      	mov	r1, r0
 80057fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80057fe:	9804      	ldr	r0, [sp, #16]
 8005800:	f001 fe08 	bl	8007414 <__multiply>
 8005804:	9008      	str	r0, [sp, #32]
 8005806:	2800      	cmp	r0, #0
 8005808:	f43f aebc 	beq.w	8005584 <_strtod_l+0x494>
 800580c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800580e:	9804      	ldr	r0, [sp, #16]
 8005810:	f001 fd19 	bl	8007246 <_Bfree>
 8005814:	9b08      	ldr	r3, [sp, #32]
 8005816:	931a      	str	r3, [sp, #104]	; 0x68
 8005818:	f1b9 0f00 	cmp.w	r9, #0
 800581c:	dc6f      	bgt.n	80058fe <_strtod_l+0x80e>
 800581e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005820:	2b00      	cmp	r3, #0
 8005822:	d175      	bne.n	8005910 <_strtod_l+0x820>
 8005824:	2f00      	cmp	r7, #0
 8005826:	dd08      	ble.n	800583a <_strtod_l+0x74a>
 8005828:	463a      	mov	r2, r7
 800582a:	9906      	ldr	r1, [sp, #24]
 800582c:	9804      	ldr	r0, [sp, #16]
 800582e:	f001 fecd 	bl	80075cc <__lshift>
 8005832:	9006      	str	r0, [sp, #24]
 8005834:	2800      	cmp	r0, #0
 8005836:	f43f aea5 	beq.w	8005584 <_strtod_l+0x494>
 800583a:	f1b8 0f00 	cmp.w	r8, #0
 800583e:	dd08      	ble.n	8005852 <_strtod_l+0x762>
 8005840:	4629      	mov	r1, r5
 8005842:	4642      	mov	r2, r8
 8005844:	9804      	ldr	r0, [sp, #16]
 8005846:	f001 fec1 	bl	80075cc <__lshift>
 800584a:	4605      	mov	r5, r0
 800584c:	2800      	cmp	r0, #0
 800584e:	f43f ae99 	beq.w	8005584 <_strtod_l+0x494>
 8005852:	9a06      	ldr	r2, [sp, #24]
 8005854:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005856:	9804      	ldr	r0, [sp, #16]
 8005858:	f001 ff23 	bl	80076a2 <__mdiff>
 800585c:	4604      	mov	r4, r0
 800585e:	2800      	cmp	r0, #0
 8005860:	f43f ae90 	beq.w	8005584 <_strtod_l+0x494>
 8005864:	68c3      	ldr	r3, [r0, #12]
 8005866:	9308      	str	r3, [sp, #32]
 8005868:	2300      	movs	r3, #0
 800586a:	60c3      	str	r3, [r0, #12]
 800586c:	4629      	mov	r1, r5
 800586e:	f001 fefe 	bl	800766e <__mcmp>
 8005872:	2800      	cmp	r0, #0
 8005874:	da5a      	bge.n	800592c <_strtod_l+0x83c>
 8005876:	9b08      	ldr	r3, [sp, #32]
 8005878:	b9e3      	cbnz	r3, 80058b4 <_strtod_l+0x7c4>
 800587a:	f1ba 0f00 	cmp.w	sl, #0
 800587e:	d119      	bne.n	80058b4 <_strtod_l+0x7c4>
 8005880:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005884:	b9b3      	cbnz	r3, 80058b4 <_strtod_l+0x7c4>
 8005886:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800588a:	0d1b      	lsrs	r3, r3, #20
 800588c:	051b      	lsls	r3, r3, #20
 800588e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005892:	d90f      	bls.n	80058b4 <_strtod_l+0x7c4>
 8005894:	6963      	ldr	r3, [r4, #20]
 8005896:	b913      	cbnz	r3, 800589e <_strtod_l+0x7ae>
 8005898:	6923      	ldr	r3, [r4, #16]
 800589a:	2b01      	cmp	r3, #1
 800589c:	dd0a      	ble.n	80058b4 <_strtod_l+0x7c4>
 800589e:	4621      	mov	r1, r4
 80058a0:	2201      	movs	r2, #1
 80058a2:	9804      	ldr	r0, [sp, #16]
 80058a4:	f001 fe92 	bl	80075cc <__lshift>
 80058a8:	4629      	mov	r1, r5
 80058aa:	4604      	mov	r4, r0
 80058ac:	f001 fedf 	bl	800766e <__mcmp>
 80058b0:	2800      	cmp	r0, #0
 80058b2:	dc6c      	bgt.n	800598e <_strtod_l+0x89e>
 80058b4:	9b05      	ldr	r3, [sp, #20]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d176      	bne.n	80059a8 <_strtod_l+0x8b8>
 80058ba:	e66e      	b.n	800559a <_strtod_l+0x4aa>
 80058bc:	07e2      	lsls	r2, r4, #31
 80058be:	d504      	bpl.n	80058ca <_strtod_l+0x7da>
 80058c0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80058c4:	f7fa fe94 	bl	80005f0 <__aeabi_dmul>
 80058c8:	2301      	movs	r3, #1
 80058ca:	1064      	asrs	r4, r4, #1
 80058cc:	3608      	adds	r6, #8
 80058ce:	e6ec      	b.n	80056aa <_strtod_l+0x5ba>
 80058d0:	f04f 32ff 	mov.w	r2, #4294967295
 80058d4:	fa02 f303 	lsl.w	r3, r2, r3
 80058d8:	ea03 0a0a 	and.w	sl, r3, sl
 80058dc:	e705      	b.n	80056ea <_strtod_l+0x5fa>
 80058de:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80058e2:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80058e6:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80058ea:	36e2      	adds	r6, #226	; 0xe2
 80058ec:	fa09 f606 	lsl.w	r6, r9, r6
 80058f0:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 80058f4:	e763      	b.n	80057be <_strtod_l+0x6ce>
 80058f6:	2301      	movs	r3, #1
 80058f8:	2600      	movs	r6, #0
 80058fa:	9314      	str	r3, [sp, #80]	; 0x50
 80058fc:	e75f      	b.n	80057be <_strtod_l+0x6ce>
 80058fe:	464a      	mov	r2, r9
 8005900:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005902:	9804      	ldr	r0, [sp, #16]
 8005904:	f001 fe62 	bl	80075cc <__lshift>
 8005908:	901a      	str	r0, [sp, #104]	; 0x68
 800590a:	2800      	cmp	r0, #0
 800590c:	d187      	bne.n	800581e <_strtod_l+0x72e>
 800590e:	e639      	b.n	8005584 <_strtod_l+0x494>
 8005910:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005912:	9906      	ldr	r1, [sp, #24]
 8005914:	9804      	ldr	r0, [sp, #16]
 8005916:	f001 fe0b 	bl	8007530 <__pow5mult>
 800591a:	9006      	str	r0, [sp, #24]
 800591c:	2800      	cmp	r0, #0
 800591e:	d181      	bne.n	8005824 <_strtod_l+0x734>
 8005920:	e630      	b.n	8005584 <_strtod_l+0x494>
 8005922:	bf00      	nop
 8005924:	08008430 	.word	0x08008430
 8005928:	fffffc02 	.word	0xfffffc02
 800592c:	f040 8086 	bne.w	8005a3c <_strtod_l+0x94c>
 8005930:	9a08      	ldr	r2, [sp, #32]
 8005932:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005936:	b332      	cbz	r2, 8005986 <_strtod_l+0x896>
 8005938:	4aad      	ldr	r2, [pc, #692]	; (8005bf0 <_strtod_l+0xb00>)
 800593a:	4293      	cmp	r3, r2
 800593c:	4659      	mov	r1, fp
 800593e:	d152      	bne.n	80059e6 <_strtod_l+0x8f6>
 8005940:	9b05      	ldr	r3, [sp, #20]
 8005942:	4650      	mov	r0, sl
 8005944:	b1d3      	cbz	r3, 800597c <_strtod_l+0x88c>
 8005946:	4aab      	ldr	r2, [pc, #684]	; (8005bf4 <_strtod_l+0xb04>)
 8005948:	400a      	ands	r2, r1
 800594a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800594e:	f04f 37ff 	mov.w	r7, #4294967295
 8005952:	d816      	bhi.n	8005982 <_strtod_l+0x892>
 8005954:	0d12      	lsrs	r2, r2, #20
 8005956:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800595a:	fa07 f303 	lsl.w	r3, r7, r3
 800595e:	4283      	cmp	r3, r0
 8005960:	d141      	bne.n	80059e6 <_strtod_l+0x8f6>
 8005962:	4aa5      	ldr	r2, [pc, #660]	; (8005bf8 <_strtod_l+0xb08>)
 8005964:	4291      	cmp	r1, r2
 8005966:	d102      	bne.n	800596e <_strtod_l+0x87e>
 8005968:	3301      	adds	r3, #1
 800596a:	f43f ae0b 	beq.w	8005584 <_strtod_l+0x494>
 800596e:	4ba1      	ldr	r3, [pc, #644]	; (8005bf4 <_strtod_l+0xb04>)
 8005970:	400b      	ands	r3, r1
 8005972:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005976:	f04f 0a00 	mov.w	sl, #0
 800597a:	e79b      	b.n	80058b4 <_strtod_l+0x7c4>
 800597c:	f04f 33ff 	mov.w	r3, #4294967295
 8005980:	e7ed      	b.n	800595e <_strtod_l+0x86e>
 8005982:	463b      	mov	r3, r7
 8005984:	e7eb      	b.n	800595e <_strtod_l+0x86e>
 8005986:	bb73      	cbnz	r3, 80059e6 <_strtod_l+0x8f6>
 8005988:	f1ba 0f00 	cmp.w	sl, #0
 800598c:	d12b      	bne.n	80059e6 <_strtod_l+0x8f6>
 800598e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005992:	9a05      	ldr	r2, [sp, #20]
 8005994:	0d1b      	lsrs	r3, r3, #20
 8005996:	051b      	lsls	r3, r3, #20
 8005998:	b1e2      	cbz	r2, 80059d4 <_strtod_l+0x8e4>
 800599a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800599e:	dc19      	bgt.n	80059d4 <_strtod_l+0x8e4>
 80059a0:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 80059a4:	f77f ae5f 	ble.w	8005666 <_strtod_l+0x576>
 80059a8:	4b94      	ldr	r3, [pc, #592]	; (8005bfc <_strtod_l+0xb0c>)
 80059aa:	930d      	str	r3, [sp, #52]	; 0x34
 80059ac:	2300      	movs	r3, #0
 80059ae:	930c      	str	r3, [sp, #48]	; 0x30
 80059b0:	4650      	mov	r0, sl
 80059b2:	4659      	mov	r1, fp
 80059b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80059b8:	f7fa fe1a 	bl	80005f0 <__aeabi_dmul>
 80059bc:	4682      	mov	sl, r0
 80059be:	468b      	mov	fp, r1
 80059c0:	2900      	cmp	r1, #0
 80059c2:	f47f adea 	bne.w	800559a <_strtod_l+0x4aa>
 80059c6:	2800      	cmp	r0, #0
 80059c8:	f47f ade7 	bne.w	800559a <_strtod_l+0x4aa>
 80059cc:	9a04      	ldr	r2, [sp, #16]
 80059ce:	2322      	movs	r3, #34	; 0x22
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	e5e2      	b.n	800559a <_strtod_l+0x4aa>
 80059d4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80059d8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80059dc:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80059e0:	f04f 3aff 	mov.w	sl, #4294967295
 80059e4:	e766      	b.n	80058b4 <_strtod_l+0x7c4>
 80059e6:	b19e      	cbz	r6, 8005a10 <_strtod_l+0x920>
 80059e8:	ea16 0f0b 	tst.w	r6, fp
 80059ec:	f43f af62 	beq.w	80058b4 <_strtod_l+0x7c4>
 80059f0:	9b08      	ldr	r3, [sp, #32]
 80059f2:	9a05      	ldr	r2, [sp, #20]
 80059f4:	4650      	mov	r0, sl
 80059f6:	4659      	mov	r1, fp
 80059f8:	b173      	cbz	r3, 8005a18 <_strtod_l+0x928>
 80059fa:	f7ff fb5b 	bl	80050b4 <sulp>
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a06:	f7fa fc41 	bl	800028c <__adddf3>
 8005a0a:	4682      	mov	sl, r0
 8005a0c:	468b      	mov	fp, r1
 8005a0e:	e751      	b.n	80058b4 <_strtod_l+0x7c4>
 8005a10:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a12:	ea13 0f0a 	tst.w	r3, sl
 8005a16:	e7e9      	b.n	80059ec <_strtod_l+0x8fc>
 8005a18:	f7ff fb4c 	bl	80050b4 <sulp>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a24:	f7fa fc30 	bl	8000288 <__aeabi_dsub>
 8005a28:	2200      	movs	r2, #0
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	4682      	mov	sl, r0
 8005a2e:	468b      	mov	fp, r1
 8005a30:	f7fb f846 	bl	8000ac0 <__aeabi_dcmpeq>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	f47f ae16 	bne.w	8005666 <_strtod_l+0x576>
 8005a3a:	e73b      	b.n	80058b4 <_strtod_l+0x7c4>
 8005a3c:	4629      	mov	r1, r5
 8005a3e:	4620      	mov	r0, r4
 8005a40:	f001 ff53 	bl	80078ea <__ratio>
 8005a44:	ec57 6b10 	vmov	r6, r7, d0
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a4e:	ee10 0a10 	vmov	r0, s0
 8005a52:	4639      	mov	r1, r7
 8005a54:	f7fb f848 	bl	8000ae8 <__aeabi_dcmple>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	d074      	beq.n	8005b46 <_strtod_l+0xa56>
 8005a5c:	9b08      	ldr	r3, [sp, #32]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d046      	beq.n	8005af0 <_strtod_l+0xa00>
 8005a62:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8005c00 <_strtod_l+0xb10>
 8005a66:	f04f 0800 	mov.w	r8, #0
 8005a6a:	4f65      	ldr	r7, [pc, #404]	; (8005c00 <_strtod_l+0xb10>)
 8005a6c:	2600      	movs	r6, #0
 8005a6e:	4b61      	ldr	r3, [pc, #388]	; (8005bf4 <_strtod_l+0xb04>)
 8005a70:	ea0b 0303 	and.w	r3, fp, r3
 8005a74:	9314      	str	r3, [sp, #80]	; 0x50
 8005a76:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005a78:	4b62      	ldr	r3, [pc, #392]	; (8005c04 <_strtod_l+0xb14>)
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	f040 80ca 	bne.w	8005c14 <_strtod_l+0xb24>
 8005a80:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005a84:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005a88:	ec4b ab10 	vmov	d0, sl, fp
 8005a8c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005a90:	f001 fe66 	bl	8007760 <__ulp>
 8005a94:	4640      	mov	r0, r8
 8005a96:	ec53 2b10 	vmov	r2, r3, d0
 8005a9a:	4649      	mov	r1, r9
 8005a9c:	f7fa fda8 	bl	80005f0 <__aeabi_dmul>
 8005aa0:	4652      	mov	r2, sl
 8005aa2:	465b      	mov	r3, fp
 8005aa4:	f7fa fbf2 	bl	800028c <__adddf3>
 8005aa8:	4a52      	ldr	r2, [pc, #328]	; (8005bf4 <_strtod_l+0xb04>)
 8005aaa:	4b57      	ldr	r3, [pc, #348]	; (8005c08 <_strtod_l+0xb18>)
 8005aac:	400a      	ands	r2, r1
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	4682      	mov	sl, r0
 8005ab2:	d95c      	bls.n	8005b6e <_strtod_l+0xa7e>
 8005ab4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ab6:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d103      	bne.n	8005ac6 <_strtod_l+0x9d6>
 8005abe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	f43f ad5f 	beq.w	8005584 <_strtod_l+0x494>
 8005ac6:	f8df b130 	ldr.w	fp, [pc, #304]	; 8005bf8 <_strtod_l+0xb08>
 8005aca:	f04f 3aff 	mov.w	sl, #4294967295
 8005ace:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005ad0:	9804      	ldr	r0, [sp, #16]
 8005ad2:	f001 fbb8 	bl	8007246 <_Bfree>
 8005ad6:	9906      	ldr	r1, [sp, #24]
 8005ad8:	9804      	ldr	r0, [sp, #16]
 8005ada:	f001 fbb4 	bl	8007246 <_Bfree>
 8005ade:	4629      	mov	r1, r5
 8005ae0:	9804      	ldr	r0, [sp, #16]
 8005ae2:	f001 fbb0 	bl	8007246 <_Bfree>
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	9804      	ldr	r0, [sp, #16]
 8005aea:	f001 fbac 	bl	8007246 <_Bfree>
 8005aee:	e61c      	b.n	800572a <_strtod_l+0x63a>
 8005af0:	f1ba 0f00 	cmp.w	sl, #0
 8005af4:	d118      	bne.n	8005b28 <_strtod_l+0xa38>
 8005af6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005afa:	b9e3      	cbnz	r3, 8005b36 <_strtod_l+0xa46>
 8005afc:	2200      	movs	r2, #0
 8005afe:	4b40      	ldr	r3, [pc, #256]	; (8005c00 <_strtod_l+0xb10>)
 8005b00:	4630      	mov	r0, r6
 8005b02:	4639      	mov	r1, r7
 8005b04:	f7fa ffe6 	bl	8000ad4 <__aeabi_dcmplt>
 8005b08:	b9d0      	cbnz	r0, 8005b40 <_strtod_l+0xa50>
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	4639      	mov	r1, r7
 8005b0e:	2200      	movs	r2, #0
 8005b10:	4b3e      	ldr	r3, [pc, #248]	; (8005c0c <_strtod_l+0xb1c>)
 8005b12:	f7fa fd6d 	bl	80005f0 <__aeabi_dmul>
 8005b16:	4606      	mov	r6, r0
 8005b18:	460f      	mov	r7, r1
 8005b1a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005b1e:	9616      	str	r6, [sp, #88]	; 0x58
 8005b20:	9317      	str	r3, [sp, #92]	; 0x5c
 8005b22:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8005b26:	e7a2      	b.n	8005a6e <_strtod_l+0x97e>
 8005b28:	f1ba 0f01 	cmp.w	sl, #1
 8005b2c:	d103      	bne.n	8005b36 <_strtod_l+0xa46>
 8005b2e:	f1bb 0f00 	cmp.w	fp, #0
 8005b32:	f43f ad98 	beq.w	8005666 <_strtod_l+0x576>
 8005b36:	f04f 0800 	mov.w	r8, #0
 8005b3a:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8005c10 <_strtod_l+0xb20>
 8005b3e:	e794      	b.n	8005a6a <_strtod_l+0x97a>
 8005b40:	2600      	movs	r6, #0
 8005b42:	4f32      	ldr	r7, [pc, #200]	; (8005c0c <_strtod_l+0xb1c>)
 8005b44:	e7e9      	b.n	8005b1a <_strtod_l+0xa2a>
 8005b46:	4b31      	ldr	r3, [pc, #196]	; (8005c0c <_strtod_l+0xb1c>)
 8005b48:	4630      	mov	r0, r6
 8005b4a:	4639      	mov	r1, r7
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f7fa fd4f 	bl	80005f0 <__aeabi_dmul>
 8005b52:	9b08      	ldr	r3, [sp, #32]
 8005b54:	4606      	mov	r6, r0
 8005b56:	460f      	mov	r7, r1
 8005b58:	b933      	cbnz	r3, 8005b68 <_strtod_l+0xa78>
 8005b5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b5e:	9010      	str	r0, [sp, #64]	; 0x40
 8005b60:	9311      	str	r3, [sp, #68]	; 0x44
 8005b62:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8005b66:	e782      	b.n	8005a6e <_strtod_l+0x97e>
 8005b68:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005b6c:	e7f9      	b.n	8005b62 <_strtod_l+0xa72>
 8005b6e:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8005b72:	9b05      	ldr	r3, [sp, #20]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1aa      	bne.n	8005ace <_strtod_l+0x9de>
 8005b78:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005b7c:	0d1b      	lsrs	r3, r3, #20
 8005b7e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005b80:	051b      	lsls	r3, r3, #20
 8005b82:	429a      	cmp	r2, r3
 8005b84:	46d8      	mov	r8, fp
 8005b86:	d1a2      	bne.n	8005ace <_strtod_l+0x9de>
 8005b88:	4639      	mov	r1, r7
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	f7fa ffe0 	bl	8000b50 <__aeabi_d2iz>
 8005b90:	f7fa fcc8 	bl	8000524 <__aeabi_i2d>
 8005b94:	460b      	mov	r3, r1
 8005b96:	4602      	mov	r2, r0
 8005b98:	4639      	mov	r1, r7
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f7fa fb74 	bl	8000288 <__aeabi_dsub>
 8005ba0:	9b08      	ldr	r3, [sp, #32]
 8005ba2:	4606      	mov	r6, r0
 8005ba4:	460f      	mov	r7, r1
 8005ba6:	b933      	cbnz	r3, 8005bb6 <_strtod_l+0xac6>
 8005ba8:	f1ba 0f00 	cmp.w	sl, #0
 8005bac:	d103      	bne.n	8005bb6 <_strtod_l+0xac6>
 8005bae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d068      	beq.n	8005c88 <_strtod_l+0xb98>
 8005bb6:	a30a      	add	r3, pc, #40	; (adr r3, 8005be0 <_strtod_l+0xaf0>)
 8005bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	4639      	mov	r1, r7
 8005bc0:	f7fa ff88 	bl	8000ad4 <__aeabi_dcmplt>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	f47f ace8 	bne.w	800559a <_strtod_l+0x4aa>
 8005bca:	a307      	add	r3, pc, #28	; (adr r3, 8005be8 <_strtod_l+0xaf8>)
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	4639      	mov	r1, r7
 8005bd4:	f7fa ff9c 	bl	8000b10 <__aeabi_dcmpgt>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f43f af78 	beq.w	8005ace <_strtod_l+0x9de>
 8005bde:	e4dc      	b.n	800559a <_strtod_l+0x4aa>
 8005be0:	94a03595 	.word	0x94a03595
 8005be4:	3fdfffff 	.word	0x3fdfffff
 8005be8:	35afe535 	.word	0x35afe535
 8005bec:	3fe00000 	.word	0x3fe00000
 8005bf0:	000fffff 	.word	0x000fffff
 8005bf4:	7ff00000 	.word	0x7ff00000
 8005bf8:	7fefffff 	.word	0x7fefffff
 8005bfc:	39500000 	.word	0x39500000
 8005c00:	3ff00000 	.word	0x3ff00000
 8005c04:	7fe00000 	.word	0x7fe00000
 8005c08:	7c9fffff 	.word	0x7c9fffff
 8005c0c:	3fe00000 	.word	0x3fe00000
 8005c10:	bff00000 	.word	0xbff00000
 8005c14:	9b05      	ldr	r3, [sp, #20]
 8005c16:	b31b      	cbz	r3, 8005c60 <_strtod_l+0xb70>
 8005c18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c1a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005c1e:	d81f      	bhi.n	8005c60 <_strtod_l+0xb70>
 8005c20:	a325      	add	r3, pc, #148	; (adr r3, 8005cb8 <_strtod_l+0xbc8>)
 8005c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c26:	4630      	mov	r0, r6
 8005c28:	4639      	mov	r1, r7
 8005c2a:	f7fa ff5d 	bl	8000ae8 <__aeabi_dcmple>
 8005c2e:	b190      	cbz	r0, 8005c56 <_strtod_l+0xb66>
 8005c30:	4639      	mov	r1, r7
 8005c32:	4630      	mov	r0, r6
 8005c34:	f7fa ffb4 	bl	8000ba0 <__aeabi_d2uiz>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	bf08      	it	eq
 8005c3c:	2001      	moveq	r0, #1
 8005c3e:	f7fa fc61 	bl	8000504 <__aeabi_ui2d>
 8005c42:	9b08      	ldr	r3, [sp, #32]
 8005c44:	4606      	mov	r6, r0
 8005c46:	460f      	mov	r7, r1
 8005c48:	b9db      	cbnz	r3, 8005c82 <_strtod_l+0xb92>
 8005c4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c4e:	9012      	str	r0, [sp, #72]	; 0x48
 8005c50:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c52:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 8005c56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005c58:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 8005c5c:	eba3 0902 	sub.w	r9, r3, r2
 8005c60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005c64:	f001 fd7c 	bl	8007760 <__ulp>
 8005c68:	4640      	mov	r0, r8
 8005c6a:	ec53 2b10 	vmov	r2, r3, d0
 8005c6e:	4649      	mov	r1, r9
 8005c70:	f7fa fcbe 	bl	80005f0 <__aeabi_dmul>
 8005c74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005c78:	f7fa fb08 	bl	800028c <__adddf3>
 8005c7c:	4682      	mov	sl, r0
 8005c7e:	468b      	mov	fp, r1
 8005c80:	e777      	b.n	8005b72 <_strtod_l+0xa82>
 8005c82:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005c86:	e7e4      	b.n	8005c52 <_strtod_l+0xb62>
 8005c88:	a30d      	add	r3, pc, #52	; (adr r3, 8005cc0 <_strtod_l+0xbd0>)
 8005c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8e:	f7fa ff21 	bl	8000ad4 <__aeabi_dcmplt>
 8005c92:	e7a1      	b.n	8005bd8 <_strtod_l+0xae8>
 8005c94:	2300      	movs	r3, #0
 8005c96:	9309      	str	r3, [sp, #36]	; 0x24
 8005c98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005c9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	f7ff ba6b 	b.w	8005178 <_strtod_l+0x88>
 8005ca2:	2b65      	cmp	r3, #101	; 0x65
 8005ca4:	f04f 0200 	mov.w	r2, #0
 8005ca8:	f43f abb6 	beq.w	8005418 <_strtod_l+0x328>
 8005cac:	4615      	mov	r5, r2
 8005cae:	2101      	movs	r1, #1
 8005cb0:	f7ff badc 	b.w	800526c <_strtod_l+0x17c>
 8005cb4:	f3af 8000 	nop.w
 8005cb8:	ffc00000 	.word	0xffc00000
 8005cbc:	41dfffff 	.word	0x41dfffff
 8005cc0:	94a03595 	.word	0x94a03595
 8005cc4:	3fcfffff 	.word	0x3fcfffff

08005cc8 <strtod>:
 8005cc8:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <strtod+0x20>)
 8005cca:	4a08      	ldr	r2, [pc, #32]	; (8005cec <strtod+0x24>)
 8005ccc:	b410      	push	{r4}
 8005cce:	681c      	ldr	r4, [r3, #0]
 8005cd0:	6a23      	ldr	r3, [r4, #32]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	bf08      	it	eq
 8005cd6:	4613      	moveq	r3, r2
 8005cd8:	460a      	mov	r2, r1
 8005cda:	4601      	mov	r1, r0
 8005cdc:	4620      	mov	r0, r4
 8005cde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ce2:	f7ff ba05 	b.w	80050f0 <_strtod_l>
 8005ce6:	bf00      	nop
 8005ce8:	2000000c 	.word	0x2000000c
 8005cec:	20000070 	.word	0x20000070

08005cf0 <quorem>:
 8005cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cf4:	6903      	ldr	r3, [r0, #16]
 8005cf6:	690c      	ldr	r4, [r1, #16]
 8005cf8:	429c      	cmp	r4, r3
 8005cfa:	4680      	mov	r8, r0
 8005cfc:	f300 8082 	bgt.w	8005e04 <quorem+0x114>
 8005d00:	3c01      	subs	r4, #1
 8005d02:	f101 0714 	add.w	r7, r1, #20
 8005d06:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005d0a:	f100 0614 	add.w	r6, r0, #20
 8005d0e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005d12:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005d16:	eb06 030e 	add.w	r3, r6, lr
 8005d1a:	3501      	adds	r5, #1
 8005d1c:	eb07 090e 	add.w	r9, r7, lr
 8005d20:	9301      	str	r3, [sp, #4]
 8005d22:	fbb0 f5f5 	udiv	r5, r0, r5
 8005d26:	b395      	cbz	r5, 8005d8e <quorem+0x9e>
 8005d28:	f04f 0a00 	mov.w	sl, #0
 8005d2c:	4638      	mov	r0, r7
 8005d2e:	46b4      	mov	ip, r6
 8005d30:	46d3      	mov	fp, sl
 8005d32:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d36:	b293      	uxth	r3, r2
 8005d38:	fb05 a303 	mla	r3, r5, r3, sl
 8005d3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	ebab 0303 	sub.w	r3, fp, r3
 8005d46:	0c12      	lsrs	r2, r2, #16
 8005d48:	f8bc b000 	ldrh.w	fp, [ip]
 8005d4c:	fb05 a202 	mla	r2, r5, r2, sl
 8005d50:	fa13 f38b 	uxtah	r3, r3, fp
 8005d54:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005d58:	fa1f fb82 	uxth.w	fp, r2
 8005d5c:	f8dc 2000 	ldr.w	r2, [ip]
 8005d60:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005d64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d6e:	4581      	cmp	r9, r0
 8005d70:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005d74:	f84c 3b04 	str.w	r3, [ip], #4
 8005d78:	d2db      	bcs.n	8005d32 <quorem+0x42>
 8005d7a:	f856 300e 	ldr.w	r3, [r6, lr]
 8005d7e:	b933      	cbnz	r3, 8005d8e <quorem+0x9e>
 8005d80:	9b01      	ldr	r3, [sp, #4]
 8005d82:	3b04      	subs	r3, #4
 8005d84:	429e      	cmp	r6, r3
 8005d86:	461a      	mov	r2, r3
 8005d88:	d330      	bcc.n	8005dec <quorem+0xfc>
 8005d8a:	f8c8 4010 	str.w	r4, [r8, #16]
 8005d8e:	4640      	mov	r0, r8
 8005d90:	f001 fc6d 	bl	800766e <__mcmp>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	db25      	blt.n	8005de4 <quorem+0xf4>
 8005d98:	3501      	adds	r5, #1
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	f04f 0e00 	mov.w	lr, #0
 8005da0:	f857 2b04 	ldr.w	r2, [r7], #4
 8005da4:	f8d0 c000 	ldr.w	ip, [r0]
 8005da8:	b293      	uxth	r3, r2
 8005daa:	ebae 0303 	sub.w	r3, lr, r3
 8005dae:	0c12      	lsrs	r2, r2, #16
 8005db0:	fa13 f38c 	uxtah	r3, r3, ip
 8005db4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005db8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dc2:	45b9      	cmp	r9, r7
 8005dc4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005dc8:	f840 3b04 	str.w	r3, [r0], #4
 8005dcc:	d2e8      	bcs.n	8005da0 <quorem+0xb0>
 8005dce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005dd2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005dd6:	b92a      	cbnz	r2, 8005de4 <quorem+0xf4>
 8005dd8:	3b04      	subs	r3, #4
 8005dda:	429e      	cmp	r6, r3
 8005ddc:	461a      	mov	r2, r3
 8005dde:	d30b      	bcc.n	8005df8 <quorem+0x108>
 8005de0:	f8c8 4010 	str.w	r4, [r8, #16]
 8005de4:	4628      	mov	r0, r5
 8005de6:	b003      	add	sp, #12
 8005de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dec:	6812      	ldr	r2, [r2, #0]
 8005dee:	3b04      	subs	r3, #4
 8005df0:	2a00      	cmp	r2, #0
 8005df2:	d1ca      	bne.n	8005d8a <quorem+0x9a>
 8005df4:	3c01      	subs	r4, #1
 8005df6:	e7c5      	b.n	8005d84 <quorem+0x94>
 8005df8:	6812      	ldr	r2, [r2, #0]
 8005dfa:	3b04      	subs	r3, #4
 8005dfc:	2a00      	cmp	r2, #0
 8005dfe:	d1ef      	bne.n	8005de0 <quorem+0xf0>
 8005e00:	3c01      	subs	r4, #1
 8005e02:	e7ea      	b.n	8005dda <quorem+0xea>
 8005e04:	2000      	movs	r0, #0
 8005e06:	e7ee      	b.n	8005de6 <quorem+0xf6>

08005e08 <_dtoa_r>:
 8005e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0c:	ec57 6b10 	vmov	r6, r7, d0
 8005e10:	b097      	sub	sp, #92	; 0x5c
 8005e12:	e9cd 6700 	strd	r6, r7, [sp]
 8005e16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e18:	9107      	str	r1, [sp, #28]
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	920a      	str	r2, [sp, #40]	; 0x28
 8005e1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e20:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005e22:	b93e      	cbnz	r6, 8005e34 <_dtoa_r+0x2c>
 8005e24:	2010      	movs	r0, #16
 8005e26:	f001 f9b5 	bl	8007194 <malloc>
 8005e2a:	6260      	str	r0, [r4, #36]	; 0x24
 8005e2c:	6046      	str	r6, [r0, #4]
 8005e2e:	6086      	str	r6, [r0, #8]
 8005e30:	6006      	str	r6, [r0, #0]
 8005e32:	60c6      	str	r6, [r0, #12]
 8005e34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e36:	6819      	ldr	r1, [r3, #0]
 8005e38:	b151      	cbz	r1, 8005e50 <_dtoa_r+0x48>
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	604a      	str	r2, [r1, #4]
 8005e3e:	2301      	movs	r3, #1
 8005e40:	4093      	lsls	r3, r2
 8005e42:	608b      	str	r3, [r1, #8]
 8005e44:	4620      	mov	r0, r4
 8005e46:	f001 f9fe 	bl	8007246 <_Bfree>
 8005e4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	9b01      	ldr	r3, [sp, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	bfbf      	itttt	lt
 8005e56:	2301      	movlt	r3, #1
 8005e58:	602b      	strlt	r3, [r5, #0]
 8005e5a:	9b01      	ldrlt	r3, [sp, #4]
 8005e5c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e60:	bfb2      	itee	lt
 8005e62:	9301      	strlt	r3, [sp, #4]
 8005e64:	2300      	movge	r3, #0
 8005e66:	602b      	strge	r3, [r5, #0]
 8005e68:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e6c:	4ba8      	ldr	r3, [pc, #672]	; (8006110 <_dtoa_r+0x308>)
 8005e6e:	ea33 0308 	bics.w	r3, r3, r8
 8005e72:	d11b      	bne.n	8005eac <_dtoa_r+0xa4>
 8005e74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e76:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e7a:	6013      	str	r3, [r2, #0]
 8005e7c:	9b00      	ldr	r3, [sp, #0]
 8005e7e:	b923      	cbnz	r3, 8005e8a <_dtoa_r+0x82>
 8005e80:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005e84:	2800      	cmp	r0, #0
 8005e86:	f000 8578 	beq.w	800697a <_dtoa_r+0xb72>
 8005e8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e8c:	b953      	cbnz	r3, 8005ea4 <_dtoa_r+0x9c>
 8005e8e:	4ba1      	ldr	r3, [pc, #644]	; (8006114 <_dtoa_r+0x30c>)
 8005e90:	e021      	b.n	8005ed6 <_dtoa_r+0xce>
 8005e92:	4ba1      	ldr	r3, [pc, #644]	; (8006118 <_dtoa_r+0x310>)
 8005e94:	9302      	str	r3, [sp, #8]
 8005e96:	3308      	adds	r3, #8
 8005e98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e9a:	6013      	str	r3, [r2, #0]
 8005e9c:	9802      	ldr	r0, [sp, #8]
 8005e9e:	b017      	add	sp, #92	; 0x5c
 8005ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea4:	4b9b      	ldr	r3, [pc, #620]	; (8006114 <_dtoa_r+0x30c>)
 8005ea6:	9302      	str	r3, [sp, #8]
 8005ea8:	3303      	adds	r3, #3
 8005eaa:	e7f5      	b.n	8005e98 <_dtoa_r+0x90>
 8005eac:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	4630      	mov	r0, r6
 8005eb6:	4639      	mov	r1, r7
 8005eb8:	f7fa fe02 	bl	8000ac0 <__aeabi_dcmpeq>
 8005ebc:	4681      	mov	r9, r0
 8005ebe:	b160      	cbz	r0, 8005eda <_dtoa_r+0xd2>
 8005ec0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	6013      	str	r3, [r2, #0]
 8005ec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 8553 	beq.w	8006974 <_dtoa_r+0xb6c>
 8005ece:	4b93      	ldr	r3, [pc, #588]	; (800611c <_dtoa_r+0x314>)
 8005ed0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	9302      	str	r3, [sp, #8]
 8005ed8:	e7e0      	b.n	8005e9c <_dtoa_r+0x94>
 8005eda:	aa14      	add	r2, sp, #80	; 0x50
 8005edc:	a915      	add	r1, sp, #84	; 0x54
 8005ede:	ec47 6b10 	vmov	d0, r6, r7
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f001 fcb2 	bl	800784c <__d2b>
 8005ee8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005eec:	4682      	mov	sl, r0
 8005eee:	2d00      	cmp	r5, #0
 8005ef0:	d07e      	beq.n	8005ff0 <_dtoa_r+0x1e8>
 8005ef2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005ef6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005efa:	4630      	mov	r0, r6
 8005efc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005f00:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005f04:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8005f08:	2200      	movs	r2, #0
 8005f0a:	4b85      	ldr	r3, [pc, #532]	; (8006120 <_dtoa_r+0x318>)
 8005f0c:	f7fa f9bc 	bl	8000288 <__aeabi_dsub>
 8005f10:	a379      	add	r3, pc, #484	; (adr r3, 80060f8 <_dtoa_r+0x2f0>)
 8005f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f16:	f7fa fb6b 	bl	80005f0 <__aeabi_dmul>
 8005f1a:	a379      	add	r3, pc, #484	; (adr r3, 8006100 <_dtoa_r+0x2f8>)
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	f7fa f9b4 	bl	800028c <__adddf3>
 8005f24:	4606      	mov	r6, r0
 8005f26:	4628      	mov	r0, r5
 8005f28:	460f      	mov	r7, r1
 8005f2a:	f7fa fafb 	bl	8000524 <__aeabi_i2d>
 8005f2e:	a376      	add	r3, pc, #472	; (adr r3, 8006108 <_dtoa_r+0x300>)
 8005f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f34:	f7fa fb5c 	bl	80005f0 <__aeabi_dmul>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	4639      	mov	r1, r7
 8005f40:	f7fa f9a4 	bl	800028c <__adddf3>
 8005f44:	4606      	mov	r6, r0
 8005f46:	460f      	mov	r7, r1
 8005f48:	f7fa fe02 	bl	8000b50 <__aeabi_d2iz>
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	4683      	mov	fp, r0
 8005f50:	2300      	movs	r3, #0
 8005f52:	4630      	mov	r0, r6
 8005f54:	4639      	mov	r1, r7
 8005f56:	f7fa fdbd 	bl	8000ad4 <__aeabi_dcmplt>
 8005f5a:	b158      	cbz	r0, 8005f74 <_dtoa_r+0x16c>
 8005f5c:	4658      	mov	r0, fp
 8005f5e:	f7fa fae1 	bl	8000524 <__aeabi_i2d>
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	4630      	mov	r0, r6
 8005f68:	4639      	mov	r1, r7
 8005f6a:	f7fa fda9 	bl	8000ac0 <__aeabi_dcmpeq>
 8005f6e:	b908      	cbnz	r0, 8005f74 <_dtoa_r+0x16c>
 8005f70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f74:	f1bb 0f16 	cmp.w	fp, #22
 8005f78:	d859      	bhi.n	800602e <_dtoa_r+0x226>
 8005f7a:	496a      	ldr	r1, [pc, #424]	; (8006124 <_dtoa_r+0x31c>)
 8005f7c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005f80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f88:	f7fa fdc2 	bl	8000b10 <__aeabi_dcmpgt>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d050      	beq.n	8006032 <_dtoa_r+0x22a>
 8005f90:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f94:	2300      	movs	r3, #0
 8005f96:	930e      	str	r3, [sp, #56]	; 0x38
 8005f98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f9a:	1b5d      	subs	r5, r3, r5
 8005f9c:	1e6b      	subs	r3, r5, #1
 8005f9e:	9306      	str	r3, [sp, #24]
 8005fa0:	bf45      	ittet	mi
 8005fa2:	f1c5 0301 	rsbmi	r3, r5, #1
 8005fa6:	9305      	strmi	r3, [sp, #20]
 8005fa8:	2300      	movpl	r3, #0
 8005faa:	2300      	movmi	r3, #0
 8005fac:	bf4c      	ite	mi
 8005fae:	9306      	strmi	r3, [sp, #24]
 8005fb0:	9305      	strpl	r3, [sp, #20]
 8005fb2:	f1bb 0f00 	cmp.w	fp, #0
 8005fb6:	db3e      	blt.n	8006036 <_dtoa_r+0x22e>
 8005fb8:	9b06      	ldr	r3, [sp, #24]
 8005fba:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005fbe:	445b      	add	r3, fp
 8005fc0:	9306      	str	r3, [sp, #24]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	9308      	str	r3, [sp, #32]
 8005fc6:	9b07      	ldr	r3, [sp, #28]
 8005fc8:	2b09      	cmp	r3, #9
 8005fca:	f200 80af 	bhi.w	800612c <_dtoa_r+0x324>
 8005fce:	2b05      	cmp	r3, #5
 8005fd0:	bfc4      	itt	gt
 8005fd2:	3b04      	subgt	r3, #4
 8005fd4:	9307      	strgt	r3, [sp, #28]
 8005fd6:	9b07      	ldr	r3, [sp, #28]
 8005fd8:	f1a3 0302 	sub.w	r3, r3, #2
 8005fdc:	bfcc      	ite	gt
 8005fde:	2600      	movgt	r6, #0
 8005fe0:	2601      	movle	r6, #1
 8005fe2:	2b03      	cmp	r3, #3
 8005fe4:	f200 80ae 	bhi.w	8006144 <_dtoa_r+0x33c>
 8005fe8:	e8df f003 	tbb	[pc, r3]
 8005fec:	772f8482 	.word	0x772f8482
 8005ff0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ff2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005ff4:	441d      	add	r5, r3
 8005ff6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005ffa:	2b20      	cmp	r3, #32
 8005ffc:	dd11      	ble.n	8006022 <_dtoa_r+0x21a>
 8005ffe:	9a00      	ldr	r2, [sp, #0]
 8006000:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006004:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006008:	fa22 f000 	lsr.w	r0, r2, r0
 800600c:	fa08 f303 	lsl.w	r3, r8, r3
 8006010:	4318      	orrs	r0, r3
 8006012:	f7fa fa77 	bl	8000504 <__aeabi_ui2d>
 8006016:	2301      	movs	r3, #1
 8006018:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800601c:	3d01      	subs	r5, #1
 800601e:	9312      	str	r3, [sp, #72]	; 0x48
 8006020:	e772      	b.n	8005f08 <_dtoa_r+0x100>
 8006022:	f1c3 0020 	rsb	r0, r3, #32
 8006026:	9b00      	ldr	r3, [sp, #0]
 8006028:	fa03 f000 	lsl.w	r0, r3, r0
 800602c:	e7f1      	b.n	8006012 <_dtoa_r+0x20a>
 800602e:	2301      	movs	r3, #1
 8006030:	e7b1      	b.n	8005f96 <_dtoa_r+0x18e>
 8006032:	900e      	str	r0, [sp, #56]	; 0x38
 8006034:	e7b0      	b.n	8005f98 <_dtoa_r+0x190>
 8006036:	9b05      	ldr	r3, [sp, #20]
 8006038:	eba3 030b 	sub.w	r3, r3, fp
 800603c:	9305      	str	r3, [sp, #20]
 800603e:	f1cb 0300 	rsb	r3, fp, #0
 8006042:	9308      	str	r3, [sp, #32]
 8006044:	2300      	movs	r3, #0
 8006046:	930b      	str	r3, [sp, #44]	; 0x2c
 8006048:	e7bd      	b.n	8005fc6 <_dtoa_r+0x1be>
 800604a:	2301      	movs	r3, #1
 800604c:	9309      	str	r3, [sp, #36]	; 0x24
 800604e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006050:	2b00      	cmp	r3, #0
 8006052:	dd7a      	ble.n	800614a <_dtoa_r+0x342>
 8006054:	9304      	str	r3, [sp, #16]
 8006056:	9303      	str	r3, [sp, #12]
 8006058:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800605a:	2200      	movs	r2, #0
 800605c:	606a      	str	r2, [r5, #4]
 800605e:	2104      	movs	r1, #4
 8006060:	f101 0214 	add.w	r2, r1, #20
 8006064:	429a      	cmp	r2, r3
 8006066:	d975      	bls.n	8006154 <_dtoa_r+0x34c>
 8006068:	6869      	ldr	r1, [r5, #4]
 800606a:	4620      	mov	r0, r4
 800606c:	f001 f8b7 	bl	80071de <_Balloc>
 8006070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006072:	6028      	str	r0, [r5, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	9302      	str	r3, [sp, #8]
 8006078:	9b03      	ldr	r3, [sp, #12]
 800607a:	2b0e      	cmp	r3, #14
 800607c:	f200 80e5 	bhi.w	800624a <_dtoa_r+0x442>
 8006080:	2e00      	cmp	r6, #0
 8006082:	f000 80e2 	beq.w	800624a <_dtoa_r+0x442>
 8006086:	ed9d 7b00 	vldr	d7, [sp]
 800608a:	f1bb 0f00 	cmp.w	fp, #0
 800608e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006092:	dd74      	ble.n	800617e <_dtoa_r+0x376>
 8006094:	4a23      	ldr	r2, [pc, #140]	; (8006124 <_dtoa_r+0x31c>)
 8006096:	f00b 030f 	and.w	r3, fp, #15
 800609a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800609e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80060a2:	06f0      	lsls	r0, r6, #27
 80060a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060a8:	d559      	bpl.n	800615e <_dtoa_r+0x356>
 80060aa:	4b1f      	ldr	r3, [pc, #124]	; (8006128 <_dtoa_r+0x320>)
 80060ac:	ec51 0b17 	vmov	r0, r1, d7
 80060b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060b4:	f7fa fbc6 	bl	8000844 <__aeabi_ddiv>
 80060b8:	e9cd 0100 	strd	r0, r1, [sp]
 80060bc:	f006 060f 	and.w	r6, r6, #15
 80060c0:	2503      	movs	r5, #3
 80060c2:	4f19      	ldr	r7, [pc, #100]	; (8006128 <_dtoa_r+0x320>)
 80060c4:	2e00      	cmp	r6, #0
 80060c6:	d14c      	bne.n	8006162 <_dtoa_r+0x35a>
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060d0:	f7fa fbb8 	bl	8000844 <__aeabi_ddiv>
 80060d4:	e9cd 0100 	strd	r0, r1, [sp]
 80060d8:	e06a      	b.n	80061b0 <_dtoa_r+0x3a8>
 80060da:	2301      	movs	r3, #1
 80060dc:	9309      	str	r3, [sp, #36]	; 0x24
 80060de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060e0:	445b      	add	r3, fp
 80060e2:	9304      	str	r3, [sp, #16]
 80060e4:	3301      	adds	r3, #1
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	9303      	str	r3, [sp, #12]
 80060ea:	bfb8      	it	lt
 80060ec:	2301      	movlt	r3, #1
 80060ee:	e7b3      	b.n	8006058 <_dtoa_r+0x250>
 80060f0:	2300      	movs	r3, #0
 80060f2:	e7ab      	b.n	800604c <_dtoa_r+0x244>
 80060f4:	2300      	movs	r3, #0
 80060f6:	e7f1      	b.n	80060dc <_dtoa_r+0x2d4>
 80060f8:	636f4361 	.word	0x636f4361
 80060fc:	3fd287a7 	.word	0x3fd287a7
 8006100:	8b60c8b3 	.word	0x8b60c8b3
 8006104:	3fc68a28 	.word	0x3fc68a28
 8006108:	509f79fb 	.word	0x509f79fb
 800610c:	3fd34413 	.word	0x3fd34413
 8006110:	7ff00000 	.word	0x7ff00000
 8006114:	08008461 	.word	0x08008461
 8006118:	08008458 	.word	0x08008458
 800611c:	080083df 	.word	0x080083df
 8006120:	3ff80000 	.word	0x3ff80000
 8006124:	08008500 	.word	0x08008500
 8006128:	080084d8 	.word	0x080084d8
 800612c:	2601      	movs	r6, #1
 800612e:	2300      	movs	r3, #0
 8006130:	9307      	str	r3, [sp, #28]
 8006132:	9609      	str	r6, [sp, #36]	; 0x24
 8006134:	f04f 33ff 	mov.w	r3, #4294967295
 8006138:	9304      	str	r3, [sp, #16]
 800613a:	9303      	str	r3, [sp, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	2312      	movs	r3, #18
 8006140:	920a      	str	r2, [sp, #40]	; 0x28
 8006142:	e789      	b.n	8006058 <_dtoa_r+0x250>
 8006144:	2301      	movs	r3, #1
 8006146:	9309      	str	r3, [sp, #36]	; 0x24
 8006148:	e7f4      	b.n	8006134 <_dtoa_r+0x32c>
 800614a:	2301      	movs	r3, #1
 800614c:	9304      	str	r3, [sp, #16]
 800614e:	9303      	str	r3, [sp, #12]
 8006150:	461a      	mov	r2, r3
 8006152:	e7f5      	b.n	8006140 <_dtoa_r+0x338>
 8006154:	686a      	ldr	r2, [r5, #4]
 8006156:	3201      	adds	r2, #1
 8006158:	606a      	str	r2, [r5, #4]
 800615a:	0049      	lsls	r1, r1, #1
 800615c:	e780      	b.n	8006060 <_dtoa_r+0x258>
 800615e:	2502      	movs	r5, #2
 8006160:	e7af      	b.n	80060c2 <_dtoa_r+0x2ba>
 8006162:	07f1      	lsls	r1, r6, #31
 8006164:	d508      	bpl.n	8006178 <_dtoa_r+0x370>
 8006166:	4640      	mov	r0, r8
 8006168:	4649      	mov	r1, r9
 800616a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800616e:	f7fa fa3f 	bl	80005f0 <__aeabi_dmul>
 8006172:	3501      	adds	r5, #1
 8006174:	4680      	mov	r8, r0
 8006176:	4689      	mov	r9, r1
 8006178:	1076      	asrs	r6, r6, #1
 800617a:	3708      	adds	r7, #8
 800617c:	e7a2      	b.n	80060c4 <_dtoa_r+0x2bc>
 800617e:	f000 809d 	beq.w	80062bc <_dtoa_r+0x4b4>
 8006182:	f1cb 0600 	rsb	r6, fp, #0
 8006186:	4b9f      	ldr	r3, [pc, #636]	; (8006404 <_dtoa_r+0x5fc>)
 8006188:	4f9f      	ldr	r7, [pc, #636]	; (8006408 <_dtoa_r+0x600>)
 800618a:	f006 020f 	and.w	r2, r6, #15
 800618e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800619a:	f7fa fa29 	bl	80005f0 <__aeabi_dmul>
 800619e:	e9cd 0100 	strd	r0, r1, [sp]
 80061a2:	1136      	asrs	r6, r6, #4
 80061a4:	2300      	movs	r3, #0
 80061a6:	2502      	movs	r5, #2
 80061a8:	2e00      	cmp	r6, #0
 80061aa:	d17c      	bne.n	80062a6 <_dtoa_r+0x49e>
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d191      	bne.n	80060d4 <_dtoa_r+0x2cc>
 80061b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f000 8084 	beq.w	80062c0 <_dtoa_r+0x4b8>
 80061b8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80061bc:	2200      	movs	r2, #0
 80061be:	4b93      	ldr	r3, [pc, #588]	; (800640c <_dtoa_r+0x604>)
 80061c0:	4640      	mov	r0, r8
 80061c2:	4649      	mov	r1, r9
 80061c4:	f7fa fc86 	bl	8000ad4 <__aeabi_dcmplt>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d079      	beq.n	80062c0 <_dtoa_r+0x4b8>
 80061cc:	9b03      	ldr	r3, [sp, #12]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d076      	beq.n	80062c0 <_dtoa_r+0x4b8>
 80061d2:	9b04      	ldr	r3, [sp, #16]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	dd34      	ble.n	8006242 <_dtoa_r+0x43a>
 80061d8:	2200      	movs	r2, #0
 80061da:	4b8d      	ldr	r3, [pc, #564]	; (8006410 <_dtoa_r+0x608>)
 80061dc:	4640      	mov	r0, r8
 80061de:	4649      	mov	r1, r9
 80061e0:	f7fa fa06 	bl	80005f0 <__aeabi_dmul>
 80061e4:	e9cd 0100 	strd	r0, r1, [sp]
 80061e8:	9e04      	ldr	r6, [sp, #16]
 80061ea:	f10b 37ff 	add.w	r7, fp, #4294967295
 80061ee:	3501      	adds	r5, #1
 80061f0:	4628      	mov	r0, r5
 80061f2:	f7fa f997 	bl	8000524 <__aeabi_i2d>
 80061f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061fa:	f7fa f9f9 	bl	80005f0 <__aeabi_dmul>
 80061fe:	2200      	movs	r2, #0
 8006200:	4b84      	ldr	r3, [pc, #528]	; (8006414 <_dtoa_r+0x60c>)
 8006202:	f7fa f843 	bl	800028c <__adddf3>
 8006206:	4680      	mov	r8, r0
 8006208:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800620c:	2e00      	cmp	r6, #0
 800620e:	d15a      	bne.n	80062c6 <_dtoa_r+0x4be>
 8006210:	2200      	movs	r2, #0
 8006212:	4b81      	ldr	r3, [pc, #516]	; (8006418 <_dtoa_r+0x610>)
 8006214:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006218:	f7fa f836 	bl	8000288 <__aeabi_dsub>
 800621c:	4642      	mov	r2, r8
 800621e:	464b      	mov	r3, r9
 8006220:	e9cd 0100 	strd	r0, r1, [sp]
 8006224:	f7fa fc74 	bl	8000b10 <__aeabi_dcmpgt>
 8006228:	2800      	cmp	r0, #0
 800622a:	f040 829b 	bne.w	8006764 <_dtoa_r+0x95c>
 800622e:	4642      	mov	r2, r8
 8006230:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006234:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006238:	f7fa fc4c 	bl	8000ad4 <__aeabi_dcmplt>
 800623c:	2800      	cmp	r0, #0
 800623e:	f040 828f 	bne.w	8006760 <_dtoa_r+0x958>
 8006242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006246:	e9cd 2300 	strd	r2, r3, [sp]
 800624a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800624c:	2b00      	cmp	r3, #0
 800624e:	f2c0 8150 	blt.w	80064f2 <_dtoa_r+0x6ea>
 8006252:	f1bb 0f0e 	cmp.w	fp, #14
 8006256:	f300 814c 	bgt.w	80064f2 <_dtoa_r+0x6ea>
 800625a:	4b6a      	ldr	r3, [pc, #424]	; (8006404 <_dtoa_r+0x5fc>)
 800625c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006260:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006266:	2b00      	cmp	r3, #0
 8006268:	f280 80da 	bge.w	8006420 <_dtoa_r+0x618>
 800626c:	9b03      	ldr	r3, [sp, #12]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f300 80d6 	bgt.w	8006420 <_dtoa_r+0x618>
 8006274:	f040 8273 	bne.w	800675e <_dtoa_r+0x956>
 8006278:	2200      	movs	r2, #0
 800627a:	4b67      	ldr	r3, [pc, #412]	; (8006418 <_dtoa_r+0x610>)
 800627c:	4640      	mov	r0, r8
 800627e:	4649      	mov	r1, r9
 8006280:	f7fa f9b6 	bl	80005f0 <__aeabi_dmul>
 8006284:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006288:	f7fa fc38 	bl	8000afc <__aeabi_dcmpge>
 800628c:	9e03      	ldr	r6, [sp, #12]
 800628e:	4637      	mov	r7, r6
 8006290:	2800      	cmp	r0, #0
 8006292:	f040 824a 	bne.w	800672a <_dtoa_r+0x922>
 8006296:	9b02      	ldr	r3, [sp, #8]
 8006298:	9a02      	ldr	r2, [sp, #8]
 800629a:	1c5d      	adds	r5, r3, #1
 800629c:	2331      	movs	r3, #49	; 0x31
 800629e:	7013      	strb	r3, [r2, #0]
 80062a0:	f10b 0b01 	add.w	fp, fp, #1
 80062a4:	e245      	b.n	8006732 <_dtoa_r+0x92a>
 80062a6:	07f2      	lsls	r2, r6, #31
 80062a8:	d505      	bpl.n	80062b6 <_dtoa_r+0x4ae>
 80062aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062ae:	f7fa f99f 	bl	80005f0 <__aeabi_dmul>
 80062b2:	3501      	adds	r5, #1
 80062b4:	2301      	movs	r3, #1
 80062b6:	1076      	asrs	r6, r6, #1
 80062b8:	3708      	adds	r7, #8
 80062ba:	e775      	b.n	80061a8 <_dtoa_r+0x3a0>
 80062bc:	2502      	movs	r5, #2
 80062be:	e777      	b.n	80061b0 <_dtoa_r+0x3a8>
 80062c0:	465f      	mov	r7, fp
 80062c2:	9e03      	ldr	r6, [sp, #12]
 80062c4:	e794      	b.n	80061f0 <_dtoa_r+0x3e8>
 80062c6:	9a02      	ldr	r2, [sp, #8]
 80062c8:	4b4e      	ldr	r3, [pc, #312]	; (8006404 <_dtoa_r+0x5fc>)
 80062ca:	4432      	add	r2, r6
 80062cc:	9213      	str	r2, [sp, #76]	; 0x4c
 80062ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062d0:	1e71      	subs	r1, r6, #1
 80062d2:	2a00      	cmp	r2, #0
 80062d4:	d048      	beq.n	8006368 <_dtoa_r+0x560>
 80062d6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80062da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062de:	2000      	movs	r0, #0
 80062e0:	494e      	ldr	r1, [pc, #312]	; (800641c <_dtoa_r+0x614>)
 80062e2:	f7fa faaf 	bl	8000844 <__aeabi_ddiv>
 80062e6:	4642      	mov	r2, r8
 80062e8:	464b      	mov	r3, r9
 80062ea:	f7f9 ffcd 	bl	8000288 <__aeabi_dsub>
 80062ee:	9d02      	ldr	r5, [sp, #8]
 80062f0:	4680      	mov	r8, r0
 80062f2:	4689      	mov	r9, r1
 80062f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062f8:	f7fa fc2a 	bl	8000b50 <__aeabi_d2iz>
 80062fc:	4606      	mov	r6, r0
 80062fe:	f7fa f911 	bl	8000524 <__aeabi_i2d>
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	e9dd 0100 	ldrd	r0, r1, [sp]
 800630a:	f7f9 ffbd 	bl	8000288 <__aeabi_dsub>
 800630e:	3630      	adds	r6, #48	; 0x30
 8006310:	f805 6b01 	strb.w	r6, [r5], #1
 8006314:	4642      	mov	r2, r8
 8006316:	464b      	mov	r3, r9
 8006318:	e9cd 0100 	strd	r0, r1, [sp]
 800631c:	f7fa fbda 	bl	8000ad4 <__aeabi_dcmplt>
 8006320:	2800      	cmp	r0, #0
 8006322:	d165      	bne.n	80063f0 <_dtoa_r+0x5e8>
 8006324:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006328:	2000      	movs	r0, #0
 800632a:	4938      	ldr	r1, [pc, #224]	; (800640c <_dtoa_r+0x604>)
 800632c:	f7f9 ffac 	bl	8000288 <__aeabi_dsub>
 8006330:	4642      	mov	r2, r8
 8006332:	464b      	mov	r3, r9
 8006334:	f7fa fbce 	bl	8000ad4 <__aeabi_dcmplt>
 8006338:	2800      	cmp	r0, #0
 800633a:	f040 80ba 	bne.w	80064b2 <_dtoa_r+0x6aa>
 800633e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006340:	429d      	cmp	r5, r3
 8006342:	f43f af7e 	beq.w	8006242 <_dtoa_r+0x43a>
 8006346:	2200      	movs	r2, #0
 8006348:	4b31      	ldr	r3, [pc, #196]	; (8006410 <_dtoa_r+0x608>)
 800634a:	4640      	mov	r0, r8
 800634c:	4649      	mov	r1, r9
 800634e:	f7fa f94f 	bl	80005f0 <__aeabi_dmul>
 8006352:	2200      	movs	r2, #0
 8006354:	4680      	mov	r8, r0
 8006356:	4689      	mov	r9, r1
 8006358:	4b2d      	ldr	r3, [pc, #180]	; (8006410 <_dtoa_r+0x608>)
 800635a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800635e:	f7fa f947 	bl	80005f0 <__aeabi_dmul>
 8006362:	e9cd 0100 	strd	r0, r1, [sp]
 8006366:	e7c5      	b.n	80062f4 <_dtoa_r+0x4ec>
 8006368:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800636c:	4642      	mov	r2, r8
 800636e:	464b      	mov	r3, r9
 8006370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006374:	f7fa f93c 	bl	80005f0 <__aeabi_dmul>
 8006378:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800637c:	9d02      	ldr	r5, [sp, #8]
 800637e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006382:	f7fa fbe5 	bl	8000b50 <__aeabi_d2iz>
 8006386:	4606      	mov	r6, r0
 8006388:	f7fa f8cc 	bl	8000524 <__aeabi_i2d>
 800638c:	3630      	adds	r6, #48	; 0x30
 800638e:	4602      	mov	r2, r0
 8006390:	460b      	mov	r3, r1
 8006392:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006396:	f7f9 ff77 	bl	8000288 <__aeabi_dsub>
 800639a:	f805 6b01 	strb.w	r6, [r5], #1
 800639e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80063a0:	42ab      	cmp	r3, r5
 80063a2:	4680      	mov	r8, r0
 80063a4:	4689      	mov	r9, r1
 80063a6:	f04f 0200 	mov.w	r2, #0
 80063aa:	d125      	bne.n	80063f8 <_dtoa_r+0x5f0>
 80063ac:	4b1b      	ldr	r3, [pc, #108]	; (800641c <_dtoa_r+0x614>)
 80063ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063b2:	f7f9 ff6b 	bl	800028c <__adddf3>
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	4640      	mov	r0, r8
 80063bc:	4649      	mov	r1, r9
 80063be:	f7fa fba7 	bl	8000b10 <__aeabi_dcmpgt>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	d175      	bne.n	80064b2 <_dtoa_r+0x6aa>
 80063c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80063ca:	2000      	movs	r0, #0
 80063cc:	4913      	ldr	r1, [pc, #76]	; (800641c <_dtoa_r+0x614>)
 80063ce:	f7f9 ff5b 	bl	8000288 <__aeabi_dsub>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	4640      	mov	r0, r8
 80063d8:	4649      	mov	r1, r9
 80063da:	f7fa fb7b 	bl	8000ad4 <__aeabi_dcmplt>
 80063de:	2800      	cmp	r0, #0
 80063e0:	f43f af2f 	beq.w	8006242 <_dtoa_r+0x43a>
 80063e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063e8:	2b30      	cmp	r3, #48	; 0x30
 80063ea:	f105 32ff 	add.w	r2, r5, #4294967295
 80063ee:	d001      	beq.n	80063f4 <_dtoa_r+0x5ec>
 80063f0:	46bb      	mov	fp, r7
 80063f2:	e04d      	b.n	8006490 <_dtoa_r+0x688>
 80063f4:	4615      	mov	r5, r2
 80063f6:	e7f5      	b.n	80063e4 <_dtoa_r+0x5dc>
 80063f8:	4b05      	ldr	r3, [pc, #20]	; (8006410 <_dtoa_r+0x608>)
 80063fa:	f7fa f8f9 	bl	80005f0 <__aeabi_dmul>
 80063fe:	e9cd 0100 	strd	r0, r1, [sp]
 8006402:	e7bc      	b.n	800637e <_dtoa_r+0x576>
 8006404:	08008500 	.word	0x08008500
 8006408:	080084d8 	.word	0x080084d8
 800640c:	3ff00000 	.word	0x3ff00000
 8006410:	40240000 	.word	0x40240000
 8006414:	401c0000 	.word	0x401c0000
 8006418:	40140000 	.word	0x40140000
 800641c:	3fe00000 	.word	0x3fe00000
 8006420:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006424:	9d02      	ldr	r5, [sp, #8]
 8006426:	4642      	mov	r2, r8
 8006428:	464b      	mov	r3, r9
 800642a:	4630      	mov	r0, r6
 800642c:	4639      	mov	r1, r7
 800642e:	f7fa fa09 	bl	8000844 <__aeabi_ddiv>
 8006432:	f7fa fb8d 	bl	8000b50 <__aeabi_d2iz>
 8006436:	9000      	str	r0, [sp, #0]
 8006438:	f7fa f874 	bl	8000524 <__aeabi_i2d>
 800643c:	4642      	mov	r2, r8
 800643e:	464b      	mov	r3, r9
 8006440:	f7fa f8d6 	bl	80005f0 <__aeabi_dmul>
 8006444:	4602      	mov	r2, r0
 8006446:	460b      	mov	r3, r1
 8006448:	4630      	mov	r0, r6
 800644a:	4639      	mov	r1, r7
 800644c:	f7f9 ff1c 	bl	8000288 <__aeabi_dsub>
 8006450:	9e00      	ldr	r6, [sp, #0]
 8006452:	9f03      	ldr	r7, [sp, #12]
 8006454:	3630      	adds	r6, #48	; 0x30
 8006456:	f805 6b01 	strb.w	r6, [r5], #1
 800645a:	9e02      	ldr	r6, [sp, #8]
 800645c:	1bae      	subs	r6, r5, r6
 800645e:	42b7      	cmp	r7, r6
 8006460:	4602      	mov	r2, r0
 8006462:	460b      	mov	r3, r1
 8006464:	d138      	bne.n	80064d8 <_dtoa_r+0x6d0>
 8006466:	f7f9 ff11 	bl	800028c <__adddf3>
 800646a:	4606      	mov	r6, r0
 800646c:	460f      	mov	r7, r1
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4640      	mov	r0, r8
 8006474:	4649      	mov	r1, r9
 8006476:	f7fa fb2d 	bl	8000ad4 <__aeabi_dcmplt>
 800647a:	b9c8      	cbnz	r0, 80064b0 <_dtoa_r+0x6a8>
 800647c:	4632      	mov	r2, r6
 800647e:	463b      	mov	r3, r7
 8006480:	4640      	mov	r0, r8
 8006482:	4649      	mov	r1, r9
 8006484:	f7fa fb1c 	bl	8000ac0 <__aeabi_dcmpeq>
 8006488:	b110      	cbz	r0, 8006490 <_dtoa_r+0x688>
 800648a:	9b00      	ldr	r3, [sp, #0]
 800648c:	07db      	lsls	r3, r3, #31
 800648e:	d40f      	bmi.n	80064b0 <_dtoa_r+0x6a8>
 8006490:	4651      	mov	r1, sl
 8006492:	4620      	mov	r0, r4
 8006494:	f000 fed7 	bl	8007246 <_Bfree>
 8006498:	2300      	movs	r3, #0
 800649a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800649c:	702b      	strb	r3, [r5, #0]
 800649e:	f10b 0301 	add.w	r3, fp, #1
 80064a2:	6013      	str	r3, [r2, #0]
 80064a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	f43f acf8 	beq.w	8005e9c <_dtoa_r+0x94>
 80064ac:	601d      	str	r5, [r3, #0]
 80064ae:	e4f5      	b.n	8005e9c <_dtoa_r+0x94>
 80064b0:	465f      	mov	r7, fp
 80064b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80064b6:	2a39      	cmp	r2, #57	; 0x39
 80064b8:	f105 33ff 	add.w	r3, r5, #4294967295
 80064bc:	d106      	bne.n	80064cc <_dtoa_r+0x6c4>
 80064be:	9a02      	ldr	r2, [sp, #8]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d107      	bne.n	80064d4 <_dtoa_r+0x6cc>
 80064c4:	2330      	movs	r3, #48	; 0x30
 80064c6:	7013      	strb	r3, [r2, #0]
 80064c8:	3701      	adds	r7, #1
 80064ca:	4613      	mov	r3, r2
 80064cc:	781a      	ldrb	r2, [r3, #0]
 80064ce:	3201      	adds	r2, #1
 80064d0:	701a      	strb	r2, [r3, #0]
 80064d2:	e78d      	b.n	80063f0 <_dtoa_r+0x5e8>
 80064d4:	461d      	mov	r5, r3
 80064d6:	e7ec      	b.n	80064b2 <_dtoa_r+0x6aa>
 80064d8:	2200      	movs	r2, #0
 80064da:	4ba4      	ldr	r3, [pc, #656]	; (800676c <_dtoa_r+0x964>)
 80064dc:	f7fa f888 	bl	80005f0 <__aeabi_dmul>
 80064e0:	2200      	movs	r2, #0
 80064e2:	2300      	movs	r3, #0
 80064e4:	4606      	mov	r6, r0
 80064e6:	460f      	mov	r7, r1
 80064e8:	f7fa faea 	bl	8000ac0 <__aeabi_dcmpeq>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	d09a      	beq.n	8006426 <_dtoa_r+0x61e>
 80064f0:	e7ce      	b.n	8006490 <_dtoa_r+0x688>
 80064f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064f4:	2a00      	cmp	r2, #0
 80064f6:	f000 80cd 	beq.w	8006694 <_dtoa_r+0x88c>
 80064fa:	9a07      	ldr	r2, [sp, #28]
 80064fc:	2a01      	cmp	r2, #1
 80064fe:	f300 80af 	bgt.w	8006660 <_dtoa_r+0x858>
 8006502:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006504:	2a00      	cmp	r2, #0
 8006506:	f000 80a7 	beq.w	8006658 <_dtoa_r+0x850>
 800650a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800650e:	9e08      	ldr	r6, [sp, #32]
 8006510:	9d05      	ldr	r5, [sp, #20]
 8006512:	9a05      	ldr	r2, [sp, #20]
 8006514:	441a      	add	r2, r3
 8006516:	9205      	str	r2, [sp, #20]
 8006518:	9a06      	ldr	r2, [sp, #24]
 800651a:	2101      	movs	r1, #1
 800651c:	441a      	add	r2, r3
 800651e:	4620      	mov	r0, r4
 8006520:	9206      	str	r2, [sp, #24]
 8006522:	f000 ff6e 	bl	8007402 <__i2b>
 8006526:	4607      	mov	r7, r0
 8006528:	2d00      	cmp	r5, #0
 800652a:	dd0c      	ble.n	8006546 <_dtoa_r+0x73e>
 800652c:	9b06      	ldr	r3, [sp, #24]
 800652e:	2b00      	cmp	r3, #0
 8006530:	dd09      	ble.n	8006546 <_dtoa_r+0x73e>
 8006532:	42ab      	cmp	r3, r5
 8006534:	9a05      	ldr	r2, [sp, #20]
 8006536:	bfa8      	it	ge
 8006538:	462b      	movge	r3, r5
 800653a:	1ad2      	subs	r2, r2, r3
 800653c:	9205      	str	r2, [sp, #20]
 800653e:	9a06      	ldr	r2, [sp, #24]
 8006540:	1aed      	subs	r5, r5, r3
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	9306      	str	r3, [sp, #24]
 8006546:	9b08      	ldr	r3, [sp, #32]
 8006548:	b1f3      	cbz	r3, 8006588 <_dtoa_r+0x780>
 800654a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800654c:	2b00      	cmp	r3, #0
 800654e:	f000 80a5 	beq.w	800669c <_dtoa_r+0x894>
 8006552:	2e00      	cmp	r6, #0
 8006554:	dd10      	ble.n	8006578 <_dtoa_r+0x770>
 8006556:	4639      	mov	r1, r7
 8006558:	4632      	mov	r2, r6
 800655a:	4620      	mov	r0, r4
 800655c:	f000 ffe8 	bl	8007530 <__pow5mult>
 8006560:	4652      	mov	r2, sl
 8006562:	4601      	mov	r1, r0
 8006564:	4607      	mov	r7, r0
 8006566:	4620      	mov	r0, r4
 8006568:	f000 ff54 	bl	8007414 <__multiply>
 800656c:	4651      	mov	r1, sl
 800656e:	4680      	mov	r8, r0
 8006570:	4620      	mov	r0, r4
 8006572:	f000 fe68 	bl	8007246 <_Bfree>
 8006576:	46c2      	mov	sl, r8
 8006578:	9b08      	ldr	r3, [sp, #32]
 800657a:	1b9a      	subs	r2, r3, r6
 800657c:	d004      	beq.n	8006588 <_dtoa_r+0x780>
 800657e:	4651      	mov	r1, sl
 8006580:	4620      	mov	r0, r4
 8006582:	f000 ffd5 	bl	8007530 <__pow5mult>
 8006586:	4682      	mov	sl, r0
 8006588:	2101      	movs	r1, #1
 800658a:	4620      	mov	r0, r4
 800658c:	f000 ff39 	bl	8007402 <__i2b>
 8006590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006592:	2b00      	cmp	r3, #0
 8006594:	4606      	mov	r6, r0
 8006596:	f340 8083 	ble.w	80066a0 <_dtoa_r+0x898>
 800659a:	461a      	mov	r2, r3
 800659c:	4601      	mov	r1, r0
 800659e:	4620      	mov	r0, r4
 80065a0:	f000 ffc6 	bl	8007530 <__pow5mult>
 80065a4:	9b07      	ldr	r3, [sp, #28]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	4606      	mov	r6, r0
 80065aa:	dd7c      	ble.n	80066a6 <_dtoa_r+0x89e>
 80065ac:	f04f 0800 	mov.w	r8, #0
 80065b0:	6933      	ldr	r3, [r6, #16]
 80065b2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80065b6:	6918      	ldr	r0, [r3, #16]
 80065b8:	f000 fed5 	bl	8007366 <__hi0bits>
 80065bc:	f1c0 0020 	rsb	r0, r0, #32
 80065c0:	9b06      	ldr	r3, [sp, #24]
 80065c2:	4418      	add	r0, r3
 80065c4:	f010 001f 	ands.w	r0, r0, #31
 80065c8:	f000 8096 	beq.w	80066f8 <_dtoa_r+0x8f0>
 80065cc:	f1c0 0320 	rsb	r3, r0, #32
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	f340 8087 	ble.w	80066e4 <_dtoa_r+0x8dc>
 80065d6:	9b05      	ldr	r3, [sp, #20]
 80065d8:	f1c0 001c 	rsb	r0, r0, #28
 80065dc:	4403      	add	r3, r0
 80065de:	9305      	str	r3, [sp, #20]
 80065e0:	9b06      	ldr	r3, [sp, #24]
 80065e2:	4405      	add	r5, r0
 80065e4:	4403      	add	r3, r0
 80065e6:	9306      	str	r3, [sp, #24]
 80065e8:	9b05      	ldr	r3, [sp, #20]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	dd05      	ble.n	80065fa <_dtoa_r+0x7f2>
 80065ee:	4651      	mov	r1, sl
 80065f0:	461a      	mov	r2, r3
 80065f2:	4620      	mov	r0, r4
 80065f4:	f000 ffea 	bl	80075cc <__lshift>
 80065f8:	4682      	mov	sl, r0
 80065fa:	9b06      	ldr	r3, [sp, #24]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dd05      	ble.n	800660c <_dtoa_r+0x804>
 8006600:	4631      	mov	r1, r6
 8006602:	461a      	mov	r2, r3
 8006604:	4620      	mov	r0, r4
 8006606:	f000 ffe1 	bl	80075cc <__lshift>
 800660a:	4606      	mov	r6, r0
 800660c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800660e:	2b00      	cmp	r3, #0
 8006610:	d074      	beq.n	80066fc <_dtoa_r+0x8f4>
 8006612:	4631      	mov	r1, r6
 8006614:	4650      	mov	r0, sl
 8006616:	f001 f82a 	bl	800766e <__mcmp>
 800661a:	2800      	cmp	r0, #0
 800661c:	da6e      	bge.n	80066fc <_dtoa_r+0x8f4>
 800661e:	2300      	movs	r3, #0
 8006620:	4651      	mov	r1, sl
 8006622:	220a      	movs	r2, #10
 8006624:	4620      	mov	r0, r4
 8006626:	f000 fe25 	bl	8007274 <__multadd>
 800662a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800662c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006630:	4682      	mov	sl, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	f000 81a8 	beq.w	8006988 <_dtoa_r+0xb80>
 8006638:	2300      	movs	r3, #0
 800663a:	4639      	mov	r1, r7
 800663c:	220a      	movs	r2, #10
 800663e:	4620      	mov	r0, r4
 8006640:	f000 fe18 	bl	8007274 <__multadd>
 8006644:	9b04      	ldr	r3, [sp, #16]
 8006646:	2b00      	cmp	r3, #0
 8006648:	4607      	mov	r7, r0
 800664a:	f300 80c8 	bgt.w	80067de <_dtoa_r+0x9d6>
 800664e:	9b07      	ldr	r3, [sp, #28]
 8006650:	2b02      	cmp	r3, #2
 8006652:	f340 80c4 	ble.w	80067de <_dtoa_r+0x9d6>
 8006656:	e059      	b.n	800670c <_dtoa_r+0x904>
 8006658:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800665a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800665e:	e756      	b.n	800650e <_dtoa_r+0x706>
 8006660:	9b03      	ldr	r3, [sp, #12]
 8006662:	1e5e      	subs	r6, r3, #1
 8006664:	9b08      	ldr	r3, [sp, #32]
 8006666:	42b3      	cmp	r3, r6
 8006668:	bfbf      	itttt	lt
 800666a:	9b08      	ldrlt	r3, [sp, #32]
 800666c:	9608      	strlt	r6, [sp, #32]
 800666e:	1af2      	sublt	r2, r6, r3
 8006670:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8006672:	bfb6      	itet	lt
 8006674:	189b      	addlt	r3, r3, r2
 8006676:	1b9e      	subge	r6, r3, r6
 8006678:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800667a:	9b03      	ldr	r3, [sp, #12]
 800667c:	bfb8      	it	lt
 800667e:	2600      	movlt	r6, #0
 8006680:	2b00      	cmp	r3, #0
 8006682:	bfb9      	ittee	lt
 8006684:	9b05      	ldrlt	r3, [sp, #20]
 8006686:	9a03      	ldrlt	r2, [sp, #12]
 8006688:	9d05      	ldrge	r5, [sp, #20]
 800668a:	9b03      	ldrge	r3, [sp, #12]
 800668c:	bfbc      	itt	lt
 800668e:	1a9d      	sublt	r5, r3, r2
 8006690:	2300      	movlt	r3, #0
 8006692:	e73e      	b.n	8006512 <_dtoa_r+0x70a>
 8006694:	9e08      	ldr	r6, [sp, #32]
 8006696:	9d05      	ldr	r5, [sp, #20]
 8006698:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800669a:	e745      	b.n	8006528 <_dtoa_r+0x720>
 800669c:	9a08      	ldr	r2, [sp, #32]
 800669e:	e76e      	b.n	800657e <_dtoa_r+0x776>
 80066a0:	9b07      	ldr	r3, [sp, #28]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	dc19      	bgt.n	80066da <_dtoa_r+0x8d2>
 80066a6:	9b00      	ldr	r3, [sp, #0]
 80066a8:	b9bb      	cbnz	r3, 80066da <_dtoa_r+0x8d2>
 80066aa:	9b01      	ldr	r3, [sp, #4]
 80066ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066b0:	b99b      	cbnz	r3, 80066da <_dtoa_r+0x8d2>
 80066b2:	9b01      	ldr	r3, [sp, #4]
 80066b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066b8:	0d1b      	lsrs	r3, r3, #20
 80066ba:	051b      	lsls	r3, r3, #20
 80066bc:	b183      	cbz	r3, 80066e0 <_dtoa_r+0x8d8>
 80066be:	9b05      	ldr	r3, [sp, #20]
 80066c0:	3301      	adds	r3, #1
 80066c2:	9305      	str	r3, [sp, #20]
 80066c4:	9b06      	ldr	r3, [sp, #24]
 80066c6:	3301      	adds	r3, #1
 80066c8:	9306      	str	r3, [sp, #24]
 80066ca:	f04f 0801 	mov.w	r8, #1
 80066ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f47f af6d 	bne.w	80065b0 <_dtoa_r+0x7a8>
 80066d6:	2001      	movs	r0, #1
 80066d8:	e772      	b.n	80065c0 <_dtoa_r+0x7b8>
 80066da:	f04f 0800 	mov.w	r8, #0
 80066de:	e7f6      	b.n	80066ce <_dtoa_r+0x8c6>
 80066e0:	4698      	mov	r8, r3
 80066e2:	e7f4      	b.n	80066ce <_dtoa_r+0x8c6>
 80066e4:	d080      	beq.n	80065e8 <_dtoa_r+0x7e0>
 80066e6:	9a05      	ldr	r2, [sp, #20]
 80066e8:	331c      	adds	r3, #28
 80066ea:	441a      	add	r2, r3
 80066ec:	9205      	str	r2, [sp, #20]
 80066ee:	9a06      	ldr	r2, [sp, #24]
 80066f0:	441a      	add	r2, r3
 80066f2:	441d      	add	r5, r3
 80066f4:	4613      	mov	r3, r2
 80066f6:	e776      	b.n	80065e6 <_dtoa_r+0x7de>
 80066f8:	4603      	mov	r3, r0
 80066fa:	e7f4      	b.n	80066e6 <_dtoa_r+0x8de>
 80066fc:	9b03      	ldr	r3, [sp, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	dc36      	bgt.n	8006770 <_dtoa_r+0x968>
 8006702:	9b07      	ldr	r3, [sp, #28]
 8006704:	2b02      	cmp	r3, #2
 8006706:	dd33      	ble.n	8006770 <_dtoa_r+0x968>
 8006708:	9b03      	ldr	r3, [sp, #12]
 800670a:	9304      	str	r3, [sp, #16]
 800670c:	9b04      	ldr	r3, [sp, #16]
 800670e:	b963      	cbnz	r3, 800672a <_dtoa_r+0x922>
 8006710:	4631      	mov	r1, r6
 8006712:	2205      	movs	r2, #5
 8006714:	4620      	mov	r0, r4
 8006716:	f000 fdad 	bl	8007274 <__multadd>
 800671a:	4601      	mov	r1, r0
 800671c:	4606      	mov	r6, r0
 800671e:	4650      	mov	r0, sl
 8006720:	f000 ffa5 	bl	800766e <__mcmp>
 8006724:	2800      	cmp	r0, #0
 8006726:	f73f adb6 	bgt.w	8006296 <_dtoa_r+0x48e>
 800672a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800672c:	9d02      	ldr	r5, [sp, #8]
 800672e:	ea6f 0b03 	mvn.w	fp, r3
 8006732:	2300      	movs	r3, #0
 8006734:	9303      	str	r3, [sp, #12]
 8006736:	4631      	mov	r1, r6
 8006738:	4620      	mov	r0, r4
 800673a:	f000 fd84 	bl	8007246 <_Bfree>
 800673e:	2f00      	cmp	r7, #0
 8006740:	f43f aea6 	beq.w	8006490 <_dtoa_r+0x688>
 8006744:	9b03      	ldr	r3, [sp, #12]
 8006746:	b12b      	cbz	r3, 8006754 <_dtoa_r+0x94c>
 8006748:	42bb      	cmp	r3, r7
 800674a:	d003      	beq.n	8006754 <_dtoa_r+0x94c>
 800674c:	4619      	mov	r1, r3
 800674e:	4620      	mov	r0, r4
 8006750:	f000 fd79 	bl	8007246 <_Bfree>
 8006754:	4639      	mov	r1, r7
 8006756:	4620      	mov	r0, r4
 8006758:	f000 fd75 	bl	8007246 <_Bfree>
 800675c:	e698      	b.n	8006490 <_dtoa_r+0x688>
 800675e:	2600      	movs	r6, #0
 8006760:	4637      	mov	r7, r6
 8006762:	e7e2      	b.n	800672a <_dtoa_r+0x922>
 8006764:	46bb      	mov	fp, r7
 8006766:	4637      	mov	r7, r6
 8006768:	e595      	b.n	8006296 <_dtoa_r+0x48e>
 800676a:	bf00      	nop
 800676c:	40240000 	.word	0x40240000
 8006770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006772:	bb93      	cbnz	r3, 80067da <_dtoa_r+0x9d2>
 8006774:	9b03      	ldr	r3, [sp, #12]
 8006776:	9304      	str	r3, [sp, #16]
 8006778:	9d02      	ldr	r5, [sp, #8]
 800677a:	4631      	mov	r1, r6
 800677c:	4650      	mov	r0, sl
 800677e:	f7ff fab7 	bl	8005cf0 <quorem>
 8006782:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006786:	f805 9b01 	strb.w	r9, [r5], #1
 800678a:	9b02      	ldr	r3, [sp, #8]
 800678c:	9a04      	ldr	r2, [sp, #16]
 800678e:	1aeb      	subs	r3, r5, r3
 8006790:	429a      	cmp	r2, r3
 8006792:	f300 80dc 	bgt.w	800694e <_dtoa_r+0xb46>
 8006796:	9b02      	ldr	r3, [sp, #8]
 8006798:	2a01      	cmp	r2, #1
 800679a:	bfac      	ite	ge
 800679c:	189b      	addge	r3, r3, r2
 800679e:	3301      	addlt	r3, #1
 80067a0:	4698      	mov	r8, r3
 80067a2:	2300      	movs	r3, #0
 80067a4:	9303      	str	r3, [sp, #12]
 80067a6:	4651      	mov	r1, sl
 80067a8:	2201      	movs	r2, #1
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 ff0e 	bl	80075cc <__lshift>
 80067b0:	4631      	mov	r1, r6
 80067b2:	4682      	mov	sl, r0
 80067b4:	f000 ff5b 	bl	800766e <__mcmp>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	f300 808d 	bgt.w	80068d8 <_dtoa_r+0xad0>
 80067be:	d103      	bne.n	80067c8 <_dtoa_r+0x9c0>
 80067c0:	f019 0f01 	tst.w	r9, #1
 80067c4:	f040 8088 	bne.w	80068d8 <_dtoa_r+0xad0>
 80067c8:	4645      	mov	r5, r8
 80067ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80067ce:	2b30      	cmp	r3, #48	; 0x30
 80067d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80067d4:	d1af      	bne.n	8006736 <_dtoa_r+0x92e>
 80067d6:	4615      	mov	r5, r2
 80067d8:	e7f7      	b.n	80067ca <_dtoa_r+0x9c2>
 80067da:	9b03      	ldr	r3, [sp, #12]
 80067dc:	9304      	str	r3, [sp, #16]
 80067de:	2d00      	cmp	r5, #0
 80067e0:	dd05      	ble.n	80067ee <_dtoa_r+0x9e6>
 80067e2:	4639      	mov	r1, r7
 80067e4:	462a      	mov	r2, r5
 80067e6:	4620      	mov	r0, r4
 80067e8:	f000 fef0 	bl	80075cc <__lshift>
 80067ec:	4607      	mov	r7, r0
 80067ee:	f1b8 0f00 	cmp.w	r8, #0
 80067f2:	d04c      	beq.n	800688e <_dtoa_r+0xa86>
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	4620      	mov	r0, r4
 80067f8:	f000 fcf1 	bl	80071de <_Balloc>
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	3202      	adds	r2, #2
 8006800:	4605      	mov	r5, r0
 8006802:	0092      	lsls	r2, r2, #2
 8006804:	f107 010c 	add.w	r1, r7, #12
 8006808:	300c      	adds	r0, #12
 800680a:	f000 fcdd 	bl	80071c8 <memcpy>
 800680e:	2201      	movs	r2, #1
 8006810:	4629      	mov	r1, r5
 8006812:	4620      	mov	r0, r4
 8006814:	f000 feda 	bl	80075cc <__lshift>
 8006818:	9b00      	ldr	r3, [sp, #0]
 800681a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800681e:	9703      	str	r7, [sp, #12]
 8006820:	f003 0301 	and.w	r3, r3, #1
 8006824:	4607      	mov	r7, r0
 8006826:	9305      	str	r3, [sp, #20]
 8006828:	4631      	mov	r1, r6
 800682a:	4650      	mov	r0, sl
 800682c:	f7ff fa60 	bl	8005cf0 <quorem>
 8006830:	9903      	ldr	r1, [sp, #12]
 8006832:	4605      	mov	r5, r0
 8006834:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006838:	4650      	mov	r0, sl
 800683a:	f000 ff18 	bl	800766e <__mcmp>
 800683e:	463a      	mov	r2, r7
 8006840:	9000      	str	r0, [sp, #0]
 8006842:	4631      	mov	r1, r6
 8006844:	4620      	mov	r0, r4
 8006846:	f000 ff2c 	bl	80076a2 <__mdiff>
 800684a:	68c3      	ldr	r3, [r0, #12]
 800684c:	4602      	mov	r2, r0
 800684e:	bb03      	cbnz	r3, 8006892 <_dtoa_r+0xa8a>
 8006850:	4601      	mov	r1, r0
 8006852:	9006      	str	r0, [sp, #24]
 8006854:	4650      	mov	r0, sl
 8006856:	f000 ff0a 	bl	800766e <__mcmp>
 800685a:	9a06      	ldr	r2, [sp, #24]
 800685c:	4603      	mov	r3, r0
 800685e:	4611      	mov	r1, r2
 8006860:	4620      	mov	r0, r4
 8006862:	9306      	str	r3, [sp, #24]
 8006864:	f000 fcef 	bl	8007246 <_Bfree>
 8006868:	9b06      	ldr	r3, [sp, #24]
 800686a:	b9a3      	cbnz	r3, 8006896 <_dtoa_r+0xa8e>
 800686c:	9a07      	ldr	r2, [sp, #28]
 800686e:	b992      	cbnz	r2, 8006896 <_dtoa_r+0xa8e>
 8006870:	9a05      	ldr	r2, [sp, #20]
 8006872:	b982      	cbnz	r2, 8006896 <_dtoa_r+0xa8e>
 8006874:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006878:	d029      	beq.n	80068ce <_dtoa_r+0xac6>
 800687a:	9b00      	ldr	r3, [sp, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	dd01      	ble.n	8006884 <_dtoa_r+0xa7c>
 8006880:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006884:	f108 0501 	add.w	r5, r8, #1
 8006888:	f888 9000 	strb.w	r9, [r8]
 800688c:	e753      	b.n	8006736 <_dtoa_r+0x92e>
 800688e:	4638      	mov	r0, r7
 8006890:	e7c2      	b.n	8006818 <_dtoa_r+0xa10>
 8006892:	2301      	movs	r3, #1
 8006894:	e7e3      	b.n	800685e <_dtoa_r+0xa56>
 8006896:	9a00      	ldr	r2, [sp, #0]
 8006898:	2a00      	cmp	r2, #0
 800689a:	db04      	blt.n	80068a6 <_dtoa_r+0xa9e>
 800689c:	d125      	bne.n	80068ea <_dtoa_r+0xae2>
 800689e:	9a07      	ldr	r2, [sp, #28]
 80068a0:	bb1a      	cbnz	r2, 80068ea <_dtoa_r+0xae2>
 80068a2:	9a05      	ldr	r2, [sp, #20]
 80068a4:	bb0a      	cbnz	r2, 80068ea <_dtoa_r+0xae2>
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	ddec      	ble.n	8006884 <_dtoa_r+0xa7c>
 80068aa:	4651      	mov	r1, sl
 80068ac:	2201      	movs	r2, #1
 80068ae:	4620      	mov	r0, r4
 80068b0:	f000 fe8c 	bl	80075cc <__lshift>
 80068b4:	4631      	mov	r1, r6
 80068b6:	4682      	mov	sl, r0
 80068b8:	f000 fed9 	bl	800766e <__mcmp>
 80068bc:	2800      	cmp	r0, #0
 80068be:	dc03      	bgt.n	80068c8 <_dtoa_r+0xac0>
 80068c0:	d1e0      	bne.n	8006884 <_dtoa_r+0xa7c>
 80068c2:	f019 0f01 	tst.w	r9, #1
 80068c6:	d0dd      	beq.n	8006884 <_dtoa_r+0xa7c>
 80068c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068cc:	d1d8      	bne.n	8006880 <_dtoa_r+0xa78>
 80068ce:	2339      	movs	r3, #57	; 0x39
 80068d0:	f888 3000 	strb.w	r3, [r8]
 80068d4:	f108 0801 	add.w	r8, r8, #1
 80068d8:	4645      	mov	r5, r8
 80068da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068de:	2b39      	cmp	r3, #57	; 0x39
 80068e0:	f105 32ff 	add.w	r2, r5, #4294967295
 80068e4:	d03b      	beq.n	800695e <_dtoa_r+0xb56>
 80068e6:	3301      	adds	r3, #1
 80068e8:	e040      	b.n	800696c <_dtoa_r+0xb64>
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f108 0501 	add.w	r5, r8, #1
 80068f0:	dd05      	ble.n	80068fe <_dtoa_r+0xaf6>
 80068f2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068f6:	d0ea      	beq.n	80068ce <_dtoa_r+0xac6>
 80068f8:	f109 0901 	add.w	r9, r9, #1
 80068fc:	e7c4      	b.n	8006888 <_dtoa_r+0xa80>
 80068fe:	9b02      	ldr	r3, [sp, #8]
 8006900:	9a04      	ldr	r2, [sp, #16]
 8006902:	f805 9c01 	strb.w	r9, [r5, #-1]
 8006906:	1aeb      	subs	r3, r5, r3
 8006908:	4293      	cmp	r3, r2
 800690a:	46a8      	mov	r8, r5
 800690c:	f43f af4b 	beq.w	80067a6 <_dtoa_r+0x99e>
 8006910:	4651      	mov	r1, sl
 8006912:	2300      	movs	r3, #0
 8006914:	220a      	movs	r2, #10
 8006916:	4620      	mov	r0, r4
 8006918:	f000 fcac 	bl	8007274 <__multadd>
 800691c:	9b03      	ldr	r3, [sp, #12]
 800691e:	9903      	ldr	r1, [sp, #12]
 8006920:	42bb      	cmp	r3, r7
 8006922:	4682      	mov	sl, r0
 8006924:	f04f 0300 	mov.w	r3, #0
 8006928:	f04f 020a 	mov.w	r2, #10
 800692c:	4620      	mov	r0, r4
 800692e:	d104      	bne.n	800693a <_dtoa_r+0xb32>
 8006930:	f000 fca0 	bl	8007274 <__multadd>
 8006934:	9003      	str	r0, [sp, #12]
 8006936:	4607      	mov	r7, r0
 8006938:	e776      	b.n	8006828 <_dtoa_r+0xa20>
 800693a:	f000 fc9b 	bl	8007274 <__multadd>
 800693e:	2300      	movs	r3, #0
 8006940:	9003      	str	r0, [sp, #12]
 8006942:	220a      	movs	r2, #10
 8006944:	4639      	mov	r1, r7
 8006946:	4620      	mov	r0, r4
 8006948:	f000 fc94 	bl	8007274 <__multadd>
 800694c:	e7f3      	b.n	8006936 <_dtoa_r+0xb2e>
 800694e:	4651      	mov	r1, sl
 8006950:	2300      	movs	r3, #0
 8006952:	220a      	movs	r2, #10
 8006954:	4620      	mov	r0, r4
 8006956:	f000 fc8d 	bl	8007274 <__multadd>
 800695a:	4682      	mov	sl, r0
 800695c:	e70d      	b.n	800677a <_dtoa_r+0x972>
 800695e:	9b02      	ldr	r3, [sp, #8]
 8006960:	4293      	cmp	r3, r2
 8006962:	d105      	bne.n	8006970 <_dtoa_r+0xb68>
 8006964:	9a02      	ldr	r2, [sp, #8]
 8006966:	f10b 0b01 	add.w	fp, fp, #1
 800696a:	2331      	movs	r3, #49	; 0x31
 800696c:	7013      	strb	r3, [r2, #0]
 800696e:	e6e2      	b.n	8006736 <_dtoa_r+0x92e>
 8006970:	4615      	mov	r5, r2
 8006972:	e7b2      	b.n	80068da <_dtoa_r+0xad2>
 8006974:	4b09      	ldr	r3, [pc, #36]	; (800699c <_dtoa_r+0xb94>)
 8006976:	f7ff baae 	b.w	8005ed6 <_dtoa_r+0xce>
 800697a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800697c:	2b00      	cmp	r3, #0
 800697e:	f47f aa88 	bne.w	8005e92 <_dtoa_r+0x8a>
 8006982:	4b07      	ldr	r3, [pc, #28]	; (80069a0 <_dtoa_r+0xb98>)
 8006984:	f7ff baa7 	b.w	8005ed6 <_dtoa_r+0xce>
 8006988:	9b04      	ldr	r3, [sp, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	f73f aef4 	bgt.w	8006778 <_dtoa_r+0x970>
 8006990:	9b07      	ldr	r3, [sp, #28]
 8006992:	2b02      	cmp	r3, #2
 8006994:	f77f aef0 	ble.w	8006778 <_dtoa_r+0x970>
 8006998:	e6b8      	b.n	800670c <_dtoa_r+0x904>
 800699a:	bf00      	nop
 800699c:	080083de 	.word	0x080083de
 80069a0:	08008458 	.word	0x08008458

080069a4 <_cleanup_r>:
 80069a4:	4901      	ldr	r1, [pc, #4]	; (80069ac <_cleanup_r+0x8>)
 80069a6:	f000 b8a9 	b.w	8006afc <_fwalk_reent>
 80069aa:	bf00      	nop
 80069ac:	08008169 	.word	0x08008169

080069b0 <std.isra.0>:
 80069b0:	2300      	movs	r3, #0
 80069b2:	b510      	push	{r4, lr}
 80069b4:	4604      	mov	r4, r0
 80069b6:	6003      	str	r3, [r0, #0]
 80069b8:	6043      	str	r3, [r0, #4]
 80069ba:	6083      	str	r3, [r0, #8]
 80069bc:	8181      	strh	r1, [r0, #12]
 80069be:	6643      	str	r3, [r0, #100]	; 0x64
 80069c0:	81c2      	strh	r2, [r0, #14]
 80069c2:	6103      	str	r3, [r0, #16]
 80069c4:	6143      	str	r3, [r0, #20]
 80069c6:	6183      	str	r3, [r0, #24]
 80069c8:	4619      	mov	r1, r3
 80069ca:	2208      	movs	r2, #8
 80069cc:	305c      	adds	r0, #92	; 0x5c
 80069ce:	f7fd fed1 	bl	8004774 <memset>
 80069d2:	4b05      	ldr	r3, [pc, #20]	; (80069e8 <std.isra.0+0x38>)
 80069d4:	6263      	str	r3, [r4, #36]	; 0x24
 80069d6:	4b05      	ldr	r3, [pc, #20]	; (80069ec <std.isra.0+0x3c>)
 80069d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80069da:	4b05      	ldr	r3, [pc, #20]	; (80069f0 <std.isra.0+0x40>)
 80069dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069de:	4b05      	ldr	r3, [pc, #20]	; (80069f4 <std.isra.0+0x44>)
 80069e0:	6224      	str	r4, [r4, #32]
 80069e2:	6323      	str	r3, [r4, #48]	; 0x30
 80069e4:	bd10      	pop	{r4, pc}
 80069e6:	bf00      	nop
 80069e8:	08007dcd 	.word	0x08007dcd
 80069ec:	08007def 	.word	0x08007def
 80069f0:	08007e27 	.word	0x08007e27
 80069f4:	08007e4b 	.word	0x08007e4b

080069f8 <__sfmoreglue>:
 80069f8:	b570      	push	{r4, r5, r6, lr}
 80069fa:	1e4a      	subs	r2, r1, #1
 80069fc:	2568      	movs	r5, #104	; 0x68
 80069fe:	4355      	muls	r5, r2
 8006a00:	460e      	mov	r6, r1
 8006a02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a06:	f001 f833 	bl	8007a70 <_malloc_r>
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	b140      	cbz	r0, 8006a20 <__sfmoreglue+0x28>
 8006a0e:	2100      	movs	r1, #0
 8006a10:	e880 0042 	stmia.w	r0, {r1, r6}
 8006a14:	300c      	adds	r0, #12
 8006a16:	60a0      	str	r0, [r4, #8]
 8006a18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a1c:	f7fd feaa 	bl	8004774 <memset>
 8006a20:	4620      	mov	r0, r4
 8006a22:	bd70      	pop	{r4, r5, r6, pc}

08006a24 <__sinit>:
 8006a24:	6983      	ldr	r3, [r0, #24]
 8006a26:	b510      	push	{r4, lr}
 8006a28:	4604      	mov	r4, r0
 8006a2a:	bb33      	cbnz	r3, 8006a7a <__sinit+0x56>
 8006a2c:	6483      	str	r3, [r0, #72]	; 0x48
 8006a2e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006a30:	6503      	str	r3, [r0, #80]	; 0x50
 8006a32:	4b12      	ldr	r3, [pc, #72]	; (8006a7c <__sinit+0x58>)
 8006a34:	4a12      	ldr	r2, [pc, #72]	; (8006a80 <__sinit+0x5c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	6282      	str	r2, [r0, #40]	; 0x28
 8006a3a:	4298      	cmp	r0, r3
 8006a3c:	bf04      	itt	eq
 8006a3e:	2301      	moveq	r3, #1
 8006a40:	6183      	streq	r3, [r0, #24]
 8006a42:	f000 f81f 	bl	8006a84 <__sfp>
 8006a46:	6060      	str	r0, [r4, #4]
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f000 f81b 	bl	8006a84 <__sfp>
 8006a4e:	60a0      	str	r0, [r4, #8]
 8006a50:	4620      	mov	r0, r4
 8006a52:	f000 f817 	bl	8006a84 <__sfp>
 8006a56:	2200      	movs	r2, #0
 8006a58:	60e0      	str	r0, [r4, #12]
 8006a5a:	2104      	movs	r1, #4
 8006a5c:	6860      	ldr	r0, [r4, #4]
 8006a5e:	f7ff ffa7 	bl	80069b0 <std.isra.0>
 8006a62:	2201      	movs	r2, #1
 8006a64:	2109      	movs	r1, #9
 8006a66:	68a0      	ldr	r0, [r4, #8]
 8006a68:	f7ff ffa2 	bl	80069b0 <std.isra.0>
 8006a6c:	2202      	movs	r2, #2
 8006a6e:	2112      	movs	r1, #18
 8006a70:	68e0      	ldr	r0, [r4, #12]
 8006a72:	f7ff ff9d 	bl	80069b0 <std.isra.0>
 8006a76:	2301      	movs	r3, #1
 8006a78:	61a3      	str	r3, [r4, #24]
 8006a7a:	bd10      	pop	{r4, pc}
 8006a7c:	080084c8 	.word	0x080084c8
 8006a80:	080069a5 	.word	0x080069a5

08006a84 <__sfp>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	4b1c      	ldr	r3, [pc, #112]	; (8006af8 <__sfp+0x74>)
 8006a88:	681e      	ldr	r6, [r3, #0]
 8006a8a:	69b3      	ldr	r3, [r6, #24]
 8006a8c:	4607      	mov	r7, r0
 8006a8e:	b913      	cbnz	r3, 8006a96 <__sfp+0x12>
 8006a90:	4630      	mov	r0, r6
 8006a92:	f7ff ffc7 	bl	8006a24 <__sinit>
 8006a96:	3648      	adds	r6, #72	; 0x48
 8006a98:	68b4      	ldr	r4, [r6, #8]
 8006a9a:	6873      	ldr	r3, [r6, #4]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	d503      	bpl.n	8006aa8 <__sfp+0x24>
 8006aa0:	6833      	ldr	r3, [r6, #0]
 8006aa2:	b133      	cbz	r3, 8006ab2 <__sfp+0x2e>
 8006aa4:	6836      	ldr	r6, [r6, #0]
 8006aa6:	e7f7      	b.n	8006a98 <__sfp+0x14>
 8006aa8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006aac:	b16d      	cbz	r5, 8006aca <__sfp+0x46>
 8006aae:	3468      	adds	r4, #104	; 0x68
 8006ab0:	e7f4      	b.n	8006a9c <__sfp+0x18>
 8006ab2:	2104      	movs	r1, #4
 8006ab4:	4638      	mov	r0, r7
 8006ab6:	f7ff ff9f 	bl	80069f8 <__sfmoreglue>
 8006aba:	6030      	str	r0, [r6, #0]
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d1f1      	bne.n	8006aa4 <__sfp+0x20>
 8006ac0:	230c      	movs	r3, #12
 8006ac2:	603b      	str	r3, [r7, #0]
 8006ac4:	4604      	mov	r4, r0
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ace:	81e3      	strh	r3, [r4, #14]
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	81a3      	strh	r3, [r4, #12]
 8006ad4:	6665      	str	r5, [r4, #100]	; 0x64
 8006ad6:	6025      	str	r5, [r4, #0]
 8006ad8:	60a5      	str	r5, [r4, #8]
 8006ada:	6065      	str	r5, [r4, #4]
 8006adc:	6125      	str	r5, [r4, #16]
 8006ade:	6165      	str	r5, [r4, #20]
 8006ae0:	61a5      	str	r5, [r4, #24]
 8006ae2:	2208      	movs	r2, #8
 8006ae4:	4629      	mov	r1, r5
 8006ae6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006aea:	f7fd fe43 	bl	8004774 <memset>
 8006aee:	6365      	str	r5, [r4, #52]	; 0x34
 8006af0:	63a5      	str	r5, [r4, #56]	; 0x38
 8006af2:	64a5      	str	r5, [r4, #72]	; 0x48
 8006af4:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006af6:	e7e6      	b.n	8006ac6 <__sfp+0x42>
 8006af8:	080084c8 	.word	0x080084c8

08006afc <_fwalk_reent>:
 8006afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b00:	4680      	mov	r8, r0
 8006b02:	4689      	mov	r9, r1
 8006b04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b08:	2600      	movs	r6, #0
 8006b0a:	b914      	cbnz	r4, 8006b12 <_fwalk_reent+0x16>
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b12:	68a5      	ldr	r5, [r4, #8]
 8006b14:	6867      	ldr	r7, [r4, #4]
 8006b16:	3f01      	subs	r7, #1
 8006b18:	d501      	bpl.n	8006b1e <_fwalk_reent+0x22>
 8006b1a:	6824      	ldr	r4, [r4, #0]
 8006b1c:	e7f5      	b.n	8006b0a <_fwalk_reent+0xe>
 8006b1e:	89ab      	ldrh	r3, [r5, #12]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d907      	bls.n	8006b34 <_fwalk_reent+0x38>
 8006b24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	d003      	beq.n	8006b34 <_fwalk_reent+0x38>
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	4640      	mov	r0, r8
 8006b30:	47c8      	blx	r9
 8006b32:	4306      	orrs	r6, r0
 8006b34:	3568      	adds	r5, #104	; 0x68
 8006b36:	e7ee      	b.n	8006b16 <_fwalk_reent+0x1a>

08006b38 <rshift>:
 8006b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b3a:	6906      	ldr	r6, [r0, #16]
 8006b3c:	114b      	asrs	r3, r1, #5
 8006b3e:	42b3      	cmp	r3, r6
 8006b40:	f100 0514 	add.w	r5, r0, #20
 8006b44:	da2b      	bge.n	8006b9e <rshift+0x66>
 8006b46:	f011 011f 	ands.w	r1, r1, #31
 8006b4a:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8006b4e:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8006b52:	d108      	bne.n	8006b66 <rshift+0x2e>
 8006b54:	4629      	mov	r1, r5
 8006b56:	42b2      	cmp	r2, r6
 8006b58:	460b      	mov	r3, r1
 8006b5a:	d210      	bcs.n	8006b7e <rshift+0x46>
 8006b5c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006b60:	f841 3b04 	str.w	r3, [r1], #4
 8006b64:	e7f7      	b.n	8006b56 <rshift+0x1e>
 8006b66:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8006b6a:	f1c1 0e20 	rsb	lr, r1, #32
 8006b6e:	3204      	adds	r2, #4
 8006b70:	40cc      	lsrs	r4, r1
 8006b72:	462b      	mov	r3, r5
 8006b74:	42b2      	cmp	r2, r6
 8006b76:	d308      	bcc.n	8006b8a <rshift+0x52>
 8006b78:	601c      	str	r4, [r3, #0]
 8006b7a:	b104      	cbz	r4, 8006b7e <rshift+0x46>
 8006b7c:	3304      	adds	r3, #4
 8006b7e:	1b5b      	subs	r3, r3, r5
 8006b80:	109b      	asrs	r3, r3, #2
 8006b82:	6103      	str	r3, [r0, #16]
 8006b84:	b903      	cbnz	r3, 8006b88 <rshift+0x50>
 8006b86:	6143      	str	r3, [r0, #20]
 8006b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b8a:	6817      	ldr	r7, [r2, #0]
 8006b8c:	fa07 f70e 	lsl.w	r7, r7, lr
 8006b90:	433c      	orrs	r4, r7
 8006b92:	f843 4b04 	str.w	r4, [r3], #4
 8006b96:	f852 4b04 	ldr.w	r4, [r2], #4
 8006b9a:	40cc      	lsrs	r4, r1
 8006b9c:	e7ea      	b.n	8006b74 <rshift+0x3c>
 8006b9e:	462b      	mov	r3, r5
 8006ba0:	e7ed      	b.n	8006b7e <rshift+0x46>

08006ba2 <__hexdig_fun>:
 8006ba2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006ba6:	2b09      	cmp	r3, #9
 8006ba8:	d802      	bhi.n	8006bb0 <__hexdig_fun+0xe>
 8006baa:	3820      	subs	r0, #32
 8006bac:	b2c0      	uxtb	r0, r0
 8006bae:	4770      	bx	lr
 8006bb0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006bb4:	2b05      	cmp	r3, #5
 8006bb6:	d801      	bhi.n	8006bbc <__hexdig_fun+0x1a>
 8006bb8:	3847      	subs	r0, #71	; 0x47
 8006bba:	e7f7      	b.n	8006bac <__hexdig_fun+0xa>
 8006bbc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006bc0:	2b05      	cmp	r3, #5
 8006bc2:	d801      	bhi.n	8006bc8 <__hexdig_fun+0x26>
 8006bc4:	3827      	subs	r0, #39	; 0x27
 8006bc6:	e7f1      	b.n	8006bac <__hexdig_fun+0xa>
 8006bc8:	2000      	movs	r0, #0
 8006bca:	4770      	bx	lr

08006bcc <__gethex>:
 8006bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	b08b      	sub	sp, #44	; 0x2c
 8006bd2:	468a      	mov	sl, r1
 8006bd4:	9002      	str	r0, [sp, #8]
 8006bd6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006bd8:	9306      	str	r3, [sp, #24]
 8006bda:	4690      	mov	r8, r2
 8006bdc:	f000 fac9 	bl	8007172 <__localeconv_l>
 8006be0:	6803      	ldr	r3, [r0, #0]
 8006be2:	9303      	str	r3, [sp, #12]
 8006be4:	4618      	mov	r0, r3
 8006be6:	f7f9 faf3 	bl	80001d0 <strlen>
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	9001      	str	r0, [sp, #4]
 8006bee:	4403      	add	r3, r0
 8006bf0:	f04f 0b00 	mov.w	fp, #0
 8006bf4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006bf8:	9307      	str	r3, [sp, #28]
 8006bfa:	f8da 3000 	ldr.w	r3, [sl]
 8006bfe:	3302      	adds	r3, #2
 8006c00:	461f      	mov	r7, r3
 8006c02:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006c06:	2830      	cmp	r0, #48	; 0x30
 8006c08:	d06c      	beq.n	8006ce4 <__gethex+0x118>
 8006c0a:	f7ff ffca 	bl	8006ba2 <__hexdig_fun>
 8006c0e:	4604      	mov	r4, r0
 8006c10:	2800      	cmp	r0, #0
 8006c12:	d16a      	bne.n	8006cea <__gethex+0x11e>
 8006c14:	9a01      	ldr	r2, [sp, #4]
 8006c16:	9903      	ldr	r1, [sp, #12]
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f001 f91a 	bl	8007e52 <strncmp>
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d166      	bne.n	8006cf0 <__gethex+0x124>
 8006c22:	9b01      	ldr	r3, [sp, #4]
 8006c24:	5cf8      	ldrb	r0, [r7, r3]
 8006c26:	18fe      	adds	r6, r7, r3
 8006c28:	f7ff ffbb 	bl	8006ba2 <__hexdig_fun>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	d062      	beq.n	8006cf6 <__gethex+0x12a>
 8006c30:	4633      	mov	r3, r6
 8006c32:	7818      	ldrb	r0, [r3, #0]
 8006c34:	2830      	cmp	r0, #48	; 0x30
 8006c36:	461f      	mov	r7, r3
 8006c38:	f103 0301 	add.w	r3, r3, #1
 8006c3c:	d0f9      	beq.n	8006c32 <__gethex+0x66>
 8006c3e:	f7ff ffb0 	bl	8006ba2 <__hexdig_fun>
 8006c42:	fab0 f580 	clz	r5, r0
 8006c46:	096d      	lsrs	r5, r5, #5
 8006c48:	4634      	mov	r4, r6
 8006c4a:	f04f 0b01 	mov.w	fp, #1
 8006c4e:	463a      	mov	r2, r7
 8006c50:	4616      	mov	r6, r2
 8006c52:	3201      	adds	r2, #1
 8006c54:	7830      	ldrb	r0, [r6, #0]
 8006c56:	f7ff ffa4 	bl	8006ba2 <__hexdig_fun>
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	d1f8      	bne.n	8006c50 <__gethex+0x84>
 8006c5e:	9a01      	ldr	r2, [sp, #4]
 8006c60:	9903      	ldr	r1, [sp, #12]
 8006c62:	4630      	mov	r0, r6
 8006c64:	f001 f8f5 	bl	8007e52 <strncmp>
 8006c68:	b950      	cbnz	r0, 8006c80 <__gethex+0xb4>
 8006c6a:	b954      	cbnz	r4, 8006c82 <__gethex+0xb6>
 8006c6c:	9b01      	ldr	r3, [sp, #4]
 8006c6e:	18f4      	adds	r4, r6, r3
 8006c70:	4622      	mov	r2, r4
 8006c72:	4616      	mov	r6, r2
 8006c74:	3201      	adds	r2, #1
 8006c76:	7830      	ldrb	r0, [r6, #0]
 8006c78:	f7ff ff93 	bl	8006ba2 <__hexdig_fun>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	d1f8      	bne.n	8006c72 <__gethex+0xa6>
 8006c80:	b10c      	cbz	r4, 8006c86 <__gethex+0xba>
 8006c82:	1ba4      	subs	r4, r4, r6
 8006c84:	00a4      	lsls	r4, r4, #2
 8006c86:	7833      	ldrb	r3, [r6, #0]
 8006c88:	2b50      	cmp	r3, #80	; 0x50
 8006c8a:	d001      	beq.n	8006c90 <__gethex+0xc4>
 8006c8c:	2b70      	cmp	r3, #112	; 0x70
 8006c8e:	d140      	bne.n	8006d12 <__gethex+0x146>
 8006c90:	7873      	ldrb	r3, [r6, #1]
 8006c92:	2b2b      	cmp	r3, #43	; 0x2b
 8006c94:	d035      	beq.n	8006d02 <__gethex+0x136>
 8006c96:	2b2d      	cmp	r3, #45	; 0x2d
 8006c98:	d02f      	beq.n	8006cfa <__gethex+0x12e>
 8006c9a:	1c71      	adds	r1, r6, #1
 8006c9c:	f04f 0900 	mov.w	r9, #0
 8006ca0:	7808      	ldrb	r0, [r1, #0]
 8006ca2:	f7ff ff7e 	bl	8006ba2 <__hexdig_fun>
 8006ca6:	1e43      	subs	r3, r0, #1
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b18      	cmp	r3, #24
 8006cac:	d831      	bhi.n	8006d12 <__gethex+0x146>
 8006cae:	f1a0 0210 	sub.w	r2, r0, #16
 8006cb2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006cb6:	f7ff ff74 	bl	8006ba2 <__hexdig_fun>
 8006cba:	1e43      	subs	r3, r0, #1
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b18      	cmp	r3, #24
 8006cc0:	d922      	bls.n	8006d08 <__gethex+0x13c>
 8006cc2:	f1b9 0f00 	cmp.w	r9, #0
 8006cc6:	d000      	beq.n	8006cca <__gethex+0xfe>
 8006cc8:	4252      	negs	r2, r2
 8006cca:	4414      	add	r4, r2
 8006ccc:	f8ca 1000 	str.w	r1, [sl]
 8006cd0:	b30d      	cbz	r5, 8006d16 <__gethex+0x14a>
 8006cd2:	f1bb 0f00 	cmp.w	fp, #0
 8006cd6:	bf14      	ite	ne
 8006cd8:	2700      	movne	r7, #0
 8006cda:	2706      	moveq	r7, #6
 8006cdc:	4638      	mov	r0, r7
 8006cde:	b00b      	add	sp, #44	; 0x2c
 8006ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce4:	f10b 0b01 	add.w	fp, fp, #1
 8006ce8:	e78a      	b.n	8006c00 <__gethex+0x34>
 8006cea:	2500      	movs	r5, #0
 8006cec:	462c      	mov	r4, r5
 8006cee:	e7ae      	b.n	8006c4e <__gethex+0x82>
 8006cf0:	463e      	mov	r6, r7
 8006cf2:	2501      	movs	r5, #1
 8006cf4:	e7c7      	b.n	8006c86 <__gethex+0xba>
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	e7fb      	b.n	8006cf2 <__gethex+0x126>
 8006cfa:	f04f 0901 	mov.w	r9, #1
 8006cfe:	1cb1      	adds	r1, r6, #2
 8006d00:	e7ce      	b.n	8006ca0 <__gethex+0xd4>
 8006d02:	f04f 0900 	mov.w	r9, #0
 8006d06:	e7fa      	b.n	8006cfe <__gethex+0x132>
 8006d08:	230a      	movs	r3, #10
 8006d0a:	fb03 0202 	mla	r2, r3, r2, r0
 8006d0e:	3a10      	subs	r2, #16
 8006d10:	e7cf      	b.n	8006cb2 <__gethex+0xe6>
 8006d12:	4631      	mov	r1, r6
 8006d14:	e7da      	b.n	8006ccc <__gethex+0x100>
 8006d16:	1bf3      	subs	r3, r6, r7
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	4629      	mov	r1, r5
 8006d1c:	2b07      	cmp	r3, #7
 8006d1e:	dc49      	bgt.n	8006db4 <__gethex+0x1e8>
 8006d20:	9802      	ldr	r0, [sp, #8]
 8006d22:	f000 fa5c 	bl	80071de <_Balloc>
 8006d26:	9b01      	ldr	r3, [sp, #4]
 8006d28:	f100 0914 	add.w	r9, r0, #20
 8006d2c:	f04f 0b00 	mov.w	fp, #0
 8006d30:	f1c3 0301 	rsb	r3, r3, #1
 8006d34:	4605      	mov	r5, r0
 8006d36:	f8cd 9010 	str.w	r9, [sp, #16]
 8006d3a:	46da      	mov	sl, fp
 8006d3c:	9308      	str	r3, [sp, #32]
 8006d3e:	42b7      	cmp	r7, r6
 8006d40:	d33b      	bcc.n	8006dba <__gethex+0x1ee>
 8006d42:	9804      	ldr	r0, [sp, #16]
 8006d44:	f840 ab04 	str.w	sl, [r0], #4
 8006d48:	eba0 0009 	sub.w	r0, r0, r9
 8006d4c:	1080      	asrs	r0, r0, #2
 8006d4e:	6128      	str	r0, [r5, #16]
 8006d50:	0147      	lsls	r7, r0, #5
 8006d52:	4650      	mov	r0, sl
 8006d54:	f000 fb07 	bl	8007366 <__hi0bits>
 8006d58:	f8d8 6000 	ldr.w	r6, [r8]
 8006d5c:	1a3f      	subs	r7, r7, r0
 8006d5e:	42b7      	cmp	r7, r6
 8006d60:	dd64      	ble.n	8006e2c <__gethex+0x260>
 8006d62:	1bbf      	subs	r7, r7, r6
 8006d64:	4639      	mov	r1, r7
 8006d66:	4628      	mov	r0, r5
 8006d68:	f000 fe05 	bl	8007976 <__any_on>
 8006d6c:	4682      	mov	sl, r0
 8006d6e:	b178      	cbz	r0, 8006d90 <__gethex+0x1c4>
 8006d70:	1e7b      	subs	r3, r7, #1
 8006d72:	1159      	asrs	r1, r3, #5
 8006d74:	f003 021f 	and.w	r2, r3, #31
 8006d78:	f04f 0a01 	mov.w	sl, #1
 8006d7c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006d80:	fa0a f202 	lsl.w	r2, sl, r2
 8006d84:	420a      	tst	r2, r1
 8006d86:	d003      	beq.n	8006d90 <__gethex+0x1c4>
 8006d88:	4553      	cmp	r3, sl
 8006d8a:	dc46      	bgt.n	8006e1a <__gethex+0x24e>
 8006d8c:	f04f 0a02 	mov.w	sl, #2
 8006d90:	4639      	mov	r1, r7
 8006d92:	4628      	mov	r0, r5
 8006d94:	f7ff fed0 	bl	8006b38 <rshift>
 8006d98:	443c      	add	r4, r7
 8006d9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006d9e:	429c      	cmp	r4, r3
 8006da0:	dd52      	ble.n	8006e48 <__gethex+0x27c>
 8006da2:	4629      	mov	r1, r5
 8006da4:	9802      	ldr	r0, [sp, #8]
 8006da6:	f000 fa4e 	bl	8007246 <_Bfree>
 8006daa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006dac:	2300      	movs	r3, #0
 8006dae:	6013      	str	r3, [r2, #0]
 8006db0:	27a3      	movs	r7, #163	; 0xa3
 8006db2:	e793      	b.n	8006cdc <__gethex+0x110>
 8006db4:	3101      	adds	r1, #1
 8006db6:	105b      	asrs	r3, r3, #1
 8006db8:	e7b0      	b.n	8006d1c <__gethex+0x150>
 8006dba:	1e73      	subs	r3, r6, #1
 8006dbc:	9305      	str	r3, [sp, #20]
 8006dbe:	9a07      	ldr	r2, [sp, #28]
 8006dc0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d018      	beq.n	8006dfa <__gethex+0x22e>
 8006dc8:	f1bb 0f20 	cmp.w	fp, #32
 8006dcc:	d107      	bne.n	8006dde <__gethex+0x212>
 8006dce:	9b04      	ldr	r3, [sp, #16]
 8006dd0:	f8c3 a000 	str.w	sl, [r3]
 8006dd4:	3304      	adds	r3, #4
 8006dd6:	f04f 0a00 	mov.w	sl, #0
 8006dda:	9304      	str	r3, [sp, #16]
 8006ddc:	46d3      	mov	fp, sl
 8006dde:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006de2:	f7ff fede 	bl	8006ba2 <__hexdig_fun>
 8006de6:	f000 000f 	and.w	r0, r0, #15
 8006dea:	fa00 f00b 	lsl.w	r0, r0, fp
 8006dee:	ea4a 0a00 	orr.w	sl, sl, r0
 8006df2:	f10b 0b04 	add.w	fp, fp, #4
 8006df6:	9b05      	ldr	r3, [sp, #20]
 8006df8:	e00d      	b.n	8006e16 <__gethex+0x24a>
 8006dfa:	9b05      	ldr	r3, [sp, #20]
 8006dfc:	9a08      	ldr	r2, [sp, #32]
 8006dfe:	4413      	add	r3, r2
 8006e00:	429f      	cmp	r7, r3
 8006e02:	d8e1      	bhi.n	8006dc8 <__gethex+0x1fc>
 8006e04:	4618      	mov	r0, r3
 8006e06:	9a01      	ldr	r2, [sp, #4]
 8006e08:	9903      	ldr	r1, [sp, #12]
 8006e0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006e0c:	f001 f821 	bl	8007e52 <strncmp>
 8006e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e12:	2800      	cmp	r0, #0
 8006e14:	d1d8      	bne.n	8006dc8 <__gethex+0x1fc>
 8006e16:	461e      	mov	r6, r3
 8006e18:	e791      	b.n	8006d3e <__gethex+0x172>
 8006e1a:	1eb9      	subs	r1, r7, #2
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	f000 fdaa 	bl	8007976 <__any_on>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	d0b2      	beq.n	8006d8c <__gethex+0x1c0>
 8006e26:	f04f 0a03 	mov.w	sl, #3
 8006e2a:	e7b1      	b.n	8006d90 <__gethex+0x1c4>
 8006e2c:	da09      	bge.n	8006e42 <__gethex+0x276>
 8006e2e:	1bf7      	subs	r7, r6, r7
 8006e30:	4629      	mov	r1, r5
 8006e32:	463a      	mov	r2, r7
 8006e34:	9802      	ldr	r0, [sp, #8]
 8006e36:	f000 fbc9 	bl	80075cc <__lshift>
 8006e3a:	1be4      	subs	r4, r4, r7
 8006e3c:	4605      	mov	r5, r0
 8006e3e:	f100 0914 	add.w	r9, r0, #20
 8006e42:	f04f 0a00 	mov.w	sl, #0
 8006e46:	e7a8      	b.n	8006d9a <__gethex+0x1ce>
 8006e48:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006e4c:	4284      	cmp	r4, r0
 8006e4e:	da6a      	bge.n	8006f26 <__gethex+0x35a>
 8006e50:	1b04      	subs	r4, r0, r4
 8006e52:	42a6      	cmp	r6, r4
 8006e54:	dc2e      	bgt.n	8006eb4 <__gethex+0x2e8>
 8006e56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d022      	beq.n	8006ea4 <__gethex+0x2d8>
 8006e5e:	2b03      	cmp	r3, #3
 8006e60:	d024      	beq.n	8006eac <__gethex+0x2e0>
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d115      	bne.n	8006e92 <__gethex+0x2c6>
 8006e66:	42a6      	cmp	r6, r4
 8006e68:	d113      	bne.n	8006e92 <__gethex+0x2c6>
 8006e6a:	2e01      	cmp	r6, #1
 8006e6c:	dc0b      	bgt.n	8006e86 <__gethex+0x2ba>
 8006e6e:	9a06      	ldr	r2, [sp, #24]
 8006e70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006e74:	6013      	str	r3, [r2, #0]
 8006e76:	2301      	movs	r3, #1
 8006e78:	612b      	str	r3, [r5, #16]
 8006e7a:	f8c9 3000 	str.w	r3, [r9]
 8006e7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e80:	2762      	movs	r7, #98	; 0x62
 8006e82:	601d      	str	r5, [r3, #0]
 8006e84:	e72a      	b.n	8006cdc <__gethex+0x110>
 8006e86:	1e71      	subs	r1, r6, #1
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f000 fd74 	bl	8007976 <__any_on>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d1ed      	bne.n	8006e6e <__gethex+0x2a2>
 8006e92:	4629      	mov	r1, r5
 8006e94:	9802      	ldr	r0, [sp, #8]
 8006e96:	f000 f9d6 	bl	8007246 <_Bfree>
 8006e9a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	6013      	str	r3, [r2, #0]
 8006ea0:	2750      	movs	r7, #80	; 0x50
 8006ea2:	e71b      	b.n	8006cdc <__gethex+0x110>
 8006ea4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d0e1      	beq.n	8006e6e <__gethex+0x2a2>
 8006eaa:	e7f2      	b.n	8006e92 <__gethex+0x2c6>
 8006eac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1dd      	bne.n	8006e6e <__gethex+0x2a2>
 8006eb2:	e7ee      	b.n	8006e92 <__gethex+0x2c6>
 8006eb4:	1e67      	subs	r7, r4, #1
 8006eb6:	f1ba 0f00 	cmp.w	sl, #0
 8006eba:	d131      	bne.n	8006f20 <__gethex+0x354>
 8006ebc:	b127      	cbz	r7, 8006ec8 <__gethex+0x2fc>
 8006ebe:	4639      	mov	r1, r7
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	f000 fd58 	bl	8007976 <__any_on>
 8006ec6:	4682      	mov	sl, r0
 8006ec8:	117a      	asrs	r2, r7, #5
 8006eca:	2301      	movs	r3, #1
 8006ecc:	f007 071f 	and.w	r7, r7, #31
 8006ed0:	fa03 f707 	lsl.w	r7, r3, r7
 8006ed4:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006ed8:	4621      	mov	r1, r4
 8006eda:	421f      	tst	r7, r3
 8006edc:	4628      	mov	r0, r5
 8006ede:	bf18      	it	ne
 8006ee0:	f04a 0a02 	orrne.w	sl, sl, #2
 8006ee4:	1b36      	subs	r6, r6, r4
 8006ee6:	f7ff fe27 	bl	8006b38 <rshift>
 8006eea:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006eee:	2702      	movs	r7, #2
 8006ef0:	f1ba 0f00 	cmp.w	sl, #0
 8006ef4:	d045      	beq.n	8006f82 <__gethex+0x3b6>
 8006ef6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d015      	beq.n	8006f2a <__gethex+0x35e>
 8006efe:	2b03      	cmp	r3, #3
 8006f00:	d017      	beq.n	8006f32 <__gethex+0x366>
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d109      	bne.n	8006f1a <__gethex+0x34e>
 8006f06:	f01a 0f02 	tst.w	sl, #2
 8006f0a:	d006      	beq.n	8006f1a <__gethex+0x34e>
 8006f0c:	f8d9 3000 	ldr.w	r3, [r9]
 8006f10:	ea4a 0a03 	orr.w	sl, sl, r3
 8006f14:	f01a 0f01 	tst.w	sl, #1
 8006f18:	d10e      	bne.n	8006f38 <__gethex+0x36c>
 8006f1a:	f047 0710 	orr.w	r7, r7, #16
 8006f1e:	e030      	b.n	8006f82 <__gethex+0x3b6>
 8006f20:	f04f 0a01 	mov.w	sl, #1
 8006f24:	e7d0      	b.n	8006ec8 <__gethex+0x2fc>
 8006f26:	2701      	movs	r7, #1
 8006f28:	e7e2      	b.n	8006ef0 <__gethex+0x324>
 8006f2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f2c:	f1c3 0301 	rsb	r3, r3, #1
 8006f30:	9315      	str	r3, [sp, #84]	; 0x54
 8006f32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d0f0      	beq.n	8006f1a <__gethex+0x34e>
 8006f38:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006f3c:	f105 0314 	add.w	r3, r5, #20
 8006f40:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006f44:	eb03 010a 	add.w	r1, r3, sl
 8006f48:	2000      	movs	r0, #0
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006f50:	d01c      	beq.n	8006f8c <__gethex+0x3c0>
 8006f52:	3201      	adds	r2, #1
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	2f02      	cmp	r7, #2
 8006f58:	f105 0314 	add.w	r3, r5, #20
 8006f5c:	d138      	bne.n	8006fd0 <__gethex+0x404>
 8006f5e:	f8d8 2000 	ldr.w	r2, [r8]
 8006f62:	3a01      	subs	r2, #1
 8006f64:	4296      	cmp	r6, r2
 8006f66:	d10a      	bne.n	8006f7e <__gethex+0x3b2>
 8006f68:	1171      	asrs	r1, r6, #5
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f006 061f 	and.w	r6, r6, #31
 8006f70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f74:	fa02 f606 	lsl.w	r6, r2, r6
 8006f78:	421e      	tst	r6, r3
 8006f7a:	bf18      	it	ne
 8006f7c:	4617      	movne	r7, r2
 8006f7e:	f047 0720 	orr.w	r7, r7, #32
 8006f82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f84:	601d      	str	r5, [r3, #0]
 8006f86:	9b06      	ldr	r3, [sp, #24]
 8006f88:	601c      	str	r4, [r3, #0]
 8006f8a:	e6a7      	b.n	8006cdc <__gethex+0x110>
 8006f8c:	f843 0b04 	str.w	r0, [r3], #4
 8006f90:	4299      	cmp	r1, r3
 8006f92:	d8da      	bhi.n	8006f4a <__gethex+0x37e>
 8006f94:	68ab      	ldr	r3, [r5, #8]
 8006f96:	4599      	cmp	r9, r3
 8006f98:	db12      	blt.n	8006fc0 <__gethex+0x3f4>
 8006f9a:	6869      	ldr	r1, [r5, #4]
 8006f9c:	9802      	ldr	r0, [sp, #8]
 8006f9e:	3101      	adds	r1, #1
 8006fa0:	f000 f91d 	bl	80071de <_Balloc>
 8006fa4:	692a      	ldr	r2, [r5, #16]
 8006fa6:	3202      	adds	r2, #2
 8006fa8:	f105 010c 	add.w	r1, r5, #12
 8006fac:	4683      	mov	fp, r0
 8006fae:	0092      	lsls	r2, r2, #2
 8006fb0:	300c      	adds	r0, #12
 8006fb2:	f000 f909 	bl	80071c8 <memcpy>
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	9802      	ldr	r0, [sp, #8]
 8006fba:	f000 f944 	bl	8007246 <_Bfree>
 8006fbe:	465d      	mov	r5, fp
 8006fc0:	692b      	ldr	r3, [r5, #16]
 8006fc2:	1c5a      	adds	r2, r3, #1
 8006fc4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006fc8:	612a      	str	r2, [r5, #16]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	615a      	str	r2, [r3, #20]
 8006fce:	e7c2      	b.n	8006f56 <__gethex+0x38a>
 8006fd0:	692a      	ldr	r2, [r5, #16]
 8006fd2:	4591      	cmp	r9, r2
 8006fd4:	da0b      	bge.n	8006fee <__gethex+0x422>
 8006fd6:	2101      	movs	r1, #1
 8006fd8:	4628      	mov	r0, r5
 8006fda:	f7ff fdad 	bl	8006b38 <rshift>
 8006fde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006fe2:	3401      	adds	r4, #1
 8006fe4:	429c      	cmp	r4, r3
 8006fe6:	f73f aedc 	bgt.w	8006da2 <__gethex+0x1d6>
 8006fea:	2701      	movs	r7, #1
 8006fec:	e7c7      	b.n	8006f7e <__gethex+0x3b2>
 8006fee:	f016 061f 	ands.w	r6, r6, #31
 8006ff2:	d0fa      	beq.n	8006fea <__gethex+0x41e>
 8006ff4:	449a      	add	sl, r3
 8006ff6:	f1c6 0620 	rsb	r6, r6, #32
 8006ffa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006ffe:	f000 f9b2 	bl	8007366 <__hi0bits>
 8007002:	42b0      	cmp	r0, r6
 8007004:	dbe7      	blt.n	8006fd6 <__gethex+0x40a>
 8007006:	e7f0      	b.n	8006fea <__gethex+0x41e>

08007008 <L_shift>:
 8007008:	f1c2 0208 	rsb	r2, r2, #8
 800700c:	0092      	lsls	r2, r2, #2
 800700e:	b570      	push	{r4, r5, r6, lr}
 8007010:	f1c2 0620 	rsb	r6, r2, #32
 8007014:	6843      	ldr	r3, [r0, #4]
 8007016:	6804      	ldr	r4, [r0, #0]
 8007018:	fa03 f506 	lsl.w	r5, r3, r6
 800701c:	432c      	orrs	r4, r5
 800701e:	40d3      	lsrs	r3, r2
 8007020:	6004      	str	r4, [r0, #0]
 8007022:	f840 3f04 	str.w	r3, [r0, #4]!
 8007026:	4288      	cmp	r0, r1
 8007028:	d3f4      	bcc.n	8007014 <L_shift+0xc>
 800702a:	bd70      	pop	{r4, r5, r6, pc}

0800702c <__match>:
 800702c:	b530      	push	{r4, r5, lr}
 800702e:	6803      	ldr	r3, [r0, #0]
 8007030:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007034:	3301      	adds	r3, #1
 8007036:	b914      	cbnz	r4, 800703e <__match+0x12>
 8007038:	6003      	str	r3, [r0, #0]
 800703a:	2001      	movs	r0, #1
 800703c:	bd30      	pop	{r4, r5, pc}
 800703e:	781a      	ldrb	r2, [r3, #0]
 8007040:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007044:	2d19      	cmp	r5, #25
 8007046:	bf98      	it	ls
 8007048:	3220      	addls	r2, #32
 800704a:	42a2      	cmp	r2, r4
 800704c:	d0f0      	beq.n	8007030 <__match+0x4>
 800704e:	2000      	movs	r0, #0
 8007050:	bd30      	pop	{r4, r5, pc}

08007052 <__hexnan>:
 8007052:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007056:	680b      	ldr	r3, [r1, #0]
 8007058:	6801      	ldr	r1, [r0, #0]
 800705a:	115f      	asrs	r7, r3, #5
 800705c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8007060:	f013 031f 	ands.w	r3, r3, #31
 8007064:	b087      	sub	sp, #28
 8007066:	bf18      	it	ne
 8007068:	3704      	addne	r7, #4
 800706a:	2500      	movs	r5, #0
 800706c:	1f3e      	subs	r6, r7, #4
 800706e:	4682      	mov	sl, r0
 8007070:	4690      	mov	r8, r2
 8007072:	9302      	str	r3, [sp, #8]
 8007074:	f847 5c04 	str.w	r5, [r7, #-4]
 8007078:	46b1      	mov	r9, r6
 800707a:	4634      	mov	r4, r6
 800707c:	9501      	str	r5, [sp, #4]
 800707e:	46ab      	mov	fp, r5
 8007080:	784a      	ldrb	r2, [r1, #1]
 8007082:	1c4b      	adds	r3, r1, #1
 8007084:	9303      	str	r3, [sp, #12]
 8007086:	b342      	cbz	r2, 80070da <__hexnan+0x88>
 8007088:	4610      	mov	r0, r2
 800708a:	9105      	str	r1, [sp, #20]
 800708c:	9204      	str	r2, [sp, #16]
 800708e:	f7ff fd88 	bl	8006ba2 <__hexdig_fun>
 8007092:	2800      	cmp	r0, #0
 8007094:	d143      	bne.n	800711e <__hexnan+0xcc>
 8007096:	9a04      	ldr	r2, [sp, #16]
 8007098:	9905      	ldr	r1, [sp, #20]
 800709a:	2a20      	cmp	r2, #32
 800709c:	d818      	bhi.n	80070d0 <__hexnan+0x7e>
 800709e:	9b01      	ldr	r3, [sp, #4]
 80070a0:	459b      	cmp	fp, r3
 80070a2:	dd13      	ble.n	80070cc <__hexnan+0x7a>
 80070a4:	454c      	cmp	r4, r9
 80070a6:	d206      	bcs.n	80070b6 <__hexnan+0x64>
 80070a8:	2d07      	cmp	r5, #7
 80070aa:	dc04      	bgt.n	80070b6 <__hexnan+0x64>
 80070ac:	462a      	mov	r2, r5
 80070ae:	4649      	mov	r1, r9
 80070b0:	4620      	mov	r0, r4
 80070b2:	f7ff ffa9 	bl	8007008 <L_shift>
 80070b6:	4544      	cmp	r4, r8
 80070b8:	d944      	bls.n	8007144 <__hexnan+0xf2>
 80070ba:	2300      	movs	r3, #0
 80070bc:	f1a4 0904 	sub.w	r9, r4, #4
 80070c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80070c4:	f8cd b004 	str.w	fp, [sp, #4]
 80070c8:	464c      	mov	r4, r9
 80070ca:	461d      	mov	r5, r3
 80070cc:	9903      	ldr	r1, [sp, #12]
 80070ce:	e7d7      	b.n	8007080 <__hexnan+0x2e>
 80070d0:	2a29      	cmp	r2, #41	; 0x29
 80070d2:	d14a      	bne.n	800716a <__hexnan+0x118>
 80070d4:	3102      	adds	r1, #2
 80070d6:	f8ca 1000 	str.w	r1, [sl]
 80070da:	f1bb 0f00 	cmp.w	fp, #0
 80070de:	d044      	beq.n	800716a <__hexnan+0x118>
 80070e0:	454c      	cmp	r4, r9
 80070e2:	d206      	bcs.n	80070f2 <__hexnan+0xa0>
 80070e4:	2d07      	cmp	r5, #7
 80070e6:	dc04      	bgt.n	80070f2 <__hexnan+0xa0>
 80070e8:	462a      	mov	r2, r5
 80070ea:	4649      	mov	r1, r9
 80070ec:	4620      	mov	r0, r4
 80070ee:	f7ff ff8b 	bl	8007008 <L_shift>
 80070f2:	4544      	cmp	r4, r8
 80070f4:	d928      	bls.n	8007148 <__hexnan+0xf6>
 80070f6:	4643      	mov	r3, r8
 80070f8:	f854 2b04 	ldr.w	r2, [r4], #4
 80070fc:	f843 2b04 	str.w	r2, [r3], #4
 8007100:	42a6      	cmp	r6, r4
 8007102:	d2f9      	bcs.n	80070f8 <__hexnan+0xa6>
 8007104:	2200      	movs	r2, #0
 8007106:	f843 2b04 	str.w	r2, [r3], #4
 800710a:	429e      	cmp	r6, r3
 800710c:	d2fb      	bcs.n	8007106 <__hexnan+0xb4>
 800710e:	6833      	ldr	r3, [r6, #0]
 8007110:	b91b      	cbnz	r3, 800711a <__hexnan+0xc8>
 8007112:	4546      	cmp	r6, r8
 8007114:	d127      	bne.n	8007166 <__hexnan+0x114>
 8007116:	2301      	movs	r3, #1
 8007118:	6033      	str	r3, [r6, #0]
 800711a:	2005      	movs	r0, #5
 800711c:	e026      	b.n	800716c <__hexnan+0x11a>
 800711e:	3501      	adds	r5, #1
 8007120:	2d08      	cmp	r5, #8
 8007122:	f10b 0b01 	add.w	fp, fp, #1
 8007126:	dd06      	ble.n	8007136 <__hexnan+0xe4>
 8007128:	4544      	cmp	r4, r8
 800712a:	d9cf      	bls.n	80070cc <__hexnan+0x7a>
 800712c:	2300      	movs	r3, #0
 800712e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007132:	2501      	movs	r5, #1
 8007134:	3c04      	subs	r4, #4
 8007136:	6822      	ldr	r2, [r4, #0]
 8007138:	f000 000f 	and.w	r0, r0, #15
 800713c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007140:	6020      	str	r0, [r4, #0]
 8007142:	e7c3      	b.n	80070cc <__hexnan+0x7a>
 8007144:	2508      	movs	r5, #8
 8007146:	e7c1      	b.n	80070cc <__hexnan+0x7a>
 8007148:	9b02      	ldr	r3, [sp, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0df      	beq.n	800710e <__hexnan+0xbc>
 800714e:	f04f 32ff 	mov.w	r2, #4294967295
 8007152:	f1c3 0320 	rsb	r3, r3, #32
 8007156:	fa22 f303 	lsr.w	r3, r2, r3
 800715a:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800715e:	401a      	ands	r2, r3
 8007160:	f847 2c04 	str.w	r2, [r7, #-4]
 8007164:	e7d3      	b.n	800710e <__hexnan+0xbc>
 8007166:	3e04      	subs	r6, #4
 8007168:	e7d1      	b.n	800710e <__hexnan+0xbc>
 800716a:	2004      	movs	r0, #4
 800716c:	b007      	add	sp, #28
 800716e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007172 <__localeconv_l>:
 8007172:	30f0      	adds	r0, #240	; 0xf0
 8007174:	4770      	bx	lr
	...

08007178 <_localeconv_r>:
 8007178:	4b04      	ldr	r3, [pc, #16]	; (800718c <_localeconv_r+0x14>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6a18      	ldr	r0, [r3, #32]
 800717e:	4b04      	ldr	r3, [pc, #16]	; (8007190 <_localeconv_r+0x18>)
 8007180:	2800      	cmp	r0, #0
 8007182:	bf08      	it	eq
 8007184:	4618      	moveq	r0, r3
 8007186:	30f0      	adds	r0, #240	; 0xf0
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	2000000c 	.word	0x2000000c
 8007190:	20000070 	.word	0x20000070

08007194 <malloc>:
 8007194:	4b02      	ldr	r3, [pc, #8]	; (80071a0 <malloc+0xc>)
 8007196:	4601      	mov	r1, r0
 8007198:	6818      	ldr	r0, [r3, #0]
 800719a:	f000 bc69 	b.w	8007a70 <_malloc_r>
 800719e:	bf00      	nop
 80071a0:	2000000c 	.word	0x2000000c

080071a4 <__ascii_mbtowc>:
 80071a4:	b082      	sub	sp, #8
 80071a6:	b901      	cbnz	r1, 80071aa <__ascii_mbtowc+0x6>
 80071a8:	a901      	add	r1, sp, #4
 80071aa:	b142      	cbz	r2, 80071be <__ascii_mbtowc+0x1a>
 80071ac:	b14b      	cbz	r3, 80071c2 <__ascii_mbtowc+0x1e>
 80071ae:	7813      	ldrb	r3, [r2, #0]
 80071b0:	600b      	str	r3, [r1, #0]
 80071b2:	7812      	ldrb	r2, [r2, #0]
 80071b4:	1c10      	adds	r0, r2, #0
 80071b6:	bf18      	it	ne
 80071b8:	2001      	movne	r0, #1
 80071ba:	b002      	add	sp, #8
 80071bc:	4770      	bx	lr
 80071be:	4610      	mov	r0, r2
 80071c0:	e7fb      	b.n	80071ba <__ascii_mbtowc+0x16>
 80071c2:	f06f 0001 	mvn.w	r0, #1
 80071c6:	e7f8      	b.n	80071ba <__ascii_mbtowc+0x16>

080071c8 <memcpy>:
 80071c8:	b510      	push	{r4, lr}
 80071ca:	1e43      	subs	r3, r0, #1
 80071cc:	440a      	add	r2, r1
 80071ce:	4291      	cmp	r1, r2
 80071d0:	d100      	bne.n	80071d4 <memcpy+0xc>
 80071d2:	bd10      	pop	{r4, pc}
 80071d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071dc:	e7f7      	b.n	80071ce <memcpy+0x6>

080071de <_Balloc>:
 80071de:	b570      	push	{r4, r5, r6, lr}
 80071e0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80071e2:	4604      	mov	r4, r0
 80071e4:	460e      	mov	r6, r1
 80071e6:	b93d      	cbnz	r5, 80071f8 <_Balloc+0x1a>
 80071e8:	2010      	movs	r0, #16
 80071ea:	f7ff ffd3 	bl	8007194 <malloc>
 80071ee:	6260      	str	r0, [r4, #36]	; 0x24
 80071f0:	6045      	str	r5, [r0, #4]
 80071f2:	6085      	str	r5, [r0, #8]
 80071f4:	6005      	str	r5, [r0, #0]
 80071f6:	60c5      	str	r5, [r0, #12]
 80071f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80071fa:	68eb      	ldr	r3, [r5, #12]
 80071fc:	b183      	cbz	r3, 8007220 <_Balloc+0x42>
 80071fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007206:	b9b8      	cbnz	r0, 8007238 <_Balloc+0x5a>
 8007208:	2101      	movs	r1, #1
 800720a:	fa01 f506 	lsl.w	r5, r1, r6
 800720e:	1d6a      	adds	r2, r5, #5
 8007210:	0092      	lsls	r2, r2, #2
 8007212:	4620      	mov	r0, r4
 8007214:	f000 fbd0 	bl	80079b8 <_calloc_r>
 8007218:	b160      	cbz	r0, 8007234 <_Balloc+0x56>
 800721a:	6046      	str	r6, [r0, #4]
 800721c:	6085      	str	r5, [r0, #8]
 800721e:	e00e      	b.n	800723e <_Balloc+0x60>
 8007220:	2221      	movs	r2, #33	; 0x21
 8007222:	2104      	movs	r1, #4
 8007224:	4620      	mov	r0, r4
 8007226:	f000 fbc7 	bl	80079b8 <_calloc_r>
 800722a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800722c:	60e8      	str	r0, [r5, #12]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1e4      	bne.n	80071fe <_Balloc+0x20>
 8007234:	2000      	movs	r0, #0
 8007236:	bd70      	pop	{r4, r5, r6, pc}
 8007238:	6802      	ldr	r2, [r0, #0]
 800723a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800723e:	2300      	movs	r3, #0
 8007240:	6103      	str	r3, [r0, #16]
 8007242:	60c3      	str	r3, [r0, #12]
 8007244:	bd70      	pop	{r4, r5, r6, pc}

08007246 <_Bfree>:
 8007246:	b570      	push	{r4, r5, r6, lr}
 8007248:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800724a:	4606      	mov	r6, r0
 800724c:	460d      	mov	r5, r1
 800724e:	b93c      	cbnz	r4, 8007260 <_Bfree+0x1a>
 8007250:	2010      	movs	r0, #16
 8007252:	f7ff ff9f 	bl	8007194 <malloc>
 8007256:	6270      	str	r0, [r6, #36]	; 0x24
 8007258:	6044      	str	r4, [r0, #4]
 800725a:	6084      	str	r4, [r0, #8]
 800725c:	6004      	str	r4, [r0, #0]
 800725e:	60c4      	str	r4, [r0, #12]
 8007260:	b13d      	cbz	r5, 8007272 <_Bfree+0x2c>
 8007262:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007264:	686a      	ldr	r2, [r5, #4]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800726c:	6029      	str	r1, [r5, #0]
 800726e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007272:	bd70      	pop	{r4, r5, r6, pc}

08007274 <__multadd>:
 8007274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007278:	690d      	ldr	r5, [r1, #16]
 800727a:	461f      	mov	r7, r3
 800727c:	4606      	mov	r6, r0
 800727e:	460c      	mov	r4, r1
 8007280:	f101 0e14 	add.w	lr, r1, #20
 8007284:	2300      	movs	r3, #0
 8007286:	f8de 0000 	ldr.w	r0, [lr]
 800728a:	b281      	uxth	r1, r0
 800728c:	fb02 7101 	mla	r1, r2, r1, r7
 8007290:	0c0f      	lsrs	r7, r1, #16
 8007292:	0c00      	lsrs	r0, r0, #16
 8007294:	fb02 7000 	mla	r0, r2, r0, r7
 8007298:	b289      	uxth	r1, r1
 800729a:	3301      	adds	r3, #1
 800729c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80072a0:	429d      	cmp	r5, r3
 80072a2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80072a6:	f84e 1b04 	str.w	r1, [lr], #4
 80072aa:	dcec      	bgt.n	8007286 <__multadd+0x12>
 80072ac:	b1d7      	cbz	r7, 80072e4 <__multadd+0x70>
 80072ae:	68a3      	ldr	r3, [r4, #8]
 80072b0:	429d      	cmp	r5, r3
 80072b2:	db12      	blt.n	80072da <__multadd+0x66>
 80072b4:	6861      	ldr	r1, [r4, #4]
 80072b6:	4630      	mov	r0, r6
 80072b8:	3101      	adds	r1, #1
 80072ba:	f7ff ff90 	bl	80071de <_Balloc>
 80072be:	6922      	ldr	r2, [r4, #16]
 80072c0:	3202      	adds	r2, #2
 80072c2:	f104 010c 	add.w	r1, r4, #12
 80072c6:	4680      	mov	r8, r0
 80072c8:	0092      	lsls	r2, r2, #2
 80072ca:	300c      	adds	r0, #12
 80072cc:	f7ff ff7c 	bl	80071c8 <memcpy>
 80072d0:	4621      	mov	r1, r4
 80072d2:	4630      	mov	r0, r6
 80072d4:	f7ff ffb7 	bl	8007246 <_Bfree>
 80072d8:	4644      	mov	r4, r8
 80072da:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80072de:	3501      	adds	r5, #1
 80072e0:	615f      	str	r7, [r3, #20]
 80072e2:	6125      	str	r5, [r4, #16]
 80072e4:	4620      	mov	r0, r4
 80072e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080072ea <__s2b>:
 80072ea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072ee:	460c      	mov	r4, r1
 80072f0:	4615      	mov	r5, r2
 80072f2:	461f      	mov	r7, r3
 80072f4:	2209      	movs	r2, #9
 80072f6:	3308      	adds	r3, #8
 80072f8:	4606      	mov	r6, r0
 80072fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80072fe:	2100      	movs	r1, #0
 8007300:	2201      	movs	r2, #1
 8007302:	429a      	cmp	r2, r3
 8007304:	db20      	blt.n	8007348 <__s2b+0x5e>
 8007306:	4630      	mov	r0, r6
 8007308:	f7ff ff69 	bl	80071de <_Balloc>
 800730c:	9b08      	ldr	r3, [sp, #32]
 800730e:	6143      	str	r3, [r0, #20]
 8007310:	2d09      	cmp	r5, #9
 8007312:	f04f 0301 	mov.w	r3, #1
 8007316:	6103      	str	r3, [r0, #16]
 8007318:	dd19      	ble.n	800734e <__s2b+0x64>
 800731a:	f104 0909 	add.w	r9, r4, #9
 800731e:	46c8      	mov	r8, r9
 8007320:	442c      	add	r4, r5
 8007322:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007326:	4601      	mov	r1, r0
 8007328:	3b30      	subs	r3, #48	; 0x30
 800732a:	220a      	movs	r2, #10
 800732c:	4630      	mov	r0, r6
 800732e:	f7ff ffa1 	bl	8007274 <__multadd>
 8007332:	45a0      	cmp	r8, r4
 8007334:	d1f5      	bne.n	8007322 <__s2b+0x38>
 8007336:	f1a5 0408 	sub.w	r4, r5, #8
 800733a:	444c      	add	r4, r9
 800733c:	1b2d      	subs	r5, r5, r4
 800733e:	1963      	adds	r3, r4, r5
 8007340:	42bb      	cmp	r3, r7
 8007342:	db07      	blt.n	8007354 <__s2b+0x6a>
 8007344:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007348:	0052      	lsls	r2, r2, #1
 800734a:	3101      	adds	r1, #1
 800734c:	e7d9      	b.n	8007302 <__s2b+0x18>
 800734e:	340a      	adds	r4, #10
 8007350:	2509      	movs	r5, #9
 8007352:	e7f3      	b.n	800733c <__s2b+0x52>
 8007354:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007358:	4601      	mov	r1, r0
 800735a:	3b30      	subs	r3, #48	; 0x30
 800735c:	220a      	movs	r2, #10
 800735e:	4630      	mov	r0, r6
 8007360:	f7ff ff88 	bl	8007274 <__multadd>
 8007364:	e7eb      	b.n	800733e <__s2b+0x54>

08007366 <__hi0bits>:
 8007366:	0c02      	lsrs	r2, r0, #16
 8007368:	0412      	lsls	r2, r2, #16
 800736a:	4603      	mov	r3, r0
 800736c:	b9b2      	cbnz	r2, 800739c <__hi0bits+0x36>
 800736e:	0403      	lsls	r3, r0, #16
 8007370:	2010      	movs	r0, #16
 8007372:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007376:	bf04      	itt	eq
 8007378:	021b      	lsleq	r3, r3, #8
 800737a:	3008      	addeq	r0, #8
 800737c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007380:	bf04      	itt	eq
 8007382:	011b      	lsleq	r3, r3, #4
 8007384:	3004      	addeq	r0, #4
 8007386:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800738a:	bf04      	itt	eq
 800738c:	009b      	lsleq	r3, r3, #2
 800738e:	3002      	addeq	r0, #2
 8007390:	2b00      	cmp	r3, #0
 8007392:	db06      	blt.n	80073a2 <__hi0bits+0x3c>
 8007394:	005b      	lsls	r3, r3, #1
 8007396:	d503      	bpl.n	80073a0 <__hi0bits+0x3a>
 8007398:	3001      	adds	r0, #1
 800739a:	4770      	bx	lr
 800739c:	2000      	movs	r0, #0
 800739e:	e7e8      	b.n	8007372 <__hi0bits+0xc>
 80073a0:	2020      	movs	r0, #32
 80073a2:	4770      	bx	lr

080073a4 <__lo0bits>:
 80073a4:	6803      	ldr	r3, [r0, #0]
 80073a6:	f013 0207 	ands.w	r2, r3, #7
 80073aa:	4601      	mov	r1, r0
 80073ac:	d00b      	beq.n	80073c6 <__lo0bits+0x22>
 80073ae:	07da      	lsls	r2, r3, #31
 80073b0:	d423      	bmi.n	80073fa <__lo0bits+0x56>
 80073b2:	0798      	lsls	r0, r3, #30
 80073b4:	bf49      	itett	mi
 80073b6:	085b      	lsrmi	r3, r3, #1
 80073b8:	089b      	lsrpl	r3, r3, #2
 80073ba:	2001      	movmi	r0, #1
 80073bc:	600b      	strmi	r3, [r1, #0]
 80073be:	bf5c      	itt	pl
 80073c0:	600b      	strpl	r3, [r1, #0]
 80073c2:	2002      	movpl	r0, #2
 80073c4:	4770      	bx	lr
 80073c6:	b298      	uxth	r0, r3
 80073c8:	b9a8      	cbnz	r0, 80073f6 <__lo0bits+0x52>
 80073ca:	0c1b      	lsrs	r3, r3, #16
 80073cc:	2010      	movs	r0, #16
 80073ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 80073d2:	bf04      	itt	eq
 80073d4:	0a1b      	lsreq	r3, r3, #8
 80073d6:	3008      	addeq	r0, #8
 80073d8:	071a      	lsls	r2, r3, #28
 80073da:	bf04      	itt	eq
 80073dc:	091b      	lsreq	r3, r3, #4
 80073de:	3004      	addeq	r0, #4
 80073e0:	079a      	lsls	r2, r3, #30
 80073e2:	bf04      	itt	eq
 80073e4:	089b      	lsreq	r3, r3, #2
 80073e6:	3002      	addeq	r0, #2
 80073e8:	07da      	lsls	r2, r3, #31
 80073ea:	d402      	bmi.n	80073f2 <__lo0bits+0x4e>
 80073ec:	085b      	lsrs	r3, r3, #1
 80073ee:	d006      	beq.n	80073fe <__lo0bits+0x5a>
 80073f0:	3001      	adds	r0, #1
 80073f2:	600b      	str	r3, [r1, #0]
 80073f4:	4770      	bx	lr
 80073f6:	4610      	mov	r0, r2
 80073f8:	e7e9      	b.n	80073ce <__lo0bits+0x2a>
 80073fa:	2000      	movs	r0, #0
 80073fc:	4770      	bx	lr
 80073fe:	2020      	movs	r0, #32
 8007400:	4770      	bx	lr

08007402 <__i2b>:
 8007402:	b510      	push	{r4, lr}
 8007404:	460c      	mov	r4, r1
 8007406:	2101      	movs	r1, #1
 8007408:	f7ff fee9 	bl	80071de <_Balloc>
 800740c:	2201      	movs	r2, #1
 800740e:	6144      	str	r4, [r0, #20]
 8007410:	6102      	str	r2, [r0, #16]
 8007412:	bd10      	pop	{r4, pc}

08007414 <__multiply>:
 8007414:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007418:	4614      	mov	r4, r2
 800741a:	690a      	ldr	r2, [r1, #16]
 800741c:	6923      	ldr	r3, [r4, #16]
 800741e:	429a      	cmp	r2, r3
 8007420:	bfb8      	it	lt
 8007422:	460b      	movlt	r3, r1
 8007424:	4689      	mov	r9, r1
 8007426:	bfbc      	itt	lt
 8007428:	46a1      	movlt	r9, r4
 800742a:	461c      	movlt	r4, r3
 800742c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007430:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007434:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007438:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800743c:	eb07 060a 	add.w	r6, r7, sl
 8007440:	429e      	cmp	r6, r3
 8007442:	bfc8      	it	gt
 8007444:	3101      	addgt	r1, #1
 8007446:	f7ff feca 	bl	80071de <_Balloc>
 800744a:	f100 0514 	add.w	r5, r0, #20
 800744e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007452:	462b      	mov	r3, r5
 8007454:	2200      	movs	r2, #0
 8007456:	4543      	cmp	r3, r8
 8007458:	d316      	bcc.n	8007488 <__multiply+0x74>
 800745a:	f104 0214 	add.w	r2, r4, #20
 800745e:	f109 0114 	add.w	r1, r9, #20
 8007462:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007466:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800746a:	9301      	str	r3, [sp, #4]
 800746c:	9c01      	ldr	r4, [sp, #4]
 800746e:	4294      	cmp	r4, r2
 8007470:	4613      	mov	r3, r2
 8007472:	d80c      	bhi.n	800748e <__multiply+0x7a>
 8007474:	2e00      	cmp	r6, #0
 8007476:	dd03      	ble.n	8007480 <__multiply+0x6c>
 8007478:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800747c:	2b00      	cmp	r3, #0
 800747e:	d054      	beq.n	800752a <__multiply+0x116>
 8007480:	6106      	str	r6, [r0, #16]
 8007482:	b003      	add	sp, #12
 8007484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007488:	f843 2b04 	str.w	r2, [r3], #4
 800748c:	e7e3      	b.n	8007456 <__multiply+0x42>
 800748e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007492:	3204      	adds	r2, #4
 8007494:	f1ba 0f00 	cmp.w	sl, #0
 8007498:	d020      	beq.n	80074dc <__multiply+0xc8>
 800749a:	46ae      	mov	lr, r5
 800749c:	4689      	mov	r9, r1
 800749e:	f04f 0c00 	mov.w	ip, #0
 80074a2:	f859 4b04 	ldr.w	r4, [r9], #4
 80074a6:	f8be b000 	ldrh.w	fp, [lr]
 80074aa:	b2a3      	uxth	r3, r4
 80074ac:	fb0a b303 	mla	r3, sl, r3, fp
 80074b0:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80074b4:	f8de 4000 	ldr.w	r4, [lr]
 80074b8:	4463      	add	r3, ip
 80074ba:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80074be:	fb0a c40b 	mla	r4, sl, fp, ip
 80074c2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80074cc:	454f      	cmp	r7, r9
 80074ce:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80074d2:	f84e 3b04 	str.w	r3, [lr], #4
 80074d6:	d8e4      	bhi.n	80074a2 <__multiply+0x8e>
 80074d8:	f8ce c000 	str.w	ip, [lr]
 80074dc:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80074e0:	f1b9 0f00 	cmp.w	r9, #0
 80074e4:	d01f      	beq.n	8007526 <__multiply+0x112>
 80074e6:	682b      	ldr	r3, [r5, #0]
 80074e8:	46ae      	mov	lr, r5
 80074ea:	468c      	mov	ip, r1
 80074ec:	f04f 0a00 	mov.w	sl, #0
 80074f0:	f8bc 4000 	ldrh.w	r4, [ip]
 80074f4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80074f8:	fb09 b404 	mla	r4, r9, r4, fp
 80074fc:	44a2      	add	sl, r4
 80074fe:	b29b      	uxth	r3, r3
 8007500:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007504:	f84e 3b04 	str.w	r3, [lr], #4
 8007508:	f85c 3b04 	ldr.w	r3, [ip], #4
 800750c:	f8be 4000 	ldrh.w	r4, [lr]
 8007510:	0c1b      	lsrs	r3, r3, #16
 8007512:	fb09 4303 	mla	r3, r9, r3, r4
 8007516:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800751a:	4567      	cmp	r7, ip
 800751c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007520:	d8e6      	bhi.n	80074f0 <__multiply+0xdc>
 8007522:	f8ce 3000 	str.w	r3, [lr]
 8007526:	3504      	adds	r5, #4
 8007528:	e7a0      	b.n	800746c <__multiply+0x58>
 800752a:	3e01      	subs	r6, #1
 800752c:	e7a2      	b.n	8007474 <__multiply+0x60>
	...

08007530 <__pow5mult>:
 8007530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007534:	4615      	mov	r5, r2
 8007536:	f012 0203 	ands.w	r2, r2, #3
 800753a:	4606      	mov	r6, r0
 800753c:	460f      	mov	r7, r1
 800753e:	d007      	beq.n	8007550 <__pow5mult+0x20>
 8007540:	3a01      	subs	r2, #1
 8007542:	4c21      	ldr	r4, [pc, #132]	; (80075c8 <__pow5mult+0x98>)
 8007544:	2300      	movs	r3, #0
 8007546:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800754a:	f7ff fe93 	bl	8007274 <__multadd>
 800754e:	4607      	mov	r7, r0
 8007550:	10ad      	asrs	r5, r5, #2
 8007552:	d035      	beq.n	80075c0 <__pow5mult+0x90>
 8007554:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007556:	b93c      	cbnz	r4, 8007568 <__pow5mult+0x38>
 8007558:	2010      	movs	r0, #16
 800755a:	f7ff fe1b 	bl	8007194 <malloc>
 800755e:	6270      	str	r0, [r6, #36]	; 0x24
 8007560:	6044      	str	r4, [r0, #4]
 8007562:	6084      	str	r4, [r0, #8]
 8007564:	6004      	str	r4, [r0, #0]
 8007566:	60c4      	str	r4, [r0, #12]
 8007568:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800756c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007570:	b94c      	cbnz	r4, 8007586 <__pow5mult+0x56>
 8007572:	f240 2171 	movw	r1, #625	; 0x271
 8007576:	4630      	mov	r0, r6
 8007578:	f7ff ff43 	bl	8007402 <__i2b>
 800757c:	2300      	movs	r3, #0
 800757e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007582:	4604      	mov	r4, r0
 8007584:	6003      	str	r3, [r0, #0]
 8007586:	f04f 0800 	mov.w	r8, #0
 800758a:	07eb      	lsls	r3, r5, #31
 800758c:	d50a      	bpl.n	80075a4 <__pow5mult+0x74>
 800758e:	4639      	mov	r1, r7
 8007590:	4622      	mov	r2, r4
 8007592:	4630      	mov	r0, r6
 8007594:	f7ff ff3e 	bl	8007414 <__multiply>
 8007598:	4639      	mov	r1, r7
 800759a:	4681      	mov	r9, r0
 800759c:	4630      	mov	r0, r6
 800759e:	f7ff fe52 	bl	8007246 <_Bfree>
 80075a2:	464f      	mov	r7, r9
 80075a4:	106d      	asrs	r5, r5, #1
 80075a6:	d00b      	beq.n	80075c0 <__pow5mult+0x90>
 80075a8:	6820      	ldr	r0, [r4, #0]
 80075aa:	b938      	cbnz	r0, 80075bc <__pow5mult+0x8c>
 80075ac:	4622      	mov	r2, r4
 80075ae:	4621      	mov	r1, r4
 80075b0:	4630      	mov	r0, r6
 80075b2:	f7ff ff2f 	bl	8007414 <__multiply>
 80075b6:	6020      	str	r0, [r4, #0]
 80075b8:	f8c0 8000 	str.w	r8, [r0]
 80075bc:	4604      	mov	r4, r0
 80075be:	e7e4      	b.n	800758a <__pow5mult+0x5a>
 80075c0:	4638      	mov	r0, r7
 80075c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075c6:	bf00      	nop
 80075c8:	080085c8 	.word	0x080085c8

080075cc <__lshift>:
 80075cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075d0:	460c      	mov	r4, r1
 80075d2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80075d6:	6923      	ldr	r3, [r4, #16]
 80075d8:	6849      	ldr	r1, [r1, #4]
 80075da:	eb0a 0903 	add.w	r9, sl, r3
 80075de:	68a3      	ldr	r3, [r4, #8]
 80075e0:	4607      	mov	r7, r0
 80075e2:	4616      	mov	r6, r2
 80075e4:	f109 0501 	add.w	r5, r9, #1
 80075e8:	42ab      	cmp	r3, r5
 80075ea:	db31      	blt.n	8007650 <__lshift+0x84>
 80075ec:	4638      	mov	r0, r7
 80075ee:	f7ff fdf6 	bl	80071de <_Balloc>
 80075f2:	2200      	movs	r2, #0
 80075f4:	4680      	mov	r8, r0
 80075f6:	f100 0314 	add.w	r3, r0, #20
 80075fa:	4611      	mov	r1, r2
 80075fc:	4552      	cmp	r2, sl
 80075fe:	db2a      	blt.n	8007656 <__lshift+0x8a>
 8007600:	6920      	ldr	r0, [r4, #16]
 8007602:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007606:	f104 0114 	add.w	r1, r4, #20
 800760a:	f016 021f 	ands.w	r2, r6, #31
 800760e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007612:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007616:	d022      	beq.n	800765e <__lshift+0x92>
 8007618:	f1c2 0c20 	rsb	ip, r2, #32
 800761c:	2000      	movs	r0, #0
 800761e:	680e      	ldr	r6, [r1, #0]
 8007620:	4096      	lsls	r6, r2
 8007622:	4330      	orrs	r0, r6
 8007624:	f843 0b04 	str.w	r0, [r3], #4
 8007628:	f851 0b04 	ldr.w	r0, [r1], #4
 800762c:	458e      	cmp	lr, r1
 800762e:	fa20 f00c 	lsr.w	r0, r0, ip
 8007632:	d8f4      	bhi.n	800761e <__lshift+0x52>
 8007634:	6018      	str	r0, [r3, #0]
 8007636:	b108      	cbz	r0, 800763c <__lshift+0x70>
 8007638:	f109 0502 	add.w	r5, r9, #2
 800763c:	3d01      	subs	r5, #1
 800763e:	4638      	mov	r0, r7
 8007640:	f8c8 5010 	str.w	r5, [r8, #16]
 8007644:	4621      	mov	r1, r4
 8007646:	f7ff fdfe 	bl	8007246 <_Bfree>
 800764a:	4640      	mov	r0, r8
 800764c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007650:	3101      	adds	r1, #1
 8007652:	005b      	lsls	r3, r3, #1
 8007654:	e7c8      	b.n	80075e8 <__lshift+0x1c>
 8007656:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800765a:	3201      	adds	r2, #1
 800765c:	e7ce      	b.n	80075fc <__lshift+0x30>
 800765e:	3b04      	subs	r3, #4
 8007660:	f851 2b04 	ldr.w	r2, [r1], #4
 8007664:	f843 2f04 	str.w	r2, [r3, #4]!
 8007668:	458e      	cmp	lr, r1
 800766a:	d8f9      	bhi.n	8007660 <__lshift+0x94>
 800766c:	e7e6      	b.n	800763c <__lshift+0x70>

0800766e <__mcmp>:
 800766e:	6903      	ldr	r3, [r0, #16]
 8007670:	690a      	ldr	r2, [r1, #16]
 8007672:	1a9b      	subs	r3, r3, r2
 8007674:	b530      	push	{r4, r5, lr}
 8007676:	d10c      	bne.n	8007692 <__mcmp+0x24>
 8007678:	0092      	lsls	r2, r2, #2
 800767a:	3014      	adds	r0, #20
 800767c:	3114      	adds	r1, #20
 800767e:	1884      	adds	r4, r0, r2
 8007680:	4411      	add	r1, r2
 8007682:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007686:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800768a:	4295      	cmp	r5, r2
 800768c:	d003      	beq.n	8007696 <__mcmp+0x28>
 800768e:	d305      	bcc.n	800769c <__mcmp+0x2e>
 8007690:	2301      	movs	r3, #1
 8007692:	4618      	mov	r0, r3
 8007694:	bd30      	pop	{r4, r5, pc}
 8007696:	42a0      	cmp	r0, r4
 8007698:	d3f3      	bcc.n	8007682 <__mcmp+0x14>
 800769a:	e7fa      	b.n	8007692 <__mcmp+0x24>
 800769c:	f04f 33ff 	mov.w	r3, #4294967295
 80076a0:	e7f7      	b.n	8007692 <__mcmp+0x24>

080076a2 <__mdiff>:
 80076a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076a6:	460d      	mov	r5, r1
 80076a8:	4607      	mov	r7, r0
 80076aa:	4611      	mov	r1, r2
 80076ac:	4628      	mov	r0, r5
 80076ae:	4614      	mov	r4, r2
 80076b0:	f7ff ffdd 	bl	800766e <__mcmp>
 80076b4:	1e06      	subs	r6, r0, #0
 80076b6:	d108      	bne.n	80076ca <__mdiff+0x28>
 80076b8:	4631      	mov	r1, r6
 80076ba:	4638      	mov	r0, r7
 80076bc:	f7ff fd8f 	bl	80071de <_Balloc>
 80076c0:	2301      	movs	r3, #1
 80076c2:	6103      	str	r3, [r0, #16]
 80076c4:	6146      	str	r6, [r0, #20]
 80076c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ca:	bfa4      	itt	ge
 80076cc:	4623      	movge	r3, r4
 80076ce:	462c      	movge	r4, r5
 80076d0:	4638      	mov	r0, r7
 80076d2:	6861      	ldr	r1, [r4, #4]
 80076d4:	bfa6      	itte	ge
 80076d6:	461d      	movge	r5, r3
 80076d8:	2600      	movge	r6, #0
 80076da:	2601      	movlt	r6, #1
 80076dc:	f7ff fd7f 	bl	80071de <_Balloc>
 80076e0:	692b      	ldr	r3, [r5, #16]
 80076e2:	60c6      	str	r6, [r0, #12]
 80076e4:	6926      	ldr	r6, [r4, #16]
 80076e6:	f105 0914 	add.w	r9, r5, #20
 80076ea:	f104 0214 	add.w	r2, r4, #20
 80076ee:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80076f2:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80076f6:	f100 0514 	add.w	r5, r0, #20
 80076fa:	f04f 0c00 	mov.w	ip, #0
 80076fe:	f852 ab04 	ldr.w	sl, [r2], #4
 8007702:	f859 4b04 	ldr.w	r4, [r9], #4
 8007706:	fa1c f18a 	uxtah	r1, ip, sl
 800770a:	b2a3      	uxth	r3, r4
 800770c:	1ac9      	subs	r1, r1, r3
 800770e:	0c23      	lsrs	r3, r4, #16
 8007710:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007714:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007718:	b289      	uxth	r1, r1
 800771a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800771e:	45c8      	cmp	r8, r9
 8007720:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007724:	4696      	mov	lr, r2
 8007726:	f845 3b04 	str.w	r3, [r5], #4
 800772a:	d8e8      	bhi.n	80076fe <__mdiff+0x5c>
 800772c:	45be      	cmp	lr, r7
 800772e:	d305      	bcc.n	800773c <__mdiff+0x9a>
 8007730:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007734:	b18b      	cbz	r3, 800775a <__mdiff+0xb8>
 8007736:	6106      	str	r6, [r0, #16]
 8007738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800773c:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007740:	fa1c f381 	uxtah	r3, ip, r1
 8007744:	141a      	asrs	r2, r3, #16
 8007746:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800774a:	b29b      	uxth	r3, r3
 800774c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007750:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007754:	f845 3b04 	str.w	r3, [r5], #4
 8007758:	e7e8      	b.n	800772c <__mdiff+0x8a>
 800775a:	3e01      	subs	r6, #1
 800775c:	e7e8      	b.n	8007730 <__mdiff+0x8e>
	...

08007760 <__ulp>:
 8007760:	4b12      	ldr	r3, [pc, #72]	; (80077ac <__ulp+0x4c>)
 8007762:	ee10 2a90 	vmov	r2, s1
 8007766:	401a      	ands	r2, r3
 8007768:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800776c:	2b00      	cmp	r3, #0
 800776e:	dd04      	ble.n	800777a <__ulp+0x1a>
 8007770:	2000      	movs	r0, #0
 8007772:	4619      	mov	r1, r3
 8007774:	ec41 0b10 	vmov	d0, r0, r1
 8007778:	4770      	bx	lr
 800777a:	425b      	negs	r3, r3
 800777c:	151b      	asrs	r3, r3, #20
 800777e:	2b13      	cmp	r3, #19
 8007780:	f04f 0000 	mov.w	r0, #0
 8007784:	f04f 0100 	mov.w	r1, #0
 8007788:	dc04      	bgt.n	8007794 <__ulp+0x34>
 800778a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800778e:	fa42 f103 	asr.w	r1, r2, r3
 8007792:	e7ef      	b.n	8007774 <__ulp+0x14>
 8007794:	3b14      	subs	r3, #20
 8007796:	2b1e      	cmp	r3, #30
 8007798:	f04f 0201 	mov.w	r2, #1
 800779c:	bfda      	itte	le
 800779e:	f1c3 031f 	rsble	r3, r3, #31
 80077a2:	fa02 f303 	lslle.w	r3, r2, r3
 80077a6:	4613      	movgt	r3, r2
 80077a8:	4618      	mov	r0, r3
 80077aa:	e7e3      	b.n	8007774 <__ulp+0x14>
 80077ac:	7ff00000 	.word	0x7ff00000

080077b0 <__b2d>:
 80077b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b2:	6905      	ldr	r5, [r0, #16]
 80077b4:	f100 0714 	add.w	r7, r0, #20
 80077b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80077bc:	1f2e      	subs	r6, r5, #4
 80077be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80077c2:	4620      	mov	r0, r4
 80077c4:	f7ff fdcf 	bl	8007366 <__hi0bits>
 80077c8:	f1c0 0320 	rsb	r3, r0, #32
 80077cc:	280a      	cmp	r0, #10
 80077ce:	600b      	str	r3, [r1, #0]
 80077d0:	f8df e074 	ldr.w	lr, [pc, #116]	; 8007848 <__b2d+0x98>
 80077d4:	dc14      	bgt.n	8007800 <__b2d+0x50>
 80077d6:	f1c0 0c0b 	rsb	ip, r0, #11
 80077da:	fa24 f10c 	lsr.w	r1, r4, ip
 80077de:	42b7      	cmp	r7, r6
 80077e0:	ea41 030e 	orr.w	r3, r1, lr
 80077e4:	bf34      	ite	cc
 80077e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80077ea:	2100      	movcs	r1, #0
 80077ec:	3015      	adds	r0, #21
 80077ee:	fa04 f000 	lsl.w	r0, r4, r0
 80077f2:	fa21 f10c 	lsr.w	r1, r1, ip
 80077f6:	ea40 0201 	orr.w	r2, r0, r1
 80077fa:	ec43 2b10 	vmov	d0, r2, r3
 80077fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007800:	42b7      	cmp	r7, r6
 8007802:	bf3a      	itte	cc
 8007804:	f1a5 0608 	subcc.w	r6, r5, #8
 8007808:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800780c:	2100      	movcs	r1, #0
 800780e:	380b      	subs	r0, #11
 8007810:	d015      	beq.n	800783e <__b2d+0x8e>
 8007812:	4084      	lsls	r4, r0
 8007814:	f1c0 0520 	rsb	r5, r0, #32
 8007818:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800781c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007820:	42be      	cmp	r6, r7
 8007822:	fa21 fe05 	lsr.w	lr, r1, r5
 8007826:	ea44 030e 	orr.w	r3, r4, lr
 800782a:	bf8c      	ite	hi
 800782c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007830:	2400      	movls	r4, #0
 8007832:	fa01 f000 	lsl.w	r0, r1, r0
 8007836:	40ec      	lsrs	r4, r5
 8007838:	ea40 0204 	orr.w	r2, r0, r4
 800783c:	e7dd      	b.n	80077fa <__b2d+0x4a>
 800783e:	ea44 030e 	orr.w	r3, r4, lr
 8007842:	460a      	mov	r2, r1
 8007844:	e7d9      	b.n	80077fa <__b2d+0x4a>
 8007846:	bf00      	nop
 8007848:	3ff00000 	.word	0x3ff00000

0800784c <__d2b>:
 800784c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007850:	460e      	mov	r6, r1
 8007852:	2101      	movs	r1, #1
 8007854:	ec59 8b10 	vmov	r8, r9, d0
 8007858:	4615      	mov	r5, r2
 800785a:	f7ff fcc0 	bl	80071de <_Balloc>
 800785e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007862:	4607      	mov	r7, r0
 8007864:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007868:	bb34      	cbnz	r4, 80078b8 <__d2b+0x6c>
 800786a:	9301      	str	r3, [sp, #4]
 800786c:	f1b8 0f00 	cmp.w	r8, #0
 8007870:	d027      	beq.n	80078c2 <__d2b+0x76>
 8007872:	a802      	add	r0, sp, #8
 8007874:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007878:	f7ff fd94 	bl	80073a4 <__lo0bits>
 800787c:	9900      	ldr	r1, [sp, #0]
 800787e:	b1f0      	cbz	r0, 80078be <__d2b+0x72>
 8007880:	9a01      	ldr	r2, [sp, #4]
 8007882:	f1c0 0320 	rsb	r3, r0, #32
 8007886:	fa02 f303 	lsl.w	r3, r2, r3
 800788a:	430b      	orrs	r3, r1
 800788c:	40c2      	lsrs	r2, r0
 800788e:	617b      	str	r3, [r7, #20]
 8007890:	9201      	str	r2, [sp, #4]
 8007892:	9b01      	ldr	r3, [sp, #4]
 8007894:	61bb      	str	r3, [r7, #24]
 8007896:	2b00      	cmp	r3, #0
 8007898:	bf14      	ite	ne
 800789a:	2102      	movne	r1, #2
 800789c:	2101      	moveq	r1, #1
 800789e:	6139      	str	r1, [r7, #16]
 80078a0:	b1c4      	cbz	r4, 80078d4 <__d2b+0x88>
 80078a2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80078a6:	4404      	add	r4, r0
 80078a8:	6034      	str	r4, [r6, #0]
 80078aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80078ae:	6028      	str	r0, [r5, #0]
 80078b0:	4638      	mov	r0, r7
 80078b2:	b003      	add	sp, #12
 80078b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078bc:	e7d5      	b.n	800786a <__d2b+0x1e>
 80078be:	6179      	str	r1, [r7, #20]
 80078c0:	e7e7      	b.n	8007892 <__d2b+0x46>
 80078c2:	a801      	add	r0, sp, #4
 80078c4:	f7ff fd6e 	bl	80073a4 <__lo0bits>
 80078c8:	9b01      	ldr	r3, [sp, #4]
 80078ca:	617b      	str	r3, [r7, #20]
 80078cc:	2101      	movs	r1, #1
 80078ce:	6139      	str	r1, [r7, #16]
 80078d0:	3020      	adds	r0, #32
 80078d2:	e7e5      	b.n	80078a0 <__d2b+0x54>
 80078d4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80078d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078dc:	6030      	str	r0, [r6, #0]
 80078de:	6918      	ldr	r0, [r3, #16]
 80078e0:	f7ff fd41 	bl	8007366 <__hi0bits>
 80078e4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80078e8:	e7e1      	b.n	80078ae <__d2b+0x62>

080078ea <__ratio>:
 80078ea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80078ee:	4688      	mov	r8, r1
 80078f0:	4669      	mov	r1, sp
 80078f2:	4681      	mov	r9, r0
 80078f4:	f7ff ff5c 	bl	80077b0 <__b2d>
 80078f8:	a901      	add	r1, sp, #4
 80078fa:	4640      	mov	r0, r8
 80078fc:	ec55 4b10 	vmov	r4, r5, d0
 8007900:	f7ff ff56 	bl	80077b0 <__b2d>
 8007904:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007908:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800790c:	1a9a      	subs	r2, r3, r2
 800790e:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8007912:	1acb      	subs	r3, r1, r3
 8007914:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8007918:	ec57 6b10 	vmov	r6, r7, d0
 800791c:	2b00      	cmp	r3, #0
 800791e:	bfd6      	itet	le
 8007920:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007924:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8007928:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 800792c:	4632      	mov	r2, r6
 800792e:	463b      	mov	r3, r7
 8007930:	4620      	mov	r0, r4
 8007932:	4629      	mov	r1, r5
 8007934:	f7f8 ff86 	bl	8000844 <__aeabi_ddiv>
 8007938:	ec41 0b10 	vmov	d0, r0, r1
 800793c:	b003      	add	sp, #12
 800793e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08007942 <__copybits>:
 8007942:	3901      	subs	r1, #1
 8007944:	b510      	push	{r4, lr}
 8007946:	1149      	asrs	r1, r1, #5
 8007948:	6914      	ldr	r4, [r2, #16]
 800794a:	3101      	adds	r1, #1
 800794c:	f102 0314 	add.w	r3, r2, #20
 8007950:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007954:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007958:	42a3      	cmp	r3, r4
 800795a:	4602      	mov	r2, r0
 800795c:	d303      	bcc.n	8007966 <__copybits+0x24>
 800795e:	2300      	movs	r3, #0
 8007960:	428a      	cmp	r2, r1
 8007962:	d305      	bcc.n	8007970 <__copybits+0x2e>
 8007964:	bd10      	pop	{r4, pc}
 8007966:	f853 2b04 	ldr.w	r2, [r3], #4
 800796a:	f840 2b04 	str.w	r2, [r0], #4
 800796e:	e7f3      	b.n	8007958 <__copybits+0x16>
 8007970:	f842 3b04 	str.w	r3, [r2], #4
 8007974:	e7f4      	b.n	8007960 <__copybits+0x1e>

08007976 <__any_on>:
 8007976:	f100 0214 	add.w	r2, r0, #20
 800797a:	6900      	ldr	r0, [r0, #16]
 800797c:	114b      	asrs	r3, r1, #5
 800797e:	4298      	cmp	r0, r3
 8007980:	b510      	push	{r4, lr}
 8007982:	db11      	blt.n	80079a8 <__any_on+0x32>
 8007984:	dd0a      	ble.n	800799c <__any_on+0x26>
 8007986:	f011 011f 	ands.w	r1, r1, #31
 800798a:	d007      	beq.n	800799c <__any_on+0x26>
 800798c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007990:	fa24 f001 	lsr.w	r0, r4, r1
 8007994:	fa00 f101 	lsl.w	r1, r0, r1
 8007998:	428c      	cmp	r4, r1
 800799a:	d10b      	bne.n	80079b4 <__any_on+0x3e>
 800799c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d803      	bhi.n	80079ac <__any_on+0x36>
 80079a4:	2000      	movs	r0, #0
 80079a6:	bd10      	pop	{r4, pc}
 80079a8:	4603      	mov	r3, r0
 80079aa:	e7f7      	b.n	800799c <__any_on+0x26>
 80079ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079b0:	2900      	cmp	r1, #0
 80079b2:	d0f5      	beq.n	80079a0 <__any_on+0x2a>
 80079b4:	2001      	movs	r0, #1
 80079b6:	bd10      	pop	{r4, pc}

080079b8 <_calloc_r>:
 80079b8:	b538      	push	{r3, r4, r5, lr}
 80079ba:	fb02 f401 	mul.w	r4, r2, r1
 80079be:	4621      	mov	r1, r4
 80079c0:	f000 f856 	bl	8007a70 <_malloc_r>
 80079c4:	4605      	mov	r5, r0
 80079c6:	b118      	cbz	r0, 80079d0 <_calloc_r+0x18>
 80079c8:	4622      	mov	r2, r4
 80079ca:	2100      	movs	r1, #0
 80079cc:	f7fc fed2 	bl	8004774 <memset>
 80079d0:	4628      	mov	r0, r5
 80079d2:	bd38      	pop	{r3, r4, r5, pc}

080079d4 <_free_r>:
 80079d4:	b538      	push	{r3, r4, r5, lr}
 80079d6:	4605      	mov	r5, r0
 80079d8:	2900      	cmp	r1, #0
 80079da:	d045      	beq.n	8007a68 <_free_r+0x94>
 80079dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079e0:	1f0c      	subs	r4, r1, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	bfb8      	it	lt
 80079e6:	18e4      	addlt	r4, r4, r3
 80079e8:	f000 fc5e 	bl	80082a8 <__malloc_lock>
 80079ec:	4a1f      	ldr	r2, [pc, #124]	; (8007a6c <_free_r+0x98>)
 80079ee:	6813      	ldr	r3, [r2, #0]
 80079f0:	4610      	mov	r0, r2
 80079f2:	b933      	cbnz	r3, 8007a02 <_free_r+0x2e>
 80079f4:	6063      	str	r3, [r4, #4]
 80079f6:	6014      	str	r4, [r2, #0]
 80079f8:	4628      	mov	r0, r5
 80079fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079fe:	f000 bc54 	b.w	80082aa <__malloc_unlock>
 8007a02:	42a3      	cmp	r3, r4
 8007a04:	d90c      	bls.n	8007a20 <_free_r+0x4c>
 8007a06:	6821      	ldr	r1, [r4, #0]
 8007a08:	1862      	adds	r2, r4, r1
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	bf04      	itt	eq
 8007a0e:	681a      	ldreq	r2, [r3, #0]
 8007a10:	685b      	ldreq	r3, [r3, #4]
 8007a12:	6063      	str	r3, [r4, #4]
 8007a14:	bf04      	itt	eq
 8007a16:	1852      	addeq	r2, r2, r1
 8007a18:	6022      	streq	r2, [r4, #0]
 8007a1a:	6004      	str	r4, [r0, #0]
 8007a1c:	e7ec      	b.n	80079f8 <_free_r+0x24>
 8007a1e:	4613      	mov	r3, r2
 8007a20:	685a      	ldr	r2, [r3, #4]
 8007a22:	b10a      	cbz	r2, 8007a28 <_free_r+0x54>
 8007a24:	42a2      	cmp	r2, r4
 8007a26:	d9fa      	bls.n	8007a1e <_free_r+0x4a>
 8007a28:	6819      	ldr	r1, [r3, #0]
 8007a2a:	1858      	adds	r0, r3, r1
 8007a2c:	42a0      	cmp	r0, r4
 8007a2e:	d10b      	bne.n	8007a48 <_free_r+0x74>
 8007a30:	6820      	ldr	r0, [r4, #0]
 8007a32:	4401      	add	r1, r0
 8007a34:	1858      	adds	r0, r3, r1
 8007a36:	4282      	cmp	r2, r0
 8007a38:	6019      	str	r1, [r3, #0]
 8007a3a:	d1dd      	bne.n	80079f8 <_free_r+0x24>
 8007a3c:	6810      	ldr	r0, [r2, #0]
 8007a3e:	6852      	ldr	r2, [r2, #4]
 8007a40:	605a      	str	r2, [r3, #4]
 8007a42:	4401      	add	r1, r0
 8007a44:	6019      	str	r1, [r3, #0]
 8007a46:	e7d7      	b.n	80079f8 <_free_r+0x24>
 8007a48:	d902      	bls.n	8007a50 <_free_r+0x7c>
 8007a4a:	230c      	movs	r3, #12
 8007a4c:	602b      	str	r3, [r5, #0]
 8007a4e:	e7d3      	b.n	80079f8 <_free_r+0x24>
 8007a50:	6820      	ldr	r0, [r4, #0]
 8007a52:	1821      	adds	r1, r4, r0
 8007a54:	428a      	cmp	r2, r1
 8007a56:	bf04      	itt	eq
 8007a58:	6811      	ldreq	r1, [r2, #0]
 8007a5a:	6852      	ldreq	r2, [r2, #4]
 8007a5c:	6062      	str	r2, [r4, #4]
 8007a5e:	bf04      	itt	eq
 8007a60:	1809      	addeq	r1, r1, r0
 8007a62:	6021      	streq	r1, [r4, #0]
 8007a64:	605c      	str	r4, [r3, #4]
 8007a66:	e7c7      	b.n	80079f8 <_free_r+0x24>
 8007a68:	bd38      	pop	{r3, r4, r5, pc}
 8007a6a:	bf00      	nop
 8007a6c:	200001f8 	.word	0x200001f8

08007a70 <_malloc_r>:
 8007a70:	b570      	push	{r4, r5, r6, lr}
 8007a72:	1ccd      	adds	r5, r1, #3
 8007a74:	f025 0503 	bic.w	r5, r5, #3
 8007a78:	3508      	adds	r5, #8
 8007a7a:	2d0c      	cmp	r5, #12
 8007a7c:	bf38      	it	cc
 8007a7e:	250c      	movcc	r5, #12
 8007a80:	2d00      	cmp	r5, #0
 8007a82:	4606      	mov	r6, r0
 8007a84:	db01      	blt.n	8007a8a <_malloc_r+0x1a>
 8007a86:	42a9      	cmp	r1, r5
 8007a88:	d903      	bls.n	8007a92 <_malloc_r+0x22>
 8007a8a:	230c      	movs	r3, #12
 8007a8c:	6033      	str	r3, [r6, #0]
 8007a8e:	2000      	movs	r0, #0
 8007a90:	bd70      	pop	{r4, r5, r6, pc}
 8007a92:	f000 fc09 	bl	80082a8 <__malloc_lock>
 8007a96:	4a23      	ldr	r2, [pc, #140]	; (8007b24 <_malloc_r+0xb4>)
 8007a98:	6814      	ldr	r4, [r2, #0]
 8007a9a:	4621      	mov	r1, r4
 8007a9c:	b991      	cbnz	r1, 8007ac4 <_malloc_r+0x54>
 8007a9e:	4c22      	ldr	r4, [pc, #136]	; (8007b28 <_malloc_r+0xb8>)
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	b91b      	cbnz	r3, 8007aac <_malloc_r+0x3c>
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	f000 f981 	bl	8007dac <_sbrk_r>
 8007aaa:	6020      	str	r0, [r4, #0]
 8007aac:	4629      	mov	r1, r5
 8007aae:	4630      	mov	r0, r6
 8007ab0:	f000 f97c 	bl	8007dac <_sbrk_r>
 8007ab4:	1c43      	adds	r3, r0, #1
 8007ab6:	d126      	bne.n	8007b06 <_malloc_r+0x96>
 8007ab8:	230c      	movs	r3, #12
 8007aba:	6033      	str	r3, [r6, #0]
 8007abc:	4630      	mov	r0, r6
 8007abe:	f000 fbf4 	bl	80082aa <__malloc_unlock>
 8007ac2:	e7e4      	b.n	8007a8e <_malloc_r+0x1e>
 8007ac4:	680b      	ldr	r3, [r1, #0]
 8007ac6:	1b5b      	subs	r3, r3, r5
 8007ac8:	d41a      	bmi.n	8007b00 <_malloc_r+0x90>
 8007aca:	2b0b      	cmp	r3, #11
 8007acc:	d90f      	bls.n	8007aee <_malloc_r+0x7e>
 8007ace:	600b      	str	r3, [r1, #0]
 8007ad0:	50cd      	str	r5, [r1, r3]
 8007ad2:	18cc      	adds	r4, r1, r3
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	f000 fbe8 	bl	80082aa <__malloc_unlock>
 8007ada:	f104 000b 	add.w	r0, r4, #11
 8007ade:	1d23      	adds	r3, r4, #4
 8007ae0:	f020 0007 	bic.w	r0, r0, #7
 8007ae4:	1ac3      	subs	r3, r0, r3
 8007ae6:	d01b      	beq.n	8007b20 <_malloc_r+0xb0>
 8007ae8:	425a      	negs	r2, r3
 8007aea:	50e2      	str	r2, [r4, r3]
 8007aec:	bd70      	pop	{r4, r5, r6, pc}
 8007aee:	428c      	cmp	r4, r1
 8007af0:	bf0d      	iteet	eq
 8007af2:	6863      	ldreq	r3, [r4, #4]
 8007af4:	684b      	ldrne	r3, [r1, #4]
 8007af6:	6063      	strne	r3, [r4, #4]
 8007af8:	6013      	streq	r3, [r2, #0]
 8007afa:	bf18      	it	ne
 8007afc:	460c      	movne	r4, r1
 8007afe:	e7e9      	b.n	8007ad4 <_malloc_r+0x64>
 8007b00:	460c      	mov	r4, r1
 8007b02:	6849      	ldr	r1, [r1, #4]
 8007b04:	e7ca      	b.n	8007a9c <_malloc_r+0x2c>
 8007b06:	1cc4      	adds	r4, r0, #3
 8007b08:	f024 0403 	bic.w	r4, r4, #3
 8007b0c:	42a0      	cmp	r0, r4
 8007b0e:	d005      	beq.n	8007b1c <_malloc_r+0xac>
 8007b10:	1a21      	subs	r1, r4, r0
 8007b12:	4630      	mov	r0, r6
 8007b14:	f000 f94a 	bl	8007dac <_sbrk_r>
 8007b18:	3001      	adds	r0, #1
 8007b1a:	d0cd      	beq.n	8007ab8 <_malloc_r+0x48>
 8007b1c:	6025      	str	r5, [r4, #0]
 8007b1e:	e7d9      	b.n	8007ad4 <_malloc_r+0x64>
 8007b20:	bd70      	pop	{r4, r5, r6, pc}
 8007b22:	bf00      	nop
 8007b24:	200001f8 	.word	0x200001f8
 8007b28:	200001fc 	.word	0x200001fc

08007b2c <__sfputc_r>:
 8007b2c:	6893      	ldr	r3, [r2, #8]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	b410      	push	{r4}
 8007b34:	6093      	str	r3, [r2, #8]
 8007b36:	da09      	bge.n	8007b4c <__sfputc_r+0x20>
 8007b38:	6994      	ldr	r4, [r2, #24]
 8007b3a:	42a3      	cmp	r3, r4
 8007b3c:	db02      	blt.n	8007b44 <__sfputc_r+0x18>
 8007b3e:	b2cb      	uxtb	r3, r1
 8007b40:	2b0a      	cmp	r3, #10
 8007b42:	d103      	bne.n	8007b4c <__sfputc_r+0x20>
 8007b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b48:	f000 b996 	b.w	8007e78 <__swbuf_r>
 8007b4c:	6813      	ldr	r3, [r2, #0]
 8007b4e:	1c58      	adds	r0, r3, #1
 8007b50:	6010      	str	r0, [r2, #0]
 8007b52:	7019      	strb	r1, [r3, #0]
 8007b54:	b2c8      	uxtb	r0, r1
 8007b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <__sfputs_r>:
 8007b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b5e:	4606      	mov	r6, r0
 8007b60:	460f      	mov	r7, r1
 8007b62:	4614      	mov	r4, r2
 8007b64:	18d5      	adds	r5, r2, r3
 8007b66:	42ac      	cmp	r4, r5
 8007b68:	d101      	bne.n	8007b6e <__sfputs_r+0x12>
 8007b6a:	2000      	movs	r0, #0
 8007b6c:	e007      	b.n	8007b7e <__sfputs_r+0x22>
 8007b6e:	463a      	mov	r2, r7
 8007b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b74:	4630      	mov	r0, r6
 8007b76:	f7ff ffd9 	bl	8007b2c <__sfputc_r>
 8007b7a:	1c43      	adds	r3, r0, #1
 8007b7c:	d1f3      	bne.n	8007b66 <__sfputs_r+0xa>
 8007b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007b80 <_vfiprintf_r>:
 8007b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b84:	b09d      	sub	sp, #116	; 0x74
 8007b86:	460c      	mov	r4, r1
 8007b88:	4617      	mov	r7, r2
 8007b8a:	9303      	str	r3, [sp, #12]
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	b118      	cbz	r0, 8007b98 <_vfiprintf_r+0x18>
 8007b90:	6983      	ldr	r3, [r0, #24]
 8007b92:	b90b      	cbnz	r3, 8007b98 <_vfiprintf_r+0x18>
 8007b94:	f7fe ff46 	bl	8006a24 <__sinit>
 8007b98:	4b7c      	ldr	r3, [pc, #496]	; (8007d8c <_vfiprintf_r+0x20c>)
 8007b9a:	429c      	cmp	r4, r3
 8007b9c:	d157      	bne.n	8007c4e <_vfiprintf_r+0xce>
 8007b9e:	6874      	ldr	r4, [r6, #4]
 8007ba0:	89a3      	ldrh	r3, [r4, #12]
 8007ba2:	0718      	lsls	r0, r3, #28
 8007ba4:	d55d      	bpl.n	8007c62 <_vfiprintf_r+0xe2>
 8007ba6:	6923      	ldr	r3, [r4, #16]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d05a      	beq.n	8007c62 <_vfiprintf_r+0xe2>
 8007bac:	2300      	movs	r3, #0
 8007bae:	9309      	str	r3, [sp, #36]	; 0x24
 8007bb0:	2320      	movs	r3, #32
 8007bb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bb6:	2330      	movs	r3, #48	; 0x30
 8007bb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bbc:	f04f 0b01 	mov.w	fp, #1
 8007bc0:	46b8      	mov	r8, r7
 8007bc2:	4645      	mov	r5, r8
 8007bc4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d155      	bne.n	8007c78 <_vfiprintf_r+0xf8>
 8007bcc:	ebb8 0a07 	subs.w	sl, r8, r7
 8007bd0:	d00b      	beq.n	8007bea <_vfiprintf_r+0x6a>
 8007bd2:	4653      	mov	r3, sl
 8007bd4:	463a      	mov	r2, r7
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	4630      	mov	r0, r6
 8007bda:	f7ff ffbf 	bl	8007b5c <__sfputs_r>
 8007bde:	3001      	adds	r0, #1
 8007be0:	f000 80c4 	beq.w	8007d6c <_vfiprintf_r+0x1ec>
 8007be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be6:	4453      	add	r3, sl
 8007be8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bea:	f898 3000 	ldrb.w	r3, [r8]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f000 80bc 	beq.w	8007d6c <_vfiprintf_r+0x1ec>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfa:	9304      	str	r3, [sp, #16]
 8007bfc:	9307      	str	r3, [sp, #28]
 8007bfe:	9205      	str	r2, [sp, #20]
 8007c00:	9306      	str	r3, [sp, #24]
 8007c02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c06:	931a      	str	r3, [sp, #104]	; 0x68
 8007c08:	2205      	movs	r2, #5
 8007c0a:	7829      	ldrb	r1, [r5, #0]
 8007c0c:	4860      	ldr	r0, [pc, #384]	; (8007d90 <_vfiprintf_r+0x210>)
 8007c0e:	f7f8 fae7 	bl	80001e0 <memchr>
 8007c12:	f105 0801 	add.w	r8, r5, #1
 8007c16:	9b04      	ldr	r3, [sp, #16]
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d131      	bne.n	8007c80 <_vfiprintf_r+0x100>
 8007c1c:	06d9      	lsls	r1, r3, #27
 8007c1e:	bf44      	itt	mi
 8007c20:	2220      	movmi	r2, #32
 8007c22:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007c26:	071a      	lsls	r2, r3, #28
 8007c28:	bf44      	itt	mi
 8007c2a:	222b      	movmi	r2, #43	; 0x2b
 8007c2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007c30:	782a      	ldrb	r2, [r5, #0]
 8007c32:	2a2a      	cmp	r2, #42	; 0x2a
 8007c34:	d02c      	beq.n	8007c90 <_vfiprintf_r+0x110>
 8007c36:	9a07      	ldr	r2, [sp, #28]
 8007c38:	2100      	movs	r1, #0
 8007c3a:	200a      	movs	r0, #10
 8007c3c:	46a8      	mov	r8, r5
 8007c3e:	3501      	adds	r5, #1
 8007c40:	f898 3000 	ldrb.w	r3, [r8]
 8007c44:	3b30      	subs	r3, #48	; 0x30
 8007c46:	2b09      	cmp	r3, #9
 8007c48:	d96d      	bls.n	8007d26 <_vfiprintf_r+0x1a6>
 8007c4a:	b371      	cbz	r1, 8007caa <_vfiprintf_r+0x12a>
 8007c4c:	e026      	b.n	8007c9c <_vfiprintf_r+0x11c>
 8007c4e:	4b51      	ldr	r3, [pc, #324]	; (8007d94 <_vfiprintf_r+0x214>)
 8007c50:	429c      	cmp	r4, r3
 8007c52:	d101      	bne.n	8007c58 <_vfiprintf_r+0xd8>
 8007c54:	68b4      	ldr	r4, [r6, #8]
 8007c56:	e7a3      	b.n	8007ba0 <_vfiprintf_r+0x20>
 8007c58:	4b4f      	ldr	r3, [pc, #316]	; (8007d98 <_vfiprintf_r+0x218>)
 8007c5a:	429c      	cmp	r4, r3
 8007c5c:	bf08      	it	eq
 8007c5e:	68f4      	ldreq	r4, [r6, #12]
 8007c60:	e79e      	b.n	8007ba0 <_vfiprintf_r+0x20>
 8007c62:	4621      	mov	r1, r4
 8007c64:	4630      	mov	r0, r6
 8007c66:	f000 f979 	bl	8007f5c <__swsetup_r>
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	d09e      	beq.n	8007bac <_vfiprintf_r+0x2c>
 8007c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c72:	b01d      	add	sp, #116	; 0x74
 8007c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c78:	2b25      	cmp	r3, #37	; 0x25
 8007c7a:	d0a7      	beq.n	8007bcc <_vfiprintf_r+0x4c>
 8007c7c:	46a8      	mov	r8, r5
 8007c7e:	e7a0      	b.n	8007bc2 <_vfiprintf_r+0x42>
 8007c80:	4a43      	ldr	r2, [pc, #268]	; (8007d90 <_vfiprintf_r+0x210>)
 8007c82:	1a80      	subs	r0, r0, r2
 8007c84:	fa0b f000 	lsl.w	r0, fp, r0
 8007c88:	4318      	orrs	r0, r3
 8007c8a:	9004      	str	r0, [sp, #16]
 8007c8c:	4645      	mov	r5, r8
 8007c8e:	e7bb      	b.n	8007c08 <_vfiprintf_r+0x88>
 8007c90:	9a03      	ldr	r2, [sp, #12]
 8007c92:	1d11      	adds	r1, r2, #4
 8007c94:	6812      	ldr	r2, [r2, #0]
 8007c96:	9103      	str	r1, [sp, #12]
 8007c98:	2a00      	cmp	r2, #0
 8007c9a:	db01      	blt.n	8007ca0 <_vfiprintf_r+0x120>
 8007c9c:	9207      	str	r2, [sp, #28]
 8007c9e:	e004      	b.n	8007caa <_vfiprintf_r+0x12a>
 8007ca0:	4252      	negs	r2, r2
 8007ca2:	f043 0302 	orr.w	r3, r3, #2
 8007ca6:	9207      	str	r2, [sp, #28]
 8007ca8:	9304      	str	r3, [sp, #16]
 8007caa:	f898 3000 	ldrb.w	r3, [r8]
 8007cae:	2b2e      	cmp	r3, #46	; 0x2e
 8007cb0:	d110      	bne.n	8007cd4 <_vfiprintf_r+0x154>
 8007cb2:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8007cb8:	f108 0101 	add.w	r1, r8, #1
 8007cbc:	d137      	bne.n	8007d2e <_vfiprintf_r+0x1ae>
 8007cbe:	9b03      	ldr	r3, [sp, #12]
 8007cc0:	1d1a      	adds	r2, r3, #4
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	9203      	str	r2, [sp, #12]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	bfb8      	it	lt
 8007cca:	f04f 33ff 	movlt.w	r3, #4294967295
 8007cce:	f108 0802 	add.w	r8, r8, #2
 8007cd2:	9305      	str	r3, [sp, #20]
 8007cd4:	4d31      	ldr	r5, [pc, #196]	; (8007d9c <_vfiprintf_r+0x21c>)
 8007cd6:	f898 1000 	ldrb.w	r1, [r8]
 8007cda:	2203      	movs	r2, #3
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f7f8 fa7f 	bl	80001e0 <memchr>
 8007ce2:	b140      	cbz	r0, 8007cf6 <_vfiprintf_r+0x176>
 8007ce4:	2340      	movs	r3, #64	; 0x40
 8007ce6:	1b40      	subs	r0, r0, r5
 8007ce8:	fa03 f000 	lsl.w	r0, r3, r0
 8007cec:	9b04      	ldr	r3, [sp, #16]
 8007cee:	4303      	orrs	r3, r0
 8007cf0:	9304      	str	r3, [sp, #16]
 8007cf2:	f108 0801 	add.w	r8, r8, #1
 8007cf6:	f898 1000 	ldrb.w	r1, [r8]
 8007cfa:	4829      	ldr	r0, [pc, #164]	; (8007da0 <_vfiprintf_r+0x220>)
 8007cfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d00:	2206      	movs	r2, #6
 8007d02:	f108 0701 	add.w	r7, r8, #1
 8007d06:	f7f8 fa6b 	bl	80001e0 <memchr>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d034      	beq.n	8007d78 <_vfiprintf_r+0x1f8>
 8007d0e:	4b25      	ldr	r3, [pc, #148]	; (8007da4 <_vfiprintf_r+0x224>)
 8007d10:	bb03      	cbnz	r3, 8007d54 <_vfiprintf_r+0x1d4>
 8007d12:	9b03      	ldr	r3, [sp, #12]
 8007d14:	3307      	adds	r3, #7
 8007d16:	f023 0307 	bic.w	r3, r3, #7
 8007d1a:	3308      	adds	r3, #8
 8007d1c:	9303      	str	r3, [sp, #12]
 8007d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d20:	444b      	add	r3, r9
 8007d22:	9309      	str	r3, [sp, #36]	; 0x24
 8007d24:	e74c      	b.n	8007bc0 <_vfiprintf_r+0x40>
 8007d26:	fb00 3202 	mla	r2, r0, r2, r3
 8007d2a:	2101      	movs	r1, #1
 8007d2c:	e786      	b.n	8007c3c <_vfiprintf_r+0xbc>
 8007d2e:	2300      	movs	r3, #0
 8007d30:	9305      	str	r3, [sp, #20]
 8007d32:	4618      	mov	r0, r3
 8007d34:	250a      	movs	r5, #10
 8007d36:	4688      	mov	r8, r1
 8007d38:	3101      	adds	r1, #1
 8007d3a:	f898 2000 	ldrb.w	r2, [r8]
 8007d3e:	3a30      	subs	r2, #48	; 0x30
 8007d40:	2a09      	cmp	r2, #9
 8007d42:	d903      	bls.n	8007d4c <_vfiprintf_r+0x1cc>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d0c5      	beq.n	8007cd4 <_vfiprintf_r+0x154>
 8007d48:	9005      	str	r0, [sp, #20]
 8007d4a:	e7c3      	b.n	8007cd4 <_vfiprintf_r+0x154>
 8007d4c:	fb05 2000 	mla	r0, r5, r0, r2
 8007d50:	2301      	movs	r3, #1
 8007d52:	e7f0      	b.n	8007d36 <_vfiprintf_r+0x1b6>
 8007d54:	ab03      	add	r3, sp, #12
 8007d56:	9300      	str	r3, [sp, #0]
 8007d58:	4622      	mov	r2, r4
 8007d5a:	4b13      	ldr	r3, [pc, #76]	; (8007da8 <_vfiprintf_r+0x228>)
 8007d5c:	a904      	add	r1, sp, #16
 8007d5e:	4630      	mov	r0, r6
 8007d60:	f7fc fda6 	bl	80048b0 <_printf_float>
 8007d64:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007d68:	4681      	mov	r9, r0
 8007d6a:	d1d8      	bne.n	8007d1e <_vfiprintf_r+0x19e>
 8007d6c:	89a3      	ldrh	r3, [r4, #12]
 8007d6e:	065b      	lsls	r3, r3, #25
 8007d70:	f53f af7d 	bmi.w	8007c6e <_vfiprintf_r+0xee>
 8007d74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d76:	e77c      	b.n	8007c72 <_vfiprintf_r+0xf2>
 8007d78:	ab03      	add	r3, sp, #12
 8007d7a:	9300      	str	r3, [sp, #0]
 8007d7c:	4622      	mov	r2, r4
 8007d7e:	4b0a      	ldr	r3, [pc, #40]	; (8007da8 <_vfiprintf_r+0x228>)
 8007d80:	a904      	add	r1, sp, #16
 8007d82:	4630      	mov	r0, r6
 8007d84:	f7fd f84a 	bl	8004e1c <_printf_i>
 8007d88:	e7ec      	b.n	8007d64 <_vfiprintf_r+0x1e4>
 8007d8a:	bf00      	nop
 8007d8c:	08008488 	.word	0x08008488
 8007d90:	080085d4 	.word	0x080085d4
 8007d94:	080084a8 	.word	0x080084a8
 8007d98:	08008468 	.word	0x08008468
 8007d9c:	080085da 	.word	0x080085da
 8007da0:	080085de 	.word	0x080085de
 8007da4:	080048b1 	.word	0x080048b1
 8007da8:	08007b5d 	.word	0x08007b5d

08007dac <_sbrk_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4c06      	ldr	r4, [pc, #24]	; (8007dc8 <_sbrk_r+0x1c>)
 8007db0:	2300      	movs	r3, #0
 8007db2:	4605      	mov	r5, r0
 8007db4:	4608      	mov	r0, r1
 8007db6:	6023      	str	r3, [r4, #0]
 8007db8:	f000 fad4 	bl	8008364 <_sbrk>
 8007dbc:	1c43      	adds	r3, r0, #1
 8007dbe:	d102      	bne.n	8007dc6 <_sbrk_r+0x1a>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	b103      	cbz	r3, 8007dc6 <_sbrk_r+0x1a>
 8007dc4:	602b      	str	r3, [r5, #0]
 8007dc6:	bd38      	pop	{r3, r4, r5, pc}
 8007dc8:	20000aec 	.word	0x20000aec

08007dcc <__sread>:
 8007dcc:	b510      	push	{r4, lr}
 8007dce:	460c      	mov	r4, r1
 8007dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd4:	f000 fa6a 	bl	80082ac <_read_r>
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	bfab      	itete	ge
 8007ddc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007dde:	89a3      	ldrhlt	r3, [r4, #12]
 8007de0:	181b      	addge	r3, r3, r0
 8007de2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007de6:	bfac      	ite	ge
 8007de8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007dea:	81a3      	strhlt	r3, [r4, #12]
 8007dec:	bd10      	pop	{r4, pc}

08007dee <__swrite>:
 8007dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df2:	461f      	mov	r7, r3
 8007df4:	898b      	ldrh	r3, [r1, #12]
 8007df6:	05db      	lsls	r3, r3, #23
 8007df8:	4605      	mov	r5, r0
 8007dfa:	460c      	mov	r4, r1
 8007dfc:	4616      	mov	r6, r2
 8007dfe:	d505      	bpl.n	8007e0c <__swrite+0x1e>
 8007e00:	2302      	movs	r3, #2
 8007e02:	2200      	movs	r2, #0
 8007e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e08:	f000 f9d8 	bl	80081bc <_lseek_r>
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e16:	81a3      	strh	r3, [r4, #12]
 8007e18:	4632      	mov	r2, r6
 8007e1a:	463b      	mov	r3, r7
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e22:	f000 b889 	b.w	8007f38 <_write_r>

08007e26 <__sseek>:
 8007e26:	b510      	push	{r4, lr}
 8007e28:	460c      	mov	r4, r1
 8007e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e2e:	f000 f9c5 	bl	80081bc <_lseek_r>
 8007e32:	1c43      	adds	r3, r0, #1
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	bf15      	itete	ne
 8007e38:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e42:	81a3      	strheq	r3, [r4, #12]
 8007e44:	bf18      	it	ne
 8007e46:	81a3      	strhne	r3, [r4, #12]
 8007e48:	bd10      	pop	{r4, pc}

08007e4a <__sclose>:
 8007e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e4e:	f000 b8f3 	b.w	8008038 <_close_r>

08007e52 <strncmp>:
 8007e52:	b510      	push	{r4, lr}
 8007e54:	b16a      	cbz	r2, 8007e72 <strncmp+0x20>
 8007e56:	3901      	subs	r1, #1
 8007e58:	1884      	adds	r4, r0, r2
 8007e5a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007e5e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d103      	bne.n	8007e6e <strncmp+0x1c>
 8007e66:	42a0      	cmp	r0, r4
 8007e68:	d001      	beq.n	8007e6e <strncmp+0x1c>
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d1f5      	bne.n	8007e5a <strncmp+0x8>
 8007e6e:	1a98      	subs	r0, r3, r2
 8007e70:	bd10      	pop	{r4, pc}
 8007e72:	4610      	mov	r0, r2
 8007e74:	bd10      	pop	{r4, pc}
	...

08007e78 <__swbuf_r>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	460e      	mov	r6, r1
 8007e7c:	4614      	mov	r4, r2
 8007e7e:	4605      	mov	r5, r0
 8007e80:	b118      	cbz	r0, 8007e8a <__swbuf_r+0x12>
 8007e82:	6983      	ldr	r3, [r0, #24]
 8007e84:	b90b      	cbnz	r3, 8007e8a <__swbuf_r+0x12>
 8007e86:	f7fe fdcd 	bl	8006a24 <__sinit>
 8007e8a:	4b21      	ldr	r3, [pc, #132]	; (8007f10 <__swbuf_r+0x98>)
 8007e8c:	429c      	cmp	r4, r3
 8007e8e:	d12a      	bne.n	8007ee6 <__swbuf_r+0x6e>
 8007e90:	686c      	ldr	r4, [r5, #4]
 8007e92:	69a3      	ldr	r3, [r4, #24]
 8007e94:	60a3      	str	r3, [r4, #8]
 8007e96:	89a3      	ldrh	r3, [r4, #12]
 8007e98:	071a      	lsls	r2, r3, #28
 8007e9a:	d52e      	bpl.n	8007efa <__swbuf_r+0x82>
 8007e9c:	6923      	ldr	r3, [r4, #16]
 8007e9e:	b363      	cbz	r3, 8007efa <__swbuf_r+0x82>
 8007ea0:	6923      	ldr	r3, [r4, #16]
 8007ea2:	6820      	ldr	r0, [r4, #0]
 8007ea4:	1ac0      	subs	r0, r0, r3
 8007ea6:	6963      	ldr	r3, [r4, #20]
 8007ea8:	b2f6      	uxtb	r6, r6
 8007eaa:	4298      	cmp	r0, r3
 8007eac:	4637      	mov	r7, r6
 8007eae:	db04      	blt.n	8007eba <__swbuf_r+0x42>
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f958 	bl	8008168 <_fflush_r>
 8007eb8:	bb28      	cbnz	r0, 8007f06 <__swbuf_r+0x8e>
 8007eba:	68a3      	ldr	r3, [r4, #8]
 8007ebc:	3b01      	subs	r3, #1
 8007ebe:	60a3      	str	r3, [r4, #8]
 8007ec0:	6823      	ldr	r3, [r4, #0]
 8007ec2:	1c5a      	adds	r2, r3, #1
 8007ec4:	6022      	str	r2, [r4, #0]
 8007ec6:	701e      	strb	r6, [r3, #0]
 8007ec8:	6963      	ldr	r3, [r4, #20]
 8007eca:	3001      	adds	r0, #1
 8007ecc:	4298      	cmp	r0, r3
 8007ece:	d004      	beq.n	8007eda <__swbuf_r+0x62>
 8007ed0:	89a3      	ldrh	r3, [r4, #12]
 8007ed2:	07db      	lsls	r3, r3, #31
 8007ed4:	d519      	bpl.n	8007f0a <__swbuf_r+0x92>
 8007ed6:	2e0a      	cmp	r6, #10
 8007ed8:	d117      	bne.n	8007f0a <__swbuf_r+0x92>
 8007eda:	4621      	mov	r1, r4
 8007edc:	4628      	mov	r0, r5
 8007ede:	f000 f943 	bl	8008168 <_fflush_r>
 8007ee2:	b190      	cbz	r0, 8007f0a <__swbuf_r+0x92>
 8007ee4:	e00f      	b.n	8007f06 <__swbuf_r+0x8e>
 8007ee6:	4b0b      	ldr	r3, [pc, #44]	; (8007f14 <__swbuf_r+0x9c>)
 8007ee8:	429c      	cmp	r4, r3
 8007eea:	d101      	bne.n	8007ef0 <__swbuf_r+0x78>
 8007eec:	68ac      	ldr	r4, [r5, #8]
 8007eee:	e7d0      	b.n	8007e92 <__swbuf_r+0x1a>
 8007ef0:	4b09      	ldr	r3, [pc, #36]	; (8007f18 <__swbuf_r+0xa0>)
 8007ef2:	429c      	cmp	r4, r3
 8007ef4:	bf08      	it	eq
 8007ef6:	68ec      	ldreq	r4, [r5, #12]
 8007ef8:	e7cb      	b.n	8007e92 <__swbuf_r+0x1a>
 8007efa:	4621      	mov	r1, r4
 8007efc:	4628      	mov	r0, r5
 8007efe:	f000 f82d 	bl	8007f5c <__swsetup_r>
 8007f02:	2800      	cmp	r0, #0
 8007f04:	d0cc      	beq.n	8007ea0 <__swbuf_r+0x28>
 8007f06:	f04f 37ff 	mov.w	r7, #4294967295
 8007f0a:	4638      	mov	r0, r7
 8007f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	08008488 	.word	0x08008488
 8007f14:	080084a8 	.word	0x080084a8
 8007f18:	08008468 	.word	0x08008468

08007f1c <__ascii_wctomb>:
 8007f1c:	b149      	cbz	r1, 8007f32 <__ascii_wctomb+0x16>
 8007f1e:	2aff      	cmp	r2, #255	; 0xff
 8007f20:	bf85      	ittet	hi
 8007f22:	238a      	movhi	r3, #138	; 0x8a
 8007f24:	6003      	strhi	r3, [r0, #0]
 8007f26:	700a      	strbls	r2, [r1, #0]
 8007f28:	f04f 30ff 	movhi.w	r0, #4294967295
 8007f2c:	bf98      	it	ls
 8007f2e:	2001      	movls	r0, #1
 8007f30:	4770      	bx	lr
 8007f32:	4608      	mov	r0, r1
 8007f34:	4770      	bx	lr
	...

08007f38 <_write_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4c07      	ldr	r4, [pc, #28]	; (8007f58 <_write_r+0x20>)
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	4608      	mov	r0, r1
 8007f40:	4611      	mov	r1, r2
 8007f42:	2200      	movs	r2, #0
 8007f44:	6022      	str	r2, [r4, #0]
 8007f46:	461a      	mov	r2, r3
 8007f48:	f7fb f868 	bl	800301c <_write>
 8007f4c:	1c43      	adds	r3, r0, #1
 8007f4e:	d102      	bne.n	8007f56 <_write_r+0x1e>
 8007f50:	6823      	ldr	r3, [r4, #0]
 8007f52:	b103      	cbz	r3, 8007f56 <_write_r+0x1e>
 8007f54:	602b      	str	r3, [r5, #0]
 8007f56:	bd38      	pop	{r3, r4, r5, pc}
 8007f58:	20000aec 	.word	0x20000aec

08007f5c <__swsetup_r>:
 8007f5c:	4b32      	ldr	r3, [pc, #200]	; (8008028 <__swsetup_r+0xcc>)
 8007f5e:	b570      	push	{r4, r5, r6, lr}
 8007f60:	681d      	ldr	r5, [r3, #0]
 8007f62:	4606      	mov	r6, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	b125      	cbz	r5, 8007f72 <__swsetup_r+0x16>
 8007f68:	69ab      	ldr	r3, [r5, #24]
 8007f6a:	b913      	cbnz	r3, 8007f72 <__swsetup_r+0x16>
 8007f6c:	4628      	mov	r0, r5
 8007f6e:	f7fe fd59 	bl	8006a24 <__sinit>
 8007f72:	4b2e      	ldr	r3, [pc, #184]	; (800802c <__swsetup_r+0xd0>)
 8007f74:	429c      	cmp	r4, r3
 8007f76:	d10f      	bne.n	8007f98 <__swsetup_r+0x3c>
 8007f78:	686c      	ldr	r4, [r5, #4]
 8007f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f7e:	b29a      	uxth	r2, r3
 8007f80:	0715      	lsls	r5, r2, #28
 8007f82:	d42c      	bmi.n	8007fde <__swsetup_r+0x82>
 8007f84:	06d0      	lsls	r0, r2, #27
 8007f86:	d411      	bmi.n	8007fac <__swsetup_r+0x50>
 8007f88:	2209      	movs	r2, #9
 8007f8a:	6032      	str	r2, [r6, #0]
 8007f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f90:	81a3      	strh	r3, [r4, #12]
 8007f92:	f04f 30ff 	mov.w	r0, #4294967295
 8007f96:	bd70      	pop	{r4, r5, r6, pc}
 8007f98:	4b25      	ldr	r3, [pc, #148]	; (8008030 <__swsetup_r+0xd4>)
 8007f9a:	429c      	cmp	r4, r3
 8007f9c:	d101      	bne.n	8007fa2 <__swsetup_r+0x46>
 8007f9e:	68ac      	ldr	r4, [r5, #8]
 8007fa0:	e7eb      	b.n	8007f7a <__swsetup_r+0x1e>
 8007fa2:	4b24      	ldr	r3, [pc, #144]	; (8008034 <__swsetup_r+0xd8>)
 8007fa4:	429c      	cmp	r4, r3
 8007fa6:	bf08      	it	eq
 8007fa8:	68ec      	ldreq	r4, [r5, #12]
 8007faa:	e7e6      	b.n	8007f7a <__swsetup_r+0x1e>
 8007fac:	0751      	lsls	r1, r2, #29
 8007fae:	d512      	bpl.n	8007fd6 <__swsetup_r+0x7a>
 8007fb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fb2:	b141      	cbz	r1, 8007fc6 <__swsetup_r+0x6a>
 8007fb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fb8:	4299      	cmp	r1, r3
 8007fba:	d002      	beq.n	8007fc2 <__swsetup_r+0x66>
 8007fbc:	4630      	mov	r0, r6
 8007fbe:	f7ff fd09 	bl	80079d4 <_free_r>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	6363      	str	r3, [r4, #52]	; 0x34
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fcc:	81a3      	strh	r3, [r4, #12]
 8007fce:	2300      	movs	r3, #0
 8007fd0:	6063      	str	r3, [r4, #4]
 8007fd2:	6923      	ldr	r3, [r4, #16]
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	89a3      	ldrh	r3, [r4, #12]
 8007fd8:	f043 0308 	orr.w	r3, r3, #8
 8007fdc:	81a3      	strh	r3, [r4, #12]
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	b94b      	cbnz	r3, 8007ff6 <__swsetup_r+0x9a>
 8007fe2:	89a3      	ldrh	r3, [r4, #12]
 8007fe4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fec:	d003      	beq.n	8007ff6 <__swsetup_r+0x9a>
 8007fee:	4621      	mov	r1, r4
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	f000 f919 	bl	8008228 <__smakebuf_r>
 8007ff6:	89a2      	ldrh	r2, [r4, #12]
 8007ff8:	f012 0301 	ands.w	r3, r2, #1
 8007ffc:	d00c      	beq.n	8008018 <__swsetup_r+0xbc>
 8007ffe:	2300      	movs	r3, #0
 8008000:	60a3      	str	r3, [r4, #8]
 8008002:	6963      	ldr	r3, [r4, #20]
 8008004:	425b      	negs	r3, r3
 8008006:	61a3      	str	r3, [r4, #24]
 8008008:	6923      	ldr	r3, [r4, #16]
 800800a:	b953      	cbnz	r3, 8008022 <__swsetup_r+0xc6>
 800800c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008010:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008014:	d1ba      	bne.n	8007f8c <__swsetup_r+0x30>
 8008016:	bd70      	pop	{r4, r5, r6, pc}
 8008018:	0792      	lsls	r2, r2, #30
 800801a:	bf58      	it	pl
 800801c:	6963      	ldrpl	r3, [r4, #20]
 800801e:	60a3      	str	r3, [r4, #8]
 8008020:	e7f2      	b.n	8008008 <__swsetup_r+0xac>
 8008022:	2000      	movs	r0, #0
 8008024:	e7f7      	b.n	8008016 <__swsetup_r+0xba>
 8008026:	bf00      	nop
 8008028:	2000000c 	.word	0x2000000c
 800802c:	08008488 	.word	0x08008488
 8008030:	080084a8 	.word	0x080084a8
 8008034:	08008468 	.word	0x08008468

08008038 <_close_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4c06      	ldr	r4, [pc, #24]	; (8008054 <_close_r+0x1c>)
 800803c:	2300      	movs	r3, #0
 800803e:	4605      	mov	r5, r0
 8008040:	4608      	mov	r0, r1
 8008042:	6023      	str	r3, [r4, #0]
 8008044:	f000 f966 	bl	8008314 <_close>
 8008048:	1c43      	adds	r3, r0, #1
 800804a:	d102      	bne.n	8008052 <_close_r+0x1a>
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	b103      	cbz	r3, 8008052 <_close_r+0x1a>
 8008050:	602b      	str	r3, [r5, #0]
 8008052:	bd38      	pop	{r3, r4, r5, pc}
 8008054:	20000aec 	.word	0x20000aec

08008058 <__sflush_r>:
 8008058:	898a      	ldrh	r2, [r1, #12]
 800805a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800805e:	4605      	mov	r5, r0
 8008060:	0710      	lsls	r0, r2, #28
 8008062:	460c      	mov	r4, r1
 8008064:	d45a      	bmi.n	800811c <__sflush_r+0xc4>
 8008066:	684b      	ldr	r3, [r1, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	dc05      	bgt.n	8008078 <__sflush_r+0x20>
 800806c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800806e:	2b00      	cmp	r3, #0
 8008070:	dc02      	bgt.n	8008078 <__sflush_r+0x20>
 8008072:	2000      	movs	r0, #0
 8008074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008078:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800807a:	2e00      	cmp	r6, #0
 800807c:	d0f9      	beq.n	8008072 <__sflush_r+0x1a>
 800807e:	2300      	movs	r3, #0
 8008080:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008084:	682f      	ldr	r7, [r5, #0]
 8008086:	602b      	str	r3, [r5, #0]
 8008088:	d033      	beq.n	80080f2 <__sflush_r+0x9a>
 800808a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800808c:	89a3      	ldrh	r3, [r4, #12]
 800808e:	075a      	lsls	r2, r3, #29
 8008090:	d505      	bpl.n	800809e <__sflush_r+0x46>
 8008092:	6863      	ldr	r3, [r4, #4]
 8008094:	1ac0      	subs	r0, r0, r3
 8008096:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008098:	b10b      	cbz	r3, 800809e <__sflush_r+0x46>
 800809a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800809c:	1ac0      	subs	r0, r0, r3
 800809e:	2300      	movs	r3, #0
 80080a0:	4602      	mov	r2, r0
 80080a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080a4:	6a21      	ldr	r1, [r4, #32]
 80080a6:	4628      	mov	r0, r5
 80080a8:	47b0      	blx	r6
 80080aa:	1c43      	adds	r3, r0, #1
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	d106      	bne.n	80080be <__sflush_r+0x66>
 80080b0:	6829      	ldr	r1, [r5, #0]
 80080b2:	291d      	cmp	r1, #29
 80080b4:	d84b      	bhi.n	800814e <__sflush_r+0xf6>
 80080b6:	4a2b      	ldr	r2, [pc, #172]	; (8008164 <__sflush_r+0x10c>)
 80080b8:	40ca      	lsrs	r2, r1
 80080ba:	07d6      	lsls	r6, r2, #31
 80080bc:	d547      	bpl.n	800814e <__sflush_r+0xf6>
 80080be:	2200      	movs	r2, #0
 80080c0:	6062      	str	r2, [r4, #4]
 80080c2:	04d9      	lsls	r1, r3, #19
 80080c4:	6922      	ldr	r2, [r4, #16]
 80080c6:	6022      	str	r2, [r4, #0]
 80080c8:	d504      	bpl.n	80080d4 <__sflush_r+0x7c>
 80080ca:	1c42      	adds	r2, r0, #1
 80080cc:	d101      	bne.n	80080d2 <__sflush_r+0x7a>
 80080ce:	682b      	ldr	r3, [r5, #0]
 80080d0:	b903      	cbnz	r3, 80080d4 <__sflush_r+0x7c>
 80080d2:	6560      	str	r0, [r4, #84]	; 0x54
 80080d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080d6:	602f      	str	r7, [r5, #0]
 80080d8:	2900      	cmp	r1, #0
 80080da:	d0ca      	beq.n	8008072 <__sflush_r+0x1a>
 80080dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080e0:	4299      	cmp	r1, r3
 80080e2:	d002      	beq.n	80080ea <__sflush_r+0x92>
 80080e4:	4628      	mov	r0, r5
 80080e6:	f7ff fc75 	bl	80079d4 <_free_r>
 80080ea:	2000      	movs	r0, #0
 80080ec:	6360      	str	r0, [r4, #52]	; 0x34
 80080ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080f2:	6a21      	ldr	r1, [r4, #32]
 80080f4:	2301      	movs	r3, #1
 80080f6:	4628      	mov	r0, r5
 80080f8:	47b0      	blx	r6
 80080fa:	1c41      	adds	r1, r0, #1
 80080fc:	d1c6      	bne.n	800808c <__sflush_r+0x34>
 80080fe:	682b      	ldr	r3, [r5, #0]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d0c3      	beq.n	800808c <__sflush_r+0x34>
 8008104:	2b1d      	cmp	r3, #29
 8008106:	d001      	beq.n	800810c <__sflush_r+0xb4>
 8008108:	2b16      	cmp	r3, #22
 800810a:	d101      	bne.n	8008110 <__sflush_r+0xb8>
 800810c:	602f      	str	r7, [r5, #0]
 800810e:	e7b0      	b.n	8008072 <__sflush_r+0x1a>
 8008110:	89a3      	ldrh	r3, [r4, #12]
 8008112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008116:	81a3      	strh	r3, [r4, #12]
 8008118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800811c:	690f      	ldr	r7, [r1, #16]
 800811e:	2f00      	cmp	r7, #0
 8008120:	d0a7      	beq.n	8008072 <__sflush_r+0x1a>
 8008122:	0793      	lsls	r3, r2, #30
 8008124:	680e      	ldr	r6, [r1, #0]
 8008126:	bf08      	it	eq
 8008128:	694b      	ldreq	r3, [r1, #20]
 800812a:	600f      	str	r7, [r1, #0]
 800812c:	bf18      	it	ne
 800812e:	2300      	movne	r3, #0
 8008130:	eba6 0807 	sub.w	r8, r6, r7
 8008134:	608b      	str	r3, [r1, #8]
 8008136:	f1b8 0f00 	cmp.w	r8, #0
 800813a:	dd9a      	ble.n	8008072 <__sflush_r+0x1a>
 800813c:	4643      	mov	r3, r8
 800813e:	463a      	mov	r2, r7
 8008140:	6a21      	ldr	r1, [r4, #32]
 8008142:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008144:	4628      	mov	r0, r5
 8008146:	47b0      	blx	r6
 8008148:	2800      	cmp	r0, #0
 800814a:	dc07      	bgt.n	800815c <__sflush_r+0x104>
 800814c:	89a3      	ldrh	r3, [r4, #12]
 800814e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008152:	81a3      	strh	r3, [r4, #12]
 8008154:	f04f 30ff 	mov.w	r0, #4294967295
 8008158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800815c:	4407      	add	r7, r0
 800815e:	eba8 0800 	sub.w	r8, r8, r0
 8008162:	e7e8      	b.n	8008136 <__sflush_r+0xde>
 8008164:	20400001 	.word	0x20400001

08008168 <_fflush_r>:
 8008168:	b538      	push	{r3, r4, r5, lr}
 800816a:	690b      	ldr	r3, [r1, #16]
 800816c:	4605      	mov	r5, r0
 800816e:	460c      	mov	r4, r1
 8008170:	b1db      	cbz	r3, 80081aa <_fflush_r+0x42>
 8008172:	b118      	cbz	r0, 800817c <_fflush_r+0x14>
 8008174:	6983      	ldr	r3, [r0, #24]
 8008176:	b90b      	cbnz	r3, 800817c <_fflush_r+0x14>
 8008178:	f7fe fc54 	bl	8006a24 <__sinit>
 800817c:	4b0c      	ldr	r3, [pc, #48]	; (80081b0 <_fflush_r+0x48>)
 800817e:	429c      	cmp	r4, r3
 8008180:	d109      	bne.n	8008196 <_fflush_r+0x2e>
 8008182:	686c      	ldr	r4, [r5, #4]
 8008184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008188:	b17b      	cbz	r3, 80081aa <_fflush_r+0x42>
 800818a:	4621      	mov	r1, r4
 800818c:	4628      	mov	r0, r5
 800818e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008192:	f7ff bf61 	b.w	8008058 <__sflush_r>
 8008196:	4b07      	ldr	r3, [pc, #28]	; (80081b4 <_fflush_r+0x4c>)
 8008198:	429c      	cmp	r4, r3
 800819a:	d101      	bne.n	80081a0 <_fflush_r+0x38>
 800819c:	68ac      	ldr	r4, [r5, #8]
 800819e:	e7f1      	b.n	8008184 <_fflush_r+0x1c>
 80081a0:	4b05      	ldr	r3, [pc, #20]	; (80081b8 <_fflush_r+0x50>)
 80081a2:	429c      	cmp	r4, r3
 80081a4:	bf08      	it	eq
 80081a6:	68ec      	ldreq	r4, [r5, #12]
 80081a8:	e7ec      	b.n	8008184 <_fflush_r+0x1c>
 80081aa:	2000      	movs	r0, #0
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	bf00      	nop
 80081b0:	08008488 	.word	0x08008488
 80081b4:	080084a8 	.word	0x080084a8
 80081b8:	08008468 	.word	0x08008468

080081bc <_lseek_r>:
 80081bc:	b538      	push	{r3, r4, r5, lr}
 80081be:	4c07      	ldr	r4, [pc, #28]	; (80081dc <_lseek_r+0x20>)
 80081c0:	4605      	mov	r5, r0
 80081c2:	4608      	mov	r0, r1
 80081c4:	4611      	mov	r1, r2
 80081c6:	2200      	movs	r2, #0
 80081c8:	6022      	str	r2, [r4, #0]
 80081ca:	461a      	mov	r2, r3
 80081cc:	f000 f8ba 	bl	8008344 <_lseek>
 80081d0:	1c43      	adds	r3, r0, #1
 80081d2:	d102      	bne.n	80081da <_lseek_r+0x1e>
 80081d4:	6823      	ldr	r3, [r4, #0]
 80081d6:	b103      	cbz	r3, 80081da <_lseek_r+0x1e>
 80081d8:	602b      	str	r3, [r5, #0]
 80081da:	bd38      	pop	{r3, r4, r5, pc}
 80081dc:	20000aec 	.word	0x20000aec

080081e0 <__swhatbuf_r>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	460e      	mov	r6, r1
 80081e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e8:	2900      	cmp	r1, #0
 80081ea:	b090      	sub	sp, #64	; 0x40
 80081ec:	4614      	mov	r4, r2
 80081ee:	461d      	mov	r5, r3
 80081f0:	da07      	bge.n	8008202 <__swhatbuf_r+0x22>
 80081f2:	2300      	movs	r3, #0
 80081f4:	602b      	str	r3, [r5, #0]
 80081f6:	89b3      	ldrh	r3, [r6, #12]
 80081f8:	061a      	lsls	r2, r3, #24
 80081fa:	d410      	bmi.n	800821e <__swhatbuf_r+0x3e>
 80081fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008200:	e00e      	b.n	8008220 <__swhatbuf_r+0x40>
 8008202:	aa01      	add	r2, sp, #4
 8008204:	f000 f864 	bl	80082d0 <_fstat_r>
 8008208:	2800      	cmp	r0, #0
 800820a:	dbf2      	blt.n	80081f2 <__swhatbuf_r+0x12>
 800820c:	9a02      	ldr	r2, [sp, #8]
 800820e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008212:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008216:	425a      	negs	r2, r3
 8008218:	415a      	adcs	r2, r3
 800821a:	602a      	str	r2, [r5, #0]
 800821c:	e7ee      	b.n	80081fc <__swhatbuf_r+0x1c>
 800821e:	2340      	movs	r3, #64	; 0x40
 8008220:	2000      	movs	r0, #0
 8008222:	6023      	str	r3, [r4, #0]
 8008224:	b010      	add	sp, #64	; 0x40
 8008226:	bd70      	pop	{r4, r5, r6, pc}

08008228 <__smakebuf_r>:
 8008228:	898b      	ldrh	r3, [r1, #12]
 800822a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800822c:	079d      	lsls	r5, r3, #30
 800822e:	4606      	mov	r6, r0
 8008230:	460c      	mov	r4, r1
 8008232:	d507      	bpl.n	8008244 <__smakebuf_r+0x1c>
 8008234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	6123      	str	r3, [r4, #16]
 800823c:	2301      	movs	r3, #1
 800823e:	6163      	str	r3, [r4, #20]
 8008240:	b002      	add	sp, #8
 8008242:	bd70      	pop	{r4, r5, r6, pc}
 8008244:	ab01      	add	r3, sp, #4
 8008246:	466a      	mov	r2, sp
 8008248:	f7ff ffca 	bl	80081e0 <__swhatbuf_r>
 800824c:	9900      	ldr	r1, [sp, #0]
 800824e:	4605      	mov	r5, r0
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff fc0d 	bl	8007a70 <_malloc_r>
 8008256:	b948      	cbnz	r0, 800826c <__smakebuf_r+0x44>
 8008258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800825c:	059a      	lsls	r2, r3, #22
 800825e:	d4ef      	bmi.n	8008240 <__smakebuf_r+0x18>
 8008260:	f023 0303 	bic.w	r3, r3, #3
 8008264:	f043 0302 	orr.w	r3, r3, #2
 8008268:	81a3      	strh	r3, [r4, #12]
 800826a:	e7e3      	b.n	8008234 <__smakebuf_r+0xc>
 800826c:	4b0d      	ldr	r3, [pc, #52]	; (80082a4 <__smakebuf_r+0x7c>)
 800826e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	6020      	str	r0, [r4, #0]
 8008274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008278:	81a3      	strh	r3, [r4, #12]
 800827a:	9b00      	ldr	r3, [sp, #0]
 800827c:	6163      	str	r3, [r4, #20]
 800827e:	9b01      	ldr	r3, [sp, #4]
 8008280:	6120      	str	r0, [r4, #16]
 8008282:	b15b      	cbz	r3, 800829c <__smakebuf_r+0x74>
 8008284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008288:	4630      	mov	r0, r6
 800828a:	f000 f833 	bl	80082f4 <_isatty_r>
 800828e:	b128      	cbz	r0, 800829c <__smakebuf_r+0x74>
 8008290:	89a3      	ldrh	r3, [r4, #12]
 8008292:	f023 0303 	bic.w	r3, r3, #3
 8008296:	f043 0301 	orr.w	r3, r3, #1
 800829a:	81a3      	strh	r3, [r4, #12]
 800829c:	89a3      	ldrh	r3, [r4, #12]
 800829e:	431d      	orrs	r5, r3
 80082a0:	81a5      	strh	r5, [r4, #12]
 80082a2:	e7cd      	b.n	8008240 <__smakebuf_r+0x18>
 80082a4:	080069a5 	.word	0x080069a5

080082a8 <__malloc_lock>:
 80082a8:	4770      	bx	lr

080082aa <__malloc_unlock>:
 80082aa:	4770      	bx	lr

080082ac <_read_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4c07      	ldr	r4, [pc, #28]	; (80082cc <_read_r+0x20>)
 80082b0:	4605      	mov	r5, r0
 80082b2:	4608      	mov	r0, r1
 80082b4:	4611      	mov	r1, r2
 80082b6:	2200      	movs	r2, #0
 80082b8:	6022      	str	r2, [r4, #0]
 80082ba:	461a      	mov	r2, r3
 80082bc:	f000 f84a 	bl	8008354 <_read>
 80082c0:	1c43      	adds	r3, r0, #1
 80082c2:	d102      	bne.n	80082ca <_read_r+0x1e>
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	b103      	cbz	r3, 80082ca <_read_r+0x1e>
 80082c8:	602b      	str	r3, [r5, #0]
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	20000aec 	.word	0x20000aec

080082d0 <_fstat_r>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	4c07      	ldr	r4, [pc, #28]	; (80082f0 <_fstat_r+0x20>)
 80082d4:	2300      	movs	r3, #0
 80082d6:	4605      	mov	r5, r0
 80082d8:	4608      	mov	r0, r1
 80082da:	4611      	mov	r1, r2
 80082dc:	6023      	str	r3, [r4, #0]
 80082de:	f000 f821 	bl	8008324 <_fstat>
 80082e2:	1c43      	adds	r3, r0, #1
 80082e4:	d102      	bne.n	80082ec <_fstat_r+0x1c>
 80082e6:	6823      	ldr	r3, [r4, #0]
 80082e8:	b103      	cbz	r3, 80082ec <_fstat_r+0x1c>
 80082ea:	602b      	str	r3, [r5, #0]
 80082ec:	bd38      	pop	{r3, r4, r5, pc}
 80082ee:	bf00      	nop
 80082f0:	20000aec 	.word	0x20000aec

080082f4 <_isatty_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4c06      	ldr	r4, [pc, #24]	; (8008310 <_isatty_r+0x1c>)
 80082f8:	2300      	movs	r3, #0
 80082fa:	4605      	mov	r5, r0
 80082fc:	4608      	mov	r0, r1
 80082fe:	6023      	str	r3, [r4, #0]
 8008300:	f000 f818 	bl	8008334 <_isatty>
 8008304:	1c43      	adds	r3, r0, #1
 8008306:	d102      	bne.n	800830e <_isatty_r+0x1a>
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	b103      	cbz	r3, 800830e <_isatty_r+0x1a>
 800830c:	602b      	str	r3, [r5, #0]
 800830e:	bd38      	pop	{r3, r4, r5, pc}
 8008310:	20000aec 	.word	0x20000aec

08008314 <_close>:
 8008314:	4b02      	ldr	r3, [pc, #8]	; (8008320 <_close+0xc>)
 8008316:	2258      	movs	r2, #88	; 0x58
 8008318:	601a      	str	r2, [r3, #0]
 800831a:	f04f 30ff 	mov.w	r0, #4294967295
 800831e:	4770      	bx	lr
 8008320:	20000aec 	.word	0x20000aec

08008324 <_fstat>:
 8008324:	4b02      	ldr	r3, [pc, #8]	; (8008330 <_fstat+0xc>)
 8008326:	2258      	movs	r2, #88	; 0x58
 8008328:	601a      	str	r2, [r3, #0]
 800832a:	f04f 30ff 	mov.w	r0, #4294967295
 800832e:	4770      	bx	lr
 8008330:	20000aec 	.word	0x20000aec

08008334 <_isatty>:
 8008334:	4b02      	ldr	r3, [pc, #8]	; (8008340 <_isatty+0xc>)
 8008336:	2258      	movs	r2, #88	; 0x58
 8008338:	601a      	str	r2, [r3, #0]
 800833a:	2000      	movs	r0, #0
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000aec 	.word	0x20000aec

08008344 <_lseek>:
 8008344:	4b02      	ldr	r3, [pc, #8]	; (8008350 <_lseek+0xc>)
 8008346:	2258      	movs	r2, #88	; 0x58
 8008348:	601a      	str	r2, [r3, #0]
 800834a:	f04f 30ff 	mov.w	r0, #4294967295
 800834e:	4770      	bx	lr
 8008350:	20000aec 	.word	0x20000aec

08008354 <_read>:
 8008354:	4b02      	ldr	r3, [pc, #8]	; (8008360 <_read+0xc>)
 8008356:	2258      	movs	r2, #88	; 0x58
 8008358:	601a      	str	r2, [r3, #0]
 800835a:	f04f 30ff 	mov.w	r0, #4294967295
 800835e:	4770      	bx	lr
 8008360:	20000aec 	.word	0x20000aec

08008364 <_sbrk>:
 8008364:	4b04      	ldr	r3, [pc, #16]	; (8008378 <_sbrk+0x14>)
 8008366:	6819      	ldr	r1, [r3, #0]
 8008368:	4602      	mov	r2, r0
 800836a:	b909      	cbnz	r1, 8008370 <_sbrk+0xc>
 800836c:	4903      	ldr	r1, [pc, #12]	; (800837c <_sbrk+0x18>)
 800836e:	6019      	str	r1, [r3, #0]
 8008370:	6818      	ldr	r0, [r3, #0]
 8008372:	4402      	add	r2, r0
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	4770      	bx	lr
 8008378:	20000200 	.word	0x20000200
 800837c:	20000af0 	.word	0x20000af0

08008380 <_init>:
 8008380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008382:	bf00      	nop
 8008384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008386:	bc08      	pop	{r3}
 8008388:	469e      	mov	lr, r3
 800838a:	4770      	bx	lr

0800838c <_fini>:
 800838c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838e:	bf00      	nop
 8008390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008392:	bc08      	pop	{r3}
 8008394:	469e      	mov	lr, r3
 8008396:	4770      	bx	lr
