diff --git a/boards/arm/adbun_m4nr/Kconfig.board b/boards/arm/adbun_m4nr/Kconfig.board
new file mode 100644
index 0000000000..7261afd37c
--- /dev/null
+++ b/boards/arm/adbun_m4nr/Kconfig.board
@@ -0,0 +1,8 @@
+# AdBun M4NR board configuration
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+config BOARD_ADBUN_M4NR
+	bool "AdBun-M4NR Development Board"
+	depends on SOC_TMPM4NR
diff --git a/boards/arm/adbun_m4nr/Kconfig.defconfig b/boards/arm/adbun_m4nr/Kconfig.defconfig
new file mode 100644
index 0000000000..07f0bd9a41
--- /dev/null
+++ b/boards/arm/adbun_m4nr/Kconfig.defconfig
@@ -0,0 +1,23 @@
+# AdBun M4NR board configuration
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+if BOARD_ADBUN_M4NR
+
+config BOARD
+	default "adbun_m4nr"
+
+if SERIAL
+config UART_INTERRUPT_DRIVEN
+	default y
+endif # SERIAL
+
+if NETWORKING
+
+config NET_L2_ETHERNET
+	default y
+
+endif # NETWORKING
+
+endif # BOARD_ADBUN_M4NR
diff --git a/boards/arm/adbun_m4nr/adbun_m4nr.dts b/boards/arm/adbun_m4nr/adbun_m4nr.dts
new file mode 100644
index 0000000000..8c2b6154a0
--- /dev/null
+++ b/boards/arm/adbun_m4nr/adbun_m4nr.dts
@@ -0,0 +1,87 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/dts-v1/;
+#include <toshiba/m4n/tmpm4nrf20.dtsi>
+
+/ {
+	model = "Sensyst AdBun-M4NR board";
+	compatible = "toshiba,adbun-m4nr";
+
+	chosen {
+		zephyr,console = &uart0;
+		zephyr,shell-uart = &uart0;
+		zephyr,sram = &sram0;
+		zephyr,flash = &flash0;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		led401: led_0 {
+			gpios = <&pw 4 GPIO_ACTIVE_HIGH>;
+			label = "User LD1";
+		};
+
+		led402: led_1 {
+			gpios = <&pw 5 GPIO_ACTIVE_HIGH>;
+			label = "User LD2";
+		};
+		led403: led_2 {
+			gpios = <&pw 6 GPIO_ACTIVE_HIGH>;
+			label = "User LD3";
+		};
+		led404: led_3 {
+			gpios = <&pw 7 GPIO_ACTIVE_HIGH>;
+			label = "User LD4";
+		};
+	};
+
+	gpio_keys {
+		compatible = "gpio-keys";
+		user_button1: button_0 {
+			label = "User1";
+			gpios = <&pl 5 GPIO_ACTIVE_HIGH>;
+		};
+		user_button2: button_1 {
+			label = "User2";
+			gpios = <&pv 2 GPIO_ACTIVE_HIGH>;
+		};
+	};
+
+	aliases {
+		led0 = &led401;
+		led1 = &led402;
+		led2 = &led403;
+		led3 = &led404;
+		sw0 = &user_button1;
+		sw1 = &user_button2;
+	};
+};
+
+&cg {
+	clocksel = <1>;
+	extfreq = <12>;
+	osc = <1>;
+	eosc = <1>;
+	gear = <0>;
+	mcksel = <1>;
+	prck = <1>;
+	standby = <0>;
+	pll0 = <0>;
+};
+
+&uart0 {
+	pinctrl-0 = <&uart0_default>;
+	pinctrl-names = "default";
+	current-speed = <115200>;
+	status = "okay";
+};
+&mac {
+	status = "okay";
+	pinctrl-0 = <&mac_default>;
+	pinctrl-names = "default";
+};
\ No newline at end of file
diff --git a/boards/arm/adbun_m4nr/adbun_m4nr.yaml b/boards/arm/adbun_m4nr/adbun_m4nr.yaml
new file mode 100644
index 0000000000..c0824a5c43
--- /dev/null
+++ b/boards/arm/adbun_m4nr/adbun_m4nr.yaml
@@ -0,0 +1,13 @@
+identifier: adbun_m4nr
+name: TOSHIBA AdBun M4NR
+type: mcu
+arch: arm
+toolchain:
+  - zephyr
+  - gnuarmemb
+ram: 256
+flash: 2048
+supported:
+  - uart
+  - gpio
+  - netif:eth
diff --git a/boards/arm/adbun_m4nr/adbun_m4nr_defconfig b/boards/arm/adbun_m4nr/adbun_m4nr_defconfig
new file mode 100644
index 0000000000..62d7306d0c
--- /dev/null
+++ b/boards/arm/adbun_m4nr/adbun_m4nr_defconfig
@@ -0,0 +1,22 @@
+# SPDX-License-Identifier: Apache-2.0
+
+CONFIG_SOC_SERIES_TMPM4N=y
+CONFIG_SOC_TMPM4NR=y
+
+# Enable MPU
+#CONFIG_ARM_MPU=y
+
+# Enable UART
+CONFIG_SERIAL=y
+
+# Console
+CONFIG_CONSOLE=y
+CONFIG_UART_CONSOLE=y
+
+# Enable GPIO
+CONFIG_GPIO=y
+# Enable clocks
+CONFIG_CLOCK_CONTROL=y
+
+# enable pin controller
+CONFIG_PINCTRL=y
diff --git a/boards/arm/adbun_m4nr/board.cmake b/boards/arm/adbun_m4nr/board.cmake
new file mode 100644
index 0000000000..9ee95d4954
--- /dev/null
+++ b/boards/arm/adbun_m4nr/board.cmake
@@ -0,0 +1,6 @@
+# SPDX-License-Identifier: Apache-2.0
+
+board_runner_args(pyocd "--target=adbun_m4nr")
+board_runner_args(pyocd "--flash-opt=-O reset_type=hw")
+board_runner_args(pyocd "--flash-opt=-O connect_mode=under-reset")
+include(${ZEPHYR_BASE}/boards/common/pyocd.board.cmake)
diff --git a/drivers/clock_control/CMakeLists.txt b/drivers/clock_control/CMakeLists.txt
index 2665e18edf..f18d3d3821 100644
--- a/drivers/clock_control/CMakeLists.txt
+++ b/drivers/clock_control/CMakeLists.txt
@@ -57,3 +57,4 @@ if(CONFIG_CLOCK_CONTROL_RCAR_CPG_MSSR)
 endif()
 
 zephyr_library_sources_ifdef(CONFIG_CLOCK_CONTROL_AST10X0 clock_control_ast10x0.c)
+zephyr_library_sources_ifdef(CONFIG_CLOCK_CONTROL_TXZP_CG clock_control_txzp_cg.c)
diff --git a/drivers/clock_control/Kconfig b/drivers/clock_control/Kconfig
index 62a84d6b50..2e3624a58d 100644
--- a/drivers/clock_control/Kconfig
+++ b/drivers/clock_control/Kconfig
@@ -66,4 +66,5 @@ source "drivers/clock_control/Kconfig.aspeed"
 
 source "drivers/clock_control/Kconfig.gd32"
 
+source "drivers/clock_control/Kconfig.txzp"
 endif # CLOCK_CONTROL
diff --git a/drivers/clock_control/Kconfig.txzp b/drivers/clock_control/Kconfig.txzp
new file mode 100644
index 0000000000..6f8a4ab66a
--- /dev/null
+++ b/drivers/clock_control/Kconfig.txzp
@@ -0,0 +1,11 @@
+# TXZ+ clock control driver configuration options
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+config CLOCK_CONTROL_TXZP_CG
+	bool "TXZ+ CG driver"
+	default y
+	depends on DT_HAS_TOSHIBA_TXZP_CG_ENABLED
+	help
+	  Enable support for Toshiba CG driver.
diff --git a/drivers/clock_control/clock_control_txzp_cg.c b/drivers/clock_control/clock_control_txzp_cg.c
new file mode 100644
index 0000000000..771a38e76c
--- /dev/null
+++ b/drivers/clock_control/clock_control_txzp_cg.c
@@ -0,0 +1,383 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * TXZ+ Clock Generator / Module Standby and Software Reset
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define DT_DRV_COMPAT toshiba_txzp_cg
+#define LOG_LEVEL CONFIG_CLOCK_CONTROL_LOG_LEVEL
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <errno.h>
+#include <zephyr/arch/cpu.h>
+#include <zephyr/drivers/clock_control.h>
+#include <zephyr/dt-bindings/clock/txzp_cg.h>
+#include <soc.h>
+#include <zephyr/logging/log.h>
+
+LOG_MODULE_REGISTER(clock_control_txzp);
+
+/**
+ * @brief Clock control configuration structure definition
+ */
+struct txzp_cg_config {
+	uint32_t base_addr;
+	uint32_t clocksel;
+	uint32_t extfreq;
+	uint32_t osc;
+	uint32_t eosc;
+	uint32_t gear;
+	uint32_t mcksel;
+	uint32_t prck;
+	uint32_t standby;
+	uint32_t pll0;
+};
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define TXZP_CGPROTECT 0x00
+#define TXZP_CGOSCCR   0x04
+#define OSCSEL_INT     0x00000000
+#define OSCSEL_EXT     0x00000100
+#define OSCF_INT       0x00000000
+#define OSCF_EXT       0x00000200
+#define IHOSC1_DIS     0x00000000
+#define IHOSC1_ENA     0x00000001
+#define EOSCEN_DIS     0x00000000
+#define EOSCEN_EOSC    0x00000002
+#define EOSCEN_ECLK    0x00000004
+#define IHOSC1F_DIS    0x00000000
+#define IHOSC1F_ENA    0x00010000
+
+#define TXZP_CGSYSCR 0x08
+#define GEAR_X1	     0x00000000
+#define GEAR_1_2     0x00000001
+#define GEAR_1_4     0x00000002
+#define GEAR_1_8     0x00000003
+#define GEAR_1_16    0x00000004
+#define MCKSEL(mck)  ((mck) << 6U)
+#define MCKSEL_X1    0x00000000
+#define MCKSEL_1_2   0x00000001
+#define MCKSEL_1_4   0x00000002
+#define PRCK(prck)   ((prck) << 8U)
+#define PRCK_X1	     0x00000000
+#define PRCK_1_2     0x00000001
+#define PRCK_1_4     0x00000002
+#define PRCK_1_8     0x00000003
+#define PRCK_1_16    0x00000004
+#define PRCK_1_32    0x00000005
+#define PRCK_1_64    0x00000006
+#define PRCK_1_128   0x00000007
+#define PRCK_1_256   0x00000008
+#define PRCK_1_512   0x00000009
+#define GEARST_SHIFT 16U
+#define MCKGST_SHIFT 22U
+#define PRCKST_SHIFT 24U
+#define MCKPST_SHIFT 30U
+#define GEARST(st)   ((st) << GEARST_SHIFT)
+#define MCKGST(st)   ((st) << MCKGST_SHIFT)
+#define PRCKST(st)   ((st) << PRCKST_SHIFT)
+#define MCKPST(st)   ((st) << MCKPST_SHIFT)
+#define GEARST_MASK  GEARST(0x7)
+#define MCKGST_MASK  MCKGST(0x3)
+#define PRCKST_MASK  PRCKST(0xf)
+#define MCKPST_MASK  MCKPST(0x3)
+#define MCKST_MASK   (MCKPST(0x3) | MCKGST(0x3))
+#define MCKST(st)    (MCKPST(st) | MCKGST(st))
+
+#define TXZP_CGSTBYCR 0x0c
+#define STBY_IDLE     0x00000000
+#define STBY_STOP1    0x00000001
+#define STBY_STOP2    0x00000002
+
+#define TXZP_CGPLL0SEL	    0x20
+#define PLL0ON_STOP	    0x00000000
+#define PLL0ON_START	    0x00000001
+#define PLL0SEL_FOSC	    0x00000000
+#define PLL0SEL_FPLL	    0x00000002
+#define PLL0ST_FPLL	    0x00000004
+#define CG_8Mx24_FPLL	    (0x00245030UL << 8U) /* fPLL = 8MHz  * 24       */
+#define CG_12Mx16_FPLL	    (0x0036D020UL << 8U) /* fPLL = 12MHz * 16       */
+#define CG_16Mx12_FPLL	    (0x00495018UL << 8U) /* fPLL = 16MHz * 12       */
+#define CG_24Mx8_FPLL	    (0x006D9010UL << 8U) /* fPLL = 24MHz * 8        */
+#define CG_10Mx19_1875_FPLL (0x002E9626UL << 8U) /* fPLL = 10MHz * 19.1875  */
+
+#define WU_TIME_EXT	(5000U) /* warm-up time for EXT is 5ms   */
+#define INIT_TIME_PLL	(100U)	/* Initial time for PLL is 100us */
+#define LOCKUP_TIME_PLL (400U)	/* Lockup time for PLL is 400us  */
+#define WUPHCR_WUPT_EXT(freq)                                                                      \
+	((((WU_TIME_EXT * (freq)) - 16U) / 16U)                                                    \
+	 << 20U) /* OSCCR<WUPT11:0> = (warm-up time(us) * IXTALH - 16) / 16 */
+#define WUPHCR_INIT_PLL(freq) ((((INIT_TIME_PLL * (freq)) - 16UL) / 16UL) << 20U)
+#define WUPHCR_LUPT_PLL(freq) ((((LOCKUP_TIME_PLL * (freq)) - 16UL) / 16UL) << 20U)
+
+#define TXZP_CGWUPHCR 0x30
+#define WUON_START    0x00000001
+#define WUEF_END      0x00000000
+#define WUEF_WUP      0x00000002
+#define WUCLK_IHOSC1  0x00000000
+#define WUCLK_EHOSC   0x00000100
+
+#define TXZP_CFWUPLCR  0x34
+#define TXZP_CGSYSMENC 0x44
+#define TXZP_CGSYSMENA 0x48
+#define TXZP_CGSYSMENB 0x4c
+#define TXZP_CGSYSENA  0x50
+#define TXZP_CGFCEN    0x58
+#define TXZP_CGSPCLKEN 0x5c
+#define TXZP_CGEXTEND2 0x68
+
+static const uint8_t txzp_cg_reg_map[] = {
+	TXZP_CGSYSMENC, TXZP_CGSYSMENA, TXZP_CGSYSMENB, TXZP_CGSYSENA, TXZP_CGFCEN,
+};
+
+/**
+ * @brief Reads value from memory address
+ * @param addr memory address
+ * @return value
+ */
+static int txzp_cg_read(uint32_t addr)
+{
+	return sys_read32(addr);
+}
+
+/**
+ * @brief Writes value at memory address
+ * @param addr: memory address
+ * @param val: value to set at @addr
+ */
+static void txzp_cg_write(uint32_t addr, uint32_t val)
+{
+	sys_write32(val, addr);
+}
+
+/**
+ * @brief  Set/Clear bits at memory address.
+ * @param  addr: memory address
+ * @param  bits: bits to set or clear
+ * @param  on: set the bits if true else clear
+ */
+static void txzp_cg_set_bits(uint32_t addr, uint32_t bits, bool on)
+{
+	uint32_t reg_val = txzp_cg_read(addr);
+
+	if (on)
+		reg_val |= bits;
+	else
+		reg_val &= ~bits;
+	txzp_cg_write(addr, reg_val);
+}
+
+/**
+ * @brief Enable or disable the clock controlled by device
+ * @param dev Clock Control device driver instance
+ * @param sys Data representing the clock
+ * @param on Enables the clock if true else disable
+ * @return 0 Success
+ * @return else Error
+ */
+static int txzp_cg_onoff(const struct device *dev, clock_control_subsys_t sys, bool on)
+{
+	const struct txzp_cg_config *config = dev->config;
+	uint32_t base_address = config->base_addr;
+	uint32_t clkid = *(uint32_t *)sys;
+	uint32_t reg = clkid >> 8;
+	uint32_t bit = clkid & 0xff;
+	uint32_t bitmask = BIT(bit);
+	uint32_t off = (uint32_t)txzp_cg_reg_map[reg];
+
+	txzp_cg_set_bits(base_address + off, bitmask, on);
+
+	return 0;
+}
+
+/**
+ * @brief Initializes the clock controlled by device
+ * @param dev Clock Control device driver instance
+ * @return 0 success
+ * @return else error
+ */
+static int txzp_cg_init(const struct device *dev)
+{
+	const struct txzp_cg_config *config = dev->config;
+	uint32_t fpll;
+	uint32_t wuclk_set;
+	uint32_t addr = config->base_addr;
+
+	if (config->clocksel) {
+		/* external clock setup */
+		txzp_cg_write(addr + TXZP_CGSYSCR, config->gear);
+		txzp_cg_write(addr + TXZP_CGWUPHCR, WUPHCR_WUPT_EXT(config->extfreq) | WUCLK_EHOSC);
+		txzp_cg_set_bits(addr + TXZP_CGOSCCR, EOSCEN_EOSC, true);
+		txzp_cg_write(addr + TXZP_CGWUPHCR,
+			      WUPHCR_WUPT_EXT(config->extfreq) | WUCLK_EHOSC | WUON_START);
+		while ((txzp_cg_read(addr + TXZP_CGWUPHCR) & WUEF_WUP)) {
+			;
+		}
+
+		txzp_cg_set_bits(addr + TXZP_CGOSCCR, OSCSEL_EXT, true);
+		while (!(txzp_cg_read(addr + TXZP_CGOSCCR) & OSCF_EXT)) {
+			;
+		}
+		txzp_cg_set_bits(addr + TXZP_CGOSCCR, IHOSC1_ENA, false);
+		wuclk_set = WUCLK_EHOSC;
+	} else
+		wuclk_set = WUCLK_IHOSC1;
+
+	txzp_cg_write(addr + TXZP_CGSYSCR, MCKSEL(config->mcksel) | config->gear);
+	while ((txzp_cg_read(addr + TXZP_CGSYSCR) & MCKST_MASK) != MCKST(config->mcksel)) {
+		;
+	}
+
+	txzp_cg_write(addr + TXZP_CGWUPHCR, WUPHCR_INIT_PLL(config->extfreq) | wuclk_set);
+	txzp_cg_set_bits(addr + TXZP_CGPLL0SEL, PLL0SEL_FPLL, false); /* PLL -<\> fOsc */
+	txzp_cg_set_bits(addr + TXZP_CGPLL0SEL, PLL0ON_START, false);
+	if (config->clocksel)
+		if (config->extfreq == 8)
+			fpll = CG_8Mx24_FPLL;
+		else if (config->extfreq == 12)
+			fpll = CG_12Mx16_FPLL;
+		else if (config->extfreq == 16)
+			fpll = CG_16Mx12_FPLL;
+		else if (config->extfreq == 24)
+			fpll = CG_24Mx8_FPLL;
+		else
+			fpll = 0;
+	else
+		fpll = CG_10Mx19_1875_FPLL;
+
+	txzp_cg_write(addr + TXZP_CGPLL0SEL, fpll);
+	txzp_cg_write(addr + TXZP_CGWUPHCR,
+		      WUPHCR_INIT_PLL(config->extfreq) | wuclk_set | WUON_START);
+	while ((txzp_cg_read(addr + TXZP_CGWUPHCR) & WUEF_WUP)) {
+		;
+	}
+
+	txzp_cg_write(addr + TXZP_CGWUPHCR, WUPHCR_LUPT_PLL(config->extfreq) | wuclk_set);
+	txzp_cg_set_bits(addr + TXZP_CGPLL0SEL, PLL0ON_START, true); /* PLL enabled */
+	txzp_cg_set_bits(addr + TXZP_CGOSCCR, OSCSEL_EXT, true);
+	txzp_cg_write(addr + TXZP_CGSTBYCR, config->standby);
+	txzp_cg_write(addr + TXZP_CGWUPHCR,
+		      WUPHCR_LUPT_PLL(config->extfreq) | wuclk_set | WUON_START);
+	while ((txzp_cg_read(addr + TXZP_CGWUPHCR) & WUEF_WUP)) {
+		;
+	}
+
+	txzp_cg_set_bits(addr + TXZP_CGPLL0SEL, PLL0SEL_FPLL, true); /* PLL enabled */
+	while (!(txzp_cg_read(addr + TXZP_CGPLL0SEL) & PLL0ST_FPLL)) {
+		;
+	}
+
+	return 0;
+}
+
+/**
+ * @brief Enables the clock controlled by device
+ * @param dev Clock Control device driver instance
+ * @param sys Data representing the clock
+ * @return 0 success
+ * @return else error
+ */
+static int txzp_cg_start(const struct device *dev, clock_control_subsys_t sys)
+{
+	return txzp_cg_onoff(dev, sys, true);
+}
+
+/**
+ * @brief Disables the clock controlled by device
+ * @param dev Clock Control device driver instance
+ * @param sys Data representing the clock
+ * @return 0 success
+ * @return else error
+ */
+static int txzp_cg_stop(const struct device *dev, clock_control_subsys_t sys)
+{
+	return txzp_cg_onoff(dev, sys, false);
+}
+
+/**
+ * @brief Gets the clock rate
+ * @param dev Clock Control device driver instance
+ * @param sys Data representing the clock
+ * @param rate Pointer to the variable where rate would be stored
+ * @return 0 success
+ * @return else error
+ */
+static int txzp_cg_get_rate(const struct device *dev, clock_control_subsys_t sys, uint32_t *rate)
+{
+	int ret = 0;
+	const struct txzp_cg_config *config = dev->config;
+	uint32_t addr = config->base_addr;
+	uint32_t clkid = *(uint32_t *)sys;
+	uint32_t reg = clkid >> 8;
+	uint32_t syscr;
+	uint32_t gear;
+	uint32_t prck;
+	uint32_t mckp;
+	uint32_t sysbusclk = CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC;
+
+	syscr = txzp_cg_read(addr + TXZP_CGSYSCR);
+	gear = (syscr & GEARST_MASK) >> GEARST_SHIFT;
+	if (gear > GEAR_1_16)
+		return -EINVAL;
+	prck = (syscr & PRCKST_MASK) >> PRCKST_SHIFT;
+	if (prck > PRCK_1_512)
+		return -EINVAL;
+
+	if ((reg >= TXZP_CG_SYSMENC) && (reg <= TXZP_CG_SYSMENB)){
+		mckp = (syscr & MCKPST_MASK) >> MCKPST_SHIFT;
+		if (mckp > MCKSEL_1_4)
+			mckp = MCKSEL_1_4;
+		*rate = ((sysbusclk << gear) >> prck) >> mckp;
+	}
+	else if (reg == TXZP_CG_SYSENA)
+		*rate = (sysbusclk << gear) >> prck;
+	else if (reg == TXZP_CG_FCEN)
+		*rate = sysbusclk << gear;
+	else
+		ret = -EINVAL;
+
+	return ret;
+}
+
+/**
+ * @brief Gets the APIs, the clock control driver will export
+ *
+ * API to enable the clock controlled by device
+ * API to disable the clock controlled by device
+ * API to get the clock rate
+ *
+ */
+static const struct clock_control_driver_api txzp_cg_api = {
+	.on = txzp_cg_start,
+	.off = txzp_cg_stop,
+	.get_rate = txzp_cg_get_rate,
+};
+
+/* Device Instantiation */
+#define TXZP_CG_INIT(inst)                                                                         \
+	static struct txzp_cg_config txzp_cg##inst##_config = {                                    \
+		.base_addr = DT_INST_REG_ADDR(inst),                                               \
+		.clocksel = DT_INST_PROP(inst, clocksel),                                          \
+		.extfreq = DT_INST_PROP(inst, extfreq),                                            \
+		.osc = DT_INST_PROP(inst, osc),                                                    \
+		.eosc = DT_INST_PROP(inst, eosc),                                                  \
+		.gear = DT_INST_PROP(inst, gear),                                                  \
+		.mcksel = DT_INST_PROP(inst, mcksel),                                              \
+		.prck = DT_INST_PROP(inst, prck),                                                  \
+		.standby = DT_INST_PROP(inst, standby),                                            \
+		.pll0 = DT_INST_PROP(inst, pll0),                                                  \
+	};                                                                                         \
+                                                                                                   \
+	DEVICE_DT_INST_DEFINE(inst, &txzp_cg_init, NULL, NULL, &txzp_cg##inst##_config,            \
+			      PRE_KERNEL_1, CONFIG_CLOCK_CONTROL_INIT_PRIORITY, &txzp_cg_api);
+
+DT_INST_FOREACH_STATUS_OKAY(TXZP_CG_INIT)
diff --git a/drivers/ethernet/CMakeLists.txt b/drivers/ethernet/CMakeLists.txt
index 426cb51ee8..aa89df97d3 100644
--- a/drivers/ethernet/CMakeLists.txt
+++ b/drivers/ethernet/CMakeLists.txt
@@ -29,7 +29,7 @@ zephyr_library_sources_ifdef(CONFIG_ETH_STM32_HAL	eth_stm32_hal.c)
 zephyr_library_sources_ifdef(CONFIG_ETH_W5500		eth_w5500.c)
 zephyr_library_sources_ifdef(CONFIG_ETH_SAM_GMAC	eth_sam_gmac.c)
 zephyr_library_sources_ifdef(CONFIG_ETH_CYCLONEV	eth_cyclonev.c)
-
+zephyr_library_sources_ifdef(CONFIG_ETH_TXZP		eth_txzp.c)
 if(CONFIG_ETH_NXP_S32_NETC)
   zephyr_library_sources(eth_nxp_s32_netc.c)
   zephyr_library_sources_ifdef(CONFIG_DT_HAS_NXP_S32_NETC_PSI_ENABLED	eth_nxp_s32_netc_psi.c)
diff --git a/drivers/ethernet/Kconfig b/drivers/ethernet/Kconfig
index f7ee67f075..52ce751fc9 100644
--- a/drivers/ethernet/Kconfig
+++ b/drivers/ethernet/Kconfig
@@ -56,6 +56,7 @@ source "drivers/ethernet/Kconfig.w5500"
 source "drivers/ethernet/Kconfig.dsa"
 source "drivers/ethernet/Kconfig.xlnx_gem"
 source "drivers/ethernet/Kconfig.cyclonev"
+source "drivers/ethernet/Kconfig.txzp"
 source "drivers/ethernet/Kconfig.nxp_s32"
 
 source "drivers/ethernet/phy/Kconfig"
diff --git a/drivers/ethernet/Kconfig.txzp b/drivers/ethernet/Kconfig.txzp
new file mode 100644
index 0000000000..2930ad2fbb
--- /dev/null
+++ b/drivers/ethernet/Kconfig.txzp
@@ -0,0 +1,112 @@
+# TXZ+ Ethernet driver configuration options
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+menuconfig ETH_TXZP
+	bool "M4NR HAL Ethernet driver"
+	default y
+	depends on DT_HAS_TOSHIBA_TXZP_ETHERNET_ENABLED
+	help
+	  Enable M4NR HAL based Ethernet driver.
+
+if ETH_TXZP
+
+config ETH_TXZP_RX_THREAD_STACK_SIZE
+	int "RX thread stack size"
+	default 1500
+	help
+	  RX thread stack size
+
+config ETH_TXZP_RX_THREAD_PRIO
+	int "RX thread priority"
+	default 2
+	help
+	  RX thread priority
+
+config ETH_TXZP_CARRIER_CHECK_RX_IDLE_TIMEOUT_MS
+	int "Carrier check timeout period (ms)"
+	default 500
+	range 100 30000
+	help
+	  Set the RX idle timeout period in milliseconds after which the
+	  PHY's carrier status is re-evaluated.
+
+config ETHERNET_RX_BUFFER_TIMEOUT
+	int "Received Ethernet packet allocation with buffer timeout"
+	default 100
+	help
+	  Received Ethernet packet allocation with buffer timeout, after which it is
+	  failed to obtain RX buffer.
+
+config ETH_DMA_TX_TIMEOUT_MS
+	int "Transmission check timeout (ms)"
+	default 20
+	help
+	  Set the TX timeout in milliseconds for waiting transmission to be completed
+
+config PTP_CLOCK_TXZP
+	bool "TXZP PTP clock driver support"
+	default y
+	depends on PTP_CLOCK || NET_L2_PTP
+	help
+	  Enable TXZP PTP clock support.
+
+config ETH_TXZP_PTP_CLOCK_SRC_HZ
+	int "Frequency of the clock source for the PTP timer"
+	default 50000000
+	depends on PTP_CLOCK_TXZP
+	help
+	  Set the frequency in Hz sourced to the PTP timer.
+	  If the value is set properly, the timer will be accurate.
+
+config ETH_TXZP_PTP_CLOCK_ADJ_MIN_PCT
+	int "Lower bound of clock frequency adjustment (in percent)"
+	default 90
+	depends on PTP_CLOCK_TXZP
+	help
+	  Specifies lower bound of PTP clock rate adjustment.
+
+config ETH_TXZP_PTP_CLOCK_ADJ_MAX_PCT
+	int "Upper bound of clock frequency adjustment (in percent)"
+	default 110
+	depends on PTP_CLOCK_TXZP
+	help
+	  Specifies upper bound of PTP clock rate adjustment.
+
+config ETH_TXZP_PTP_CLOCK_INIT_PRIO
+	int
+	default 85
+	depends on PTP_CLOCK_TXZP
+	help
+	  TXZP PTP Clock initialization priority level. There is
+	  a dependency from the network stack that this device
+	  initializes before network stack (NET_INIT_PRIO). 
+
+config NET_GPTP_BMCA_PRIORITY1
+	int "BMCA priority1 value"
+	default 248 if NET_GPTP_GM_CAPABLE
+	default 255
+	range 0 255
+	help
+	  The priority1 attribute of the local clock. It is used in the
+	  Best Master Clock selection Algorithm (BMCA), lower values take
+	  precedence. The default value is 255 if the device is non grand
+	  master capable, and 248 if it is GM capable.
+	  See Chapter 8.6.2.1 of IEEE 802.1AS for a more detailed description
+	  of priority1. Note that if the system	is non GM capable, then the
+	  value 255 is used always and this setting is ignored.
+
+config NET_GPTP_BMCA_PRIORITY2
+	int "BMCA priority2 value"
+	default 248
+	range 0 255
+	help
+	  The priority2 attribute of the local clock. It is used in the BMCA
+	  (Best Master Clock selection Algorithm), lower values take
+	  precedence. The default value is 248.
+	  See Chapter 8.6.2.5 of IEEE 802.1AS for a more detailed description
+	  of priority2.
+
+
+endif # ETH_TXZP
diff --git a/drivers/ethernet/eth_txzp.c b/drivers/ethernet/eth_txzp.c
new file mode 100644
index 0000000000..dfda618c28
--- /dev/null
+++ b/drivers/ethernet/eth_txzp.c
@@ -0,0 +1,1020 @@
+/*
+ * Copyright (C) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * TXZ+ Ethernet driver
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define DT_DRV_COMPAT toshiba_txzp_ethernet
+#define LOG_MODULE_NAME eth_txzp
+#define LOG_LEVEL CONFIG_ETHERNET_LOG_LEVEL
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+
+#include <zephyr/kernel.h>
+#include <zephyr/device.h>
+#include <zephyr/sys/__assert.h>
+#include <zephyr/sys/util.h>
+#include <errno.h>
+#include <stdbool.h>
+#include <zephyr/net/net_pkt.h>
+#include <zephyr/net/net_if.h>
+#include <zephyr/net/ethernet.h>
+#include <ethernet/eth_stats.h>
+#include <soc.h>
+#include <zephyr/sys/printk.h>
+#include <zephyr/drivers/clock_control.h>
+#include <zephyr/drivers/pinctrl.h>
+#include <zephyr/irq.h>
+#include <zephyr/logging/log.h>
+#include "TMPM4Nx.h"
+#include "txz_ethm.h"
+#include "eth.h"
+#include "eth_txzp_priv.h"
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	#include <zephyr/drivers/ptp_clock.h>
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+LOG_MODULE_REGISTER(LOG_MODULE_NAME);
+
+/* Receive buffer	*/
+static uint8_t rx_buffer[ETHM_RX_BUF_SIZE];
+
+/* EMAC Handle */
+static ethm_t *heth_handle;
+
+/**
+ * @brief Read ethernet Physical Register
+ * @param heth EMAC Handle
+ * @param PHYAddr physical layer address
+ * @param PHYReg physical register address
+ * @param RegVal pointer to store read data
+ * @return TXZ_SUCCESS Success
+ * @return TXZ_ERROR Failure
+ */
+static TXZ_Result eth_txzp_read_phy_register(ethm_t *heth,
+						uint8_t PHYAddr,
+						uint8_t PHYReg,
+						uint16_t *RegVal)
+{
+	/*	Read a PHY Register	*/
+	return ethm_phy_read(heth->p_instance, PHYAddr, PHYReg, RegVal);
+}
+
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+/**
+ * @brief Checks if Packet is PTP packet
+ * @param iface Network interface structure
+ * @param pkt Network pkt to be transmitted
+ * @return true Packet is a ptp packet
+ * @return false Packet is Not a ptp packet	 
+ */
+static bool eth_is_ptp_pkt(struct net_if *iface, struct net_pkt *pkt)
+{
+	__ASSERT_NO_MSG(pkt != NULL);
+	__ASSERT_NO_MSG(iface != NULL);
+	
+	if (ntohs(NET_ETH_HDR(pkt)->type) != NET_ETH_PTYPE_PTP) {
+		return false;
+	}
+
+	net_pkt_set_priority(pkt, NET_PRIORITY_CA);
+
+	return true;
+}
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+
+/**
+ * @brief Transmit ethernet packet.
+ * @param dev Ethernet device driver instance
+ * @param pkt Network pkt to be transmitted
+ * @return zero successful transmission
+ * @return else error
+ */
+static int eth_txzp_tx(const struct device *dev, struct net_pkt *pkt)
+{
+	struct eth_txzp_dev_data *dev_data = dev->data;
+	ethm_t *heth;
+	uint8_t *dma_buffer;
+	int32_t res=0;
+	size_t total_len;
+	__IO TSB_ETHM_DMADesc_TypeDef *dma_tx_desc;
+	TXZ_Result hal_ret = TXZ_SUCCESS;
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	bool timestamped_frame;
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+
+	__ASSERT_NO_MSG(pkt != NULL);
+	__ASSERT_NO_MSG(pkt->frags != NULL);
+	__ASSERT_NO_MSG(dev != NULL);
+	__ASSERT_NO_MSG(dev_data != NULL);
+
+	heth = &dev_data->heth;
+	dma_tx_desc = heth->p_tx_desc;
+	k_mutex_lock(&dev_data->tx_mutex, K_FOREVER);
+
+	total_len = net_pkt_get_len(pkt);
+	if (total_len > ETHM_TX_BUF_SIZE) {
+		LOG_ERR("PKT too big");
+		res = -EIO;
+		goto error;
+	}
+
+	/* Wait till DMA release the descriptor */
+	while (IS_ETH_DMATXDESC_OWN(dma_tx_desc) != (uint32_t)RESET) {
+		k_yield();
+	}
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	timestamped_frame = eth_is_ptp_pkt(net_pkt_iface(pkt), pkt);
+	if (timestamped_frame) {
+		/* Enable transmit timestamp */
+		dma_tx_desc->des0 |= TX_DMA_DESC0_TTSE;
+	}
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+	dma_buffer = (uint8_t *)(heth->p_tx_desc->des2_Buffer_1_Addr) ;
+
+	if (net_pkt_read(pkt, dma_buffer, total_len)) {
+		res = -ENOBUFS;
+		goto error;
+	}
+
+	/* Reset TX complete interrupt semaphore before TX request*/
+	k_sem_reset(&dev_data->eth_tx_sem);
+
+	/* Transmit ethernet frame */
+	hal_ret = ethm_transmit(heth,dma_buffer,total_len);
+	if (hal_ret != TXZ_SUCCESS) {
+		LOG_ERR("ethernet transmit: failed!");
+		res = -EIO;
+		goto error;
+	}
+
+	/* Wait for end of TX buffer transmission */
+	if (k_sem_take(&dev_data->eth_tx_sem,
+			K_MSEC(CONFIG_ETH_DMA_TX_TIMEOUT_MS)) != 0) {
+
+		LOG_ERR("ethernet transmit failed or ethernet semaphore take timeout occurred");
+		res = -EIO;
+		goto error;
+	}
+
+	/* 
+	 * Issue a Transmit Poll Demand to resume transmission.
+	 * When Transmit Underflow flag is set and clear it.
+	 */
+	if (TSB_EMA_STATUS_UNF) {
+		/* Clear UNF ETHERNET DMA flag */
+		TSB_EMA_STATUS_UNF = 1;
+		/* Resume DMA transmission*/
+		heth->p_instance->TRANSMIT_POLL_DEMAND = 0;
+		res = -EIO;
+		goto error;
+	}
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	if (timestamped_frame) {
+		/* Retrieve transmission timestamp from last DMA TX descriptor */
+		__IO TSB_ETHM_DMADesc_TypeDef *last_dma_tx_desc = dma_tx_desc;
+
+		while (!(last_dma_tx_desc->des0 & TX_DMA_DESC0_LS) &&
+				last_dma_tx_desc->des3_Next_Desc_Addr) {
+			last_dma_tx_desc = (TSB_ETHM_DMADesc_TypeDef *)last_dma_tx_desc->des3_Next_Desc_Addr;
+		}
+	
+		while (IS_ETH_DMATXDESC_OWN(last_dma_tx_desc) != (uint32_t)RESET) {
+			/* Wait for transmission */
+			k_yield();
+		}
+		if (last_dma_tx_desc->des0 & TX_DMA_DESC0_LS &&
+				last_dma_tx_desc->des0 & TX_DMA_DESC0_TTSS) {
+			pkt->timestamp.second = last_dma_tx_desc->Time_Stamp_High;
+			pkt->timestamp.nanosecond = last_dma_tx_desc->Time_Stamp_Low;
+							
+		} else {
+			/* Invalid value */
+			pkt->timestamp.second = UINT64_MAX;
+			pkt->timestamp.nanosecond = UINT32_MAX;
+		}
+		net_if_add_tx_timestamp(pkt);
+	}
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+	res = 0;
+error:
+	k_mutex_unlock(&dev_data->tx_mutex);
+
+	return res;
+}
+
+/**
+ * @brief Gets the network interface
+ * @param ctx Device runtime data
+ * @return net_if network interface
+ */
+static struct net_if *eth_txzp_get_iface(struct eth_txzp_dev_data *ctx)
+{
+	return ctx->iface;
+}
+
+/**
+ * @brief Receives ethernet packet
+ * @param dev Ethernet device driver instance
+ * @return net_pkt network packet
+ */
+static struct net_pkt *eth_txzp_rx(const struct device *dev)
+{
+	struct eth_txzp_dev_data *dev_data;
+	ethm_t *heth;
+	struct net_pkt *pkt;
+	uint32_t rx_len;
+	uint8_t *dma_buffer = &rx_buffer[0];
+	TXZ_Result hal_ret = TXZ_SUCCESS;
+	__IO TSB_ETHM_DMADesc_TypeDef *last_dma_rx_desc;
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+		struct net_ptp_time timestamp;
+		/* Default to invalid value. */
+		timestamp.second = UINT64_MAX;
+		timestamp.nanosecond = UINT32_MAX;
+#endif /* CONFIG_PTP_CLOCK_TXZP */ 
+
+	__ASSERT_NO_MSG(dev != NULL);
+	dev_data = dev->data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+	heth = &dev_data->heth;
+
+	last_dma_rx_desc = heth->p_rx_desc;
+	hal_ret = ethm_receive(heth, dma_buffer, &rx_len);
+	if (hal_ret != TXZ_SUCCESS) {
+		/* no frame available */
+		return NULL;
+	}
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	while (!(last_dma_rx_desc->des0 & RX_DMA_DESC0_LS) && 
+			last_dma_rx_desc->des3_Next_Desc_Addr) {	
+		last_dma_rx_desc = (TSB_ETHM_DMADesc_TypeDef *)last_dma_rx_desc->des3_Next_Desc_Addr;
+	}
+	
+	if (last_dma_rx_desc->des0 & RX_DMA_DESC0_LS &&
+			last_dma_rx_desc->des0 & RX_DMA_DESC0_TTSS) {
+		timestamp.second = last_dma_rx_desc->Time_Stamp_High;
+		timestamp.nanosecond = last_dma_rx_desc->Time_Stamp_Low;
+	}
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+	pkt = net_pkt_rx_alloc_with_buffer(eth_txzp_get_iface(dev_data),
+					   rx_len, AF_UNSPEC, 0, K_MSEC(CONFIG_ETHERNET_RX_BUFFER_TIMEOUT));
+	if (!pkt) {
+		LOG_ERR("Failed to obtain RX buffer");
+		goto out;
+	}
+
+	if (net_pkt_write(pkt, dma_buffer, rx_len)) {
+		LOG_ERR("Failed to append RX buffer to context buffer");
+		net_pkt_unref(pkt);
+		pkt = NULL;
+		goto out;
+	}
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	if (eth_is_ptp_pkt(eth_txzp_get_iface(dev_data), pkt)) {
+		pkt->timestamp.second = timestamp.second;
+		pkt->timestamp.nanosecond = timestamp.nanosecond;
+	} else {
+		/* Invalid value */
+		pkt->timestamp.second = UINT64_MAX;
+		pkt->timestamp.nanosecond = UINT32_MAX;
+	}
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+out:
+	if (!pkt) {
+		eth_stats_update_errors_rx(eth_txzp_get_iface(dev_data));
+	}
+	return pkt;
+}
+
+/**
+ * @brief Receive Thread
+ * @param arg1 First entry point parameter
+ * @param unused1 Second entry point parameter
+ * @param unused2 Third entry point parameter
+ */
+static void eth_txzp_rx_thread(void *arg1, void *unused1, void *unused2)
+{
+	const struct device *dev;
+	struct eth_txzp_dev_data *dev_data;
+	struct net_pkt *pkt;
+	int32_t res;
+	uint16_t status;
+	TXZ_Result hal_ret = TXZ_SUCCESS;
+
+	__ASSERT_NO_MSG(arg1 != NULL);
+	ARG_UNUSED(unused1);
+	ARG_UNUSED(unused2);
+	dev = (const struct device *)arg1;
+	dev_data = dev->data;
+
+	__ASSERT_NO_MSG(dev_data != NULL);
+
+	while (1) {
+		res = k_sem_take(&dev_data->eth_rx_sem,
+			K_MSEC(CONFIG_ETH_TXZP_CARRIER_CHECK_RX_IDLE_TIMEOUT_MS));
+
+		if (res == 0) {
+			/* semaphore taken, update link status and receive packets */
+			if (dev_data->link_up != true) {
+				dev_data->link_up = true;
+				net_eth_carrier_on(eth_txzp_get_iface(dev_data));
+			}
+			while ((pkt = eth_txzp_rx(dev)) != NULL) {
+				res = net_recv_data(net_pkt_iface(pkt), pkt);
+				if (res < 0) {
+					eth_stats_update_errors_rx(
+							net_pkt_iface(pkt));
+					LOG_ERR("Failed to enqueue frame "
+						"into RX queue: %d", res);
+					net_pkt_unref(pkt);
+				}
+			}
+
+		} else if (res == -EAGAIN) {
+			// semaphore timeout period expired, check link status
+			hal_ret = eth_txzp_read_phy_register(&dev_data->heth,
+				    TMPM4NR_PHY_ADDR, TMPM4NR_PHY_BSR, &status);
+			if (hal_ret == TXZ_SUCCESS) {
+				if ((status & TMPM4NR_PHY_BSR_LINK) == TMPM4NR_PHY_BSR_LINK) {
+					if (dev_data->link_up != true) {
+						dev_data->link_up = true;
+						net_eth_carrier_on(
+							eth_txzp_get_iface(dev_data));
+					}
+				} else {
+					if (dev_data->link_up != false) {
+						dev_data->link_up = false;
+						net_eth_carrier_off(
+							eth_txzp_get_iface(dev_data));
+					}
+				}
+			}
+			else {
+				LOG_ERR("Timeout occurred to read PHY register");
+			}
+		}
+	}
+}
+
+/**
+ * @brief ISR to process transmit and receive interrupts
+ *
+ */
+static void eth_txzp_isr()
+{
+	INTEMA_IRQHandler();
+}
+
+/**
+ * @brief Callback function to notify data reception
+ * @param result Notify the success or failure of rx callback
+ */
+void eth_txzp_rx_callback(TXZ_Result result)
+{
+	if (result == TXZ_ERROR) {
+		return;
+	}
+	__ASSERT_NO_MSG(heth_handle != NULL);
+
+	struct eth_txzp_dev_data *dev_data =
+		CONTAINER_OF(heth_handle, struct eth_txzp_dev_data, heth);
+
+	__ASSERT_NO_MSG(dev_data != NULL);
+
+	/* Release semaphore */
+	k_sem_give(&dev_data->eth_rx_sem);
+}
+
+/**
+ * @brief Callback function to notify data transmission
+ * @param result Notify the success or failure of tx callback
+ */
+void eth_txzp_tx_callback(TXZ_Result result)
+{
+	if (result == TXZ_ERROR) {
+		return;
+	}
+	__ASSERT_NO_MSG(heth_handle != NULL);
+
+	struct eth_txzp_dev_data *dev_data =
+		CONTAINER_OF(heth_handle, struct eth_txzp_dev_data, heth);
+
+	__ASSERT_NO_MSG(dev_data != NULL);
+
+	/* Release semaphore */
+	k_sem_give(&dev_data->eth_tx_sem);
+}
+
+/**
+ * @brief Initialize Ethernet controller
+ *
+ * Register callback function to notify data reception and data transmission
+ * start interruption poll thread
+ *
+ * @param dev Ethernet device driver instance
+ * @return zero successful initialization
+ * @return else error
+ */
+static int eth_txzp_initialize(const struct device *dev)
+{
+	struct eth_txzp_dev_data *dev_data;
+	const struct eth_txzp_dev_config *cfg;
+	ethm_t *heth;
+	TXZ_Result hal_ret = TXZ_SUCCESS;
+	int ret = 0;
+
+	__ASSERT_NO_MSG(dev != NULL);
+
+	dev_data = dev->data;
+	cfg = dev->config;
+
+	__ASSERT_NO_MSG(dev_data != NULL);
+	__ASSERT_NO_MSG(cfg != NULL);
+
+	if (!device_is_ready(dev_data->clock)) {
+		LOG_ERR("clock control device not ready");
+		return -ENODEV;
+	}
+
+	/* enable clock */
+	ret = clock_control_on(dev_data->clock, (clock_control_subsys_t *)&cfg->clkid);
+	if (ret < 0) {
+		LOG_ERR("Failed call clock_control_on: return [%d]", ret);
+		return -EIO;
+	}
+
+	/* configure pinmux */
+	ret = pinctrl_apply_state(cfg->pincfg, PINCTRL_STATE_DEFAULT);
+	if (ret < 0) {
+		LOG_ERR("Could not configure ethernet pins");
+		return ret;
+	}
+
+	heth = &dev_data->heth;
+
+	/* Initializing heth_handle for callback purpose */
+	heth_handle = heth;
+
+	/* Register callback function to notify data transmission  */
+	if (ethm_register_tx_callback(heth,eth_txzp_tx_callback) != TXZ_SUCCESS) {
+		LOG_ERR("Tx Callback not Registered");
+    }
+
+	/* Register callback function to notify data reception  */
+	if (ethm_register_rx_callback(heth,eth_txzp_rx_callback) != TXZ_SUCCESS) {
+		LOG_ERR("Rx Callback not Registered");
+    }
+
+	dev_data->link_up = false;
+
+	/* Initialize semaphores */
+	k_mutex_init(&dev_data->tx_mutex);
+	k_sem_init(&dev_data->eth_rx_sem,0, K_SEM_MAX_LIMIT);
+	k_sem_init(&dev_data->eth_tx_sem,0, K_SEM_MAX_LIMIT);
+
+	/* Start interruption-poll thread */
+	k_thread_create(&dev_data->rx_thread, dev_data->rx_thread_stack,
+			K_KERNEL_STACK_SIZEOF(dev_data->rx_thread_stack),
+			eth_txzp_rx_thread, (void *) dev, NULL, NULL,
+			K_PRIO_COOP(CONFIG_ETH_TXZP_RX_THREAD_PRIO),
+			0, K_NO_WAIT);
+
+	k_thread_name_set(&dev_data->rx_thread, "txzp_eth");
+
+	/* Initialize and Enable DMA and EMAC	*/
+	hal_ret = ethm_init(heth);
+#if defined(CONFIG_PTP_CLOCK_TXZP)		 
+	/* Enable Frame PTP 
+	 */
+	TSB_EMA_TIMESTAMP_CONTROL_TSIPENA = 1;
+	TSB_EMA_TIMESTAMP_CONTROL_TSVER2ENA = 1;
+	/* Enable timestamping of RX packets. We enable all packets to be
+	 * timestamped to cover both IEEE 1588 and gPTP.
+	 */			
+	TSB_EMA_TIMESTAMP_CONTROL_TSENALL = 1;
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+	if (hal_ret != TXZ_SUCCESS) {
+		LOG_ERR("DMA or EMAC not initialized");
+		return -EINVAL;
+	}
+
+	/* Default MAC Address	*/
+
+	dev_data->mac_addr[0] = MAC_ADDR_0;
+	dev_data->mac_addr[1] = MAC_ADDR_1;
+	dev_data->mac_addr[2] = MAC_ADDR_2;
+	dev_data->mac_addr[3] = MAC_ADDR_3;
+	dev_data->mac_addr[4] = MAC_ADDR_4;
+	dev_data->mac_addr[5] = MAC_ADDR_5;
+
+	LOG_DBG("MAC %02x:%02x:%02x:%02x:%02x:%02x",
+		dev_data->mac_addr[0], dev_data->mac_addr[1],
+		dev_data->mac_addr[2], dev_data->mac_addr[3],
+		dev_data->mac_addr[4], dev_data->mac_addr[5]);
+
+	return 0;
+}
+
+/**
+ * @brief Initializes ethernet interface
+ * @param iface Network interface structure
+ */
+static void eth_txzp_iface_init(struct net_if *iface)
+{
+	const struct device *dev;
+	struct eth_txzp_dev_data *dev_data;
+	bool is_first_init = false;
+
+	__ASSERT_NO_MSG(iface != NULL);
+
+	dev = net_if_get_device(iface);
+	__ASSERT_NO_MSG(dev != NULL);
+
+	dev_data = dev->data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+
+	if (dev_data->iface == NULL) {
+		dev_data->iface = iface;
+		is_first_init = true;
+	}
+
+	/* Register Ethernet MAC Address with the upper layer */
+	net_if_set_link_addr(iface, dev_data->mac_addr,
+			     sizeof(dev_data->mac_addr),
+			     NET_LINK_ETHERNET);
+
+	ethernet_init(iface);
+
+	net_if_carrier_off(iface);
+
+	if (is_first_init) {
+		const struct eth_txzp_dev_config *cfg = dev->config;
+		/* Now that the iface is setup, we are safe to enable IRQs. */
+		__ASSERT_NO_MSG(cfg->config_func != NULL);
+		cfg->config_func(dev);
+	}
+}
+
+/**
+ * @brief Sets the ethernet configuration
+ * @param dev Ethernet device driver instance
+ * @param type Ethernet configuration type
+ * @param config Ethernet configuration
+ * @return zero successful configuration
+ * @return else error
+ */
+static int eth_txzp_set_config(const struct device *dev,
+				    enum ethernet_config_type type,
+				    const struct ethernet_config *config)
+{
+	int ret = -ENOTSUP;
+	struct eth_txzp_dev_data *dev_data;
+	ethm_t *heth;
+
+	dev_data = dev->data;
+	heth = &dev_data->heth;
+
+	switch (type) {
+	case ETHERNET_CONFIG_TYPE_MAC_ADDRESS:
+		memcpy(dev_data->mac_addr, config->mac_address.addr, MAC_ADDR_SIZE);
+		ethm_set_mac_address(heth,&(dev_data->mac_addr[0]));
+		net_if_set_link_addr(dev_data->iface, dev_data->mac_addr,
+				     sizeof(dev_data->mac_addr),
+				     NET_LINK_ETHERNET);
+		ret = 0;
+		break;
+	case ETHERNET_CONFIG_TYPE_PROMISC_MODE:
+#if defined(CONFIG_NET_PROMISCUOUS_MODE)
+		if (config->promisc_mode) {
+			TSB_EMA_TMAC_FRAME_FILTER_PM = 1;
+		} else {
+			TSB_EMA_TMAC_FRAME_FILTER_PM = 0;
+		}
+		ret = 0;
+#endif /* CONFIG_NET_PROMISCUOUS_MODE */
+		break;
+	default:
+		break;
+	}
+
+	return ret;
+}
+
+/**
+ * @brief Gets the hardware capabilities of ethernet
+ * @param dev Ethernet device driver instance
+ * @return Ethernet hardware capabilities
+ */
+static enum ethernet_hw_caps eth_txzp_get_capabilities(const struct device *dev)
+{
+	ARG_UNUSED(dev);
+
+	return ETHERNET_LINK_10BASE_T | ETHERNET_LINK_100BASE_T
+#if defined(CONFIG_NET_VLAN)
+		| ETHERNET_HW_VLAN
+#endif
+#if defined(CONFIG_NET_PROMISCUOUS_MODE)
+		| ETHERNET_PROMISC_MODE
+#endif
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+		| ETHERNET_PTP
+#endif
+		;
+}
+
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+/**
+ * @brief Gets the ptp clock from device driver instance
+ * @param dev Ethernet device driver instance
+ * @return ptp clock
+ */
+static const struct device *eth_txzp_get_ptp_clock(const struct device *dev)
+{
+	__ASSERT_NO_MSG(dev != NULL);
+	struct eth_txzp_dev_data *dev_data = dev->data;
+	return dev_data->ptp_clock;
+}
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+/**
+ * @brief Gets the APIs, the ethernet driver will export
+ *
+ * API to initialize ethernet interface
+ * API to get hardware capabilities
+ * API to set ethernet configurations
+ * API to send ethernet data
+ *
+ */
+static const struct ethernet_api eth_txzp_driver_api = {
+	.iface_api.init = eth_txzp_iface_init,
+	.get_capabilities = eth_txzp_get_capabilities,
+	.set_config = eth_txzp_set_config,
+	.send = eth_txzp_tx,
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	.get_ptp_clock = eth_txzp_get_ptp_clock,
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+};
+
+
+/* Device Instantiation */
+#define ETH_TXZP_INIT(n)							\
+	PINCTRL_DT_INST_DEFINE(n);						\
+										\
+	static void eth_txzp_config_func_##n(const struct device *dev); 	\
+										\
+	static const struct eth_txzp_dev_config eth_txzp_config_##n = {		\
+		.config_func = eth_txzp_config_func_##n,			\
+		.pincfg = PINCTRL_DT_INST_DEV_CONFIG_GET(n),			\
+		.clkid = DT_INST_CLOCKS_CELL(n, clkid),	};			\
+										\
+	static struct eth_txzp_dev_data eth_txzp_data_##n = {			\
+		.heth = {							\
+			.p_instance = (TSB_EM_TypeDef *)DT_INST_REG_ADDR(n), 	\
+		},								\
+		.clock = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)),			\
+		};								\
+										\
+	ETH_NET_DEVICE_DT_INST_DEFINE(n,					\
+			eth_txzp_initialize, NULL,				\
+			&eth_txzp_data_##n,					\
+			&eth_txzp_config_##n,					\
+			CONFIG_ETH_INIT_PRIORITY,				\
+			&eth_txzp_driver_api,					\
+			ETH_TXZP_MTU);						\
+										\
+	static void eth_txzp_config_func_##n(const struct device *dev)		\
+	{									\
+		ARG_UNUSED(dev);                                        	\
+										\
+		IRQ_CONNECT(DT_INST_IRQN(n),					\
+			DT_INST_IRQ(n, priority),				\
+			eth_txzp_isr,						\
+			DEVICE_DT_INST_GET(n), 0);				\
+										\
+		irq_enable(DT_INST_IRQN(n));					\
+	}
+
+
+DT_INST_FOREACH_STATUS_OKAY(ETH_TXZP_INIT)
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+
+struct ptp_context {
+	struct eth_txzp_dev_data *dev_data;
+};
+
+static struct ptp_context ptp_txzp_0_context;
+
+/**
+ * @brief Set System Time
+ *
+ * Update system time registers with net ptp time structure
+ *
+ * @param dev Ethernet device driver instance
+ * @param tm  Timestamp according to the Precision Time Protocol standard
+ * @return zero ptp clock set successfully
+ * @return else error
+ */
+static int ptp_clock_txzp_set(const struct device *dev,
+			      struct net_ptp_time *tm)
+{
+	struct ptp_context *ptp_context = dev->data;
+	__ASSERT_NO_MSG(ptp_context != NULL);
+	
+	struct eth_txzp_dev_data *dev_data = ptp_context->dev_data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+	
+	ethm_t *heth = &dev_data->heth;
+	unsigned int key;
+	
+	__ASSERT_NO_MSG(dev != NULL);
+	__ASSERT_NO_MSG(tm != NULL);
+	
+
+	key = irq_lock();
+
+	heth->p_instance->SYSTEM_TIME_SECONDS_UPDATE = tm->second;
+	heth->p_instance->SYSTEM_TIME_NANOSECONDS_UPDATE = tm->nanosecond;
+
+	irq_unlock(key);
+		
+	TSB_EMA_TIMESTAMP_CONTROL_TSINIT = 1;
+	while (TSB_EMA_TIMESTAMP_CONTROL_TSINIT) {
+		/* spin lock */
+	}
+	return 0;
+}
+
+/**
+ * @brief Get System Time
+ *
+ * Update net ptp time registers with system time registers
+ *
+ * @param dev Ethernet device driver instance
+ * @param tm  Timestamp according to the Precision Time Protocol standard
+ * @return zero successful get ptp clock
+ * @return else error
+ */
+static int ptp_clock_txzp_get(const struct device *dev,
+			      struct net_ptp_time *tm)
+{
+	struct ptp_context *ptp_context = dev->data;
+	__ASSERT_NO_MSG(ptp_context != NULL);
+	
+	struct eth_txzp_dev_data *dev_data = ptp_context->dev_data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+	
+	ethm_t *heth = &dev_data->heth;
+	unsigned int key;
+	uint32_t second_2;
+	
+	__ASSERT_NO_MSG(dev != NULL);
+	__ASSERT_NO_MSG(tm != NULL);
+	
+	key = irq_lock();
+
+	tm->second = heth->p_instance->SYSTEM_TIME_SECONDS;
+	tm->nanosecond = heth->p_instance->SYSTEM_TIME_NANOSECONDS;
+	second_2 = heth->p_instance->SYSTEM_TIME_SECONDS;
+	irq_unlock(key);
+
+	if (tm->second != second_2 && tm->nanosecond < NSEC_PER_SEC / 2) {
+		/* We will use second_2 as a new second value.
+		 * Second rollover has happened during first measurement: second register
+		 * was read before second boundary and nanosecond register was read after.
+		 */
+		tm->second = second_2;
+	}
+
+	return 0;
+}
+
+/**
+ * @brief Clock Adjust
+ *
+ * Update the clock
+ *
+ * @param dev Ethernet device driver instance
+ * @param increment Update nanoseconds
+ * @return zero clock adjusted successfully
+ * @return else error
+ */
+static int ptp_clock_txzp_adjust(const struct device *dev, int increment)
+{
+	struct ptp_context *ptp_context = dev->data;
+	__ASSERT_NO_MSG(ptp_context != NULL);
+	
+	struct eth_txzp_dev_data *dev_data = ptp_context->dev_data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+	
+	ethm_t *heth = &dev_data->heth;
+	int key, ret;
+
+	__ASSERT_NO_MSG(dev != NULL);
+	
+	if ((increment <= (int32_t)(-NSEC_PER_SEC)) ||
+			(increment >= (int32_t)NSEC_PER_SEC)) {
+		ret = -EINVAL;
+	} else {
+		key = irq_lock();
+		
+		heth->p_instance->SYSTEM_TIME_SECONDS_UPDATE = 0;
+		if (increment >= 0) {
+			heth->p_instance->SYSTEM_TIME_NANOSECONDS_UPDATE = increment;
+		} else {
+			TSB_EMA_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB |= (-increment);
+		}
+		TSB_EMA_TIMESTAMP_CONTROL_TSUPDT = 1;
+		while (TSB_EMA_TIMESTAMP_CONTROL_TSUPDT) {
+			/* spin lock */
+		}
+
+		ret = 0;
+		irq_unlock(key);
+	}
+
+	return ret;
+}
+
+/**
+ * @brief Clock Rate Adjust
+ *
+ * Adjust the clock rate.
+ *
+ * @param dev Ethernet device driver instance
+ * @param ratio Clock ratio
+ * @return zero clock rate adjusted successfully
+ * @return else error
+ */
+
+static int ptp_clock_txzp_rate_adjust(const struct device *dev, double ratio)
+{
+	struct ptp_context *ptp_context = dev->data;
+	__ASSERT_NO_MSG(ptp_context != NULL);
+	
+	struct eth_txzp_dev_data *dev_data = ptp_context->dev_data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+	
+	ethm_t *heth = &dev_data->heth;
+	int key, ret;
+	uint32_t addend_val;
+	
+	__ASSERT_NO_MSG(dev != NULL);
+	
+	/* No change needed */
+	if (ratio == 1.0f) {
+		return 0;
+	}
+
+	key = irq_lock();
+
+	ratio *= dev_data->clk_ratio_adj;
+
+	/* Limit possible ratio */
+	if (ratio * 100 < CONFIG_ETH_TXZP_PTP_CLOCK_ADJ_MIN_PCT ||
+			ratio * 100 > CONFIG_ETH_TXZP_PTP_CLOCK_ADJ_MAX_PCT) {
+		ret = -EINVAL;
+		goto error;
+	}
+
+	/* Save new ratio */
+	dev_data->clk_ratio_adj = ratio;
+
+	/* Update addend register */
+	addend_val = UINT32_MAX * dev_data->clk_ratio * ratio;
+
+	heth->p_instance->TIMESTAMP_ADDEND = addend_val;
+	TSB_EMA_TIMESTAMP_CONTROL_TSADDREG = 1;
+	while (TSB_EMA_TIMESTAMP_CONTROL_TSADDREG) {
+		/* spin lock */
+	}
+	ret = 0;
+
+error:
+	irq_unlock(key);
+
+	return ret;
+}
+
+static const struct ptp_clock_driver_api api = {
+	.set = ptp_clock_txzp_set,
+	.get = ptp_clock_txzp_get,
+	.adjust = ptp_clock_txzp_adjust,
+	.rate_adjust = ptp_clock_txzp_rate_adjust,
+};
+
+/**
+ * @brief Initialize PTP
+ *
+ * Initialize and enable timestamping
+ *
+ * @param port Ethernet device driver instance
+ * @return zero successful initialization
+ * @return else error
+ */
+
+static int ptp_txzp_init(const struct device *port)
+{
+	const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(mac));
+	__ASSERT_NO_MSG(dev != NULL);
+	
+	struct eth_txzp_dev_data *dev_data = dev->data;
+	const struct eth_txzp_dev_config *cfg = dev->config;
+	__ASSERT_NO_MSG(port != NULL);
+	
+	struct ptp_context *ptp_context = port->data;
+	__ASSERT_NO_MSG(dev_data != NULL);
+	
+	ethm_t *heth = &dev_data->heth;
+	int ret;
+	uint32_t ptp_hclk_rate;
+	uint32_t ss_incr_ns;
+	uint32_t addend_val;
+	
+	__ASSERT_NO_MSG(cfg != NULL);
+	__ASSERT_NO_MSG(ptp_context != NULL);
+
+	dev_data->ptp_clock = port;
+	ptp_context->dev_data = dev_data;
+
+	/* Mask the Timestamp Trigger interrupt */
+	TSB_EMA_INTERRUPT_MASK_TSIM = 1;
+
+
+	/* Enable timestamping */
+	TSB_EMA_TIMESTAMP_CONTROL_TSENA = 1;
+
+	
+	/* Query ethernet clock rate */
+	ret = clock_control_get_rate(dev_data->clock, (clock_control_subsys_t *)&cfg->clkid, &ptp_hclk_rate);
+	if (ret) {
+		LOG_ERR("Failed to query ethernet clock");
+		return -EIO;
+	}
+
+	/* Program the subsecond increment register based on the PTP clock freq */
+	if (NSEC_PER_SEC % CONFIG_ETH_TXZP_PTP_CLOCK_SRC_HZ != 0) {
+		LOG_ERR("PTP clock period must be an integer nanosecond value");
+		return -EINVAL;
+	}
+	ss_incr_ns = NSEC_PER_SEC / CONFIG_ETH_TXZP_PTP_CLOCK_SRC_HZ;
+	if (ss_incr_ns > UINT8_MAX) {
+		LOG_ERR("PTP clock period is more than %d nanoseconds", UINT8_MAX);
+		return -EINVAL;
+	}
+
+	heth->p_instance->SUB_SECOND_INCREMENT = ss_incr_ns;
+
+	/* Program timestamp addend register */
+	dev_data->clk_ratio =
+		((double)CONFIG_ETH_TXZP_PTP_CLOCK_SRC_HZ) / ((double)ptp_hclk_rate);
+	/*
+	 * clk_ratio_adj compensates for inaccuracies caused by manufacturing tolerances
+	 * and environmental effects (e.g. temperature). HCLK is defined by a physical 
+	 * oscillator and hence it might drift. 
+	 * clk_ratio is a ratio between desired PTP clock frequency and ptp HCLK rate.
+	 * It starts off as 1.0 and gets adjusted by calling ptp_clock_txzp_rate_adjust().
+	 */
+	dev_data->clk_ratio_adj = 1.0f;
+	addend_val =
+		UINT32_MAX * dev_data->clk_ratio * dev_data->clk_ratio_adj;
+
+	heth->p_instance->TIMESTAMP_ADDEND = addend_val;
+	TSB_EMA_TIMESTAMP_CONTROL_TSADDREG = 1;
+	while (TSB_EMA_TIMESTAMP_CONTROL_TSADDREG) {
+		k_yield();
+	}
+
+	/* Enable fine timestamp correction method */
+	TSB_EMA_TIMESTAMP_CONTROL_TSCFUPDT = 1;
+
+	/* Enable nanosecond rollover into a new second */
+	TSB_EMA_TIMESTAMP_CONTROL_TSCTRLSSR = 1;
+
+	/* Initialize timestamp */
+	heth->p_instance->SYSTEM_TIME_SECONDS_UPDATE = 0;
+	heth->p_instance->SYSTEM_TIME_NANOSECONDS_UPDATE = 0;
+	
+	TSB_EMA_TIMESTAMP_CONTROL_TSINIT = 1;
+	while (TSB_EMA_TIMESTAMP_CONTROL_TSINIT) {
+		k_yield();
+	}
+
+	return 0;
+}
+
+DEVICE_DEFINE(txzp_ptp_clock_0, PTP_CLOCK_NAME, ptp_txzp_init,
+		NULL, &ptp_txzp_0_context, NULL, POST_KERNEL,
+		CONFIG_ETH_TXZP_PTP_CLOCK_INIT_PRIO, &api);
+
+#endif /* CONFIG_PTP_CLOCK_TXZP */
diff --git a/drivers/ethernet/eth_txzp_priv.h b/drivers/ethernet/eth_txzp_priv.h
new file mode 100644
index 0000000000..ca46078fe2
--- /dev/null
+++ b/drivers/ethernet/eth_txzp_priv.h
@@ -0,0 +1,69 @@
+/**
+ *********************************************************************************
+ * Copyright (C) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * TXZ+ Ethernet driver
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *********************************************************************************
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef ZEPHYR_DRIVERS_ETHERNET_ETH_TXZP_PRIV_H_
+#define ZEPHYR_DRIVERS_ETHERNET_ETH_TXZP_PRIV_H_
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <zephyr/kernel.h>
+#include <zephyr/types.h>
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define ETH_TXZP_MTU NET_ETH_MTU
+#define ETH_TXZP_FRAME_SIZE_MAX (ETH_TXZP_MTU + 18)
+#define MAC_ADDR_SIZE 6
+#define RESET 0x00
+#define IS_ETH_DMATXDESC_OWN(dma_tx_desc)	(dma_tx_desc->des0 & \
+							TX_DMA_DESC0_OWN)
+
+/**
+ * @brief Device configuration structure definition
+ *
+ * Ethernet controller configuration for the given device
+ *
+ */
+struct eth_txzp_dev_config {
+	void (*config_func)(const struct device *dev);
+	uint32_t clkid;
+	const struct pinctrl_dev_config *pincfg;
+};
+
+/**
+ * @brief Ethernet device run-time data structure definition
+ */
+struct eth_txzp_dev_data {
+	struct net_if *iface;
+	uint8_t mac_addr[MAC_ADDR_SIZE];
+	ethm_t heth;
+	/* clock device */
+	const struct device *clock;
+	struct k_mutex tx_mutex;
+	struct k_sem eth_rx_sem;
+	struct k_sem eth_tx_sem;
+	K_KERNEL_STACK_MEMBER(rx_thread_stack,
+		CONFIG_ETH_TXZP_RX_THREAD_STACK_SIZE);
+	struct k_thread rx_thread;
+	bool link_up;
+#if defined(CONFIG_PTP_CLOCK_TXZP)
+	const struct device *ptp_clock;
+	float clk_ratio;
+	float clk_ratio_adj;
+#endif /* CONFIG_PTP_CLOCK_TXZP */
+};
+
+
+#endif /* ZEPHYR_DRIVERS_ETHERNET_ETH_TXZP_PRIV_H_ */
diff --git a/drivers/gpio/CMakeLists.txt b/drivers/gpio/CMakeLists.txt
index 9590332c0c..d5cf740c74 100644
--- a/drivers/gpio/CMakeLists.txt
+++ b/drivers/gpio/CMakeLists.txt
@@ -67,6 +67,7 @@ zephyr_library_sources_ifdef(CONFIG_GPIO_TCA6424A   gpio_tca6424a.c)
 zephyr_library_sources_ifdef(CONFIG_GPIO_SHELL      gpio_shell.c)
 zephyr_library_sources_ifdef(CONFIG_USERSPACE   gpio_handlers.c)
 zephyr_library_sources_ifdef(CONFIG_GPIO_XMC4XXX    gpio_xmc4xxx.c)
+zephyr_library_sources_ifdef(CONFIG_GPIO_TXZP    gpio_txzp.c)
 zephyr_library_sources_ifdef(CONFIG_GPIO_NPM6001    gpio_npm6001.c)
 zephyr_library_sources_ifdef(CONFIG_GPIO_RT1718S    gpio_rt1718s.c)
 zephyr_library_sources_ifdef(CONFIG_GPIO_RT1718S    gpio_rt1718s_port.c)
diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig
index 26917b9925..5e5763cfe0 100644
--- a/drivers/gpio/Kconfig
+++ b/drivers/gpio/Kconfig
@@ -178,5 +178,7 @@ source "drivers/gpio/Kconfig.rt1718s"
 source "drivers/gpio/Kconfig.numicro"
 
 source "drivers/gpio/Kconfig.zephyr"
+source "drivers/gpio/Kconfig.txzp"
+
 
 endif # GPIO
diff --git a/drivers/gpio/Kconfig.txzp b/drivers/gpio/Kconfig.txzp
new file mode 100644
index 0000000000..c487fd456f
--- /dev/null
+++ b/drivers/gpio/Kconfig.txzp
@@ -0,0 +1,11 @@
+# TXZ+ GPIO configuration options
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+config GPIO_TXZP
+	bool "Toshiba TXA+ GPIO"
+	default y
+	depends on DT_HAS_TOSHIBA_TXZP_GPIO_ENABLED
+	help
+	  Enable Toshiba TXZ+ GPIO driver.
diff --git a/drivers/gpio/gpio_txzp.c b/drivers/gpio/gpio_txzp.c
new file mode 100644
index 0000000000..7791126272
--- /dev/null
+++ b/drivers/gpio/gpio_txzp.c
@@ -0,0 +1,371 @@
+/*
+ * Copyright (C) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * TXZ+ GPIO driver
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define DT_DRV_COMPAT toshiba_txzp_gpio
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <errno.h>
+#include <zephyr/device.h>
+#include <zephyr/drivers/clock_control.h>
+#include <zephyr/drivers/gpio.h>
+#include <zephyr/drivers/gpio/gpio_utils.h>
+#include <zephyr/init.h>
+#include <zephyr/kernel.h>
+#include "gpio_txzp.h"
+
+/**
+ * @brief Device configuration structure definition
+ *
+ * GPIO controller configuration for the given device
+ *
+ */
+struct gpio_txzp_cfg {
+	struct gpio_driver_config common;
+	uint32_t reg_addr;
+	int reg_size;
+	uint32_t clkid;
+	const struct device *clk_dev;
+};
+
+/**
+ * @brief GPIO device run-time data structure definition
+ */
+struct gpio_txzp_data {
+	struct gpio_driver_data common;
+};
+
+#define GPIO_DATA 0x00 /* Data Register */
+#define GPIO_CR	  0x04 /* Output Control Register */
+#define GPIO_FR1  0x08 /* Function 1 Register */
+#define GPIO_FR2  0x0c /* Function 2 Register */
+#define GPIO_FR3  0x10 /* Function 3 Register */
+#define GPIO_FR4  0x14 /* Function 4 Register */
+#define GPIO_FR5  0x18 /* Function 5 Register */
+#define GPIO_FR6  0x1c /* Function 6 Register */
+#define GPIO_FR7  0x20 /* Function 7 Register */
+#define GPIO_FR8  0x24 /* Function 8 Register */
+#define GPIO_OD	  0x28 /* Open Drain Control Register */
+#define GPIO_PUP  0x2c /* Pulup Control Register */
+#define GPIO_PDN  0x30 /* Pull Down Control Register */
+#define GPIO_IE	  0x38 /* Input Control Register */
+
+/**
+ * @brief Reads value from memory address
+ * @param config gpio configuration
+ * @param offs offset to register address
+ * @return value from register address + offset
+ */
+static inline uint32_t gpio_txzp_read(const struct gpio_txzp_cfg *config, uint32_t offs)
+{
+	return sys_read32(config->reg_addr + offs);
+}
+
+/**
+ * @brief Writes value at memory address
+ * @param config gpio configuration
+ * @param offs offset to register address
+ * @param value value to write at register + offset address
+ */
+static inline void gpio_txzp_write(const struct gpio_txzp_cfg *config, uint32_t offs,
+				   uint32_t value)
+{
+	sys_write32(value, config->reg_addr + offs);
+}
+
+/**
+ * @brief Update the bit
+ * @param config gpio configuration
+ * @param offs offset to register address
+ * @param bit bit to modify
+ * @param value value of bit
+ */
+static void gpio_txzp_modify_bit(const struct gpio_txzp_cfg *config, uint32_t offs, int bit,
+				 bool value)
+{
+	uint32_t tmp = gpio_txzp_read(config, offs);
+
+	if (value) {
+		tmp |= BIT(bit);
+	} else {
+		tmp &= ~BIT(bit);
+	}
+
+	gpio_txzp_write(config, offs, tmp);
+}
+
+/**
+ * @brief Configures general input output mode
+ * @param config gpio configuration
+ * @param gpio Pin to configure
+ * @param output true to set output mode, else input mode
+ */
+static void gpio_txzp_config_general_input_output_mode(const struct gpio_txzp_cfg *config,
+						       uint32_t gpio, bool output)
+{
+	/* follow steps in the GPIO documentation for
+	 * "Setting General Output Mode" and
+	 * "Setting General Input Mode"
+	 */
+	if (output) {
+		/* Configure positive logic in CR */
+		gpio_txzp_modify_bit(config, GPIO_CR, gpio, true);
+
+		/* Configure positive logic in IE */
+		gpio_txzp_modify_bit(config, GPIO_IE, gpio, false);
+	} else {
+		/* Configure positive logic in CR */
+		gpio_txzp_modify_bit(config, GPIO_CR, gpio, false);
+
+		/* Configure positive logic in IE */
+		gpio_txzp_modify_bit(config, GPIO_IE, gpio, true);
+	}
+}
+
+/**
+ * @brief Configures gpio pin
+ * @param dev GPIO device driver instance
+ * @param pin Pin to configure
+ * @param flags Flags for pin configuration
+ * @return 0 success
+ * @return else error
+ */
+static int gpio_txzp_configure(const struct device *dev, gpio_pin_t pin, gpio_flags_t flags)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+
+	if ((flags & GPIO_OUTPUT) && (flags & GPIO_INPUT)) {
+		/* Pin cannot be configured as input and output */
+		return -ENOTSUP;
+	} else if (!(flags & (GPIO_INPUT | GPIO_OUTPUT))) {
+		/* Pin has to be configured as input or output */
+		return -ENOTSUP;
+	}
+
+	if (flags & GPIO_OUTPUT) {
+		if (flags & GPIO_OUTPUT_INIT_HIGH) {
+			gpio_txzp_modify_bit(config, GPIO_DATA, pin, true);
+		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
+			gpio_txzp_modify_bit(config, GPIO_DATA, pin, false);
+		}
+		gpio_txzp_config_general_input_output_mode(config, pin, true);
+	} else {
+		gpio_txzp_config_general_input_output_mode(config, pin, false);
+	}
+
+	return 0;
+}
+
+/**
+ * @brief Get physical level of all input pins in a port
+ * @param dev GPIO device driver instance
+ * @param value Pointer to a variable where pin values will be stored
+ * @return 0 success
+ * @return else error
+ */
+static int gpio_txzp_port_get_raw(const struct device *dev, gpio_port_value_t *value)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+
+	*value = gpio_txzp_read(config, GPIO_DATA);
+	return 0;
+}
+
+/**
+ * @brief Sets physical level of output pins in a port
+ * @param dev GPIO device driver instance
+ * @param mask Mask indicating which pins will be modified.
+ * @param value Value assigned to the output pins.
+ * @return 0 success
+ * @return else error
+ */
+static int gpio_txzp_port_set_masked_raw(const struct device *dev, gpio_port_pins_t mask,
+					 gpio_port_value_t value)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+	uint32_t port_val;
+
+	port_val = gpio_txzp_read(config, GPIO_DATA);
+	port_val = (port_val & ~mask) | (value & mask);
+	gpio_txzp_write(config, GPIO_DATA, port_val);
+
+	return 0;
+}
+
+/**
+ * @brief Sets physical level of selected output pins to high.
+ * @param dev GPIO device driver instance
+ * @param pins Value indicating which pins will be modified.
+ * @return 0 success
+ * @return else error
+ */
+static int gpio_txzp_port_set_bits_raw(const struct device *dev, gpio_port_pins_t pins)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+	uint32_t port_val;
+
+	port_val = gpio_txzp_read(config, GPIO_DATA);
+	port_val |= pins;
+	gpio_txzp_write(config, GPIO_DATA, port_val);
+
+	return 0;
+}
+
+/**
+ * @brief Clears physical level of selected output pins
+ * @param dev GPIO device driver instance
+ * @param pins Value indicating which pins will be modified.
+ * @return 0 success
+ * @return else error
+ */
+static int gpio_txzp_port_clear_bits_raw(const struct device *dev, gpio_port_pins_t pins)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+	uint32_t port_val;
+
+	port_val = gpio_txzp_read(config, GPIO_DATA);
+	port_val &= ~pins;
+	gpio_txzp_write(config, GPIO_DATA, port_val);
+
+	return 0;
+}
+
+/**
+ * @brief Toggles physical level of selected output pins
+ * @param dev GPIO device driver instance
+ * @param pins Value indicating which pins will be modified.
+ * @return 0 success
+ * @return else error
+ */
+static int gpio_txzp_port_toggle_bits(const struct device *dev, gpio_port_pins_t pins)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+	uint32_t port_val;
+
+	port_val = gpio_txzp_read(config, GPIO_DATA);
+	port_val ^= pins;
+	gpio_txzp_write(config, GPIO_DATA, port_val);
+
+	return 0;
+}
+
+/**
+ * @brief Initializes GPIO driver
+ * @param dev GPIO device driver instance
+ * @return 0 success
+ * @return else error
+ */
+int gpio_txzp_init(const struct device *dev)
+{
+	const struct gpio_txzp_cfg *config = dev->config;
+	int ret;
+
+	if (!device_is_ready(config->clk_dev)) {
+		return -ENODEV;
+	}
+
+	ret = clock_control_on(config->clk_dev, (clock_control_subsys_t *)&config->clkid);
+	if (ret < 0) {
+		return ret;
+	}
+
+	return 0;
+}
+
+/**
+ * @brief Sets function of GPIO pins
+ * @param dev GPIO device driver instance
+ * @param pin Value indicating which pin will be modified
+ * @param function Function of the selected pin
+ * @return 0 success
+ * @return else error
+ */
+int gpio_txzp_set_function(const struct device *dev, gpio_pin_t pin, uint32_t function)
+{
+	if (8 < function) return -EINVAL;
+
+	const struct gpio_txzp_cfg *config = dev->config;
+	gpio_txzp_modify_bit(config, GPIO_FR1, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR2, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR3, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR4, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR5, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR6, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR7, pin, false);
+	gpio_txzp_modify_bit(config, GPIO_FR8, pin, false);
+	if (0 == function) return 0;
+
+	gpio_txzp_modify_bit(config, GPIO_FR1 + (function - 1) * 4, pin, true);
+	return 0;
+}
+
+/**
+ * @brief Configures the GPIO pins
+ * @param dev GPIO device driver instance
+ * @param pin Value indicating which pin will be modified
+ * @param flags Flags for pin configuration
+ * @return 0 success
+ * @return else error
+ */
+int gpio_txzp_pin_configure(const struct device *dev, gpio_pin_t pin, gpio_flags_t flags)
+{
+	if ((flags & GPIO_PULL_DOWN) && (flags & GPIO_PULL_UP)) {
+		/* Pin cannot be configured as pull-down and pull-up */
+		return -ENOTSUP;
+	}
+	const struct gpio_txzp_cfg *config = dev->config;
+	gpio_txzp_modify_bit(config, GPIO_OD, pin, (flags & GPIO_LINE_OPEN_DRAIN) ? true: false);
+	gpio_txzp_modify_bit(config, GPIO_PUP, pin, (flags & GPIO_PULL_UP) ? true: false);
+	gpio_txzp_modify_bit(config, GPIO_PDN, pin, (flags & GPIO_PULL_DOWN) ? true: false);
+	gpio_txzp_modify_bit(config, GPIO_CR, pin, (flags & GPIO_OUTPUT) ? true: false);
+	gpio_txzp_modify_bit(config, GPIO_IE, pin, (flags & GPIO_INPUT) ? true: false);
+	return 0;
+}
+
+/**
+ * @brief Gets the APIs, the gpio driver will export
+ *
+ * API to configure gpio pins
+ * API to get physical level of input pins
+ * API to set physical level of output pins in a port
+ * API to set physical level of selected output pins to high
+ * API to clear physical level of selected output pins
+ * API to toggle physical level of selected output pins
+ *
+ */
+static const struct gpio_driver_api gpio_txzp_driver_api = {
+	.pin_configure = gpio_txzp_configure,
+	.port_get_raw = gpio_txzp_port_get_raw,
+	.port_set_masked_raw = gpio_txzp_port_set_masked_raw,
+	.port_set_bits_raw = gpio_txzp_port_set_bits_raw,
+	.port_clear_bits_raw = gpio_txzp_port_clear_bits_raw,
+	.port_toggle_bits = gpio_txzp_port_toggle_bits,
+};
+
+/* Device Instantiation */
+#define GPIO_TXZP_INIT(n)                                                                          \
+	static const struct gpio_txzp_cfg gpio_txzp_cfg_##n = {                                    \
+		.common =                                                                          \
+			{                                                                          \
+				.port_pin_mask = GPIO_PORT_PIN_MASK_FROM_DT_INST(n),               \
+			},                                                                         \
+		.reg_addr = DT_INST_REG_ADDR(n),                                                   \
+		.reg_size = DT_INST_REG_SIZE(n),                                                   \
+		.clkid = DT_INST_CLOCKS_CELL(n, clkid),                                            \
+		.clk_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)),                                  \
+	};                                                                                         \
+	static struct gpio_txzp_data gpio_txzp_data_##n;                                           \
+                                                                                                   \
+	DEVICE_DT_INST_DEFINE(n, gpio_txzp_init, NULL, &gpio_txzp_data_##n, &gpio_txzp_cfg_##n,    \
+			      PRE_KERNEL_1, CONFIG_GPIO_INIT_PRIORITY, &gpio_txzp_driver_api);
+
+DT_INST_FOREACH_STATUS_OKAY(GPIO_TXZP_INIT)
diff --git a/drivers/gpio/gpio_txzp.h b/drivers/gpio/gpio_txzp.h
new file mode 100644
index 0000000000..f211206023
--- /dev/null
+++ b/drivers/gpio/gpio_txzp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * TXZ+ GPIO driver
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef ZEPHYR_DRIVERS_GPIO_GPIO_TXZP_H_
+#define ZEPHYR_DRIVERS_GPIO_GPIO_TXZP_H_
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <zephyr/drivers/gpio.h>
+
+/**
+ * @brief Sets function of GPIO pins
+ * @param dev GPIO device driver instance
+ * @param pin Value indicating which pin will be modified
+ * @param function Function of the selected pin
+ * @return 0 success
+ * @return else error
+ */
+int gpio_txzp_set_function(const struct device *dev, gpio_pin_t pin, uint32_t function);
+
+/**
+ * @brief Configures the GPIO pins
+ * @param dev GPIO device driver instance
+ * @param pin Value indicating which pin will be modified
+ * @param flags Flags for pin configuration
+ * @return 0 success
+ * @return else error
+ */
+int gpio_txzp_pin_configure(const struct device *dev, gpio_pin_t pin, gpio_flags_t flags);
+
+#endif /* ZEPHYR_DRIVERS_GPIO_GPIO_TXZP_H_ */
diff --git a/drivers/pinctrl/CMakeLists.txt b/drivers/pinctrl/CMakeLists.txt
index f5ab30d7e7..d49cd64c47 100644
--- a/drivers/pinctrl/CMakeLists.txt
+++ b/drivers/pinctrl/CMakeLists.txt
@@ -27,4 +27,5 @@ zephyr_library_sources_ifdef(CONFIG_PINCTRL_XLNX_ZYNQ pinctrl_xlnx_zynq.c)
 zephyr_library_sources_ifdef(CONFIG_PINCTRL_SMARTBOND pinctrl_smartbond.c)
 zephyr_library_sources_ifdef(CONFIG_PINCTRL_XMC4XXX pinctrl_xmc4xxx.c)
 zephyr_library_sources_ifdef(CONFIG_PINCTRL_NXP_S32 pinctrl_nxp_s32.c)
+zephyr_library_sources_ifdef(CONFIG_PINCTRL_TXZP pinctrl_txzp.c)
 zephyr_library_sources_ifdef(CONFIG_PINCTRL_GECKO pinctrl_gecko.c)
diff --git a/drivers/pinctrl/Kconfig b/drivers/pinctrl/Kconfig
index 4ad102347e..dbc91db6af 100644
--- a/drivers/pinctrl/Kconfig
+++ b/drivers/pinctrl/Kconfig
@@ -56,6 +56,7 @@ source "drivers/pinctrl/Kconfig.xlnx"
 source "drivers/pinctrl/Kconfig.smartbond"
 source "drivers/pinctrl/Kconfig.xmc4xxx"
 source "drivers/pinctrl/Kconfig.nxp_s32"
+source "drivers/pinctrl/Kconfig.txzp"
 source "drivers/pinctrl/Kconfig.gecko"
 
 endif # PINCTRL
diff --git a/drivers/pinctrl/Kconfig.txzp b/drivers/pinctrl/Kconfig.txzp
new file mode 100644
index 0000000000..d3197dcfc2
--- /dev/null
+++ b/drivers/pinctrl/Kconfig.txzp
@@ -0,0 +1,11 @@
+# TXZ+ PINCTRL configuration options
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+config PINCTRL_TXZP
+	bool "Pin controller driver for Toshiba TXZ+ MCUs"
+	default y
+	depends on DT_HAS_TOSHIBA_TXZP_PINCTRL_ENABLED
+	help
+	  Enable pin controller driver for Toshiba TXZ+ MCUs
diff --git a/drivers/pinctrl/pinctrl_txzp.c b/drivers/pinctrl/pinctrl_txzp.c
new file mode 100644
index 0000000000..e4036c6427
--- /dev/null
+++ b/drivers/pinctrl/pinctrl_txzp.c
@@ -0,0 +1,95 @@
+/**
+ ***********************************************************************
+ * Copyright (c) 2016 Open-RnD Sp. z o.o.
+ * Copyright (c) 2021 Linaro Limited
+ * Copyright (c) 2021 Nordic Semiconductor ASA
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * TXZ+ Pinctrl driver
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ ************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define DT_DRV_COMPAT toshiba_txzp_pinctrl
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <zephyr/drivers/pinctrl.h>
+#include <gpio/gpio_txzp.h>
+
+static const struct device *const txzp_ports[] = {
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pa)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pb)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pc)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pd)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pe)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pf)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pg)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(ph)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pj)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pk)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pl)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pm)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pn)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pp)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pr)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pt)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pu)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pv)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(pw)),
+	DEVICE_DT_GET_OR_NULL(DT_NODELABEL(py)),
+};
+
+/**
+ * @brief Configure the pin
+ * @param pin Pin to be configured
+ * @return 0 success
+ * @return else error
+ */
+static int pinctrl_configure_pin(const pinctrl_soc_pin_t *pin)
+{
+	const struct device *port_device;
+	if (pin->port >= ARRAY_SIZE(txzp_ports)) {
+		return -EINVAL;
+	}
+	port_device = txzp_ports[pin->port];
+	if ((port_device == NULL) || (!device_is_ready(port_device))) {
+		return -ENODEV;
+	}
+	gpio_txzp_set_function(port_device, pin->pin, pin->function);
+	uint32_t flags = 0;
+	flags |= pin->input_enable ? GPIO_INPUT: 0;
+	flags |= pin->output_enable ? GPIO_OUTPUT: 0;
+	flags |= pin->open_drain ? GPIO_LINE_OPEN_DRAIN: 0;
+	flags |= pin->pull_down ? GPIO_PULL_DOWN: 0;
+	flags |= pin->pull_up ? GPIO_PULL_UP: 0;
+	gpio_txzp_pin_configure(port_device, pin->pin, flags);
+	return 0;
+}
+
+/**
+ * @brief Configure the set of pins
+ * @param pins List of pins to be configured
+ * @param pin_cnt Number of pins
+ * @param reg Device register
+ * @return 0 success
+ * @return else error
+ */
+int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
+			   uintptr_t reg)
+{
+	ARG_UNUSED(reg);
+
+	for (uint8_t i = 0U; i < pin_cnt; i++) {
+		int ret = pinctrl_configure_pin(pins++);
+		if (ret < 0) {
+			return ret;
+		}
+	}
+
+	return 0;
+}
diff --git a/drivers/serial/CMakeLists.txt b/drivers/serial/CMakeLists.txt
index b8af652977..c51a57b8f3 100644
--- a/drivers/serial/CMakeLists.txt
+++ b/drivers/serial/CMakeLists.txt
@@ -63,3 +63,4 @@ if(CONFIG_UART_NATIVE_POSIX)
 endif()
 
 zephyr_library_sources_ifdef(CONFIG_SERIAL_TEST		serial_test.c)
+zephyr_library_sources_ifdef(CONFIG_UART_TXZP		uart_txzp.c)
diff --git a/drivers/serial/Kconfig b/drivers/serial/Kconfig
index 356df4f24b..6065585888 100644
--- a/drivers/serial/Kconfig
+++ b/drivers/serial/Kconfig
@@ -210,4 +210,6 @@ source "drivers/serial/Kconfig.cdns"
 
 source "drivers/serial/Kconfig.opentitan"
 
+source "drivers/serial/Kconfig.txzp"
+
 endif # SERIAL
diff --git a/drivers/serial/Kconfig.txzp b/drivers/serial/Kconfig.txzp
new file mode 100644
index 0000000000..8e55010e76
--- /dev/null
+++ b/drivers/serial/Kconfig.txzp
@@ -0,0 +1,12 @@
+# TXZ+ UART configuration options
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+menuconfig UART_TXZP
+	bool "Toshiba TXZ+ family UART Driver"
+	default y
+	depends on DT_HAS_TOSHIBA_TXZP_UART_ENABLED
+	select SERIAL_HAS_DRIVER
+	help
+	  This option enables the UART driver for the TXZ+
diff --git a/drivers/serial/uart_txzp.c b/drivers/serial/uart_txzp.c
new file mode 100644
index 0000000000..74570ddf09
--- /dev/null
+++ b/drivers/serial/uart_txzp.c
@@ -0,0 +1,680 @@
+/*
+ * Copyright (c) 2018 Linaro Limited
+ * Copyright (c) 2022 Arm Limited (or its affiliates). All rights reserved.
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#define DT_DRV_COMPAT toshiba_txzp_uart
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <zephyr/arch/arm/aarch32/cortex_m/cmsis.h>
+#include <zephyr/device.h>
+#include <zephyr/drivers/clock_control.h>
+#include <zephyr/drivers/uart.h>
+#include <zephyr/logging/log.h>
+#if IS_ENABLED(CONFIG_PINCTRL)
+#include <zephyr/drivers/pinctrl.h>
+#endif
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+#include <zephyr/irq.h>
+#endif
+
+LOG_MODULE_REGISTER(uart_txzp, CONFIG_UART_LOG_LEVEL);
+
+/**
+ * @brief UART TXZP register map structure
+ */
+struct uart_txzp_regs {
+	uint32_t SWRST;             /*!< UART Software Reset Register                 */
+	uint32_t CR0;               /*!< UART Control Register 0                      */
+	uint32_t CR1;               /*!< UART Control Register 1                      */
+	uint32_t CLK;               /*!< UART Clock Control Register                  */
+	uint32_t BRD;               /*!< UART Baud Rate Register                      */
+	uint32_t TRANS;             /*!< UART Transfer Enable Register                */
+	uint32_t DR;                /*!< UART Data Register                           */
+	uint32_t SR;                /*!< UART Status Register                         */
+	uint32_t FIFOCLR;           /*!< UART FIFO Clear Register                     */
+	uint32_t ERR;               /*!< UART Error Register                          */
+};
+
+/**
+ * @brief Device configuration structure definition
+ *
+ * UART controller configuration for the given device
+ *
+ */
+struct uart_txzp_config {
+	volatile struct uart_txzp_regs *base;
+	uint32_t clkid;
+	const struct device *clk_dev;
+#if IS_ENABLED(CONFIG_PINCTRL)
+	const struct pinctrl_dev_config *pincfg;
+#endif
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+	uart_irq_config_func_t	irq_config_func;
+#endif
+};
+
+/**
+ * @brief UART device run-time data structure definition
+ */
+struct uart_txzp_data {
+	uint32_t baud_rate;	/* Baud rate */
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+	uart_irq_callback_user_data_t irq_cb;
+	void *irq_cb_data;
+#endif
+};
+
+#define UART_SWRST_01	BIT(0)
+#define UART_SWRST_10	BIT(1)
+#define UART_SWRSTF		BIT(7)
+
+#define UART_FIFOCLR_TFCLR_CLEAR	BIT(1)
+#define UART_FIFOCLR_RFCLR_CLEAR	BIT(0)
+
+
+#define UART_SR_TXRUN			BIT(15)
+#define UART_SR_TXEND			BIT(14)
+#define UART_SR_TLVL_MAX		BIT(11)
+#define UART_SR_TLVL			(BIT(11)|BIT(10)|BIT(9)|BIT(8))
+#define uART_SR_RXEND			BIT(6)
+#define UART_SR_RLVL			(BIT(3)|BIT(2)|BIT(1)|BIT(0))
+
+#define UART_BRD_KEN			BIT(23)
+#define UART_BRK_WIDTH			6u
+#define UART_BRN_WIDTH			16
+
+#define UART_CR0_SBLEN_2		BIT(4)
+#define UART_CR0_EVEN			BIT(3)
+#define UART_CR0_PE				BIT(2)
+#define UART_CR0_SM_7			0u
+#define UART_CR0_SM_8			1u
+#define UART_CR0_SM_9			2u
+
+#define UART_CR1_INTTXFE		BIT(7)
+#define UART_CR1_INTTXWE		BIT(6)
+#define UART_CR1_INTRXFE		BIT(5)
+#define UART_CR1_INTRXWE		BIT(4)
+#define UART_CR1_INTERR			BIT(2)
+
+#define UART_ERR_TRGERR			BIT(4)
+#define UART_ERR_OVRERR			BIT(3)	/* overrun error */
+#define UART_ERR_PERR			BIT(2)	/* parity error */
+#define UART_ERR_FERR			BIT(1)	/* framing error */
+#define UART_ERR_BERR			BIT(0)	/* break error */
+
+#define UART_TRANS_TXE		BIT(1)	/* transmit enable */
+#define UART_TRANS_RXE		BIT(0)	/* receive enable */
+
+#define UART_SR_SUE			BIT(31)
+
+/**
+ * @brief Resets the uart
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_software_reset(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	/* Wait for idle */
+	while (config->base->SWRST & UART_SWRSTF) {
+		; /* Wait */
+	}
+	config->base->SWRST = UART_SWRST_10;
+	config->base->SWRST = UART_SWRST_01;
+	/* Wait for idle */
+	while (config->base->SWRST & UART_SWRSTF) {
+		; /* Wait */
+	}
+}
+
+/**
+ * @brief Sets the baud rate
+ * @param dev UART device driver instance
+ * @param clk Baud rate division
+ * @param baudrate Value of baudrate to set
+ * @return 0 success
+ * @return else error
+ */
+static int uart_txzp_set_baudrate(const struct device *dev,
+			      uint32_t clk, uint32_t baudrate)
+{
+	const struct uart_txzp_config *config = dev->config;
+	/* Avoiding float calculations, bauddiv is left shifted by 6 */
+	uint64_t bauddiv = (((uint64_t)clk) << UART_BRK_WIDTH)
+				/ (baudrate * 16U);
+
+	/* Valid bauddiv value
+	 * uart_clk (min) >= 16 x baud_rate (max)
+	 * uart_clk (max) <= 16 x 65535 x baud_rate (min)
+	 */
+	if ((bauddiv < (1u << UART_BRK_WIDTH))
+		|| (bauddiv > (65535u << UART_BRK_WIDTH))) {
+		return -EINVAL;
+	}
+
+	uint32_t brn = (bauddiv >> UART_BRK_WIDTH);
+	uint32_t brk = bauddiv & ((1u << UART_BRK_WIDTH) - 1u);
+	if (brk) {
+		config->base->BRD = UART_BRD_KEN | (brk << UART_BRN_WIDTH) | brn;
+	} else {
+		config->base->BRD = brn;
+	}
+	__DMB();
+
+	return 0;
+}
+
+/**
+ * @brief Check whether fifo is readable
+ *
+ * Check the count of receive FIFO.
+ *
+ * @param dev UART device driver instance
+ * @retval true readable
+ * @retval false not readable, FIFO empty
+ */
+static bool uart_txzp_is_readable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	if (config->base->SR & UART_SR_RLVL) {
+		return true;
+	}
+	return false;
+}
+
+/**
+ * @brief Gets data from receive FIFO
+ *
+ * This function is polling based.
+ *
+ * @param dev UART device driver instance
+ * @param c Pointer to variable where received character would be stored
+ * @retval 0 Success
+ * @retval -1 Failure
+ */
+static int uart_txzp_poll_in(const struct device *dev, unsigned char *c)
+{
+	const struct uart_txzp_config *config = dev->config;
+	if (!uart_txzp_is_readable(dev)) {
+		return -1;
+	}
+	/* got a character */
+	*c = (unsigned char)config->base->DR;
+	return 0;
+}
+
+/**
+ * @brief Sets data into transmit FIFO
+ * @param dev UART device driver instance
+ * @param c data to be transmitted
+ */
+static void uart_txzp_poll_out(const struct device *dev, unsigned char c)
+{
+	const struct uart_txzp_config *config = dev->config;
+	/* Wait for space in FIFO */
+	while (config->base->SR & UART_SR_TLVL_MAX) {
+		; /* Wait */
+	}
+	/* Send a character */
+	config->base->DR = (uint32_t)c;
+}
+
+/**
+ * @brief Checks error
+ * @param dev UART device driver instance
+ * @retval 0 No error
+ * @retval Bitwise OR of all the occurred error
+ */
+static int uart_txzp_err_check(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	uint32_t err = config->base->ERR;
+	int result = 0;
+	result |= (err & UART_ERR_OVRERR) ? UART_ERROR_OVERRUN: 0;
+	result |= (err & UART_ERR_PERR) ? UART_ERROR_PARITY: 0;
+	result |= (err & UART_ERR_FERR) ? UART_ERROR_FRAMING: 0;
+	result |= (err & UART_ERR_BERR) ? UART_BREAK: 0;
+	return result;
+}
+
+/**
+ * @brief Configures UART
+ * @param dev UART device driver instance
+ * @param cfg UART configuration
+ * @retval 0 Success
+ * @retval <0 Error
+ */
+static int uart_txzp_configure(const struct device *dev, const struct uart_config *cfg)
+{
+	const struct uart_txzp_config *config = dev->config;
+	int ret;
+	uint32_t rate;
+	uint32_t settings = 0;
+
+	if (config->base->SR & UART_SR_SUE) {
+		return -EBUSY;
+	}
+
+	ret = clock_control_get_rate(config->clk_dev,
+								(clock_control_subsys_t *)&config->clkid,
+								&rate);
+	if (ret < 0) {
+		return ret;
+	}
+	ret = uart_txzp_set_baudrate(dev, rate, cfg->baudrate);
+	if (ret < 0) {
+		return ret;
+	}
+	switch (cfg->parity) {
+	case UART_CFG_PARITY_NONE:
+		break;
+	case UART_CFG_PARITY_ODD:
+		settings |= UART_CR0_PE;
+		break;
+	case UART_CFG_PARITY_EVEN:
+		settings |= UART_CR0_PE | UART_CR0_EVEN;
+		break;
+	default:
+		return -EINVAL;
+	}
+	switch (cfg->stop_bits) {
+	case UART_CFG_STOP_BITS_1:
+		break;
+	case UART_CFG_STOP_BITS_2:
+		settings |= UART_CR0_SBLEN_2;
+		break;
+	default:
+		return -EINVAL;
+	}
+	switch (cfg->data_bits) {
+	case UART_CFG_DATA_BITS_7:
+		break;
+	case UART_CFG_DATA_BITS_8:
+		settings |= UART_CR0_SM_8;
+		break;
+	case UART_CFG_DATA_BITS_9:
+		settings |= UART_CR0_SM_9;
+		break;
+	default:
+		return -EINVAL;
+	}
+	switch (cfg->flow_ctrl) {
+	case UART_CFG_FLOW_CTRL_NONE:
+		break;
+	default:
+		return -EINVAL;
+	}
+	config->base->CR0 = settings;
+	return 0;
+}
+
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+/**
+ * @brief Sets data into transmit FIFO
+ *
+ * This function is interrupt based.
+ *
+ * @param dev UART device driver instance
+ * @param tx_data Pointer to the variable where data to be transmitted is stored
+ * @param len Length of data
+ * @retval length of data transmitted
+ */
+static int uart_txzp_fifo_fill(const struct device *dev,
+				    const uint8_t *tx_data, int len)
+{
+	const struct uart_txzp_config *config = dev->config;
+	uint8_t num_tx = 0U;
+
+	while (!(config->base->SR & UART_SR_TLVL_MAX) && (len - num_tx > 0)) {
+		config->base->DR = tx_data[num_tx++];
+	}
+	return num_tx;
+}
+
+/**
+ * @brief Gets data from receive FIFO
+ *
+ * This function is interrupt based.
+ *
+ * @param dev UART device driver instance
+ * @param rx_data Pointer to variable where received data would be stored
+ * @param len len of received data
+ * @retval 0 length of data received
+ */
+static int uart_txzp_fifo_read(const struct device *dev,
+				    uint8_t *rx_data, const int len)
+{
+	const struct uart_txzp_config *config = dev->config;
+	uint8_t num_rx = 0U;
+
+	while ((len - num_rx > 0) && (config->base->SR & UART_SR_RLVL)) {
+		rx_data[num_rx++] = config->base->DR;
+	}
+
+	return num_rx;
+}
+
+/**
+ * @brief Enables the transmit interrupt
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_irq_tx_enable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	config->base->CR1 |= UART_CR1_INTTXWE;
+}
+
+/**
+ * @brief Disables the transmit interrupt
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_irq_tx_disable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	config->base->CR1 &= ~UART_CR1_INTTXWE;
+}
+
+/**
+ * @brief Check the transmit completion
+ * @param dev UART device driver instance
+ * @retval 1 Transmitting
+ * @retval 0 Transmission Complete
+ */
+static int uart_txzp_irq_tx_complete(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	if ((UART_SR_TXRUN | UART_SR_TLVL) & config->base->SR) {
+		return 1;
+	}
+	return 0;
+}
+
+
+/**
+ * @brief Check if UART TX buffer can accept a new char
+ * @param dev UART device driver instance
+ * @retval 1 Atleast 1 char can be written to UART
+ * @retval 0 If device is not ready to write a new byte
+ */
+static int uart_txzp_irq_tx_ready(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+
+	if ((config->base->CR1 & UART_CR1_INTTXWE) &&
+		!(config->base->SR & UART_SR_TLVL_MAX)) {
+		return 1;
+	}
+	return 0;
+}
+
+/**
+ * @brief Enables the receive interrupt
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_irq_rx_enable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	config->base->CR1 |= UART_CR1_INTRXWE;
+}
+
+/**
+ * @brief Disables the receive interrupt
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_irq_rx_disable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	config->base->CR1 &= ~UART_CR1_INTRXWE;
+}
+
+/**
+ * @brief Check if UART RX buffer has a received char
+ * @param dev UART device driver instance
+ * @retval 1 If a received char is ready.
+ * @retval 0 If a received char is not ready
+ */
+static int uart_txzp_irq_rx_ready(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+
+	if ((config->base->CR1 & UART_CR1_INTRXWE) &&
+		(config->base->SR & UART_SR_RLVL)) {
+		return 1;
+	}
+	return 0;
+}
+
+/**
+ * @brief Enables the error interrupt
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_irq_err_enable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	/* enable framing, parity, break, and overrun */
+	config->base->CR1 |= UART_CR1_INTERR;
+}
+
+/**
+ * @brief Disables the error interrupt
+ * @param dev UART device driver instance
+ */
+static void uart_txzp_irq_err_disable(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	config->base->CR1 &= ~UART_CR1_INTERR;
+}
+
+/**
+ * @brief Check whether transmit/receive Interrupt is pending
+ * @param dev UART device driver instance
+ * @retval 1 pending
+ * @retval 0 Not pending
+ */
+static int uart_txzp_irq_is_pending(const struct device *dev)
+{
+	return uart_txzp_irq_rx_ready(dev) || uart_txzp_irq_tx_ready(dev);
+}
+
+/**
+ * @brief Update interrupt
+ * @param dev UART device driver instance
+ * @retval 1
+ */
+static int uart_txzp_irq_update(const struct device *dev)
+{
+	return 1;
+}
+
+/**
+ * @brief Set interrupt callback
+ * @param dev UART device driver instance
+ * @param cb Pointer to callback function
+ * @param cb_data Pointer to the callback data
+ */
+static void uart_txzp_irq_callback_set(const struct device *dev,
+					    uart_irq_callback_user_data_t cb,
+					    void *cb_data)
+{
+	struct uart_txzp_data *data = dev->data;
+
+	data->irq_cb = cb;
+	data->irq_cb_data = cb_data;
+}
+#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
+
+/**
+ * @brief Gets the APIs, the uart driver will export
+ *
+ * API to transmit/receive polling based
+ * API to transmit/receive interrupt based
+ * API to configure uart
+ * API to enable tx/rx interrupts
+ * API to check tx/rx completion and ready state
+ * API to set callback
+ *
+ */
+static const struct uart_driver_api uart_txzp_driver_api = {
+	.poll_in = uart_txzp_poll_in,
+	.poll_out = uart_txzp_poll_out,
+	.err_check = uart_txzp_err_check,
+	.configure = uart_txzp_configure,
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+	.fifo_fill = uart_txzp_fifo_fill,
+	.fifo_read = uart_txzp_fifo_read,
+	.irq_tx_enable = uart_txzp_irq_tx_enable,
+	.irq_tx_disable = uart_txzp_irq_tx_disable,
+	.irq_tx_ready = uart_txzp_irq_tx_ready,
+	.irq_rx_enable = uart_txzp_irq_rx_enable,
+	.irq_rx_disable = uart_txzp_irq_rx_disable,
+	.irq_tx_complete = uart_txzp_irq_tx_complete,
+	.irq_rx_ready = uart_txzp_irq_rx_ready,
+	.irq_err_enable = uart_txzp_irq_err_enable,
+	.irq_err_disable = uart_txzp_irq_err_disable,
+	.irq_is_pending = uart_txzp_irq_is_pending,
+	.irq_update = uart_txzp_irq_update,
+	.irq_callback_set = uart_txzp_irq_callback_set,
+#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
+};
+
+/**
+ * @brief Initializes the UART
+ * @param dev UART device driver instance
+ * @retval 0 Success
+ * @retval <0 Error
+ */
+static int uart_txzp_init(const struct device *dev)
+{
+	const struct uart_txzp_config *config = dev->config;
+	struct uart_txzp_data *data = dev->data;
+	uint32_t rate;
+	int ret;
+
+	if (!device_is_ready(config->clk_dev)) {
+		return -ENODEV;
+	}
+
+	ret = clock_control_on(config->clk_dev, (clock_control_subsys_t *)&config->clkid);
+	if (ret < 0) {
+		LOG_ERR("Failed call clock_control_on: return [%d]", ret);
+		return -EIO;
+	}
+	ret = clock_control_get_rate(config->clk_dev,
+								(clock_control_subsys_t *)&config->clkid,
+								&rate);
+	if (ret != 0) {
+		LOG_ERR("Failed call clock_control_get_rate: return [%d]", ret);
+		return -EIO;
+	}
+#if IS_ENABLED(CONFIG_PINCTRL)
+	ret = pinctrl_apply_state(config->pincfg, PINCTRL_STATE_DEFAULT);
+	if (ret) {
+		return ret;
+	}
+#endif
+
+	uart_txzp_software_reset(dev);
+	config->base->FIFOCLR = UART_FIFOCLR_TFCLR_CLEAR | UART_FIFOCLR_RFCLR_CLEAR;
+
+	/* Set baud rate */
+	ret = uart_txzp_set_baudrate(dev, rate, data->baud_rate);
+	if (ret != 0) {
+		return ret;
+	}
+
+	/* Setting the default character format */
+	config->base->CR0 = UART_CR0_SM_8;
+
+	__ISB();
+	config->base->TRANS = UART_TRANS_RXE | UART_TRANS_TXE;
+	__ISB();
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+	config->irq_config_func(dev);
+#endif
+	return 0;
+}
+
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+
+/**
+ * @brief ISR to process interrupts
+ * @param dev UART device driver instance
+ *
+ */
+void uart_txzp_isr(const struct device *dev)
+{
+	struct uart_txzp_data *data = dev->data;
+	/* Verify if the callback has been registered */
+	if (data->irq_cb) {
+		data->irq_cb(dev, data->irq_cb_data);
+	}
+}
+#endif
+
+#if IS_ENABLED(CONFIG_PINCTRL)
+#define PINCTRL_DEFINE(n) PINCTRL_DT_INST_DEFINE(n);
+#define PINCTRL_INIT(n) .pincfg = PINCTRL_DT_INST_DEV_CONFIG_GET(n),
+#else
+#define PINCTRL_DEFINE(n)
+#define PINCTRL_INIT(n)
+#endif /* CONFIG_PINCTRL */
+
+
+#ifdef CONFIG_UART_INTERRUPT_DRIVEN
+#define UART_TXZP_IRQ_CONFIG_FUNC_BODY(n, prop, i)		\
+	{						\
+		IRQ_CONNECT(DT_IRQ_BY_IDX(n, i, irq),	\
+			DT_IRQ_BY_IDX(n, i, priority),	\
+			uart_txzp_isr,			\
+			DEVICE_DT_GET(n),		\
+			0);				\
+		irq_enable(DT_IRQ_BY_IDX(n, i, irq));	\
+	}
+
+#define UART_IRQ_CONFIG_FUNC(n)					\
+	static void uart_irq_config_func_##n(const struct device *dev)	\
+	{													\
+		DT_INST_FOREACH_PROP_ELEM(n, interrupt_names,	\
+			UART_TXZP_IRQ_CONFIG_FUNC_BODY)				\
+	}
+
+#define UART_IRQ_CONFIG_FUNC_INIT(n)					\
+	.irq_config_func = uart_irq_config_func_##n,
+
+#else
+#define UART_IRQ_CONFIG_FUNC(n)
+#define UART_IRQ_CONFIG_FUNC_INIT(n)
+#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
+
+#define UART_TXZP_CONFIG_PORT(n)								\
+	static struct uart_txzp_config uart_txzp_cfg_port_##n = {				\
+		.base = (volatile struct uart_txzp_regs *)DT_INST_REG_ADDR(n),	\
+		.clkid = DT_INST_CLOCKS_CELL(n, clkid),							\
+		.clk_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)),				\
+		PINCTRL_INIT(n)	\
+		UART_IRQ_CONFIG_FUNC_INIT(n)	\
+	};
+
+#define UART_TXZP_INIT(n)		\
+	PINCTRL_DEFINE(n)			\
+	UART_IRQ_CONFIG_FUNC(n)		\
+	UART_TXZP_CONFIG_PORT(n)	\
+								\
+	static struct uart_txzp_data uart_txzp_data_port_##n = {	\
+		.baud_rate = DT_INST_PROP(n, current_speed),	\
+	};							\
+								\
+	DEVICE_DT_INST_DEFINE(n, &uart_txzp_init,			\
+			NULL,					\
+			&uart_txzp_data_port_##n,			\
+			&uart_txzp_cfg_port_##n,			\
+			PRE_KERNEL_1,				\
+			CONFIG_SERIAL_INIT_PRIORITY,		\
+			&uart_txzp_driver_api);
+
+DT_INST_FOREACH_STATUS_OKAY(UART_TXZP_INIT)
diff --git a/dts/arm/toshiba/m4n/tmpm4n.dtsi b/dts/arm/toshiba/m4n/tmpm4n.dtsi
new file mode 100644
index 0000000000..cee0c714ca
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4n.dtsi
@@ -0,0 +1,37 @@
+/*
+ * Copyright (c) 2019 Linaro Limited
+ * Copyright (c) 2019 Centaur Analytics, Inc
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <arm/armv7-m.dtsi>
+#include <freq.h>
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-m4";
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+		};
+	};
+
+	soc {
+	};
+
+	dflash: serial-flash@30000000 {
+		compatible = "serial-flash";
+		reg = <0x30000000 DT_SIZE_K(32)>;
+	};
+};
+
+&nvic {
+	arm,num-irq-priority-bits = <4>;
+};
diff --git a/dts/arm/toshiba/m4n/tmpm4nr.dtsi b/dts/arm/toshiba/m4n/tmpm4nr.dtsi
new file mode 100644
index 0000000000..aff2906409
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nr.dtsi
@@ -0,0 +1,282 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <toshiba/m4n/tmpm4n.dtsi>
+#include <zephyr/dt-bindings/clock/txzp_cg.h>
+#include <zephyr/dt-bindings/gpio/gpio.h>
+#include <zephyr/dt-bindings/pinctrl/txzp-pinctrl.h>
+
+/ {
+	soc {
+		cg: clock-controller@40083000 {
+			compatible = "toshiba,txzp-cg";
+			#clock-cells = <1>;
+			reg = <0x40083000 0x70>;
+		};
+
+		pinctrl: pin-controller@400e0000 {
+			compatible = "toshiba,txzp-pinctrl";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			reg = <0x400e0000 0x1400>;
+			pa: gpio@400e0000 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0000 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PA>;
+			};
+
+			pb: gpio@400e0100 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0100 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PB>;
+			};
+
+			pc: gpio@400e0200 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0200 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PC>;
+			};
+
+			pd: gpio@400e0300 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0300 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PD>;
+			};
+
+			pe: gpio@400e0400 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0400 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PE>;
+			};
+
+			pf: gpio@400e0500 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0500 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PF>;
+			};
+
+			pg: gpio@400e0600 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0600 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PG>;
+			};
+
+			ph: gpio@400e0700 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0700 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PH>;
+			};
+
+			pj: gpio@400e0800 {
+				compatible = "toshiba,txzp-gpio";
+				reg = <0x400e0800 0x100>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PJ>;
+			};
+
+			pk: gpio@400e0900 {
+				compatible = "toshiba,txzp-gpio";
+				reg = <0x400e0900 0x100>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PK>;
+			};
+
+			pl: gpio@400e0a00 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PL>;
+				reg = <0x400e0a00 0x100>;
+			};
+
+			pm: gpio@400e0b00 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PM>;
+				reg = <0x400e0b00 0x100>;
+			};
+
+			pn: gpio@400e0c00 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PN>;
+				reg = <0x400e0c00 0x100>;
+			};
+
+			pp: gpio@400e0d00 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PP>;
+				reg = <0x400e0d00 0x100>;
+			};
+
+			pr: gpio@400e0e00 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PR>;
+				reg = <0x400e0e00 0x100>;
+			};
+
+			pt: gpio@400e0f00 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e0f00 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PT>;
+			};
+
+			pu: gpio@400e1000 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e1000 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PU>;
+			};
+
+			pv: gpio@400e1100 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e1100 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PV>;
+				/*clocks = ;*/
+			};
+
+			pw: gpio@400e1200 {
+				compatible = "toshiba,txzp-gpio";
+				reg = <0x400e1200 0x100>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PW>;
+			};
+
+			py: gpio@400e1300 {
+				compatible = "toshiba,txzp-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				reg = <0x400e1300 0x100>;
+				clocks = <&cg TXZP_CG_IPEN_M4N_PY>;
+			};
+		};
+
+		uart0: serial@400ce000 {
+			compatible = "toshiba,txzp-uart";
+			reg = <0x400ce000 0x400>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_UART0>;
+			interrupts = <89 0>, <90 0>, <91 0>;
+			interrupt-names = "rx", "tx", "err";
+			status = "disabled";
+		};
+		uart1: serial@400ce400 {
+			compatible = "toshiba,txzp-uart";
+			reg = <0x400ce400 0x400>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_UART1>;
+			interrupts = <92 0>, <93 0>, <94 0>;
+			interrupt-names = "rx", "tx", "err";
+			status = "disabled";
+		};
+		uart2: serial@400ce800 {
+			compatible = "toshiba,txzp-uart";
+			reg = <0x400ce800 0x400>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_UART2>;
+			interrupts = <95 0>, <96 0>, <97 0>;
+			interrupt-names = "rx", "tx", "err";
+			status = "disabled";
+		};
+		uart3: serial@400cec00 {
+			compatible = "toshiba,txzp-uart";
+			reg = <0x400cec00 0x400>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_UART3>;
+			interrupts = <98 0>, <99 0>, <100 0>;
+			interrupt-names = "rx", "tx", "err";
+			status = "disabled";
+		};
+		uart4: serial@400cf000 {
+			compatible = "toshiba,txzp-uart";
+			reg = <0x400cf000 0x400>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_UART4>;
+			interrupts = <101 0>, <102 0>, <103 0>;
+			interrupt-names = "rx", "tx", "err";
+			status = "disabled";
+		};
+		uart5: serial@400cf400 {
+			compatible = "toshiba,txzp-uart";
+			reg = <0x400cf400 0x400>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_UART5>;
+			interrupts = <104 0>, <105 0>, <106 0>;
+			interrupt-names = "rx", "tx", "err";
+			status = "disabled";
+		};
+
+		mac: ethernet@4000a000 {
+			compatible = "toshiba,txzp-ethernet";
+			reg = <0x4000A000 0x8000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&cg TXZP_CG_IPEN_M4N_ETHM>;
+			interrupts = <156 0>;
+			status = "disabled";
+		};
+	};
+};
+
+&pinctrl {
+  uart0_default: uart0_default {
+    group1 {
+      pinmux = <UT0TXDA_PE3>;
+      output-enable;
+    };
+    group2 {
+      pinmux = <UT0RXD_PE2>;
+      input-enable;
+    };
+  };
+  mac_default: mac_default {
+	group1 {
+	  pinmux = <EMARXDV_PG0>,
+		   <EMARXER_PG1>,
+		   <EMACRS_PG2>,
+		   <EMACOL_PG3>,
+		   <EMARXD2_PG4>,
+		   <EMARXD3_PG5>,
+		   <EMARXCLK_PL1>,
+		   <EMARXD0_PL2>,
+		   <EMARXD1_PL3>,
+		   <EMAMDC_PG7>,
+		   <EMAMDIO_PH0>,
+		   <EMATXEN_PK0>,
+		   <EMATXD3_PM0>,
+		   <EMATXD2_PM1>,
+		   <EMATXD1_PM2>,
+		   <EMATXD0_PM3>,
+		   <EMATXCLK_PT4>;
+	  input-enable;
+	  output-enable;
+	};
+  };
+};
diff --git a/dts/arm/toshiba/m4n/tmpm4nrf.dtsi b/dts/arm/toshiba/m4n/tmpm4nrf.dtsi
new file mode 100644
index 0000000000..a7dc185347
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nrf.dtsi
@@ -0,0 +1,22 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <toshiba/m4n/tmpm4n.dtsi>
+
+/ {
+	soc {
+	};
+
+	sram0: memory@20000000 {
+		compatible = "mmio-sram";
+		reg = <0x20000000 DT_SIZE_K(80)>;
+	};
+
+	flash0: serial-flash@0 {
+		compatible = "serial-flash";
+		reg = <0 DT_SIZE_K(2048)>;
+	};
+};
diff --git a/dts/arm/toshiba/m4n/tmpm4nrf10.dtsi b/dts/arm/toshiba/m4n/tmpm4nrf10.dtsi
new file mode 100644
index 0000000000..e5754334af
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nrf10.dtsi
@@ -0,0 +1,20 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <mem.h>
+#include <toshiba/m4n/tmpm4nr.dtsi>
+
+/ {
+	sram0: memory@20000000 {
+		compatible = "mmio-sram";
+		reg = <0x20000000 DT_SIZE_K(256)>;
+	};
+
+	code-flash: serial-flash@0 {
+		compatible = "serial-flash";
+		reg = <0 DT_SIZE_K(1024)>;
+	};
+};
diff --git a/dts/arm/toshiba/m4n/tmpm4nrf15.dtsi b/dts/arm/toshiba/m4n/tmpm4nrf15.dtsi
new file mode 100644
index 0000000000..63e5281c5d
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nrf15.dtsi
@@ -0,0 +1,20 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <mem.h>
+#include <toshiba/m4n/tmpm4nr.dtsi>
+
+/ {
+	sram0: memory@20000000 {
+		compatible = "mmio-sram";
+		reg = <0x20000000 DT_SIZE_K(256)>;
+	};
+
+	code-flash: serial-flash@0 {
+		compatible = "serial-flash";
+		reg = <0 DT_SIZE_K(1536)>;
+	};
+};
diff --git a/dts/arm/toshiba/m4n/tmpm4nrf20.dtsi b/dts/arm/toshiba/m4n/tmpm4nrf20.dtsi
new file mode 100644
index 0000000000..73078bfc40
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nrf20.dtsi
@@ -0,0 +1,20 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <mem.h>
+#include <toshiba/m4n/tmpm4nr.dtsi>
+
+/ {
+	sram0: memory@20000000 {
+		compatible = "mmio-sram";
+		reg = <0x20000000 DT_SIZE_K(256)>;
+	};
+
+	flash0: serial-flash@0 {
+		compatible = "serial-flash";
+		reg = <0 DT_SIZE_K(2048)>;
+	};
+};
diff --git a/dts/arm/toshiba/m4n/tmpm4nrfX.dtsi b/dts/arm/toshiba/m4n/tmpm4nrfX.dtsi
new file mode 100644
index 0000000000..c6546563a2
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nrfX.dtsi
@@ -0,0 +1,8 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <mem.h>
+#include <toshiba/m4n/tmpm4nrf.dtsi>
diff --git a/dts/arm/toshiba/m4n/tmpm4nrfd.dtsi b/dts/arm/toshiba/m4n/tmpm4nrfd.dtsi
new file mode 100644
index 0000000000..0821c08565
--- /dev/null
+++ b/dts/arm/toshiba/m4n/tmpm4nrfd.dtsi
@@ -0,0 +1,20 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <mem.h>
+#include <toshiba/m4n/tmpm4nr.dtsi>
+
+/ {
+	sram0: memory@20000000 {
+		compatible = "mmio-sram";
+		reg = <0x20000000 DT_SIZE_K(192)>;
+	};
+
+	code-flash: serial-flash@0 {
+		compatible = "serial-flash";
+		reg = <0 DT_SIZE_K(512)>;
+	};
+};
diff --git a/dts/bindings/clock/toshiba,txzp-cg.yaml b/dts/bindings/clock/toshiba,txzp-cg.yaml
new file mode 100644
index 0000000000..06bd18a82b
--- /dev/null
+++ b/dts/bindings/clock/toshiba,txzp-cg.yaml
@@ -0,0 +1,115 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+description: Toshiba Clock Generator / Module Standby and Software Reset
+
+compatible: "toshiba,txzp-cg"
+
+include: [clock-controller.yaml, base.yaml]
+
+properties:
+    reg:
+      required: true
+
+    clocksel:
+      type: int
+      required: true
+      description: |
+          Select external high speed oscillator or internal high speed oscillator
+      enum:
+        - 0
+        - 1
+
+    extfreq:
+      type: int
+      required: true
+      description: |
+          Select external high speed oscillator freq (MHz)
+      enum:
+        - 8
+        - 12
+        - 16
+        - 24
+
+    osc:
+      type: int
+      required: true
+      description: |
+          Select high speed oscillator for fosc
+      enum:
+        - 0
+        - 1
+
+    eosc:
+      type: int
+      required: true
+      description: |
+          Select external high speed oscillator
+      enum:
+        - 0
+        - 1
+        - 2
+
+    gear:
+      type: int
+      required: true
+      description: |
+          Gear selection for high speed system clock
+      enum:
+        - 0
+        - 1
+        - 2
+        - 3
+        - 4
+
+    mcksel:
+      type: int
+      required: true
+      description: |
+          Middle speed system clock and Middle speed prescaler
+      enum:
+        - 0
+        - 1
+        - 2
+
+    prck:
+      type: int
+      required: true
+      description: |
+          High speed prescaler
+      enum:
+        - 0
+        - 1
+        - 2
+        - 3
+        - 4
+        - 5
+        - 6
+        - 7
+        - 8
+        - 9
+
+    standby:
+      type: int
+      required: true
+      description: |
+          Standby mode
+      enum:
+        - 0
+        - 1
+        - 2
+
+    pll0:
+      type: int
+      required: true
+      description: |
+          Select fsys clock
+      enum:
+        - 0
+        - 1
+
+    "#clock-cells":
+      const: 1
+
+clock-cells:
+  - clkid
diff --git a/dts/bindings/ethernet/toshiba,txzp-ethernet.yaml b/dts/bindings/ethernet/toshiba,txzp-ethernet.yaml
new file mode 100644
index 0000000000..1eea8b1bea
--- /dev/null
+++ b/dts/bindings/ethernet/toshiba,txzp-ethernet.yaml
@@ -0,0 +1,21 @@
+# Copyright (c) 2020, Linaro Limited
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+description: TOSHIBA Ethernet
+
+compatible: "toshiba,txzp-ethernet"
+
+include: [ethernet.yaml, pinctrl-device.yaml]
+
+properties:
+    reg:
+      required: true
+    interrupts:
+      required: true
+    clocks:
+      required: true
+    pinctrl-0:
+      required: true
+    pinctrl-names:
+      required: true
diff --git a/dts/bindings/gpio/toshiba,txzp-gpio.yaml b/dts/bindings/gpio/toshiba,txzp-gpio.yaml
new file mode 100644
index 0000000000..0283488643
--- /dev/null
+++ b/dts/bindings/gpio/toshiba,txzp-gpio.yaml
@@ -0,0 +1,23 @@
+# Copyright (c) 2018, Linaro Limited
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+description: TXZ+ GPIO node
+
+compatible: "toshiba,txzp-gpio"
+
+include: [gpio-controller.yaml, base.yaml]
+
+properties:
+    reg:
+      required: true
+
+    clocks:
+      required: true
+
+    "#gpio-cells":
+      const: 2
+
+gpio-cells:
+  - pin
+  - flags
diff --git a/dts/bindings/pinctrl/toshiba,txzp-pinctrl.yaml b/dts/bindings/pinctrl/toshiba,txzp-pinctrl.yaml
new file mode 100644
index 0000000000..2cd4ad181f
--- /dev/null
+++ b/dts/bindings/pinctrl/toshiba,txzp-pinctrl.yaml
@@ -0,0 +1,98 @@
+# Copyright (c) 2020, Linaro Limited
+# Copyright (c) 2021-2022, Gerson Fernando Budke <nandojve@gmail.com>
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+description: |
+  Toshiba TXZ+ Pinctrl container node
+
+  The TXZ+ pin controller is a singleton node responsible for controlling
+  pin function selection and pin properties. For example, you can use this node
+  to route UT0TXDA to pin PE3 and enable the pull-up resistor on the pin.
+
+  The node has the 'pinctrl' node label set in your SoC's devicetree, so you can
+  modify it like this:
+
+    &pinctrl {
+            /* your modifications go here */
+    };
+
+  All device pin configurations should be placed in child nodes of the 'pinctrl'
+  node, as shown in this example:
+
+    /** You can put this in places like a <board>-pinctrl.dtsi file in
+      * your board directory, or a devicetree overlay in your application.
+      */
+
+    /** include pre-defined combinations for the SoC variant used by the board */
+    #include <dt-bindings/pinctrl/txzp-pinctrl.h>
+
+    &pinctrl {
+      /* configuration for the usart0 "default" state */
+      usart0_default: usart0_default {
+        /* group 1 */
+        group1 {
+          /* configure PE3 as UT0TXDA */
+          pinmux = <UT0TXDA_PE3>;
+        };
+        /* group 2 */
+        group2 {
+          /* configure PE2 as UT0RXD */
+          pinmux = <UT0RXD_PE2>;
+          /* PE2 has input enabled */
+          input-enable;
+        };
+      };
+    };
+
+  The 'usart0_default' child node encodes the pin configurations for a
+  particular state of a device; in this case, the default (that is, active)
+  state.
+
+  As shown, pin configurations are organized in groups within each child node.
+  Each group can specify a list of pin function selections in the 'pinmux'
+  property.
+
+  A group can also specify shared pin properties common to all the specified
+  pins, such as the 'bias-pull-up' property in group 2. Here is a list of
+  supported standard pin properties:
+
+  - bias-pull-up: Enable pull-up resistor.
+  - bias-pull-down: Enable pull-down resistor.
+  - drive-open-drain: Open-drain drive mode.
+  - input-enablen: Open-drain drive mode.
+
+  To link pin configurations with a device, use a pinctrl-N property for some
+  number N, like this example you could place in your board's DTS file:
+
+    #include "board-pinctrl.dtsi"
+
+    &usart0 {
+          pinctrl-0 = <&usart0_default>;
+          pinctrl-names = "default";
+    };
+
+compatible: "toshiba,txzp-pinctrl"
+
+include: base.yaml
+
+child-binding:
+  child-binding:
+    description: |
+      Definitions for a pinctrl state.
+    include:
+      - name: pincfg-node.yaml
+        property-allowlist:
+          - input-enable
+          - output-enable
+          - bias-pull-down
+          - bias-pull-up
+          - drive-open-drain
+    properties:
+      pinmux:
+        required: true
+        type: array
+        description: |
+          An array of pins sharing the same group properties. Each
+          element of the array is an integer constructed from the
+          pin number and the alternative function of the pin.
diff --git a/dts/bindings/serial/toshiba,txzp-uart.yaml b/dts/bindings/serial/toshiba,txzp-uart.yaml
new file mode 100644
index 0000000000..dfefd04f00
--- /dev/null
+++ b/dts/bindings/serial/toshiba,txzp-uart.yaml
@@ -0,0 +1,15 @@
+# Copyright (c) 2023, Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+description: Toshiba TXZ+ family UART
+
+compatible: "toshiba,txzp-uart"
+
+include: [uart-controller.yaml, pinctrl-device.yaml]
+
+properties:
+    reg:
+      required: true
+
+    clocks:
+      required: true
diff --git a/include/zephyr/dt-bindings/clock/txzp_cg.h b/include/zephyr/dt-bindings/clock/txzp_cg.h
new file mode 100644
index 0000000000..549489c498
--- /dev/null
+++ b/include/zephyr/dt-bindings/clock/txzp_cg.h
@@ -0,0 +1,54 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_TXZP_CG_H_
+#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_TXZP_CG_H_
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/* fsys */
+#define TXZP_CG_SYSMENC 0
+#define TXZP_CG_SYSMENA 1
+#define TXZP_CG_SYSMENB 2
+#define TXZP_CG_SYSENA  3
+#define TXZP_CG_FCEN    4
+
+#define TXZP_CG_CLKID(freg, offset) (((freg) << 8) | (offset))
+
+#define TXZP_CG_IPEN_M4N_UART0  TXZP_CG_CLKID(TXZP_CG_SYSMENA, 23)
+#define TXZP_CG_IPEN_M4N_UART1  TXZP_CG_CLKID(TXZP_CG_SYSMENA, 24)
+#define TXZP_CG_IPEN_M4N_UART2  TXZP_CG_CLKID(TXZP_CG_SYSMENA, 25)
+#define TXZP_CG_IPEN_M4N_UART3  TXZP_CG_CLKID(TXZP_CG_SYSMENA, 26)
+#define TXZP_CG_IPEN_M4N_UART4  TXZP_CG_CLKID(TXZP_CG_SYSMENA, 27)
+#define TXZP_CG_IPEN_M4N_UART5  TXZP_CG_CLKID(TXZP_CG_SYSMENA, 28)
+
+#define TXZP_CG_IPEN_M4N_PA TXZP_CG_CLKID(TXZP_CG_SYSMENB, 2)
+#define TXZP_CG_IPEN_M4N_PB TXZP_CG_CLKID(TXZP_CG_SYSMENB, 3)
+#define TXZP_CG_IPEN_M4N_PC TXZP_CG_CLKID(TXZP_CG_SYSMENB, 4)
+#define TXZP_CG_IPEN_M4N_PD TXZP_CG_CLKID(TXZP_CG_SYSMENB, 5)
+#define TXZP_CG_IPEN_M4N_PE TXZP_CG_CLKID(TXZP_CG_SYSMENB, 6)
+#define TXZP_CG_IPEN_M4N_PF TXZP_CG_CLKID(TXZP_CG_SYSMENB, 7)
+#define TXZP_CG_IPEN_M4N_PG TXZP_CG_CLKID(TXZP_CG_SYSMENB, 8)
+#define TXZP_CG_IPEN_M4N_PH TXZP_CG_CLKID(TXZP_CG_SYSMENB, 9)
+#define TXZP_CG_IPEN_M4N_PJ TXZP_CG_CLKID(TXZP_CG_SYSMENB, 10)
+#define TXZP_CG_IPEN_M4N_PK TXZP_CG_CLKID(TXZP_CG_SYSMENB, 11)
+#define TXZP_CG_IPEN_M4N_PL TXZP_CG_CLKID(TXZP_CG_SYSMENB, 12)
+#define TXZP_CG_IPEN_M4N_PM TXZP_CG_CLKID(TXZP_CG_SYSMENB, 13)
+#define TXZP_CG_IPEN_M4N_PN TXZP_CG_CLKID(TXZP_CG_SYSMENB, 14)
+#define TXZP_CG_IPEN_M4N_PP TXZP_CG_CLKID(TXZP_CG_SYSMENB, 15)
+#define TXZP_CG_IPEN_M4N_PR TXZP_CG_CLKID(TXZP_CG_SYSMENB, 16)
+#define TXZP_CG_IPEN_M4N_PT TXZP_CG_CLKID(TXZP_CG_SYSMENB, 17)
+#define TXZP_CG_IPEN_M4N_PU TXZP_CG_CLKID(TXZP_CG_SYSMENB, 18)
+#define TXZP_CG_IPEN_M4N_PV TXZP_CG_CLKID(TXZP_CG_SYSMENB, 19)
+#define TXZP_CG_IPEN_M4N_PW TXZP_CG_CLKID(TXZP_CG_SYSMENB, 20)
+#define TXZP_CG_IPEN_M4N_PY TXZP_CG_CLKID(TXZP_CG_SYSMENB, 21)
+#define TXZP_CG_IPEN_M4N_ETHM  TXZP_CG_CLKID(TXZP_CG_SYSMENC, 10)
+
+#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_TXZP_CG_H_ */
diff --git a/include/zephyr/dt-bindings/pinctrl/txzp-pinctrl.h b/include/zephyr/dt-bindings/pinctrl/txzp-pinctrl.h
new file mode 100644
index 0000000000..322acf7b12
--- /dev/null
+++ b/include/zephyr/dt-bindings/pinctrl/txzp-pinctrl.h
@@ -0,0 +1,76 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_PINCTRL_TXZP_PINCTRL_H_
+#define ZEPHYR_INCLUDE_DT_BINDINGS_PINCTRL_TXZP_PINCTRL_H_
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+#define TXZP_PORT_NUM_POS  8
+#define TXZP_PORT_NUM_MASK 0x1f
+
+#define TXZP_PIN_NUM_POS  0
+#define TXZP_PIN_NUM_MASK 0xf
+
+#define TXZP_FUNC_POS 16
+#define TXZP_FUNC_MASK 0xf
+
+#define TXZP_PINMUX_M4N_A2I(_n)	\
+		(_n - 'A' - ((_n) < 'I' ? 0: \
+					((_n) < 'O' ? 1: \
+					((_n) < 'Q' ? 2: \
+					((_n) < 'S' ? 3: \
+					((_n) < 'X' ? 4: 5))))))
+
+/**
+ * @param port Port name ('A' to 'Y')
+ * @param pin Port pin number (0 to 7)
+ * @param mux function number (1 to 8)
+ */
+#define TXZP_PINMUX(_port, _pin, _function)	\
+		((((TXZP_PINMUX_M4N_A2I(_port)) & TXZP_PORT_NUM_MASK) << TXZP_PORT_NUM_POS)|	\
+		(((_pin) & TXZP_PIN_NUM_MASK) << TXZP_PIN_NUM_POS)|			\
+		(((_function) & TXZP_FUNC_MASK) << TXZP_FUNC_POS))
+
+
+
+#define UT0RXD_PE2  TXZP_PINMUX('E',2,7)
+#define UT0RXD_PH4  TXZP_PINMUX('H',4,3)
+#define UT0RXD_PH5  TXZP_PINMUX('H',5,5)
+#define UT0TXDA_PE3 TXZP_PINMUX('E',3,7)
+#define UT0TXDA_PH5 TXZP_PINMUX('H',5,3)
+#define UT0TXDA_PH4 TXZP_PINMUX('H',4,5)
+#define UT0RTS_N_PE0 TXZP_PINMUX('E',0,7)
+#define UT0RTS_N_PH6 TXZP_PINMUX('H',6,3)
+#define UT0RTS_N_PH7 TXZP_PINMUX('H',7,5)
+#define UT0CTS_N_PE1 TXZP_PINMUX('E',1,7)
+#define UT0CTS_N_PH7 TXZP_PINMUX('H',7,3)
+#define UT0CTS_N_PH6 TXZP_PINMUX('H',6,5)
+
+#define EMARXDV_PG0  TXZP_PINMUX('G',0,8)
+#define EMARXER_PG1  TXZP_PINMUX('G',1,8)
+#define EMACRS_PG2   TXZP_PINMUX('G',2,8)
+#define EMACOL_PG3   TXZP_PINMUX('G',3,8)
+#define EMARXD2_PG4  TXZP_PINMUX('G',4,8)
+#define EMARXD3_PG5  TXZP_PINMUX('G',5,8)
+#define EMARXCLK_PL1 TXZP_PINMUX('L',1,8)
+#define EMARXD0_PL2  TXZP_PINMUX('L',2,8)
+#define EMARXD1_PL3  TXZP_PINMUX('L',3,8)
+#define EMAMDC_PG7   TXZP_PINMUX('G',7,8)
+#define EMAMDIO_PH0  TXZP_PINMUX('H',0,8)
+#define EMATXEN_PK0  TXZP_PINMUX('K',0,8)
+#define EMATXD3_PM0  TXZP_PINMUX('M',0,8)
+#define EMATXD2_PM1  TXZP_PINMUX('M',1,8)
+#define EMATXD1_PM2  TXZP_PINMUX('M',2,8)
+#define EMATXD0_PM3  TXZP_PINMUX('M',3,8)
+#define EMATXCLK_PT4 TXZP_PINMUX('T',4,8)
+
+
+#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_PINCTRL_TXZP_PINCTRL_H_ */
diff --git a/samples/net/gptp/CMakeLists.txt b/samples/net/gptp/CMakeLists.txt
index 8e4559f82d..772dfb0ec8 100644
--- a/samples/net/gptp/CMakeLists.txt
+++ b/samples/net/gptp/CMakeLists.txt
@@ -6,3 +6,5 @@ find_package(Zephyr REQUIRED HINTS $ENV{ZEPHYR_BASE})
 project(gptp)
 
 target_sources(app PRIVATE src/main.c src/gptp.c)
+target_include_directories(app PRIVATE ${ZEPHYR_BASE}/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tpm4nx/drivers/inc)
+target_include_directories(app PRIVATE ${ZEPHYR_BASE}/drivers/ethernet)
diff --git a/samples/net/gptp/Kconfig b/samples/net/gptp/Kconfig
index fd5f1c8b32..fb01cb5faa 100644
--- a/samples/net/gptp/Kconfig
+++ b/samples/net/gptp/Kconfig
@@ -58,7 +58,18 @@ config NET_SAMPLE_RUN_DURATION
 	help
 	  A value of zero means that the sample application is run forever.
 
-endif
+config TESTING_METHOD_PPS
+	bool "Test Clock Accuracy using PPS method on DSO"
+	default n
+	help
+	  Test Clock Accuracy using PPS method.
 
+config TESTING_METHOD_INTERRUPT
+	bool "Test Clock Accuracy using Interrupt method"
+	default n
+	help
+	  Test Clock Accuracy using Interrupt method
+
+endif
 
 source "Kconfig.zephyr"
diff --git a/samples/net/gptp/prj.conf b/samples/net/gptp/prj.conf
index ddccab21fe..c48c7232d5 100644
--- a/samples/net/gptp/prj.conf
+++ b/samples/net/gptp/prj.conf
@@ -1,6 +1,6 @@
 CONFIG_NETWORKING=y
-CONFIG_NET_LOG=y
-CONFIG_LOG=y
+CONFIG_NET_LOG=n
+CONFIG_LOG=n
 CONFIG_NET_IPV6=y
 CONFIG_NET_IPV4=y
 CONFIG_NET_DHCPV4=n
@@ -27,7 +27,7 @@ CONFIG_NET_SHELL=y
 # Ethernet is needed for gPTP
 CONFIG_NET_L2_ETHERNET=y
 
-CONFIG_NET_CONFIG_NEED_IPV6=y
+CONFIG_NET_CONFIG_NEED_IPV6=n
 CONFIG_NET_CONFIG_NEED_IPV4=y
 CONFIG_NET_CONFIG_SETTINGS=y
 
@@ -53,4 +53,28 @@ CONFIG_NET_TC_RX_COUNT=4
 # Enable priority support in net_context
 CONFIG_NET_CONTEXT_PRIORITY=y
 
-CONFIG_LOG_MODE_DEFERRED=y
+CONFIG_LOG_MODE_DEFERRED=n
+
+# Enable gPTP macros
+CONFIG_PTP_CLOCK_TXZP=y
+CONFIG_NET_PKT_TIMESTAMP=y
+CONFIG_PTP_CLOCK=y
+CONFIG_NET_L2_PTP=y
+CONFIG_NET_GPTP_LOG_LEVEL_DBG=n
+CONFIG_NET_PROMISCUOUS_MODE=y
+CONFIG_NET_GPTP_NUM_PORTS=1
+CONFIG_NET_GPTP_NEIGHBOR_PROP_DELAY_THR=100000
+CONFIG_NET_GPTP_USE_DEFAULT_CLOCK_UPDATE=y
+CONFIG_NET_GPTP_INIT_LOG_PDELAY_REQ_ITV=0
+CONFIG_NET_GPTP_SYNC_RECEIPT_TIMEOUT=3
+CONFIG_NET_GPTP_BMCA_PRIORITY1=248
+CONFIG_NET_GPTP_BMCA_PRIORITY2=248	
+
+# Enable optimization levels
+#CONFIG_SPEED_OPTIMIZATIONS=y
+#CONFIG_SIZE_OPTIMIZATIONS=y
+#CONFIG_NO_OPTIMIZATIONS=y
+
+# Test Macros for Clock Accuracy
+#CONFIG_TESTING_METHOD_PPS=y
+#CONFIG_TESTING_METHOD_INTERRUPT=y
\ No newline at end of file
diff --git a/samples/net/gptp/src/main.c b/samples/net/gptp/src/main.c
index 659208654d..4d8841696e 100644
--- a/samples/net/gptp/src/main.c
+++ b/samples/net/gptp/src/main.c
@@ -16,9 +16,41 @@ LOG_MODULE_REGISTER(net_gptp_sample, LOG_LEVEL_DBG);
 #include <zephyr/net/ethernet.h>
 #include <zephyr/net/gptp.h>
 
+#include <zephyr/net/net_pkt.h>
+#include <zephyr/drivers/ptp_clock.h>
+#include <zephyr/net/ethernet_mgmt.h>
+#include <zephyr/random/rand32.h>
+
+#include <zephyr/sys_clock.h>
+#include <zephyr/drivers/gpio.h>
+#include <stdio.h>
+#include <zephyr/net/ptp_time.h>
+
+#include "txz_ethm.h"
+#include "eth_txzp_priv.h"
+
+#define SLEEP_TIME_MS   500
+#define PERIOD		1000
+#define DURATION	3000
+#define ITERATION_SET_TO_TEST 20 //total number of prints observed in tera-term window per iteration
+
 extern void init_testing(void);
+void read_time_rising();
+void print_main_isr();
+void MAIN_IRQHandler();
+
+ethm_t *heth_test;
+ethm_t *heth;
 
+struct net_ptp_time tm;
 static struct gptp_phase_dis_cb phase_dis;
+struct net_ptp_time *current_time;
+
+int test_var = 0;
+uint32_t target_time = 10;
+int i = 0;
+int ret;
+uint32_t buffer_to_test[600][2];
 
 #if defined(CONFIG_NET_GPTP_VLAN)
 /* User data for the interface callback */
@@ -156,9 +188,83 @@ static int init_app(void)
 	return 0;
 }
 
-void main(void)
+void read_time_rising(){
+	buffer_to_test[test_var][0]=heth_test->p_instance->SYSTEM_TIME_SECONDS;
+	buffer_to_test[test_var][1]=heth_test->p_instance->SYSTEM_TIME_NANOSECONDS;
+	test_var++; 
+}
+
+void gpio_irq_enable(){
+    // Clear and Enable gpio_irq object
+    NVIC_ClearPendingIRQ(INT13_IRQn);
+    NVIC_EnableIRQ(INT13_IRQn);
+}
+
+void print_main_isr(){
+	MAIN_IRQHandler();
+}
+
+void MAIN_IRQHandler(){
+	read_time_rising();
+	NVIC_ClearPendingIRQ(INT13_IRQn);
+	//clear bit of IMC27 here
+	(TSB_IA->IMC27) |= 0xC0;
+}
+
+#if defined CONFIG_TESTING_METHOD_PPS
+void pps_generate(uint32_t seconds, uint32_t nanoseconds){
+	const struct device *dev = DEVICE_DT_GET(DT_NODELABEL(mac));
+	struct eth_txzp_dev_data *dev_data = dev->data;
+	heth = &dev_data->heth;
+
+    heth->p_instance->PPS_CONTROL = 0x50;
+    heth->p_instance->TARGET_TIME_SECONDS = seconds;
+    heth->p_instance->TARGET_TIME_NANOSECONDS = nanoseconds;
+	heth->p_instance->PPS0_WIDTH = 0xefffff;
+	heth->p_instance->PPS0_INTERVAL = 0xffffff;
+	heth->p_instance->PPS_CONTROL |= 0x1;
+}
+#endif 
+int main(void)
 {
 	init_app();
-
 	init_testing();
+
+	const struct device *dev = DEVICE_DT_GET(DT_NODELABEL(mac));
+	struct eth_txzp_dev_data *dev_data = dev->data;
+	heth = &dev_data->heth;
+	heth_test = &dev_data->heth;
+
+#if defined(CONFIG_TESTING_METHOD_INTERRUPT)
+	static const struct gpio_dt_spec sw0_gpio = GPIO_DT_SPEC_GET(DT_ALIAS(sw0), gpios);
+	//enable interrupt input for sw0 GPIO pin
+	gpio_pin_configure_dt(&sw0_gpio, GPIO_INPUT);
+	NVIC_ClearPendingIRQ(INT13_IRQn);
+	gpio_irq_enable();
+	IRQ_CONNECT(INT13_IRQn, 0, print_main_isr, NULL, 0);	
+	(TSB_IA->IMC27) |= 9;
+#endif
+
+	while (true) {
+#if defined(CONFIG_TESTING_METHOD_INTERRUPT)
+		if(test_var>=ITERATION_SET_TO_TEST){
+			for(i=0;i<ITERATION_SET_TO_TEST;i++){
+				printf("%u.%09u\n",buffer_to_test[i][0],buffer_to_test[i][1]);
+			}
+			test_var=0;
+		}
+#endif /* TESTING_METHOD_INTERRUPT */
+				
+#if defined(CONFIG_TESTING_METHOD_PPS)
+		current_time->second = heth->p_instance->SYSTEM_TIME_SECONDS;
+		if ((heth->p_instance->SYSTEM_TIME_SECONDS == target_time)){
+			target_time += 1;
+			pps_generate(target_time,0);
+		}
+#endif /* TESTING_METHOD_PPS */
+
+	k_sleep(K_MSEC(500));
+	}
+
+	return 0;
 }
diff --git a/soc/arm/toshiba_txzp/CMakeLists.txt b/soc/arm/toshiba_txzp/CMakeLists.txt
new file mode 100644
index 0000000000..226f3bd626
--- /dev/null
+++ b/soc/arm/toshiba_txzp/CMakeLists.txt
@@ -0,0 +1,3 @@
+# SPDX-License-Identifier: Apache-2.0
+
+add_subdirectory(${SOC_SERIES})
diff --git a/soc/arm/toshiba_txzp/Kconfig b/soc/arm/toshiba_txzp/Kconfig
new file mode 100644
index 0000000000..e7780eb79b
--- /dev/null
+++ b/soc/arm/toshiba_txzp/Kconfig
@@ -0,0 +1,17 @@
+# Toshiba TXZ+ SoC line
+
+# Copyright (c) 2023 Toshiba Electoronic Devices & Storage
+# SPDX-License-Identifier: Apache-2.0
+
+config SOC_FAMILY_TXZP
+	bool
+
+if SOC_FAMILY_TXZP
+
+config SOC_FAMILY
+	string
+	default "toshiba_txzp"
+
+source "soc/arm/toshiba_txzp/*/Kconfig.soc"
+
+endif # SOC_FAMILY_TXZP
diff --git a/soc/arm/toshiba_txzp/Kconfig.defconfig b/soc/arm/toshiba_txzp/Kconfig.defconfig
new file mode 100644
index 0000000000..91290f09a2
--- /dev/null
+++ b/soc/arm/toshiba_txzp/Kconfig.defconfig
@@ -0,0 +1,4 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+source "soc/arm/toshiba_txzp/*/Kconfig.defconfig.series"
diff --git a/soc/arm/toshiba_txzp/Kconfig.soc b/soc/arm/toshiba_txzp/Kconfig.soc
new file mode 100644
index 0000000000..6c329482a5
--- /dev/null
+++ b/soc/arm/toshiba_txzp/Kconfig.soc
@@ -0,0 +1,6 @@
+# Toshiba TXZ+ SoC line
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+source "soc/arm/toshiba_txzp/*/Kconfig.series"
diff --git a/soc/arm/toshiba_txzp/tmpm4n/CMakeLists.txt b/soc/arm/toshiba_txzp/tmpm4n/CMakeLists.txt
new file mode 100644
index 0000000000..a5f2f83c24
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/CMakeLists.txt
@@ -0,0 +1,8 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+zephyr_include_directories(${ZEPHYR_BASE}/drivers)
+add_subdirectory(hal_toshiba)
+zephyr_sources(
+  soc.c
+)
diff --git a/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.series b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.series
new file mode 100644
index 0000000000..610eb062be
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.series
@@ -0,0 +1,22 @@
+# Toshiba TMPM4N
+
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+if SOC_SERIES_TMPM4N
+
+source "soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4n*"
+
+config SOC_SERIES
+	default "tmpm4n"
+
+config SYS_CLOCK_HW_CYCLES_PER_SEC
+	default 192000000
+
+config NUM_IRQS
+	default 175
+
+config PINCTRL
+	default y
+
+endif # SOC_SERIES_TMPM4N
diff --git a/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nn b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nn
new file mode 100644
index 0000000000..acc5cc5070
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nn
@@ -0,0 +1,9 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+if SOC_TMPM4NN
+
+config SOC
+	default "tmpm4nn"
+
+endif # SOC_TMPM4NN
diff --git a/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nq b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nq
new file mode 100644
index 0000000000..0b879dbf60
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nq
@@ -0,0 +1,9 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+if SOC_TMPM4NQ
+
+config SOC
+	default "tmpm4nq"
+
+endif # SOC_TMPM4NQ
diff --git a/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nr b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nr
new file mode 100644
index 0000000000..c03aebea8a
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.defconfig.tmpm4nr
@@ -0,0 +1,9 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+if SOC_TMPM4NR
+
+config SOC
+	default "tmpm4nr"
+
+endif # SOC_TMPM4NR
diff --git a/soc/arm/toshiba_txzp/tmpm4n/Kconfig.series b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.series
new file mode 100644
index 0000000000..8e0992ca56
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.series
@@ -0,0 +1,11 @@
+# Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+# SPDX-License-Identifier: Apache-2.0
+
+config SOC_SERIES_TMPM4N
+	bool "Toshiba TMPM4N series MCU"
+	select ARM
+	select SOC_FAMILY_TXZP
+	select CPU_HAS_FPU
+	select PLATFORM_SPECIFIC_INIT
+	help
+	  Enable support for Toshiba TMPM4N series
diff --git a/soc/arm/toshiba_txzp/tmpm4n/Kconfig.soc b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.soc
new file mode 100644
index 0000000000..ddab13e491
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/Kconfig.soc
@@ -0,0 +1,20 @@
+# Copyright (c) 2023 Toshiba Electoronic Device and Storage
+# SPDX-License-Identifier: Apache-2.0
+
+choice
+	prompt "Toshiba TMPM4N SoC Selection"
+	depends on SOC_SERIES_TMPM4N
+
+config SOC_TMPM4NR
+	bool "TMPM4NR"
+	select CPU_CORTEX_M4
+
+config SOC_TMPM4NQ
+	bool "TMPM4NQ"
+	select CPU_CORTEX_M4
+
+config SOC_TMPM4NN
+	bool "TMPM4NN"
+	select CPU_CORTEX_M4
+
+endchoice
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/CMakeLists.txt b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/CMakeLists.txt
new file mode 100644
index 0000000000..95f4e23d70
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/CMakeLists.txt
@@ -0,0 +1,7 @@
+# Makefile - TOSHIBA driver
+#
+# Copyright (c) 2023 Toshiba Electoronic Devices & Storage
+#
+# SPDX-License-Identifier: Apache-2.0
+
+add_subdirectory_ifdef(CONFIG_SOC_FAMILY_TXZP txzp)
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/README.md b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/README.md
new file mode 100644
index 0000000000..19c870efc1
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/README.md
@@ -0,0 +1,92 @@
+# hal_toshiba
+
+
+
+## Getting started
+
+To make it easy for you to get started with GitLab, here's a list of recommended next steps.
+
+Already a pro? Just edit this README.md and make it your own. Want to make it easy? [Use the template at the bottom](#editing-this-readme)!
+
+## Add your files
+
+- [ ] [Create](https://docs.gitlab.com/ee/user/project/repository/web_editor.html#create-a-file) or [upload](https://docs.gitlab.com/ee/user/project/repository/web_editor.html#upload-a-file) files
+- [ ] [Add files using the command line](https://docs.gitlab.com/ee/gitlab-basics/add-file.html#add-a-file-using-the-command-line) or push an existing Git repository with the following command:
+
+```
+cd existing_repo
+git remote add origin https://tccloud2.toshiba.co.jp/tdsc_ssk/gitlab/mcu/os/hal_toshiba.git
+git branch -M main
+git push -uf origin main
+```
+
+## Integrate with your tools
+
+- [ ] [Set up project integrations](https://tccloud2.toshiba.co.jp/tdsc_ssk/gitlab/mcu/os/hal_toshiba/-/settings/integrations)
+
+## Collaborate with your team
+
+- [ ] [Invite team members and collaborators](https://docs.gitlab.com/ee/user/project/members/)
+- [ ] [Create a new merge request](https://docs.gitlab.com/ee/user/project/merge_requests/creating_merge_requests.html)
+- [ ] [Automatically close issues from merge requests](https://docs.gitlab.com/ee/user/project/issues/managing_issues.html#closing-issues-automatically)
+- [ ] [Enable merge request approvals](https://docs.gitlab.com/ee/user/project/merge_requests/approvals/)
+- [ ] [Automatically merge when pipeline succeeds](https://docs.gitlab.com/ee/user/project/merge_requests/merge_when_pipeline_succeeds.html)
+
+## Test and Deploy
+
+Use the built-in continuous integration in GitLab.
+
+- [ ] [Get started with GitLab CI/CD](https://docs.gitlab.com/ee/ci/quick_start/index.html)
+- [ ] [Analyze your code for known vulnerabilities with Static Application Security Testing(SAST)](https://docs.gitlab.com/ee/user/application_security/sast/)
+- [ ] [Deploy to Kubernetes, Amazon EC2, or Amazon ECS using Auto Deploy](https://docs.gitlab.com/ee/topics/autodevops/requirements.html)
+- [ ] [Use pull-based deployments for improved Kubernetes management](https://docs.gitlab.com/ee/user/clusters/agent/)
+- [ ] [Set up protected environments](https://docs.gitlab.com/ee/ci/environments/protected_environments.html)
+
+***
+
+# Editing this README
+
+When you're ready to make this README your own, just edit this file and use the handy template below (or feel free to structure it however you want - this is just a starting point!). Thank you to [makeareadme.com](https://www.makeareadme.com/) for this template.
+
+## Suggestions for a good README
+Every project is different, so consider which of these sections apply to yours. The sections used in the template are suggestions for most open source projects. Also keep in mind that while a README can be too long and detailed, too long is better than too short. If you think your README is too long, consider utilizing another form of documentation rather than cutting out information.
+
+## Name
+Choose a self-explaining name for your project.
+
+## Description
+Let people know what your project can do specifically. Provide context and add a link to any reference visitors might be unfamiliar with. A list of Features or a Background subsection can also be added here. If there are alternatives to your project, this is a good place to list differentiating factors.
+
+## Badges
+On some READMEs, you may see small images that convey metadata, such as whether or not all the tests are passing for the project. You can use Shields to add some to your README. Many services also have instructions for adding a badge.
+
+## Visuals
+Depending on what you are making, it can be a good idea to include screenshots or even a video (you'll frequently see GIFs rather than actual videos). Tools like ttygif can help, but check out Asciinema for a more sophisticated method.
+
+## Installation
+Within a particular ecosystem, there may be a common way of installing things, such as using Yarn, NuGet, or Homebrew. However, consider the possibility that whoever is reading your README is a novice and would like more guidance. Listing specific steps helps remove ambiguity and gets people to using your project as quickly as possible. If it only runs in a specific context like a particular programming language version or operating system or has dependencies that have to be installed manually, also add a Requirements subsection.
+
+## Usage
+Use examples liberally, and show the expected output if you can. It's helpful to have inline the smallest example of usage that you can demonstrate, while providing links to more sophisticated examples if they are too long to reasonably include in the README.
+
+## Support
+Tell people where they can go to for help. It can be any combination of an issue tracker, a chat room, an email address, etc.
+
+## Roadmap
+If you have ideas for releases in the future, it is a good idea to list them in the README.
+
+## Contributing
+State if you are open to contributions and what your requirements are for accepting them.
+
+For people who want to make changes to your project, it's helpful to have some documentation on how to get started. Perhaps there is a script that they should run or some environment variables that they need to set. Make these steps explicit. These instructions could also be useful to your future self.
+
+You can also document commands to lint the code or run tests. These steps help to ensure high code quality and reduce the likelihood that the changes inadvertently break something. Having instructions for running tests is especially helpful if it requires external setup, such as starting a Selenium server for testing in a browser.
+
+## Authors and acknowledgment
+Show your appreciation to those who have contributed to the project.
+
+## License
+For open source projects, say how it is licensed.
+
+## Project status
+If you have run out of energy or time for your project, put a note at the top of the README saying that development has slowed down or stopped completely. Someone may choose to fork your project or volunteer to step in as a maintainer or owner, allowing your project to keep going. You can also make an explicit request for maintainers.
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/CMakeLists.txt b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/CMakeLists.txt
new file mode 100644
index 0000000000..c1f5b6e51d
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/CMakeLists.txt
@@ -0,0 +1,27 @@
+# Makefile - TOSHIBA driver
+#
+# Copyright (c) 2023 Toshiba Electoronic Devices & Storage
+#
+# SPDX-License-Identifier: Apache-2.0
+
+zephyr_library()
+
+if(CONFIG_CPU_CORTEX_M4)
+  zephyr_compile_definitions( -DCORE_CM4 )
+endif()
+
+set(txz_socs
+  tmpm4n
+  )
+
+foreach(txz_soc ${txz_socs})
+  string(TOUPPER ${txz_soc} soc_to_upper)
+  message("SOCS=" ${txz_socs})
+  if(CONFIG_SOC_SERIES_${soc_to_upper})
+    zephyr_include_directories(
+      ${txz_soc}x/soc
+      ${txz_soc}x/drivers/inc
+      )
+    add_subdirectory(${txz_soc}x)
+  endif()
+endforeach()
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/CMakeLists.txt b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/CMakeLists.txt
new file mode 100644
index 0000000000..98b35424b3
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/CMakeLists.txt
@@ -0,0 +1,13 @@
+# Makefile - TOSHIBA TXZ+ driver for TMPM4Nx
+#
+# Copyright (c) 2023 Toshiba Electoronic Devices & Storage
+#
+# SPDX-License-Identifier: Apache-2.0
+
+string(TOUPPER ${CONFIG_SOC} soc_to_upper)
+zephyr_compile_definitions_ifdef(CONFIG_SOC_${soc_to_upper} -D${soc_to_upper})
+
+zephyr_library_sources(
+  drivers/src/txz_gpio.c
+  drivers/src/txz_ethm.c
+  )
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_driver_def.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_driver_def.h
new file mode 100644
index 0000000000..1f5029ee71
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_driver_def.h
@@ -0,0 +1,101 @@
+/**
+ *******************************************************************************
+ * @file    txz_driver_def.h
+ * @brief   All common macro and definition for TXZ peripheral drivers
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __TXZ_DRIVER_DEF_H
+#define __TXZ_DRIVER_DEF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/** @addtogroup Periph_Driver Peripheral Driver
+  * @{
+  */
+
+/** @defgroup TXZ_DRIVER_DEF TXZ DRIVER DEF
+  * @brief All common macro and definition for TXZ peripheral drivers
+  * @{
+  */
+
+/** @defgroup Device_Header_Included Device Header Included
+  * @brief Include the Device header file of a Target.
+  * @{
+  */
+#if (defined(TMPM4NR) || defined(TMPM4NQ) || defined(TMPM4NN))
+  #include "TMPM4Nx.h"  /*!< TMPM4Nx Group Header file. */
+#else
+  #error "target device is non-select."
+#endif
+/**
+ *  @}
+ */ /* End of group Device_Header */
+
+
+/** @defgroup TXZ_Exported_typedef TXZ Exported typedef
+  * @{
+  */
+typedef enum {
+    TXZ_SUCCESS = 0U,
+    TXZ_ERROR = 1U
+} TXZ_Result;
+
+typedef enum {
+    TXZ_BUSY = 0U,
+    TXZ_DONE = 1U
+} TXZ_WorkState;
+
+typedef enum {
+    TXZ_DISABLE = 0U,
+    TXZ_ENABLE = 1U
+} TXZ_FunctionalState;
+/**
+ *  @}
+ */ /* End of group TXZ_Exported_typedef */
+
+/** @defgroup TXZ_Exported_macro TXZ Exported macro
+  * @{
+  */
+#define IS_TXZ_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
+
+#define IS_POINTER_NOT_NULL(param) ((void*)(param)!=(void*)0)
+
+/**
+  * @brief To report the name of the source file and source line number where the
+  *        assert_param error has occurred, "__DEBUG__" must be defined. And detailed
+  *        definition of assert_failed() is needed to be implemented, which can be
+  *        done, for example, in the main.c file.
+  */
+#ifdef __DEBUG__
+void assert_failed(char *file, int32_t line);
+#define assert_param(expr) ((expr) ? (void)0 : assert_failed((char *)__FILE__, __LINE__))
+#else
+#define assert_param(expr)
+#endif /* __DEBUG__ */
+/**
+ *  @}
+ */ /* End of group TXZ_Exported_macro */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+/**
+ *  @}
+ */ /* End of group TXZ_DRIVER_DEF */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __TXZ_DRIVER_DEF_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_ethm.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_ethm.h
new file mode 100644
index 0000000000..16b448262c
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_ethm.h
@@ -0,0 +1,662 @@
+/**
+ *******************************************************************************
+ * @file    txz_ethm.h
+ * @brief   This file provides API functions for A-ETHM.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION 2021
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef __ETHM_H
+#define __ETHM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include "txz_driver_def.h"
+#include "txz_gpio.h"
+#include "txz_t32a.h"
+/**
+ *  @addtogroup Example
+ *  @{
+ */
+
+/**
+ *  @addtogroup ETHM
+ *  @{
+ */
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup ETHM_Exported_macro
+ *  @{
+ */
+
+/**
+ *  @}
+ */ /* End of group ETHM_Exported_macro */
+
+
+/*------------------------------------------------------------------------------*/
+/*  Configuration                                                               */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup ETHM_Exported_define
+ *  @{
+ */
+
+/** @defgroup MAC Control Register 0
+  * @{
+  */
+#define MAC0_PHY_INTF_SEL_MII       (0x00000000U)     /*!< MII Interface */
+#define MAC0_PHY_INTF_SEL_RMII      (0x00000004U)     /*!< RMII Interface */
+#define MAC_CTRL0_CLK_LM            (0x00000010)    /*!< Enable TMAC loopback */
+/**
+  * @}
+  */
+
+/** @defgroup MAC Control Register 1
+  * @{
+  */
+#define MAC_CTRL1_RMIICLKEN         (0x00000004U)       /*!<  MAC CTRL1 RMII CLK */
+#define MAC_CTRL1_RXCLKEN           (0x00000002U)        /*!<  MAC CTRL1 RX CLK */
+#define MAC_CTRL1_TXCLKEN           (0x00000001U)        /*!<  MAC CTRL1 TX CLK */
+/**
+  * @}
+  */
+
+/** @defgroup MAC Control Register 2
+  * @{
+  */
+#define MAC_CTRL2_SRST              (0x01U)        /*!<  MAC CTRL2 ETHM RST */
+/**
+  * @}
+  */
+
+/** @defgroup MAC Configuration Register
+  * @{
+  */
+#define MAC_CONF_SA_ALL_FRAMES              (0x30000000U)              /*!<  sets the SA field for all frames sent  to MAC address */
+#define MAC_CONF_LOOPBACK_MODE_ENABLE       (0x00001000U)
+#define MAC_CONF_LOOPBACK_MODE_DISABLE      (0x00000000U)
+#define MAC_CONF_HALF_DUPLEX_MODE           (0x00000000U)
+#define MAC_CONF_FULL_DUPLEX_MODE           (0x00000800U)
+#define MAC_CONF_TRANSFER_SPEED_10M         (0x00000000U)
+#define MAC_CONF_TRANSFER_SPEED_100M        (0x00004000U)
+/**
+  * @}
+  */
+
+/** @defgroup MAC Frame Filter Register
+  * @{
+  */
+#define MAC_FRAME_FLTR_RECEIVE_ALL_FRAMES_ENABLE            (0x80000000U)
+#define MAC_FRAME_FLTR_RECEIVE_ALL_FRAMES_DISABLE           (0x00000000U)
+#define MAC_FRAME_FLTR_SA_FILTER_DISABLE                    (0x00000000U)
+#define MAC_FRAME_FLTR_PASS_CONTROL_FRAMES                  (0x00000040U)  /*!<  */
+#define MAC_FRAME_FLTR_PASS_ALL_BROADCAST_FRAMES_ENABLE     (0x00000000U)
+#define MAC_FRAME_FLTR_PASS_ALL_BROADCAST_FRAMES_DISABLE    (0x00000020U)
+#define MAC_FRAME_FLTR_DESTINATION_ADDR_FILTER_NORMAL       (0x00000000U)
+#define MAC_FRAME_FLTR_DESTINATION_ADDR_FILTER_REVERSE      (0x00000008U)
+#define MAC_FRAME_FLTR_PROMISCUOUS_MODE_ENABLE              (0x00000001U)
+#define MAC_FRAME_FLTR_PROMISCUOUS_MODE_DISABLE             (0x00000000U)
+#define MAC_FRAME_FLTR_HASH_MULTICAST_FRAMES_FILTERING      (0x00000000U)
+#define MAC_FRAME_FLTR_HASH_UNICAST_FRAMES_FILTERING        (0x00000000U)
+#define MAC_FRAME_FLTR_ALL_MULTICAST_FRAMES_FILTERING       (0x00000010U)
+/**
+  * @}
+  */
+
+
+/** @defgroup MII address register
+  * @{
+  */
+#define MII_ADRR_PHYADR(x)  (((x) << 11) & 0x0000f800) /*!< Write physical layer address bits */
+#define MII_ADRR_PHYREG(x)  (((x) << 6) & 0x000007C0) /*!< Write physical layer register address */
+#define MII_ADRR_CR_Div42   (0x00000000U)    /*!< CSR clock range */
+#define MII_ADRR_WRITE      (0x00000002U) /*!< MII write */
+#define MII_ADRR_READ       (0x00000000U) /*!< MII read */
+#define MII_ADR_GB          (0x00000001U)   /*!< MII Busy */
+//#define MII_ADR_GW_READ       (0xFFFFFFFDU)   /*!< MII Read Mask */
+
+/**
+  * @}
+  */
+
+/** @defgroup Status Register
+  * @{
+  */
+#define DMA_STATUS_TI       (0x00000001U)       /*!< Transmit Interrupt */
+#define DMA_STATUS_TPS      (0x00000002U)       /*!< Transmit is Active or stopped */
+#define DMA_STATUS_TU       (0x00000004U)       /*!< Disable Transmit buffer */
+#define DMA_STATUS_TJT      (0x00000008U)       /*!< Send Jabber Timeout */
+#define DMA_STATUS_OVF      (0x00000010U)       /*!< Indicates Receive Overflow*/
+#define DMA_STATUS_UNF      (0x00000020U)       /*!< indicates Transmit underflow */
+#define DMA_STATUS_RI       (0x00000040U)       /*!< Receive interrupt*/
+#define DMA_STATUS_RU       (0x00000080U)       /*!< Receive buffer not available*/
+#define DMA_STATUS_RPS      (0x00000100U)       /*!< Receive stopped */
+#define DMA_STATUS_RWT      (0x00000200U)       /*!< Receive Watchdog Timeout */
+#define DMA_STATUS_ETI      (0x00000400U)       /*!< early-send interrupt */
+#define DMA_STATUS_FBI      (0x00002000U)       /*!< Fatal Bus Error Interrupt */
+#define DMA_STATUS_ERI      (0x00004000U)       /*!< early receive interrupt */
+#define DMA_STATUS_AIS      (0x00008000U)       /*!< Unusual Interrupt generated */
+#define DMA_STATUS_NIS      (0x00010000U)       /*!< Normal interrupt generated */
+#define DMA_STATUS_RS       (0x000E0000U)       /*!< Receive Processing State*/
+#define DMA_STATUS_TS       (0x00700000U)       /*!< Send processing state*/
+#define DMA_STATUS_EB       (0x03800000U)       /*!< Indicates Error occured*/
+#define DMA_STATUS_GMI      (0x08000000U)       /*!< Indicates MMC interrupt generation*/
+#define DMA_STATUS_GPI      (0x10000000U)       /*!< Indicates PMT interrupt generation*/
+#define DMA_STATUS_TTI      (0x20000000U)       /*!< Timestamp trigger interrupt*/
+/**
+  * @}
+  */
+
+/** @defgroup Outbound Poll Request Register
+  * @{
+  */
+#define TX_POLLDEMAND_TPD      (0x01U)        /*!<  Transmit Poll Demand TPD */
+/**
+  * @}
+  */
+
+/** @defgroup Receive Poll Request Register
+  * @{
+  */
+#define RX_POLLDEMAND_RPD      (0x01U)        /*!<  Receive  Poll Demand RPD */
+/**
+  * @}
+  */
+
+/** @defgroup Receive Poll Request Register
+  * @{
+  */
+#define DMA_STATUS_RI_CLEAR     (0x00000040U)       /*!< clear Receive interrupt */
+#define DMA_STATUS_TI_CLEAR     (0x00000001U)       /*!<clear Transmit Interrupt */
+#define DMA_STATUS_NIS_CLEAR    (0x00010000U)   /*!< clear Normal interrupt */
+#define DMA_STATUS_ETI_CLEAR    (0x00000400U)       /*!<  */
+/**
+  * @}
+  */
+
+/** @defgroup Operational Mode Register
+  * @{
+  */
+
+#define OPEMODE_DISCARD_TCPIP_CHECKSUM_ERR_FRAME_ENABLE     (0x00000000U)   /*!< Enable Discarding TCP/IP Checksum Error Frame  */
+#define OPEMODE_DISCARD_TCPIP_CHECKSUM_ERR_FRAME_DISABLE    (0x04000000U)   /*!< Disable Discarding TCP/IP Checksum Error Frame */
+/**
+  * @}
+  */
+
+/** @defgroup Receive Save and Transfer
+  * @{
+  */
+#define OPEMODE_RECEIVE_SAVE_TRANSFER_ENABLE                (0x02000000U)   /*!<  */
+#define OPEMODE_RECEIVE_SAVE_TRANSFER_DISABLE               (0x00000000U)   /*!<  */
+/**
+  * @}
+  */
+
+/** @defgroup Transmit Store and Forward
+  * @{
+  */
+#define OPEMODE_TRANSMIT_STORE_FORWARD_ENABLE               (0x00200000U)   /*!<  */
+#define OPEMODE_TRANSMIT_STORE_FORWARD_DISABLE              (0x00000000U)   /*!<  */
+/**
+  * @}
+  */
+
+/** @defgroup Transmit Threshold Control
+  * @{
+  */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_64BYTES          (0x00000000U)   /*!< threshold level of the Tx FIFO is 64 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_128BYTES         (0x00004000U)   /*!< threshold level of the Tx FIFO is 128 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_192BYTES         (0x00008000U)   /*!< threshold level of the Tx FIFO is 192 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_256BYTES         (0x0000C000U)   /*!< threshold level of the Tx FIFO is 256 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_40BYTES          (0x00010000U)   /*!< threshold level of the Tx FIFO is 40 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_32BYTES          (0x00014000U)   /*!< threshold level of the Tx FIFO is 32 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_24BYTES          (0x00018000U)   /*!< threshold level of the Tx FIFO is 24 Bytes */
+#define OPEMODE_TRANSMIT_THRESHOLD_CONTROL_16BYTES          (0x0001C000U)   /*!< threshold level of the Tx FIFO is 16 Bytes */
+/**
+  * @}
+  */
+
+/** @defgroup Transmit Start or Stop
+  * @{
+  */
+#define OPEMODE_TX_INTERRUPT_ENABLE                         (0x00002000U)   /*!<  Opemode ST */
+/**
+  * @}
+  */
+
+/** @defgroup Transfer Error Frame
+  */
+#define OPEMODE_TRANSFER_ERROR_FRAME_ENABLE                 (0x00000080U) /*!< Enable */
+#define OPEMODE_TRANSFER_ERROR_FRAME_DISABLE                (0x00000000U) /*!< Disable */
+/**
+  * @}
+  */
+
+/** @defgroup Transfer Undersized Good Frames
+  */
+#define OPEMODE_TRANSFER_UNDER_SIZE_GOOD_FRAMES_ENABLE      (0x00000040U)   /*!< Enable */
+#define OPEMODE_TRANSFER_UNDER_SIZE_GOOD_FRAMES_DISABLE     (0x00000000U)   /*!< Disable */
+/**
+  * @}
+  */
+
+/** @defgroup Jumbo Frame Discard
+  */
+#define OPEMODE_JUMBO_FRAME_DISCARD_ENABLE                  (0x00000020U)   /*!< Enable */
+#define OPEMODE_JUMBO_FRAME_DISCARD_DISABLE                 (0x00000020U)   /*!< Disable */
+/**
+  * @}
+  */
+
+/** @defgroup Receive Threshold Control
+  */
+#define OPEMODE_RECEIVE_THRESHOLD_CONTROL_64BYTES           (0x00000000U)   /*!< the threshold level of the Rx FIFO is 64 Bytes */
+#define OPEMODE_RECEIVE_THRESHOLD_CONTROL_32BYTES           (0x00000008U)   /*!< the threshold level of the Rx FIFO is 32 Bytes */
+#define OPEMODE_RECEIVE_THRESHOLD_CONTROL_96BYTES           (0x00000010U)   /*!< the threshold level of the Rx FIFO is 96 Bytes */
+#define OPEMODE_RECEIVE_THRESHOLD_CONTROL_128BYTES          (0x00000018U)   /*!< the threshold level of the Rx FIFO is 128 Bytes */
+
+/**
+  * @}
+  */
+
+/** @defgroup Start or stop receiving
+  */
+#define OPEMODE_RX_INTERRUPT_ENABLE                         (0x00000002U)  /*!<  Opemode SR */
+/**
+  * @}
+  */
+
+
+/** @defgroup Bus mode register
+  * @{
+  */
+/** @defgroup Receive DMA Burst Length
+  */
+#define BUSMODE_RPBL_1BEAT          (0x00020000U) /*!<  maximum transmission beats for one Rx DMA transaction is 1 */
+#define BUSMODE_RPBL_2BEAT          (0x00040000U) /*!<  maximum transmission beats for one Rx DMA transaction is 2 */
+#define BUSMODE_RPBL_4BEAT          (0x00080000U) /*!<  maximum transmission beats for one Rx DMA transaction is 4 */
+#define BUSMODE_RPBL_8BEAT          (0x00100000U) /*!<  maximum transmission beats for one Rx DMA transaction is 8 */
+#define BUSMODE_RPBL_16BEAT         (0x00200000U) /*!<  maximum transmission beats for one Rx DMA transaction is 16 */
+#define BUSMODE_RPBL_32BEAT         (0x00400000U) /*!<  maximum transmission beats for one Rx DMA transaction is 32 */
+/**
+  * @}
+  */
+
+/** @defgroup Isolated PBL
+  */
+#define BUSMODE_ISOLATED_PBL_ENABLE (0x00800000U)
+/**
+  * @}
+  */
+
+/** @defgroup Tx DMA Burst Length
+  */
+#define BUSMODE_PBL_1BEAT           (0x00000100U) /*!<  maximum transmission beats for one Tx DMA transaction is 1 */
+#define BUSMODE_PBL_2BEAT           (0x00000200U) /*!<  maximum transmission beats for one Tx DMA transaction is 2 */
+#define BUSMODE_PBL_4BEAT           (0x00000400U) /*!<  maximum transmission beats for one Tx DMA transaction is 4 */
+#define BUSMODE_PBL_8BEAT           (0x00000800U) /*!<  maximum transmission beats for one Tx DMA transaction is 8 */
+#define BUSMODE_PBL_16BEAT          (0x00001000U) /*!<  maximum transmission beats for one Tx DMA transaction is 16 */
+#define BUSMODE_PBL_32BEAT          (0x00002000U) /*!<  maximum transmission beats for one Tx DMA transaction is 32 */
+/**
+  * @}
+  */
+
+/** @defgroup Descriptor size
+  */
+#define BUSMODE_DESCRIPTOR_SIZE_16BYTES  (0x00000000U) /*!< 16 Bytes */
+#define BUSMODE_DESCRIPTOR_SIZE_32BYTES  (0x00000080U) /*!< 32 Bytes */
+/**
+  * @}
+  */
+
+/** @defgroup Inter-descriptor skip length
+  */
+#define BUSMODE_INTER_DESCRIPTOR_SKIP_LEN   (0x00000000U)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup Outbound Descriptor Word 0 (TDES0)
+  * @{
+  */
+#define TX_DMA_DESC0_OWN    (0x80000000U)  /*!< OWN bit: descriptor is owned by TDMA  */
+#define TX_DMA_DESC0_IC     (0x40000000U)  /*!< IC bit: raise transmit interrupt after the current frame has been sent  */
+#define TX_DMA_DESC0_FS     (0x10000000U)  /*!< First Segment */
+#define TX_DMA_DESC0_LS     (0x20000000U)  /*!< Last Segment */
+#define TX_DMA_DESC0_TCH    (0x00100000U)  /*!< Second Address Chained  */
+#define TX_DMA_DESC0_TTSE    (0x02000000U)  /*!< Outbound Timestamp Permission */
+#define TX_DMA_DESC0_TTSS    (0x00020000U)  /*!< Outbound Timestamp Status */
+/**
+  * @}
+  */
+
+/** @defgroup Outbound Descriptor Word 1 (TDES1)
+  * @{
+  */
+#define TX_DMA_DES1_SAIC    (0xA0000000U) /*!< Contains or inserts the source address */
+#define TX_DMA_DES1_TBS2    (0x1FFF0000U)  /*!< Transmit Buffer2 Size */
+#define TX_DMA_DES1_TBS1    (0x00001FFFU)  /*!< Transmit Buffer1 Size */
+/**
+  * @}
+  */
+
+/** @defgroup Receive Descriptor Field 0 (RDES0)
+  * @{
+  */
+#define RX_DMA_DESC0_OWN     (0x80000000U)  /*!< OWN bit: descriptor is owned by TDMA  */
+#define RX_DMA_DESC0_FL      (0x3FFF0000U)  /*!< Receive descriptor frame length  */
+#define RX_DMA_DESC0_LS      (0x00000100U)  /*!< Last descriptor of the frame  */
+#define RX_DMA_DESC0_FS      (0x00000200U)  /*!< First descriptor of the frame  */
+#define RX_DMA_DESC0_TTSS    (0x00000080U)  /*!< Timestamp Available */
+/**
+  * @}
+  */
+
+/** @defgroup Receive Descriptor Field 1 (RDES1)
+  * @{
+  */
+#define RX_DMA_DESC1_RCH     (0x00004000U)  /*!< Second Address Chained */
+/**
+  * @}
+  */
+
+/** @defgroup Ethernet Physical Layer Transceiver address
+  * @{
+  */
+#define TMPM4NR_PHY_ADDR        0
+/**
+  * @}
+  */
+
+/** @defgroup Ethernet Physical Layer Transceiver register Address offset
+  * @{
+  */
+#define TMPM4NR_PHY_BCR         0x00  /*!< Basic Control Register */
+#define TMPM4NR_PHY_BSR         0x01  /*!< Basic Status Register */
+#define TMPM4NR_PHY_PHYID1      0x02  /*!< PHY Identifier 1 Register */
+#define TMPM4NR_PHY_PHYID2      0x03  /*!< PHY Identifier 2 Register */
+#define TMPM4NR_PHY_ANAR        0x04  /*!< Auto Negotiation Advertisement Register */
+#define TMPM4NR_PHY_ANLPAR      0x05  /*!< Auto Negotiation Link Partner Ability Register */
+#define TMPM4NR_PHY_ANER        0x06  /*!< Auto Negotiation Expansion Register */
+#define TMPM4NR_PHY_ANNPTR      0x07  /*!< Auto Negotiation Next Page TX Register */
+#define TMPM4NR_PHY_ANNPRR      0x08  /*!< Auto Negotiation Next Page RX Register */
+#define TMPM4NR_PHY_MMDCR       0x0D  /*!< MMD Access Control Register */
+#define TMPM4NR_PHY_MMDAR       0x0E  /*!< MMD Access Address/Data Register */
+#define TMPM4NR_PHY_EDPD        0x10  /*!< EDPD NLP/Crossover Time/EEE Configuration Register */
+#define TMPM4NR_PHY_MCSR        0x11  /*!< Mode Control/Status Register */
+#define TMPM4NR_PHY_SMR         0x12  /*!< Special Modes Register */
+#define TMPM4NR_PHY_SECR        0x1A  /*!< Symbol Error Counter Register */
+#define TMPM4NR_PHY_SCIR        0x1B  /*!< Special Control/Status Indications Register */
+#define TMPM4NR_PHY_ISFR        0x1D  /*!< Interrupt Source Flag Register */
+#define TMPM4NR_PHY_IMR         0x1E  /*!< Interrupt Mask Register */
+#define TMPM4NR_PHY_SCSR        0x1F  /*!< PHY Special Control/Status Register */
+/**
+  * @}
+  */
+
+/** @defgroup Basic Control register
+  * @{
+  */
+#define TMPM4NR_PHY_RESET           (0x8000U)  /*!< Soft Reset */
+#define TMPM4NR_PHY_LOOPBACK        (0x4000U)  /*!< Enable Loopback mode */
+#define TMPM4NR_PHY_BCR_SPEED_100   (0x2000U)  /*!<  100 Mbps */
+#define TMPM4NR_PHY_BCR_SPEED_10    (0x0000U)  /*!<  10 Mbps */
+#define TMPM4NR_PHY_BCR_AUTONEG     (0x1000U)  /*!< Enable */
+#define TMPM4NR_PHY_BCR_POWDN       (0x0800U)  /*!< Power Down */
+#define TMPM4NR_PHY_BCR_ISO         (0x0400U)  /*!< Isolate */
+#define TMPM4NR_PHY_BCR_REANEG      (0x0200U)  /*!< Restart Auto-Negotiate */
+#define TMPM4NR_PHY_BCR_DUPLEX      (0x0100U)  /*!< Full duplex */
+#define TMPM4NR_PHY_BCR_COLT        (0x0080U)  /*!< Enable COL test */
+/**
+  * @}
+  */
+
+/** @defgroup Basic Status Register
+  * @{
+  */
+#define TMPM4NR_PHY_BSR_100FDX      (0x4000U) /*!< TX with full duplex */
+#define TMPM4NR_PHY_BSR_100HDX      (0x2000U) /*!< TX with half duplex */
+#define TMPM4NR_PHY_BSR_10FDX       (0x1000U) /*!< 10 Mbps with full duplex */
+#define TMPM4NR_PHY_BSR_10HDX       (0x0800U) /*!< 10 Mbps with half duplex */
+#define TMPM4NR_PHY_BSR_ANC         (0x0020U) /*!< Auto-negotiate process completed */
+#define TMPM4NR_PHY_BSR_LINK        (0x0004U) /*!< Link Status */
+/**
+  * @}
+  */
+
+/** @defgroup MAC address
+  */
+#define MAC_ADDR_0  0xd4
+#define MAC_ADDR_1  0x94
+#define MAC_ADDR_2  0xa1
+#define MAC_ADDR_3  0x7a
+#define MAC_ADDR_4  0x15
+#define MAC_ADDR_5  0xa2
+/**
+  * @}
+  */
+
+/** @defgroup Transmit and receive descriptors count
+  */
+#define ETHM_TX_DESCRIPTOR_NUM    4U
+#define ETHM_LAST_TX_DESCRIPTOR (ETHM_TX_DESCRIPTOR_NUM - 1)
+#define ETHM_RX_DESCRIPTOR_NUM    4U
+#define ETHM_LAST_RX_DESCRIPTOR (ETHM_RX_DESCRIPTOR_NUM - 1)
+/**
+  * @}
+  */
+
+/** @defgroup Transmit and receive maximum transmit buffer
+  */
+#define ETHM_TX_BUF_SIZE         1524U
+#define ETHM_RX_BUF_SIZE         1524U
+/**
+  * @}
+  */
+
+/**
+ *	@defgroup NULL_Pointer NULL Pointer
+ *	@brief	  NULL Pointer.
+ *	@{
+ */
+#define ETHM_NULL        ((void *)0)                     /*!< NULL Pointer. */
+/**
+ *	@}
+ */ /* End of group NULL_Pointer */
+
+/**
+ *  @defgroup ETHM_CRC size CRC size in bytes
+ *  @brief    Number of CRC bytes.
+ *  @{
+ */
+#define CRC_SIZE            4U /*!< Number of CRC bytes added at the end of the transmitted frame */
+
+/**
+ *  @}
+ */ /* End of group ETHM_CRC */
+
+#define RX_FRAME_LEN_SHIFT  16U /*!< Frame len shift */
+
+#define PHY_IO_TIMEOUT      1000 /*!<  PHY time out */
+
+#define TIMEOUT_INCR 		2    /*!<  Time out increment */
+
+#define PHY_TIME_DELAY      20  /*!<  PHY time out to read MII register */
+
+#define PHY_RESET_TIMEOUT_DELAY     100  /*!< delay for Phy reset  */
+
+#define SWR_RESET			1  	/*!<   EMAC Software reset */
+
+#define SWR_DELAY    		10  /*!<   Software reset time wait delay */
+
+#define SWR_TIMEOUT    		20  /*!<   Software reset time out */
+
+
+#define TIMER_CLK               (3000000)   /*!< Timer clock 3MHz  */
+#define TIMEOUT_1SEC            (TIMER_CLK) /*!< Time out for 1 sec */
+#define TIMEOUT_1MSEC           (TIMER_CLK/1000) /*!< Time out for 1 milli sec */
+#define TIMEOUT_1USEC           (TIMER_CLK/1000000) /*!< Time out for 1 micro sec */
+
+/**
+ *  @}
+ */ /* End of group ETHM_Exported_define */
+
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/*!
+    @defgroup ETHM_Exported_typedef ETHM Exported Typedef
+    @{
+ */
+
+
+/**
+  * @brief  Ethernet DMA Configuration Structure definition
+  */
+
+typedef struct {
+    uint32_t        DT;     /*!< Disable Discarding TCP/IP Checksum Error Frame. */
+    uint32_t        RSF;    /*!< Receive save and transfer. */
+    uint32_t        TSF;    /*!< Transmit Store and Forward. */
+    uint32_t        TTC;    /*!< Transmit Threshold Control of Transmit FIFO. */
+    uint32_t        FEF;    /*!< Transfer Error Frame. */
+    uint32_t        FUF;    /*!< Receive FIFO discards all frames that are shorter than 64 bytes */
+    uint32_t        DGF;    /*!< Discard Jumbo Frames. */
+    uint32_t        RTC;    /*!< Receive Threshold Control of Receive FIFO. */
+    uint32_t        RPBL;   /*!< Indicates the maximum transmission beats for one Rx DMA transaction.*/
+    uint32_t        USP;    /*!< Use with isolated PBL values. */
+    uint32_t        PBL;    /*!< Indicates the mmaximum transmission beats for one Tx DMA transaction. */
+    uint32_t        ATDS;   /*!< Indicates Descripttor size. */
+    uint32_t        DSL;    /*!< Inter-descriptor skip length    */
+
+} TSB_ETHM_DMA_Config_TypeDef;
+
+
+
+/**
+ * @brief  Ethernet MAC Configuration Structure definition
+ */
+
+typedef struct {
+    uint32_t  SARC;   /*!< Insertion or replacement control of Source Address  */
+    uint32_t  LM;     /*!< MII operates in Loopback mode or not.*/
+    uint32_t  RA;     /*!< Receive All .*/
+    uint32_t  SAF;    /*!< Source Address Filter enabled or not.*/
+    uint32_t  PCF;    /*!< Controls the transfer of all control frames, including unicast and multicast pass frames. */
+    uint32_t  DBF;    /*!< Broadcast Frame receive is disabled or not. */
+    uint32_t  DAIF;   /*!< Destination Address normal Filter or reverse filter. */
+    uint32_t  PR;     /*!< Promiscuous Mode enabled or not. */
+    uint32_t  HMC;    /*!< Hash Multicast Frames filtering.*/
+    uint32_t  HUC;    /*!< Hash Unicast Frames filtering. */
+    uint32_t  HTH;    /*!< Hash Table Top Register.*/
+    uint32_t  HTL;    /*!< Hash Table Lower Register. */
+	uint32_t  PM;	  /*!< All Multicast Paths. */
+
+} TSB_ETHM_MAC_Config_TypeDef;
+
+/**
+  * @brief  Ethernet Descriptors data Structure definition
+  */
+
+typedef struct {
+    __IO uint32_t   des0;             /*!< Status */
+
+    uint32_t   des1;  /*!< Control and Buffer1, Buffer2 lengths */
+
+    uint32_t   des2_Buffer_1_Addr;            /*!< Buffer1 address pointer */
+
+    uint32_t   des3_Next_Desc_Addr;   /*!< Buffer2 or next descriptor address pointer */
+
+    uint32_t   Reserved1;         /*!< Reserved */
+
+    uint32_t   Reserved2;             /*!< Reserved */
+
+    uint32_t   Time_Stamp_Low;        /*!< Time Stamp Low value for transmit and receive */
+
+    uint32_t   Time_Stamp_High;       /*!< Time Stamp High value for transmit and receive */
+
+} TSB_ETHM_DMADesc_TypeDef;
+
+/**
+ * @brief  Ethernet EMAC Handle Structure definition
+ */
+
+typedef struct {
+    TSB_EM_TypeDef *p_instance;   /*!< Register base address  */
+    TSB_ETHM_DMADesc_TypeDef    *p_rx_desc; /*!< Receive Descriptors  */
+    TSB_ETHM_DMADesc_TypeDef    *p_tx_desc; /*!< Transmit Descriptors  */
+	void (* rxcallback)(TXZ_Result result);				/*!< Receive complete Callback	 */
+	void (* txcallback)(TXZ_Result result);				/*!< Transmit complete Callback	 */
+
+} ethm_t;
+
+/**
+ * @brief  Pointer to an ETHM callback function
+ */
+typedef  void (*pETHM_CallbackTypeDef)(TXZ_Result result);
+
+/**
+ *  @}
+ */ /* End of group ADC_Exported_typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Functions                                                                   */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup ETHM_Exported_functions ETHM Exported Functions
+ *  @{
+ */
+TXZ_Result ethm_init(ethm_t *p_obj);
+TXZ_Result ethm_phy_read(TSB_EM_TypeDef *p_ethm, uint8_t phy_addr, uint8_t reg_addr, uint16_t *p_data);
+TXZ_Result ethm_transmit(ethm_t *p_obj, uint8_t *p_txbuf, uint32_t frame_len);
+TXZ_Result ethm_receive(ethm_t *p_obj, uint8_t *p_rxbuf, uint32_t *p_rxlen);
+TXZ_Result ethm_register_tx_callback(ethm_t *p_obj,pETHM_CallbackTypeDef pCallback);
+TXZ_Result ethm_register_rx_callback(ethm_t *p_obj,pETHM_CallbackTypeDef pCallback);
+uint32_t ethm_read_register(void *addr);
+void ethm_write_register(uint32_t d, void *addr);
+TXZ_Result ethm_set_mac_address(ethm_t *p_obj,uint8_t *macaddr);
+void INTEMA_IRQHandler(void);
+
+
+/**
+ *  @}
+ */ /* End of group ETHM_Exported_functions */
+
+/**
+ *  @}
+ */ /* End of group ETHM */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+#endif /* __ETHM_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio.h
new file mode 100644
index 0000000000..47553288db
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio.h
@@ -0,0 +1,192 @@
+/**
+ *******************************************************************************
+ * @file    txz_gpio.h
+ * @brief   This file provides all the functions prototypes for GPIO driver.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef __GPIO_H
+#define __GPIO_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+/** @defgroup Device_Included Device Included
+  * @{
+  */
+#if defined(TMPM4NR)
+   #include "txz_gpio_M4NR.h"
+#elif defined(TMPM4NQ)
+   #include "txz_gpio_M4NQ.h"
+#elif defined(TMPM4NN)
+   #include "txz_gpio_M4NN.h"
+#else
+   #error "target device is non-select."
+#endif
+
+/**
+  * @}
+  */ /* End of group Device_Included */
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Exported_define GPIO Exported Define
+ *  @{
+ */
+#define CHECK_MASK(mode, mask) ((1 << ((mode)/4)) & (mask))
+#define WRITE_PORT(mode, addr, val, mask) \
+    do { \
+        if(CHECK_MASK(mode, mask)) *((uint32_t*)(addr) + (mode)/4) = (val); \
+    }while(0)
+#define READ_PORT(mode, addr, val, mask) \
+    do { \
+        if(CHECK_MASK(mode, mask)) (*(val)) = (*((uint32_t*)(addr) + (mode)/4)); \
+    }while(0)
+
+/**
+ *  @defgroup GPIO_Result  Result
+ *  @brief    GPIO Result Macro Definition.
+ *  @{
+ */
+#define GPIO_RESULT_SUCCESS     (0)          /*!< Success       */
+#define GPIO_RESULT_FAILURE     (-1)         /*!< Failure       */
+#define GPIO_READ_FAILURE       (0xFFFFFFFF) /*!< Failure       */
+/**
+ *  @}
+ */ /* End of group GPIO_Result */
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_define */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Typedef GPIO Exported Typedef
+  * @{
+  */
+
+/**
+ *  @enum gpio_pinstate_t
+ *  @brief    Pin State Reset/Set Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PIN_RESET = 0,  /*!< 0: Clear       */
+  GPIO_PIN_SET,        /*!< 1: Set         */
+}gpio_pinstate_t;
+
+/**
+ *  @enum gpio_pininout_t
+ *  @brief    Pin Input/Output Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PIN_INPUT = 0,  /*!< 0: Input       */
+  GPIO_PIN_OUTPUT,     /*!< 1: Output       */
+  GPIO_PIN_INOUT,      /*!< 2: Input/Output */
+  GPIO_PIN_NOTINOUT,   /*!< 3: Not Input/Output */
+}gpio_pininout_t;
+
+/**
+ *  @enum gpio_mode_t
+ *  @brief    Port Mode Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_Mode_DATA = 0x0,  /*!< 0x0: PxDATA       */
+  GPIO_Mode_CR  = 0x4,   /*!< 0x4: PxCR         */
+  GPIO_Mode_FR1 = 0x8,   /*!< 0x8: PxFR1        */
+  GPIO_Mode_FR2 = 0xC,   /*!< 0xC: PxFR2        */
+  GPIO_Mode_FR3 = 0x10,  /*!< 0x10: PxFR3        */
+  GPIO_Mode_FR4 = 0x14,  /*!< 0x14: PxFR4        */
+  GPIO_Mode_FR5 = 0x18,  /*!< 0x18: PxFR5        */
+  GPIO_Mode_FR6 = 0x1C,  /*!< 0x1C: PxFR6        */
+  GPIO_Mode_FR7 = 0x20,  /*!< 0x20: PxFR7        */
+  GPIO_Mode_FR8 = 0x24,  /*!< 0x24: PxFR8        */
+  GPIO_Mode_OD  = 0x28,  /*!< 0x28: PxOD         */
+  GPIO_Mode_PUP = 0x2C,  /*!< 0x2C: PxPUP        */
+  GPIO_Mode_PDN = 0x30,  /*!< 0x30: PxPDN        */
+  GPIO_Mode_IE  = 0x38   /*!< 0x38: PxIE         */
+}gpio_mode_t;
+
+/**
+ *  @enum gpio_mode_num
+ *  @brief    Port Mode Enumerated Num(bit num).
+ */
+typedef enum
+{
+  GPIO_ModeNum_DATA = 0,  /*!< 0: PxDATA       */
+  GPIO_ModeNum_CR,        /*!< 1: PxCR         */
+  GPIO_ModeNum_FR1,       /*!< 2: PxFR1        */
+  GPIO_ModeNum_FR2,       /*!< 3: PxFR2        */
+  GPIO_ModeNum_FR3,       /*!< 4: PxFR3        */
+  GPIO_ModeNum_FR4,       /*!< 5: PxFR4        */
+  GPIO_ModeNum_FR5,       /*!< 6: PxFR5        */
+  GPIO_ModeNum_FR6,       /*!< 7: PxFR6        */
+  GPIO_ModeNum_FR7,       /*!< 8: PxFR7        */
+  GPIO_ModeNum_FR8,       /*!< 9: PxFR8        */
+  GPIO_ModeNum_OD,        /*!< 10: PxOD        */
+  GPIO_ModeNum_PUP,       /*!< 11: PxPUP       */
+  GPIO_ModeNum_PDN,       /*!< 12: PxPDN       */
+  GPIO_ModeNum_IE,        /*!< 13: PxIE        */
+  GPIO_ModeNum_Max,       /*!< 14: Max         */
+}gpio_mode_num;
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup GPIO_Exported_Typedef GPIO Exported Typedef
+ *  @{
+ */
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+/*------------------------------------------------------------------------------*/
+/*  Functions                                                                   */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Exported_functions GPIO Exported Functions
+ *  @{
+ */
+TXZ_Result gpio_init(gpio_t *p_obj, uint32_t group);
+TXZ_Result gpio_deinit(gpio_t *p_obj, uint32_t group);
+TXZ_Result gpio_write_mode(gpio_t *p_obj, uint32_t group, uint32_t mode, uint32_t val);
+TXZ_Result gpio_read_mode(gpio_t *p_obj, uint32_t group, uint32_t mode, uint32_t *val);
+TXZ_Result gpio_func(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, uint32_t func, gpio_pininout_t inout);
+TXZ_Result gpio_SetPullUp(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, gpio_pinstate_t val);
+TXZ_Result gpio_SetPullDown(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, gpio_pinstate_t val);
+TXZ_Result gpio_SetOpenDrain(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, gpio_pinstate_t val);
+TXZ_Result gpio_write_bit(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode, uint32_t val);
+TXZ_Result gpio_read_bit(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode, gpio_pinstate_t *pinstate);
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_functions */
+
+/**
+ *  @}
+ */ /* End of group GPIO */
+
+#ifdef __cplusplus
+}
+#endif
+#endif /* __GPIO_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NN.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NN.h
new file mode 100644
index 0000000000..45121a0de5
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NN.h
@@ -0,0 +1,1968 @@
+/**
+ *******************************************************************************
+ * @file    txz_gpio_M4NN.h
+ * @brief   This file provides all the functions prototypes for GPIO driver.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef __GPIO_M4NN_H
+#define __GPIO_M4NN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include "txz_driver_def.h"
+
+/**
+ *  @addtogroup Periph_Driver
+ *  @{
+ */
+
+/**
+ *  @defgroup GPIO GPIO
+ *  @brief    GPIO Driver.
+ *  @{
+ */
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Exported_define GPIO Exported Define
+ *  @{
+ */
+/*PinExist define*/
+/* PortA */
+#define GPIO_PORT_A_0   (0x3DDF)
+#define GPIO_PORT_A_1   (0x3D57)
+#define GPIO_PORT_A_2   (0x3F17)
+#define GPIO_PORT_A_3   (0x3DDF)
+#define GPIO_PORT_A_4   (0x3DDF)
+#define GPIO_PORT_A_5   (0x3DD7)
+#define GPIO_PORT_A_6   (0x3F97)
+#define GPIO_PORT_A_7   (0x0000)
+/* PortB */
+#define GPIO_PORT_B_0   (0x3CFF)
+#define GPIO_PORT_B_1   (0x3CDF)
+#define GPIO_PORT_B_2   (0x3CD7)
+#define GPIO_PORT_B_3   (0x3C97)
+#define GPIO_PORT_B_4   (0x0000)
+#define GPIO_PORT_B_5   (0x0000)
+#define GPIO_PORT_B_6   (0x0000)
+#define GPIO_PORT_B_7   (0x0000)
+/* PortC */
+#define GPIO_PORT_C_0   (0x0000)
+#define GPIO_PORT_C_1   (0x0000)
+#define GPIO_PORT_C_2   (0x0000)
+#define GPIO_PORT_C_3   (0x0000)
+#define GPIO_PORT_C_4   (0x0000)
+#define GPIO_PORT_C_5   (0x0000)
+#define GPIO_PORT_C_6   (0x0000)
+#define GPIO_PORT_C_7   (0x0000)
+/* PortD */
+#define GPIO_PORT_D_0   (0x3DFF)
+#define GPIO_PORT_D_1   (0x3D7F)
+#define GPIO_PORT_D_2   (0x3F77)
+#define GPIO_PORT_D_3   (0x3F37)
+#define GPIO_PORT_D_4   (0x3FD7)
+#define GPIO_PORT_D_5   (0x3F97)
+#define GPIO_PORT_D_6   (0x3FDF)
+#define GPIO_PORT_D_7   (0x3FDF)
+/* PortE */
+#define GPIO_PORT_E_0   (0x3FFF)
+#define GPIO_PORT_E_1   (0x3FF7)
+#define GPIO_PORT_E_2   (0x3FF7)
+#define GPIO_PORT_E_3   (0x3FF7)
+#define GPIO_PORT_E_4   (0x3EF7)
+#define GPIO_PORT_E_5   (0x3EF7)
+#define GPIO_PORT_E_6   (0x3EF7)
+#define GPIO_PORT_E_7   (0x3EFF)
+/* PortF */
+#define GPIO_PORT_F_0   (0x3C07)
+#define GPIO_PORT_F_1   (0x3C07)
+#define GPIO_PORT_F_2   (0x3D83)
+#define GPIO_PORT_F_3   (0x3D83)
+#define GPIO_PORT_F_4   (0x3C07)
+#define GPIO_PORT_F_5   (0x0000)
+#define GPIO_PORT_F_6   (0x3C87)
+#define GPIO_PORT_F_7   (0x3CE7)
+/* PortG */
+#define GPIO_PORT_G_0   (0x3E57)
+#define GPIO_PORT_G_1   (0x3E57)
+#define GPIO_PORT_G_2   (0x3FF3)
+#define GPIO_PORT_G_3   (0x3FF3)
+#define GPIO_PORT_G_4   (0x3FEB)
+#define GPIO_PORT_G_5   (0x3FFB)
+#define GPIO_PORT_G_6   (0x3CE7)
+#define GPIO_PORT_G_7   (0x3E67)
+/* PortH */
+#define GPIO_PORT_H_0   (0x3E77)
+#define GPIO_PORT_H_1   (0x3C77)
+#define GPIO_PORT_H_2   (0x3C77)
+#define GPIO_PORT_H_3   (0x3C77)
+#define GPIO_PORT_H_4   (0x3C57)
+#define GPIO_PORT_H_5   (0x3C57)
+#define GPIO_PORT_H_6   (0x3C57)
+#define GPIO_PORT_H_7   (0x3C57)
+/* PortJ */
+#define GPIO_PORT_J_0   (0x0000)
+#define GPIO_PORT_J_1   (0x0000)
+#define GPIO_PORT_J_2   (0x0000)
+#define GPIO_PORT_J_3   (0x0000)
+#define GPIO_PORT_J_4   (0x0000)
+#define GPIO_PORT_J_5   (0x0000)
+#define GPIO_PORT_J_6   (0x0000)
+#define GPIO_PORT_J_7   (0x0000)
+/* PortK */
+#define GPIO_PORT_K_0   (0x3E9F)
+#define GPIO_PORT_K_1   (0x3CFB)
+#define GPIO_PORT_K_2   (0x3E87)
+#define GPIO_PORT_K_3   (0x3E87)
+#define GPIO_PORT_K_4   (0x3EA7)
+#define GPIO_PORT_K_5   (0x3EA7)
+#define GPIO_PORT_K_6   (0x3EBF)
+#define GPIO_PORT_K_7   (0x3FBB)
+/* PortL */
+#define GPIO_PORT_L_0   (0x3FDB)
+#define GPIO_PORT_L_1   (0x3F43)
+#define GPIO_PORT_L_2   (0x3F43)
+#define GPIO_PORT_L_3   (0x3FDB)
+#define GPIO_PORT_L_4   (0x0000)
+#define GPIO_PORT_L_5   (0x0000)
+#define GPIO_PORT_L_6   (0x0000)
+#define GPIO_PORT_L_7   (0x0000)
+/* PortM */
+#define GPIO_PORT_M_0   (0x0000)
+#define GPIO_PORT_M_1   (0x0000)
+#define GPIO_PORT_M_2   (0x0000)
+#define GPIO_PORT_M_3   (0x0000)
+#define GPIO_PORT_M_4   (0x0000)
+#define GPIO_PORT_M_5   (0x0000)
+#define GPIO_PORT_M_6   (0x0000)
+#define GPIO_PORT_M_7   (0x0000)
+/* PortN */
+#define GPIO_PORT_N_0   (0x3C03)
+#define GPIO_PORT_N_1   (0x3C03)
+#define GPIO_PORT_N_2   (0x3C03)
+#define GPIO_PORT_N_3   (0x3C03)
+#define GPIO_PORT_N_4   (0x3C03)
+#define GPIO_PORT_N_5   (0x3C03)
+#define GPIO_PORT_N_6   (0x3C03)
+#define GPIO_PORT_N_7   (0x3C03)
+/* PortP */
+#define GPIO_PORT_P_0   (0x3C5B)
+#define GPIO_PORT_P_1   (0x3C5B)
+#define GPIO_PORT_P_2   (0x3C5B)
+#define GPIO_PORT_P_3   (0x3C5B)
+#define GPIO_PORT_P_4   (0x3C5B)
+#define GPIO_PORT_P_5   (0x3C5B)
+#define GPIO_PORT_P_6   (0x3C5B)
+#define GPIO_PORT_P_7   (0x3C5B)
+/* PortR */
+#define GPIO_PORT_R_0   (0x0000)
+#define GPIO_PORT_R_1   (0x0000)
+#define GPIO_PORT_R_2   (0x0000)
+#define GPIO_PORT_R_3   (0x0000)
+#define GPIO_PORT_R_4   (0x0000)
+#define GPIO_PORT_R_5   (0x0000)
+#define GPIO_PORT_R_6   (0x0000)
+#define GPIO_PORT_R_7   (0x0000)
+/* PortT */
+#define GPIO_PORT_T_0   (0x3C03)
+#define GPIO_PORT_T_1   (0x3C03)
+#define GPIO_PORT_T_2   (0x0000)
+#define GPIO_PORT_T_3   (0x3C9F)
+#define GPIO_PORT_T_4   (0x0000)
+#define GPIO_PORT_T_5   (0x0000)
+#define GPIO_PORT_T_6   (0x0000)
+#define GPIO_PORT_T_7   (0x0000)
+/* PortU */
+#define GPIO_PORT_U_0   (0x0000)
+#define GPIO_PORT_U_1   (0x0000)
+#define GPIO_PORT_U_2   (0x0000)
+#define GPIO_PORT_U_3   (0x0000)
+#define GPIO_PORT_U_4   (0x0000)
+#define GPIO_PORT_U_5   (0x0000)
+#define GPIO_PORT_U_6   (0x0000)
+#define GPIO_PORT_U_7   (0x0000)
+/* PortV */
+#define GPIO_PORT_V_0   (0x0000)
+#define GPIO_PORT_V_1   (0x0000)
+#define GPIO_PORT_V_2   (0x0000)
+#define GPIO_PORT_V_3   (0x0000)
+#define GPIO_PORT_V_4   (0x0000)
+#define GPIO_PORT_V_5   (0x0000)
+#define GPIO_PORT_V_6   (0x0000)
+#define GPIO_PORT_V_7   (0x0000)
+/* PortW */
+#define GPIO_PORT_W_0   (0x0000)
+#define GPIO_PORT_W_1   (0x0000)
+#define GPIO_PORT_W_2   (0x0000)
+#define GPIO_PORT_W_3   (0x0000)
+#define GPIO_PORT_W_4   (0x0000)
+#define GPIO_PORT_W_5   (0x0000)
+#define GPIO_PORT_W_6   (0x0000)
+#define GPIO_PORT_W_7   (0x0000)
+/* PortY */
+#define GPIO_PORT_Y_0   (0x3801)
+#define GPIO_PORT_Y_1   (0x3801)
+#define GPIO_PORT_Y_2   (0x3801)
+#define GPIO_PORT_Y_3   (0x3801)
+#define GPIO_PORT_Y_4   (0x1CA3)
+#define GPIO_PORT_Y_5   (0x0000)
+#define GPIO_PORT_Y_6   (0x0000)
+#define GPIO_PORT_Y_7   (0x0000)
+
+/* Port Register setting */
+
+/* Port Register setting */
+#define PORT_CLOCK_DISABLE_PORTA(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTB(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTC(var)
+#define PORT_CLOCK_DISABLE_PORTD(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTE(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTF(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTG(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTH(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTJ(var)
+#define PORT_CLOCK_DISABLE_PORTK(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTL(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTM(var)
+#define PORT_CLOCK_DISABLE_PORTN(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTP(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTR(var)
+#define PORT_CLOCK_DISABLE_PORTT(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTU(var)
+#define PORT_CLOCK_DISABLE_PORTV(var)
+#define PORT_CLOCK_DISABLE_PORTW(var)
+#define PORT_CLOCK_DISABLE_PORTY(var)     ((var) = 0U)
+
+#define PORT_CLOCK_ENABLE_PORTA(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTB(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTC(var)
+#define PORT_CLOCK_ENABLE_PORTD(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTE(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTF(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTG(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTH(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTJ(var)
+#define PORT_CLOCK_ENABLE_PORTK(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTL(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTM(var)
+#define PORT_CLOCK_ENABLE_PORTN(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTP(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTR(var)
+#define PORT_CLOCK_ENABLE_PORTT(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTU(var)
+#define PORT_CLOCK_ENABLE_PORTV(var)
+#define PORT_CLOCK_ENABLE_PORTW(var)
+#define PORT_CLOCK_ENABLE_PORTY(var)      ((var) = 1U)
+
+/* PortA */
+#define INIT_GPIO_PORT_A_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_A_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR4(var)
+#define INIT_GPIO_PORT_A_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_A_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_IE(var)    ((var) = 0x00)
+/* PortB */
+#define INIT_GPIO_PORT_B_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_B_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR7(var)
+#define INIT_GPIO_PORT_B_FR8(var)
+#define INIT_GPIO_PORT_B_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_B_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_IE(var)    ((var) = 0x00)
+/* PortC */
+#define INIT_GPIO_PORT_C_DATA(var)
+#define INIT_GPIO_PORT_C_CR(var)
+#define INIT_GPIO_PORT_C_FR1(var)
+#define INIT_GPIO_PORT_C_FR2(var)
+#define INIT_GPIO_PORT_C_FR3(var)
+#define INIT_GPIO_PORT_C_FR4(var)
+#define INIT_GPIO_PORT_C_FR5(var)
+#define INIT_GPIO_PORT_C_FR6(var)
+#define INIT_GPIO_PORT_C_FR7(var)
+#define INIT_GPIO_PORT_C_FR8(var)
+#define INIT_GPIO_PORT_C_OD(var)
+#define INIT_GPIO_PORT_C_PUP(var)
+#define INIT_GPIO_PORT_C_PDN(var)
+#define INIT_GPIO_PORT_C_IE(var)
+/* PortD */
+#define INIT_GPIO_PORT_D_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_D_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_D_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_IE(var)    ((var) = 0x00)
+/* PortE */
+#define INIT_GPIO_PORT_E_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_E_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_E_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_IE(var)    ((var) = 0x00)
+/* PortF */
+#define INIT_GPIO_PORT_F_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_F_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR2(var)
+#define INIT_GPIO_PORT_F_FR3(var)
+#define INIT_GPIO_PORT_F_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR8(var)
+#define INIT_GPIO_PORT_F_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_F_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_IE(var)    ((var) = 0x00)
+/* PortG */
+#define INIT_GPIO_PORT_G_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_G_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_G_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_IE(var)    ((var) = 0x00)
+/* PortH */
+#define INIT_GPIO_PORT_H_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_H_CR(var)    ((var) = 0x50)
+#define INIT_GPIO_PORT_H_FR1(var)   ((var) = 0xF8)
+#define INIT_GPIO_PORT_H_FR2(var)
+#define INIT_GPIO_PORT_H_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR6(var)
+#define INIT_GPIO_PORT_H_FR7(var)
+#define INIT_GPIO_PORT_H_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_H_PUP(var)   ((var) = 0x98)
+#define INIT_GPIO_PORT_H_PDN(var)   ((var) = 0x20)
+#define INIT_GPIO_PORT_H_IE(var)    ((var) = 0xB8)
+/* PortJ */
+#define INIT_GPIO_PORT_J_DATA(var)
+#define INIT_GPIO_PORT_J_CR(var)
+#define INIT_GPIO_PORT_J_FR1(var)
+#define INIT_GPIO_PORT_J_FR2(var)
+#define INIT_GPIO_PORT_J_FR3(var)
+#define INIT_GPIO_PORT_J_FR4(var)
+#define INIT_GPIO_PORT_J_FR5(var)
+#define INIT_GPIO_PORT_J_FR6(var)
+#define INIT_GPIO_PORT_J_FR7(var)
+#define INIT_GPIO_PORT_J_FR8(var)
+#define INIT_GPIO_PORT_J_OD(var)
+#define INIT_GPIO_PORT_J_PUP(var)
+#define INIT_GPIO_PORT_J_PDN(var)
+#define INIT_GPIO_PORT_J_IE(var)
+/* PortK */
+#define INIT_GPIO_PORT_K_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_K_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_K_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_IE(var)    ((var) = 0x00)
+/* PortL */
+#define INIT_GPIO_PORT_L_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_L_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR1(var)
+#define INIT_GPIO_PORT_L_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR4(var)
+#define INIT_GPIO_PORT_L_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_L_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_IE(var)    ((var) = 0x00)
+/* PortM */
+#define INIT_GPIO_PORT_M_DATA(var)
+#define INIT_GPIO_PORT_M_CR(var)
+#define INIT_GPIO_PORT_M_FR1(var)
+#define INIT_GPIO_PORT_M_FR2(var)
+#define INIT_GPIO_PORT_M_FR3(var)
+#define INIT_GPIO_PORT_M_FR4(var)
+#define INIT_GPIO_PORT_M_FR5(var)
+#define INIT_GPIO_PORT_M_FR6(var)
+#define INIT_GPIO_PORT_M_FR7(var)
+#define INIT_GPIO_PORT_M_FR8(var)
+#define INIT_GPIO_PORT_M_OD(var)
+#define INIT_GPIO_PORT_M_PUP(var)
+#define INIT_GPIO_PORT_M_PDN(var)
+#define INIT_GPIO_PORT_M_IE(var)
+/* PortN */
+#define INIT_GPIO_PORT_N_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_N_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_N_FR1(var)
+#define INIT_GPIO_PORT_N_FR2(var)
+#define INIT_GPIO_PORT_N_FR3(var)
+#define INIT_GPIO_PORT_N_FR4(var)
+#define INIT_GPIO_PORT_N_FR5(var)
+#define INIT_GPIO_PORT_N_FR6(var)
+#define INIT_GPIO_PORT_N_FR7(var)
+#define INIT_GPIO_PORT_N_FR8(var)
+#define INIT_GPIO_PORT_N_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_N_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_N_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_N_IE(var)    ((var) = 0x00)
+/* PortP */
+#define INIT_GPIO_PORT_P_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_P_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR1(var)
+#define INIT_GPIO_PORT_P_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR4(var)
+#define INIT_GPIO_PORT_P_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR6(var)
+#define INIT_GPIO_PORT_P_FR7(var)
+#define INIT_GPIO_PORT_P_FR8(var)
+#define INIT_GPIO_PORT_P_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_P_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_IE(var)    ((var) = 0x00)
+/* PortR */
+#define INIT_GPIO_PORT_R_DATA(var)
+#define INIT_GPIO_PORT_R_CR(var)
+#define INIT_GPIO_PORT_R_FR1(var)
+#define INIT_GPIO_PORT_R_FR2(var)
+#define INIT_GPIO_PORT_R_FR3(var)
+#define INIT_GPIO_PORT_R_FR4(var)
+#define INIT_GPIO_PORT_R_FR5(var)
+#define INIT_GPIO_PORT_R_FR6(var)
+#define INIT_GPIO_PORT_R_FR7(var)
+#define INIT_GPIO_PORT_R_FR8(var)
+#define INIT_GPIO_PORT_R_OD(var)
+#define INIT_GPIO_PORT_R_PUP(var)
+#define INIT_GPIO_PORT_R_PDN(var)
+#define INIT_GPIO_PORT_R_IE(var)
+/* PortT */
+#define INIT_GPIO_PORT_T_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_T_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR4(var)
+#define INIT_GPIO_PORT_T_FR5(var)
+#define INIT_GPIO_PORT_T_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR7(var)
+#define INIT_GPIO_PORT_T_FR8(var)
+#define INIT_GPIO_PORT_T_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_T_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_IE(var)    ((var) = 0x00)
+/* PortU */
+#define INIT_GPIO_PORT_U_DATA(var)
+#define INIT_GPIO_PORT_U_CR(var)
+#define INIT_GPIO_PORT_U_FR1(var)
+#define INIT_GPIO_PORT_U_FR2(var)
+#define INIT_GPIO_PORT_U_FR3(var)
+#define INIT_GPIO_PORT_U_FR4(var)
+#define INIT_GPIO_PORT_U_FR5(var)
+#define INIT_GPIO_PORT_U_FR6(var)
+#define INIT_GPIO_PORT_U_FR7(var)
+#define INIT_GPIO_PORT_U_FR8(var)
+#define INIT_GPIO_PORT_U_OD(var)
+#define INIT_GPIO_PORT_U_PUP(var)
+#define INIT_GPIO_PORT_U_PDN(var)
+#define INIT_GPIO_PORT_U_IE(var)
+/* PortV */
+#define INIT_GPIO_PORT_V_DATA(var)
+#define INIT_GPIO_PORT_V_CR(var)
+#define INIT_GPIO_PORT_V_FR1(var)
+#define INIT_GPIO_PORT_V_FR2(var)
+#define INIT_GPIO_PORT_V_FR3(var)
+#define INIT_GPIO_PORT_V_FR4(var)
+#define INIT_GPIO_PORT_V_FR5(var)
+#define INIT_GPIO_PORT_V_FR6(var)
+#define INIT_GPIO_PORT_V_FR7(var)
+#define INIT_GPIO_PORT_V_FR8(var)
+#define INIT_GPIO_PORT_V_OD(var)
+#define INIT_GPIO_PORT_V_PUP(var)
+#define INIT_GPIO_PORT_V_PDN(var)
+#define INIT_GPIO_PORT_V_IE(var)
+/* PortW */
+#define INIT_GPIO_PORT_W_DATA(var)
+#define INIT_GPIO_PORT_W_CR(var)
+#define INIT_GPIO_PORT_W_FR1(var)
+#define INIT_GPIO_PORT_W_FR2(var)
+#define INIT_GPIO_PORT_W_FR3(var)
+#define INIT_GPIO_PORT_W_FR4(var)
+#define INIT_GPIO_PORT_W_FR5(var)
+#define INIT_GPIO_PORT_W_FR6(var)
+#define INIT_GPIO_PORT_W_FR7(var)
+#define INIT_GPIO_PORT_W_FR8(var)
+#define INIT_GPIO_PORT_W_OD(var)
+#define INIT_GPIO_PORT_W_PUP(var)
+#define INIT_GPIO_PORT_W_PDN(var)
+#define INIT_GPIO_PORT_W_IE(var)
+/* PortY */
+#define INIT_GPIO_PORT_Y_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR1(var)
+#define INIT_GPIO_PORT_Y_FR2(var)
+#define INIT_GPIO_PORT_Y_FR3(var)
+#define INIT_GPIO_PORT_Y_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR5(var)
+#define INIT_GPIO_PORT_Y_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR7(var)
+#define INIT_GPIO_PORT_Y_FR8(var)
+#define INIT_GPIO_PORT_Y_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_IE(var)    ((var) = 0x00)
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_define */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Typedef GPIO Exported Typedef
+  * @{
+  */
+
+/**
+ *  @enum gpio_gr_t
+ *  @brief    Port Group Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PORT_A = 0x0, /*!< 0: PA       */
+  GPIO_PORT_B,       /*!< 1: PB       */
+  GPIO_PORT_C,       /*!< 2: PC       */
+  GPIO_PORT_D,       /*!< 3: PD       */
+  GPIO_PORT_E,       /*!< 4: PE       */
+  GPIO_PORT_F,       /*!< 5: PF       */
+  GPIO_PORT_G,       /*!< 6: PG       */
+  GPIO_PORT_H,       /*!< 7: PH       */
+  GPIO_PORT_J,       /*!< 8: PJ       */
+  GPIO_PORT_K,       /*!< 9: PK       */
+  GPIO_PORT_L,       /*!< 10:PL       */
+  GPIO_PORT_M,       /*!< 11: PM       */
+  GPIO_PORT_N,       /*!< 12: PN       */
+  GPIO_PORT_P,       /*!< 13: PP       */
+  GPIO_PORT_R,       /*!< 14: PR       */
+  GPIO_PORT_T,       /*!< 15: PT       */
+  GPIO_PORT_U,       /*!< 16: PU       */
+  GPIO_PORT_V,       /*!< 17: PV       */
+  GPIO_PORT_W,       /*!< 18: PW       */
+  GPIO_PORT_Y,       /*!< 19: PY       */
+  GPIO_GROUP_Max     /*!< Max Number   */
+}gpio_gr_t;
+
+/**
+ *  @enum gpio_num_t
+ *  @brief    Port Number Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PORT_0 = 0x0, /*!< 0: Port0       */
+  GPIO_PORT_1,       /*!< 1: Port1       */
+  GPIO_PORT_2,       /*!< 2: Port2       */
+  GPIO_PORT_3,       /*!< 3: Port3       */
+  GPIO_PORT_4,       /*!< 4: Port4       */
+  GPIO_PORT_5,       /*!< 5: Port5       */
+  GPIO_PORT_6,       /*!< 6: Port6       */
+  GPIO_PORT_7,       /*!< 7: Port7       */
+  GPIO_PORT_Max      /*!< Max Number     */
+}gpio_num_t;
+
+/**
+ *  @enum gpio_fr_t
+ *  @brief    Port Function Number Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_FR_1 = 1,   /*!< 1: PxFR1       */
+  GPIO_FR_2,       /*!< 2: PxFR2       */
+  GPIO_FR_3,       /*!< 3: PxFR3       */
+  GPIO_FR_4,       /*!< 4: PxFR4       */
+  GPIO_FR_5,       /*!< 5: PxFR5       */
+  GPIO_FR_6,       /*!< 6: PxFR6       */
+  GPIO_FR_7,       /*!< 7: PxFR7       */
+  GPIO_FR_8,       /*!< 8: PxFR8       */
+  GPIO_FR_NA,      /*!< 9: N/A         */
+  GPIO_FR_Max,     /*!< Max Number     */
+}gpio_fr_t;
+
+/**
+ *  @enum gpio_pa0_func_t
+ *  @brief    PortA0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA0_INT02a     = 0,         /*!<     0: INT02a         */
+  GPIO_PA0_EA00       = GPIO_FR_1, /*!< PAFR1: EA00           */
+  GPIO_PA0_T32A00INB1 = GPIO_FR_2, /*!< PAFR2: T32A00INB1     */
+  GPIO_PA0_T32A00INA0 = GPIO_FR_3, /*!< PAFR3: T32A00INA0     */
+  GPIO_PA0_T32A00INC0 = GPIO_FR_5, /*!< PAFR5: T32A00INC0     */
+  GPIO_PA0_TSPI0CSIN  = GPIO_FR_6, /*!< PAFR6: TSPI0CSIN      */
+  GPIO_PA0_TSPI0CS0   = GPIO_FR_7, /*!< PAFR7: TSPI0CS0       */
+}gpio_pa0_func_t;
+
+/**
+ *  @enum gpio_pa1_func_t
+ *  @brief    PortA1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA1_EA01       = GPIO_FR_1, /*!< PAFR1: EA01           */
+  GPIO_PA1_T32A00OUTA = GPIO_FR_3, /*!< PAFR3: T32A00OUTA     */
+  GPIO_PA1_T32A00OUTC = GPIO_FR_5, /*!< PAFR5: T32A00OUTC     */
+  GPIO_PA1_TSPI0SCK   = GPIO_FR_7, /*!< PAFR7: TSPI0SCK       */
+}gpio_pa1_func_t;
+
+/**
+ *  @enum gpio_pa2_func_t
+ *  @brief    PortA2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA2_EA02       = GPIO_FR_1, /*!< PAFR1: EA02           */
+  GPIO_PA2_T32A00OUTB = GPIO_FR_3, /*!< PAFR3: T32A00OUTB     */
+  GPIO_PA2_TSPI0RXD   = GPIO_FR_7, /*!< PAFR7: TSPI0RXD       */
+  GPIO_PA2_EMAPPSOUT0 = GPIO_FR_8, /*!< PAFR8: EMAPPSOUT0     */
+}gpio_pa2_func_t;
+
+ /**
+ *  @enum gpio_pa3_func_t
+ *  @brief    PortA3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA3_EA03       = GPIO_FR_1, /*!< PAFR1: EA03           */
+  GPIO_PA3_T32A00INA1 = GPIO_FR_2, /*!< PAFR2: T32A00INA1     */
+  GPIO_PA3_T32A00INB0 = GPIO_FR_3, /*!< PAFR3: T32A00INB0     */
+  GPIO_PA3_T32A00INC1 = GPIO_FR_5, /*!< PAFR5: T32A00INC1     */
+  GPIO_PA3_TSPI2CS1   = GPIO_FR_6, /*!< PAFR6: TSPI2CS1       */
+  GPIO_PA3_TSPI0TXD   = GPIO_FR_7, /*!< PAFR7: TSPI0TXD       */
+}gpio_pa3_func_t;
+
+ /**
+ *  @enum gpio_pa4_func_t
+ *  @brief    PortA4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA4_EA04       = GPIO_FR_1, /*!< PAFR1: EA04           */
+  GPIO_PA4_T32A01INB1 = GPIO_FR_2, /*!< PAFR2: T32A01INB1     */
+  GPIO_PA4_T32A01INA0 = GPIO_FR_3, /*!< PAFR3: T32A01INA0     */
+  GPIO_PA4_T32A01INC0 = GPIO_FR_5, /*!< PAFR5: T32A01INC0     */
+  GPIO_PA4_TSPI0CS1   = GPIO_FR_6, /*!< PAFR6: TSPI0CS1       */
+  GPIO_PA4_TSPI2TXD   = GPIO_FR_7, /*!< PAFR7: TSPI2TXD       */
+}gpio_pa4_func_t;
+
+/**
+ *  @enum gpio_pa5_func_t
+ *  @brief    PortA5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA5_EA05       = GPIO_FR_1, /*!< PAFR1: EA05           */
+  GPIO_PA5_T32A01OUTA = GPIO_FR_3, /*!< PAFR3: T32A01OUTA     */
+  GPIO_PA5_T32A01OUTC = GPIO_FR_5, /*!< PAFR5: T32A01OUTC     */
+  GPIO_PA5_TSPI0CS2   = GPIO_FR_6, /*!< PAFR6: TSPI0CS2       */
+  GPIO_PA5_TSPI2RXD   = GPIO_FR_7, /*!< PAFR7: TSPI2RXD       */
+}gpio_pa5_func_t;
+
+/**
+ *  @enum gpio_pa6_func_t
+ *  @brief    PortA6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA6_EA06       = GPIO_FR_1, /*!< PAFR1: EA06           */
+  GPIO_PA6_T32A01OUTB = GPIO_FR_3, /*!< PAFR3: T32A01OUTB     */
+  GPIO_PA6_TSPI0CS3   = GPIO_FR_6, /*!< PAFR6: TSPI0CS3       */
+  GPIO_PA6_TSPI2SCK   = GPIO_FR_7, /*!< PAFR7: TSPI2SCK       */
+  GPIO_PA6_EMAPPSOUT1 = GPIO_FR_8, /*!< PAFR8: EMAPPSOUT1     */
+}gpio_pa6_func_t;
+
+/**
+ *  @enum gpio_pb0_func_t
+ *  @brief    PortB0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB0_INT04a     = 0,         /*!<     0: INT04a         */
+  GPIO_PB0_EA08       = GPIO_FR_1, /*!< PBFR1: EA08           */
+  GPIO_PB0_T32A02INB1 = GPIO_FR_2, /*!< PBFR2: T32A02INB1     */
+  GPIO_PB0_T32A02INA0 = GPIO_FR_3, /*!< PBFR3: T32A02INA0     */
+  GPIO_PB0_I2S0MCKIO  = GPIO_FR_4, /*!< PBFR4: I2S0MCKI/O     */
+  GPIO_PB0_T32A02INC0 = GPIO_FR_5, /*!< PBFR5: T32A02INC0     */
+  GPIO_PB0_USB_ECLK   = GPIO_FR_6, /*!< PBFR6: USB_ECLK       */
+}gpio_pb0_func_t;
+
+/**
+ *  @enum gpio_pb1_func_t
+ *  @brief    PortB1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB1_INT05a     = 0,         /*!<     0: INT05a         */
+  GPIO_PB1_EA09       = GPIO_FR_1, /*!< PBFR1: EA09           */
+  GPIO_PB1_T32A02INA1 = GPIO_FR_2, /*!< PBFR2: T32A02INA1     */
+  GPIO_PB1_T32A02INB0 = GPIO_FR_3, /*!< PBFR3: T32A02INB0     */
+  GPIO_PB1_T32A02INC1 = GPIO_FR_5, /*!< PBFR5: T32A02INC1     */
+  GPIO_PB1_HDMAREQA   = GPIO_FR_6, /*!< PBFR6: HDMAREQA       */
+}gpio_pb1_func_t;
+
+/**
+ *  @enum gpio_pb2_func_t
+ *  @brief    PortB2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB2_INPUT      = 0,         /*!<      0: Input Port     */
+  GPIO_PB2_OUTPUT     = 0,         /*!<      0: Output Port    */
+  GPIO_PB2_EA10       = GPIO_FR_1, /*!<  PBFR1: EA10           */
+  GPIO_PB2_T32A02OUTA = GPIO_FR_3, /*!<  PBFR3: T32A02OUTA     */
+  GPIO_PB2_T32A02OUTC = GPIO_FR_5, /*!<  PBFR5: T32A02OUTC     */
+  GPIO_PB2_USBA_VBUSEN = GPIO_FR_6,/*!<  PBFR6: USBA_VBUSEN    */
+}gpio_pb2_func_t;
+
+ /**
+ *  @enum gpio_pb3_func_t
+ *  @brief    PortB3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB3_EA11       = GPIO_FR_1, /*!< PBFR1: EA11           */
+  GPIO_PB3_T32A02OUTB = GPIO_FR_3, /*!< PBFR3: T32A02OUTB     */
+  GPIO_PB3_USBA_ID    = GPIO_FR_6, /*!< PBFR6: USBA_ID        */
+}gpio_pb3_func_t;
+
+/**
+ *  @enum gpio_pd0_func_t
+ *  @brief    PortD0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD0_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD0_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD0_ED00       = GPIO_FR_1,  /*!< PCFR1: ED00           */
+  GPIO_PD0_T32A04INB1 = GPIO_FR_2,  /*!< PCFR2: T32A04INB1     */
+  GPIO_PD0_T32A04INA0 = GPIO_FR_3,  /*!< PCFR3: T32A04INA0     */
+  GPIO_PD0_TSPI4CS0   = GPIO_FR_4,  /*!< PCFR4: TSPI4CS0       */
+  GPIO_PD0_T32A04INC0 = GPIO_FR_5,  /*!< PCFR5: T32A04INC0     */
+  GPIO_PD0_TSPI4CSIN  = GPIO_FR_6,  /*!< PCFR6: TSPI4CSIN      */
+  GPIO_PD0_UO0        = GPIO_FR_7,  /*!< PCFR7: UO0            */
+}gpio_pd0_func_t;
+
+/**
+ *  @enum gpio_pd1_func_t
+ *  @brief    PortD1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD1_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD1_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD1_ED01       = GPIO_FR_1,  /*!< PCFR1: ED01           */
+  GPIO_PD1_T32A04INA1 = GPIO_FR_2,  /*!< PCFR2: T32A04INA1     */
+  GPIO_PD1_T32A04INB0 = GPIO_FR_3,  /*!< PCFR3: T32A04INB0     */
+  GPIO_PD1_TSPI4SCK   = GPIO_FR_4,  /*!< PCFR4: TSPI4SCK       */
+  GPIO_PD1_T32A04INC1 = GPIO_FR_5,  /*!< PCFR5: T32A04INC1     */
+  GPIO_PD1_XO0        = GPIO_FR_7,  /*!< PCFR7: XO0            */
+}gpio_pd1_func_t;
+
+/**
+ *  @enum gpio_pd2_func_t
+ *  @brief    PortD2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD2_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD2_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD2_ED02       = GPIO_FR_1,  /*!< PCFR1: ED02           */
+  GPIO_PD2_T32A04OUTA = GPIO_FR_3,  /*!< PCFR3: T32A04OUTA     */
+  GPIO_PD2_TSPI4RXD   = GPIO_FR_4,  /*!< PCFR4: TSPI4RXD       */
+  GPIO_PD2_T32A04OUTC = GPIO_FR_5,  /*!< PCFR5: T32A04OUTC     */
+  GPIO_PD2_VO0        = GPIO_FR_7,  /*!< PCFR7: VO0            */
+  GPIO_PD2_TSSI0TCK   = GPIO_FR_8,  /*!< PCFR8: TSSI0TCK       */
+}gpio_pd2_func_t;
+
+ /**
+ *  @enum gpio_pd3_func_t
+ *  @brief    PortD3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD3_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD3_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD3_ED03       = GPIO_FR_1,  /*!< PCFR1: ED03           */
+  GPIO_PD3_T32A04OUTB = GPIO_FR_3,  /*!< PCFR3: T32A04OUTB     */
+  GPIO_PD3_TSPI4TXD   = GPIO_FR_4,  /*!< PCFR4: TSPI4TXD       */
+  GPIO_PD3_YO0        = GPIO_FR_7,  /*!< PCFR7: YO0            */
+  GPIO_PD3_TSSI0TFS   = GPIO_FR_8,  /*!< PCFR8: TSSI0TFS       */
+}gpio_pd3_func_t;
+
+/**
+ *  @enum gpio_pd4_func_t
+ *  @brief    PortD4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD4_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD4_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD4_ED04       = GPIO_FR_1,  /*!< PCFR1: ED04           */
+  GPIO_PD4_T32A05OUTA = GPIO_FR_3,  /*!< PCFR3: T32A05OUTA     */
+  GPIO_PD4_T32A05OUTC = GPIO_FR_5,  /*!< PCFR5: T32A05OUTC     */
+  GPIO_PD4_I2S0LRCK   = GPIO_FR_6,  /*!< PCFR6: I2S0LRCK       */
+  GPIO_PD4_WO0        = GPIO_FR_7,  /*!< PCFR7: WO0            */
+  GPIO_PD4_TSSI0TXD   = GPIO_FR_8,  /*!< PCFR8: TSSI0TXD       */
+}gpio_pd4_func_t;
+
+/**
+ *  @enum gpio_pd5_func_t
+ *  @brief    PortD5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD5_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD5_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD5_ED05       = GPIO_FR_1,  /*!< PCFR1: ED05           */
+  GPIO_PD5_T32A05OUTB = GPIO_FR_3,  /*!< PCFR3: T32A05OUTB     */
+  GPIO_PD5_I2S0BCK    = GPIO_FR_6,  /*!< PCFR6: I2S0BCK        */
+  GPIO_PD5_ZO0        = GPIO_FR_7,  /*!< PCFR7: WO0            */
+  GPIO_PD5_TSSI0RXD   = GPIO_FR_8,  /*!< PCFR8: TSSI0RXD       */
+}gpio_pd5_func_t;
+
+/**
+ *  @enum gpio_pd6_func_t
+ *  @brief    PortD6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD6_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD6_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD6_ED06       = GPIO_FR_1,  /*!< PCFR1: ED06           */
+  GPIO_PD6_T32A05INB1 = GPIO_FR_2,  /*!< PCFR2: T32A05INB1     */
+  GPIO_PD6_T32A05INA0 = GPIO_FR_3,  /*!< PCFR3: T32A05INA0     */
+  GPIO_PD6_T32A05INC0 = GPIO_FR_5,  /*!< PCFR5: T32A05INC0     */
+  GPIO_PD6_I2S0DI     = GPIO_FR_6,  /*!< PCFR6: I2S0DI         */
+  GPIO_PD6_EMG0       = GPIO_FR_7,  /*!< PCFR7: EMG0           */
+  GPIO_PD6_TSSI0RFS   = GPIO_FR_8,  /*!< PCFR8: TSSI0RFS       */
+}gpio_pd6_func_t;
+
+/**
+ *  @enum gpio_pd7_func_t
+ *  @brief    PortD7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD7_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD7_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD7_ED07       = GPIO_FR_1,  /*!< PCFR1: ED07           */
+  GPIO_PD7_T32A05INA1 = GPIO_FR_2,  /*!< PCFR2: T32A05INA1     */
+  GPIO_PD7_T32A05INB0 = GPIO_FR_3,  /*!< PCFR3: T32A05INB0     */
+  GPIO_PD7_T32A05INC1 = GPIO_FR_5,  /*!< PCFR5: T32A05INC1     */
+  GPIO_PD7_I2S0DO     = GPIO_FR_6,  /*!< PCFR6: I2S0DO         */
+  GPIO_PD7_OVV0       = GPIO_FR_7,  /*!< PCFR7: OVV0           */
+  GPIO_PD7_TSSI0RCK   = GPIO_FR_8,  /*!< PCFR8: TSSI0RCK       */
+}gpio_pd7_func_t;
+
+/**
+ *  @enum gpio_pe0_func_t
+ *  @brief    PortE0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE0_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE0_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE0_ED08       = GPIO_FR_1,  /*!< PCFR1: ED08           */
+  GPIO_PE0_T32A06INB1 = GPIO_FR_2,  /*!< PCFR2: T32A06INB1     */
+  GPIO_PE0_T32A06OUTB = GPIO_FR_3,  /*!< PCFR3: T32A06OUTB     */
+  GPIO_PE0_EA23       = GPIO_FR_4,  /*!< PCFR4: EA23           */
+  GPIO_PE0_T32A06INA1 = GPIO_FR_5,  /*!< PCFR5: T32A06INA1     */
+  GPIO_PE0_CANBTX     = GPIO_FR_6,  /*!< PCFR6: CANBTX         */
+  GPIO_PE0_UT0RTS_N   = GPIO_FR_7,  /*!< PCFR7: UT0RTS_N       */
+  GPIO_PE0_EA15       = GPIO_FR_8,  /*!< PCFR8: EA15           */
+}gpio_pe0_func_t;
+
+/**
+ *  @enum gpio_pe1_func_t
+ *  @brief    PortE1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE1_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE1_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE1_ED09       = GPIO_FR_1,  /*!< PCFR1: ED09           */
+  GPIO_PE1_T32A06OUTA = GPIO_FR_3,  /*!< PCFR3: T32A06OUTA     */
+  GPIO_PE1_EA22       = GPIO_FR_4,  /*!< PCFR4: EA22           */
+  GPIO_PE1_T32A06OUTC = GPIO_FR_5,  /*!< PCFR5: T32A06OUTC     */
+  GPIO_PE1_CANBRX     = GPIO_FR_6,  /*!< PCFR6: CANBRX         */
+  GPIO_PE1_UT0CTS_N   = GPIO_FR_7,  /*!< PCFR7: UT0CTS_N       */
+  GPIO_PE1_EA14       = GPIO_FR_8,  /*!< PCFR8: EA14           */
+}gpio_pe1_func_t;
+
+/**
+ *  @enum gpio_pe2_func_t
+ *  @brief    PortE2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE2_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE2_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE2_ED10       = GPIO_FR_1,  /*!< PCFR1: ED10           */
+  GPIO_PE2_T32A06INA0 = GPIO_FR_3,  /*!< PCFR3: T32A06INA0     */
+  GPIO_PE2_EA21       = GPIO_FR_4,  /*!< PCFR4: EA21           */
+  GPIO_PE2_T32A06INC0 = GPIO_FR_5,  /*!< PCFR5: T32A06INC0     */
+  GPIO_PE2_EMAPPSOUT0 = GPIO_FR_6,  /*!< PCFR6: EMAPPSOUT0     */
+  GPIO_PE2_UT0RXD     = GPIO_FR_7,  /*!< PCFR7: UT0RXD         */
+  GPIO_PE2_EA13       = GPIO_FR_8,  /*!< PCFR8: EA13           */
+}gpio_pe2_func_t;
+
+ /**
+ *  @enum gpio_pe3_func_t
+ *  @brief    PortE3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE3_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE3_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE3_ED11       = GPIO_FR_1,  /*!< PCFR1: ED11           */
+  GPIO_PE3_T32A06INB0 = GPIO_FR_3,  /*!< PCFR3: T32A06INB0     */
+  GPIO_PE3_EA20       = GPIO_FR_4,  /*!< PCFR4: EA20           */
+  GPIO_PE3_T32A06INC1 = GPIO_FR_5,  /*!< PCFR5: T32A06INC1     */
+  GPIO_PE3_EMAPPSOUT1 = GPIO_FR_6,  /*!< PCFR5: EMAPPSOUT1     */
+  GPIO_PE3_UT0TXDA    = GPIO_FR_7,  /*!< PCFR7: UT0TXDA        */
+  GPIO_PE3_EA12       = GPIO_FR_8,  /*!< PCFR8: EA12           */
+}gpio_pe3_func_t;
+
+ /**
+ *  @enum gpio_pe4_func_t
+ *  @brief    PortE4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE4_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE4_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE4_ED12       = GPIO_FR_1,  /*!< PCFR1: ED12           */
+  GPIO_PE4_T32A07INA0 = GPIO_FR_3,  /*!< PCFR3: T32A07INA0     */
+  GPIO_PE4_EA19       = GPIO_FR_4,  /*!< PCFR4: EA19           */
+  GPIO_PE4_T32A07INC0 = GPIO_FR_5,  /*!< PCFR5: T32A07INC0     */
+  GPIO_PE4_I2S1DO     = GPIO_FR_6,  /*!< PCFR6: I2S1DO         */
+  GPIO_PE4_ISDAIN0    = 0,          /*!<     0: ISDAIN0        */
+  GPIO_PE4_EA11       = GPIO_FR_8,  /*!< PCFR8: EA11           */
+}gpio_pe4_func_t;
+
+/**
+ *  @enum gpio_pe5_func_t
+ *  @brief    PortE5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE5_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE5_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE5_ED13       = GPIO_FR_1,  /*!< PCFR1: ED13           */
+  GPIO_PE5_T32A07INB0 = GPIO_FR_3,  /*!< PCFR3: T32A07INB0     */
+  GPIO_PE5_EA18       = GPIO_FR_4,  /*!< PCFR4: EA18           */
+  GPIO_PE5_T32A07INC1 = GPIO_FR_5,  /*!< PCFR5: T32A07INC1     */
+  GPIO_PE5_I2S1DI     = GPIO_FR_6,  /*!< PCFR6: I2S1DI         */
+  GPIO_PE5_ISDAIN1    = 0,          /*!<     0: ISDAIN1        */
+  GPIO_PE5_EA10       = GPIO_FR_8,  /*!< PCFR8: EA10           */
+}gpio_pe5_func_t;
+
+/**
+ *  @enum gpio_pe6_func_t
+ *  @brief    PortE6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE6_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE6_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE6_ED14       = GPIO_FR_1,  /*!< PCFR1: ED14           */
+  GPIO_PE6_T32A07OUTA = GPIO_FR_3,  /*!< PCFR3: T32A07OUTA     */
+  GPIO_PE6_EA17       = GPIO_FR_4,  /*!< PCFR4: EA17           */
+  GPIO_PE6_T32A07OUTC = GPIO_FR_5,  /*!< PCFR5: T32A07OUTC     */
+  GPIO_PE6_I2S1BCK    = GPIO_FR_6,  /*!< PCFR6: I2S1BCK        */
+  GPIO_PE6_ISDAIN2    = 0,          /*!<     0: ISDAIN2        */
+  GPIO_PE6_EA09       = GPIO_FR_8,  /*!< PCFR8: EA09           */
+}gpio_pe6_func_t;
+
+/**
+ *  @enum gpio_pe7_func_t
+ *  @brief    PortE7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE7_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE7_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE7_ED15       = GPIO_FR_1,  /*!< PCFR1: ED15           */
+  GPIO_PE7_T32A07INB1 = GPIO_FR_2,  /*!< PCFR2: T32A07INB1     */
+  GPIO_PE7_T32A07OUTB = GPIO_FR_3,  /*!< PCFR3: T32A07OUTB     */
+  GPIO_PE7_EA16       = GPIO_FR_4,  /*!< PCFR4: EA16           */
+  GPIO_PE7_T32A07INA1 = GPIO_FR_5,  /*!< PCFR5: T32A07INA1     */
+  GPIO_PE7_I2S1LRCK   = GPIO_FR_6,  /*!< PCFR6: I2S1LRCK       */
+  GPIO_PE7_ISDAIN3    = 0,          /*!<     0: ISDAIN3        */
+  GPIO_PE7_EA08       = GPIO_FR_8,  /*!< PCFR8: EA08           */
+}gpio_pe7_func_t;
+
+/**
+ *  @enum gpio_pf0_func_t
+ *  @brief    PortF0 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF0_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF0_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF0_INT04b  = 0,          /*!<     0: INT04b       */
+  GPIO_PF0_ERD_N   = GPIO_FR_1,  /*!< PCFR1: ERD_N        */
+}gpio_pf0_func_t;
+
+/**
+ *  @enum gpio_pf1_func_t
+ *  @brief    PortF1 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF1_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF1_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF1_EWR_N   = GPIO_FR_1,  /*!< PCFR1: EWR_N        */
+}gpio_pf1_func_t;
+
+/**
+ *  @enum gpio_pf2_func_t
+ *  @brief    PortF2 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF2_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF2_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF2_EI2C1SDA= GPIO_FR_6,  /*!< PCFR6: EI2C1SDA     */
+  GPIO_PF2_I2C1SDA = GPIO_FR_7,  /*!< PCFR7: I2C1SDA      */
+}gpio_pf2_func_t;
+
+ /**
+ *  @enum gpio_pf3_func_t
+ *  @brief    PortF3 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF3_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF3_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF3_EI2C1SCL= GPIO_FR_6,  /*!< PCFR6: EI2C1SCL     */
+  GPIO_PF3_I2C1SCL = GPIO_FR_7,  /*!< PCFR7: I2C1SCL      */
+}gpio_pf3_func_t;
+
+ /**
+ *  @enum gpio_pf4_func_t
+ *  @brief    PortF4 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF4_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF4_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF4_ECS2_N  = GPIO_FR_1,  /*!< PCFR1: ECS2_N       */
+}gpio_pf4_func_t;
+
+ /**
+ *  @enum gpio_pf6_func_t
+ *  @brief    PortF6 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF6_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF6_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF6_EBELL_N = GPIO_FR_1,  /*!< PCFR1: EBELL_N      */
+  GPIO_PF6_CANATX  = GPIO_FR_6,  /*!< PCFR6: CANATX       */
+}gpio_pf6_func_t;
+
+ /**
+ *  @enum gpio_pf7_func_t
+ *  @brief    PortF7 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF7_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF7_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF7_INT05b  = 0,          /*!<     0: INT05b       */
+  GPIO_PF7_EBELH_N = GPIO_FR_1,  /*!< PCFR1: EBELH_N      */
+  GPIO_PF7_TSPI2CSIN= GPIO_FR_4, /*!< PCFR4: TSPI2CSIN    */
+  GPIO_PF7_TSPI2CS0= GPIO_FR_5,  /*!< PCFR5: TSPI2CS0     */
+  GPIO_PF7_CANARX  = GPIO_FR_6,  /*!< PCFR6: CANARX       */
+}gpio_pf7_func_t;
+
+/**
+ *  @enum gpio_pg0_func_t
+ *  @brief    PortG0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG0_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PG0_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PG0_INT08a  = 0,          /*!<     0: INT08a       */
+  GPIO_PG0_EALE    = GPIO_FR_1,  /*!< PCFR1: EALE         */
+  GPIO_PG0_UT2RXD  = GPIO_FR_3,  /*!< PCFR3: UT2RXD       */
+  GPIO_PG0_UT2TXDA = GPIO_FR_5,  /*!< PCFR5: UT2TXDA      */
+  GPIO_PG0_EMARXDV = GPIO_FR_8,  /*!< PCFR8: EMARXDV      */
+}gpio_pg0_func_t;
+
+/**
+ *  @enum gpio_pg1_func_t
+ *  @brief    PortG1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG1_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PG1_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PG1_INT09a  = 0,          /*!<     0: INT09a       */
+  GPIO_PG1_EWAIT_N = GPIO_FR_1,  /*!< PCFR1: EWAIT_N      */
+  GPIO_PG1_UT2TXDA = GPIO_FR_3,  /*!< PCFR3: UT2TXDA      */
+  GPIO_PG1_UT2RXD  = GPIO_FR_5,  /*!< PCFR5: UT2RXD       */
+  GPIO_PG1_EMARXER = GPIO_FR_8,  /*!< PCFR8: EMARXER      */
+}gpio_pg1_func_t;
+
+/**
+ *  @enum gpio_pg2_func_t
+ *  @brief    PortG2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG2_INPUT    = 0,          /*!<     0: Input Port   */
+  GPIO_PG2_OUTPUT   = 0,          /*!<     0: Output Port  */
+  GPIO_PG2_UT2RTS_N = GPIO_FR_3,  /*!< PCFR3: UT2RTS_N     */
+  GPIO_PG2_ALARM_N  = GPIO_FR_4,  /*!< PCFR4: ALARM_N      */
+  GPIO_PG2_UT2CTS_N = GPIO_FR_5,  /*!< PCFR5: UT2CTS_N     */
+  GPIO_PG2_EI2C0SDA = GPIO_FR_6,  /*!< PCFR6: EI2C0SDA     */
+  GPIO_PG2_I2C0SDA  = GPIO_FR_7,  /*!< PCFR7: I2C0SDA      */
+  GPIO_PG2_EMACRS   = GPIO_FR_8,  /*!< PCFR8: EMACRS       */
+}gpio_pg2_func_t;
+
+/**
+ *  @enum gpio_pg3_func_t
+ *  @brief    PortG3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG3_INPUT    = 0,          /*!<     0: Input Port   */
+  GPIO_PG3_OUTPUT   = 0,          /*!<     0: Output Port  */
+  GPIO_PG3_UT2CTS_N = GPIO_FR_3,  /*!< PCFR3: UT2CTS_N     */
+  GPIO_PG3_TRGIN0   = GPIO_FR_4,  /*!< PCFR4: TRGIN0       */
+  GPIO_PG3_UT2RTS_N = GPIO_FR_5,  /*!< PCFR5: UT2RTS_N     */
+  GPIO_PG3_EI2C0SCL = GPIO_FR_6,  /*!< PCFR6: EI2C0SCL     */
+  GPIO_PG3_I2C0SCL  = GPIO_FR_7,  /*!< PCFR7: I2C0SCL      */
+  GPIO_PG3_EMACOL   = GPIO_FR_8,  /*!< PCFR8: EMACOL       */
+}gpio_pg3_func_t;
+
+/**
+ *  @enum gpio_pg4_func_t
+ *  @brief    PortG4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG4_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PG4_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PG4_T32A02OUTB = GPIO_FR_2,  /*!< PCFR2: T32A02OUTB   */
+  GPIO_PG4_FUT0IROUT  = GPIO_FR_4,  /*!< PCF41: FUT0IROUT    */
+  GPIO_PG4_FUT0TXD    = GPIO_FR_5,  /*!< PCFR5: FUT0TXD      */
+  GPIO_PG4_EI2C2SDA   = GPIO_FR_6,  /*!< PCFR6: EI2C2SDA     */
+  GPIO_PG4_I2C2SDA    = GPIO_FR_7,  /*!< PCFR7: I2C2SDA      */
+  GPIO_PG4_EMARXD2    = GPIO_FR_8,  /*!< PCFR8: EMARXD2      */
+}gpio_pg4_func_t;
+
+/**
+ *  @enum gpio_pg5_func_t
+ *  @brief    PortG5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG5_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG5_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG5_T32A02OUTA   = GPIO_FR_2,  /*!< PCFR2: T32A02OUTB   */
+  GPIO_PG5_T32A02OUTC   = GPIO_FR_3,  /*!< PCFR3: T32A02OUTC   */
+  GPIO_PG5_FUT0IRIN     = GPIO_FR_4,  /*!< PCFR4: FUT0IRIN     */
+  GPIO_PG5_FUT0RXD      = GPIO_FR_5,  /*!< PCFR5: FUT0RXD      */
+  GPIO_PG5_EI2C2SCL     = GPIO_FR_6,  /*!< PCFR6: EI2C2SCL     */
+  GPIO_PG5_I2C2SCL      = GPIO_FR_7,  /*!< PCFR7: I2C2SCL      */
+  GPIO_PG5_EMARXD3      = GPIO_FR_8,  /*!< PCFR8: EMARXD3      */
+}gpio_pg5_func_t;
+
+/**
+ *  @enum gpio_pg6_func_t
+ *  @brief    PortG6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG6_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG6_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG6_TRACECLK     = GPIO_FR_1,  /*!< PCFR1: TRACECLK     */
+  GPIO_PG6_NBDCLK       = GPIO_FR_4,  /*!< PCFR4: NBDCLK       */
+  GPIO_PG6_FUT0RTS_N    = GPIO_FR_5,  /*!< PCFR5: FUT0RTS_N    */
+  GPIO_PG6_I2S1MCKIO    = GPIO_FR_6,  /*!< PCFR6: I2S1MCKIO    */
+}gpio_pg6_func_t;
+
+/**
+ *  @enum gpio_pg7_func_t
+ *  @brief    PortG7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG7_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG7_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG7_TRACEDATA0   = GPIO_FR_1,  /*!< PCFR1: TRACEDATA0   */
+  GPIO_PG7_NBDDATA0     = GPIO_FR_4,  /*!< PCFR4: NBDDATA0     */
+  GPIO_PG7_FUT0CTS_N    = GPIO_FR_5,  /*!< PCFR5: FUT0CTS_N    */
+  GPIO_PG7_EMAMDC       = GPIO_FR_8,  /*!< PCFR8: EMAMDC       */
+}gpio_pg7_func_t;
+
+/**
+ *  @enum gpio_ph0_func_t
+ *  @brief    PortH0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH0_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH0_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH0_TRACEDATA1 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA1   */
+  GPIO_PH0_UT1RXD     = GPIO_FR_3,  /*!< PCFR3: UT1RXD       */
+  GPIO_PH0_NBDDATA1   = GPIO_FR_4,  /*!< PCFR4: NBDDATA1     */
+  GPIO_PH0_UT1TXDA    = GPIO_FR_5,  /*!< PCFR5: UT1TXDA      */
+  GPIO_PH0_EMAMDIO    = GPIO_FR_8,  /*!< PCFR8: EMAMDIO      */
+}gpio_ph0_func_t;
+
+/**
+ *  @enum gpio_ph1_func_t
+ *  @brief    PortH1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH1_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH1_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH1_TRACEDATA2 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA2   */
+  GPIO_PH1_UT1TXDA    = GPIO_FR_3,  /*!< PCFR3: UT1TXDA      */
+  GPIO_PH1_NBDDATA2   = GPIO_FR_4,  /*!< PCFR4: NBDDATA2     */
+  GPIO_PH1_UT1RXD     = GPIO_FR_5,  /*!< PCFR5: UT1RXD       */
+}gpio_ph1_func_t;
+
+/**
+ *  @enum gpio_ph2_func_t
+ *  @brief    PortH2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH2_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH2_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH2_TRACEDATA3 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA3   */
+  GPIO_PH2_UT1RTS_N   = GPIO_FR_3,  /*!< PCFR3: UT1RTS_N     */
+  GPIO_PH2_NBDDATA3   = GPIO_FR_4,  /*!< PCFR4: NBDDATA3     */
+  GPIO_PH2_UT1CTS_N   = GPIO_FR_5,  /*!< PCFR5: UT1CTS_N     */
+}gpio_ph2_func_t;
+
+ /**
+ *  @enum gpio_ph3_func_t
+ *  @brief    PortH3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH3_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH3_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH3_TDI        = GPIO_FR_1,  /*!< PCFR1: TDI          */
+  GPIO_PH3_UT1CTS_N   = GPIO_FR_3,  /*!< PCFR3: UT1CTS_N     */
+  GPIO_PH3_NBDSYNC    = GPIO_FR_4,  /*!< PCFR4: NBDSYNC      */
+  GPIO_PH3_UT1RTS_N   = GPIO_FR_5,  /*!< PCFR5: UT1RTS_N     */
+}gpio_ph3_func_t;
+
+ /**
+ *  @enum gpio_ph4_func_t
+ *  @brief    PortH4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH4_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH4_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH4_SWDIO      = GPIO_FR_1,  /*!< PCFR1: SWDIO        */
+  GPIO_PH4_UT0RXD     = GPIO_FR_3,  /*!< PCFR3: UT0RXD       */
+  GPIO_PH4_UT0TXDA    = GPIO_FR_5,  /*!< PCFR5: UT0TXDA      */
+}gpio_ph4_func_t;
+
+ /**
+ *  @enum gpio_ph5_func_t
+ *  @brief    PortH5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH5_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH5_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH5_TCK        = GPIO_FR_1,  /*!< PCFR1: TCK          */
+  GPIO_PH5_UT0TXDA    = GPIO_FR_3,  /*!< PCFR3: UT0TXDA      */
+  GPIO_PH5_UT0RXD     = GPIO_FR_5,  /*!< PCFR5: UT0RXD       */
+}gpio_ph5_func_t;
+
+ /**
+ *  @enum gpio_ph6_func_t
+ *  @brief    PortH6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH6_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH6_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH6_TDO        = GPIO_FR_1,  /*!< PCFR1: TDO          */
+  GPIO_PH6_UT0RTS_N   = GPIO_FR_3,  /*!< PCFR3: UT0RTS_N     */
+  GPIO_PH6_UT0CTS_N   = GPIO_FR_5,  /*!< PCFR5: UT0CTS_N     */
+}gpio_ph6_func_t;
+
+ /**
+ *  @enum gpio_ph7_func_t
+ *  @brief    PortH7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH7_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH7_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH7_TRST_N     = GPIO_FR_1,  /*!< PCFR1: TRST_N       */
+  GPIO_PH7_UT0CTS_N   = GPIO_FR_3,  /*!< PCFR3: UT0CTS_N     */
+  GPIO_PH7_UT0RTS_N   = GPIO_FR_5,  /*!< PCFR5: UT0RTS_N     */
+}gpio_ph7_func_t;
+
+/**
+ *  @enum gpio_pk0_func_t
+ *  @brief    PortK0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK0_INT10a     = 0,         /*!<     0: INT10a         */
+  GPIO_PK0_ISDAOUT    = GPIO_FR_1, /*!< PKFR1: ISDAOUT        */
+  GPIO_PK0_T32A00INA0 = GPIO_FR_2, /*!< PKFR2: T32A00INA0     */
+  GPIO_PK0_T32A00INC0 = GPIO_FR_3, /*!< PKFR3: T32A00INC0     */
+  GPIO_PK0_SMI0CS1_N  = GPIO_FR_6, /*!< PKFR6: ISDAOUT        */
+  GPIO_PK0_EMATXEN    = GPIO_FR_8, /*!< PKFR8: EMATXEN        */
+}gpio_pk0_func_t;
+
+/**
+ *  @enum gpio_pk1_func_t
+ *  @brief    PortK1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK1_INT11a     = 0,         /*!<     0: INT11a         */
+  GPIO_PK1_T32A00INB0 = GPIO_FR_2, /*!< PKFR2: T32A00INB0     */
+  GPIO_PK1_T32A00INC1 = GPIO_FR_3, /*!< PKFR3: T32A00INC1     */
+  GPIO_PK1_HDMAREQB   = GPIO_FR_4, /*!< PKFR4: HDMAREQB       */
+  GPIO_PK1_TSPI3CS0   = GPIO_FR_5, /*!< PKFR5: TSPI3CS0       */
+  GPIO_PK1_TSPI3CSIN  = GPIO_FR_6, /*!< PKFR6: TSPI3CSIN      */
+}gpio_pk1_func_t;
+
+/**
+ *  @enum gpio_pk2_func_t
+ *  @brief    PortK2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK2_ECS0_N     = GPIO_FR_1, /*!< PKFR1: ECS0_N         */
+  GPIO_PK2_SMI0D0     = GPIO_FR_6, /*!< PKFR6: SMI0D0         */
+  GPIO_PK2_EMAMDC     = GPIO_FR_8, /*!< PKFR8: EMAMDC         */
+}gpio_pk2_func_t;
+
+ /**
+ *  @enum gpio_pk3_func_t
+ *  @brief    PortK3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK3_ECS1_N     = GPIO_FR_1, /*!< PKFR1: ECS1_N         */
+  GPIO_PK3_SMI0D1     = GPIO_FR_6, /*!< PKFR6: SMI0D1         */
+  GPIO_PK3_EMAMDIO    = GPIO_FR_8, /*!< PKFR8: EMAMDIO        */
+}gpio_pk3_func_t;
+
+ /**
+ *  @enum gpio_pk4_func_t
+ *  @brief    PortK4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK4_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PK4_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PK4_TSPI1CS1    = GPIO_FR_1, /*!< PKFR1: TSPI1CS1       */
+  GPIO_PK4_TSPI3TXD    = GPIO_FR_4, /*!< PKFR4: TSPI3TXD       */
+  GPIO_PK4_SMI0D2      = GPIO_FR_6, /*!< PKFR6: SMI0D2         */
+  GPIO_PK4_EMATXCLK    = GPIO_FR_8, /*!< PKFR8: EMATXCLK       */
+}gpio_pk4_func_t;
+
+/**
+ *  @enum gpio_pk5_func_t
+ *  @brief    PortK5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK5_TSPI1CS2   = GPIO_FR_1, /*!< PKFR1: TSPI1CS2       */
+  GPIO_PK5_TSPI3RXD   = GPIO_FR_4, /*!< PKFR4: TSPI3RXD       */
+  GPIO_PK5_SMI0D3     = GPIO_FR_6, /*!< PKFR6: SMI0D3         */
+  GPIO_PK5_EMATXD3    = GPIO_FR_8, /*!< PKFR8: EMATXD3        */
+}gpio_pk5_func_t;
+
+/**
+ *  @enum gpio_pk6_func_t
+ *  @brief    PortK6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK6_TSPI1CS3   = GPIO_FR_1, /*!< PKFR1: TSPI1CS3       */
+  GPIO_PK6_T32A01INA0 = GPIO_FR_2, /*!< PKFR2: T32A01INA0     */
+  GPIO_PK6_T32A01INC0 = GPIO_FR_3, /*!< PKFR3: T32A01INC0     */
+  GPIO_PK6_TSPI3SCK   = GPIO_FR_4, /*!< PKFR4: TSPI3SCK       */
+  GPIO_PK6_SMI0CLK    = GPIO_FR_6, /*!< PKFR6: SMI0CLK        */
+  GPIO_PK6_EMATXD2    = GPIO_FR_8, /*!< PKFR8: EMATXD2        */
+}gpio_pk6_func_t;
+
+/**
+ *  @enum gpio_pk7_func_t
+ *  @brief    PortK7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK7_INT00a     = 0,         /*!<     0: INT00a         */
+  GPIO_PK7_T32A01INB0 = GPIO_FR_2, /*!< PKFR2: T32A01INB0     */
+  GPIO_PK7_T32A01INC1 = GPIO_FR_3, /*!< PKFR3: T32A01INC1     */
+  GPIO_PK7_TSPI3CS0   = GPIO_FR_4, /*!< PKFR4: TSPI3CS0       */
+  GPIO_PK7_SMI0CS0_N  = GPIO_FR_6, /*!< PKFR6: SMI0CS0_N      */
+  GPIO_PK7_TSPI3CSIN  = GPIO_FR_7, /*!< PKFR7: TSPI3CSIN      */
+  GPIO_PK7_EMATXD1    = GPIO_FR_8, /*!< PKFR8: EMATXD1        */
+}gpio_pk7_func_t;
+
+/**
+ *  @enum gpio_pl0_func_t
+ *  @brief    PortL0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL0_INT01a     = 0,         /*!<     0: INT01a         */
+  GPIO_PL0_T32A02INA0 = GPIO_FR_2, /*!< PLFR2: T32A02INA0     */
+  GPIO_PL0_T32A02INC0 = GPIO_FR_3, /*!< PLFR3: T32A02INC0     */
+  GPIO_PL0_SMI0D4     = GPIO_FR_5, /*!< PLFR5: SMI0D4         */
+  GPIO_PL0_TSPI1CSIN  = GPIO_FR_6, /*!< PLFR6: TSPI1CSIN      */
+  GPIO_PL0_TSPI1CS0   = GPIO_FR_7, /*!< PLFR7: TSPI1CS0       */
+  GPIO_PL0_EMATXD0    = GPIO_FR_8, /*!< PKFR8: EMATXD0        */
+}gpio_pl0_func_t;
+
+/**
+ *  @enum gpio_pl1_func_t
+ *  @brief    PortL1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL1_INPUT     = 0,         /*!<     0: Input Port     */
+  GPIO_PL1_OUTPUT    = 0,         /*!<     0: Output Port    */
+  GPIO_PL1_SMI0D5    = GPIO_FR_5, /*!< PLFR5: SMI0D5         */
+  GPIO_PL1_TSPI1SCK  = GPIO_FR_7, /*!< PLFR7: TSPI1SCK       */
+  GPIO_PL1_EMARXCLK  = GPIO_FR_8, /*!< PLFR8: EMARXCLK       */
+}gpio_pl1_func_t;
+
+/**
+ *  @enum gpio_pl2_func_t
+ *  @brief    PortL2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL2_SMI0D6     = GPIO_FR_5, /*!< PLFR5: SMI0D6         */
+  GPIO_PL2_TSPI1RXD   = GPIO_FR_7, /*!< PLFR7: TSPI1RXD       */
+  GPIO_PL2_EMARXD0    = GPIO_FR_8, /*!< PLFR8: EMARXD0        */
+}gpio_pl2_func_t;
+
+ /**
+ *  @enum gpio_pl3_func_t
+ *  @brief    PortL3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL3_T32A02INB0 = GPIO_FR_2, /*!< PLFR2: T32A02INB0     */
+  GPIO_PL3_T32A02INC1 = GPIO_FR_3, /*!< PLFR3: T32A02INC1     */
+  GPIO_PL3_SMI0D7     = GPIO_FR_5, /*!< PLFR5: SMI0D7         */
+  GPIO_PL3_TSPI3CS1   = GPIO_FR_6, /*!< PLFR6: TSPI3CS1       */
+  GPIO_PL3_TSPI1TXD   = GPIO_FR_7, /*!< PLFR7: TSPI1TXD       */
+  GPIO_PL3_EMARXD1    = GPIO_FR_8, /*!< PLFR8: EMARXD1        */
+}gpio_pl3_func_t;
+
+/**
+ *  @enum gpio_pn0_func_t
+ *  @brief    PortN0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN0_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN0_AINA00     = GPIO_FR_NA, /*!< N/A: AINA00         */
+}gpio_pn0_func_t;
+
+/**
+ *  @enum gpio_pn1_func_t
+ *  @brief    PortN1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN1_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN1_AINA01     = GPIO_FR_NA, /*!< N/A: AINA01         */
+}gpio_pn1_func_t;
+
+/**
+ *  @enum gpio_pn2_func_t
+ *  @brief    PortN2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN2_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN2_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN2_AINA02     = GPIO_FR_NA, /*!< N/A: AINA02         */
+}gpio_pn2_func_t;
+
+/**
+ *  @enum gpio_pn3_func_t
+ *  @brief    PortN3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN3_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN3_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN3_AINA03     = GPIO_FR_NA, /*!< N/A: AINA03         */
+}gpio_pn3_func_t;
+
+ /**
+ *  @enum gpio_pn4_func_t
+ *  @brief    PortN4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN4_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN4_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN4_AINA04     = GPIO_FR_NA, /*!< N/A: AINA04         */
+}gpio_pn4_func_t;
+
+/**
+ *  @enum gpio_pn5_func_t
+ *  @brief    PortN5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN5_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN5_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN5_AINA05     = GPIO_FR_NA, /*!< N/A: AINA05         */
+}gpio_pn5_func_t;
+
+/**
+ *  @enum gpio_pn6_func_t
+ *  @brief    PortN6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN6_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN6_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN6_AINA06     = GPIO_FR_NA, /*!< N/A: AINA06         */
+}gpio_pn6_func_t;
+
+/**
+ *  @enum gpio_pn7_func_t
+ *  @brief    PortN7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN7_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN7_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN7_AINA07     = GPIO_FR_NA, /*!< N/A: AINA07         */
+}gpio_pn7_func_t;
+
+/**
+ *  @enum gpio_pp0_func_t
+ *  @brief    PortP0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP0_AINA08     = 0,         /*!<     0: AINA08         */
+  GPIO_PP0_T32A04INA0 = GPIO_FR_2, /*!< PPFR2: T32A04INA0     */
+  GPIO_PP0_T32A04INC0 = GPIO_FR_3, /*!< PPFR3: T32A04INC0     */
+  GPIO_PP0_T32A04INB1 = GPIO_FR_5, /*!< PPFR5: T32A04INB1     */
+}gpio_pp0_func_t;
+
+/**
+ *  @enum gpio_pp1_func_t
+ *  @brief    PortP1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP1_AINA09     = 0,         /*!<     0: AINA09         */
+  GPIO_PP1_T32A04INB0 = GPIO_FR_2, /*!< PPFR2: T32A04INB0     */
+  GPIO_PP1_T32A04INC1 = GPIO_FR_3, /*!< PPFR3: T32A04INC1     */
+  GPIO_PP1_T32A04INA1 = GPIO_FR_5, /*!< PPFR5: T32A04INA1     */
+}gpio_pp1_func_t;
+
+/**
+ *  @enum gpio_pp2_func_t
+ *  @brief    PortP2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP2_AINA10     = 0,         /*!<     0: AINA10         */
+  GPIO_PP2_T32A05INA0 = GPIO_FR_2, /*!< PPFR2: T32A05INA0     */
+  GPIO_PP2_T32A05INC0 = GPIO_FR_3, /*!< PPFR3: T32A05INC0     */
+  GPIO_PP2_T32A05INB1 = GPIO_FR_5, /*!< PPFR5: T32A05INB1     */
+}gpio_pp2_func_t;
+
+ /**
+ *  @enum gpio_pp3_func_t
+ *  @brief    PortP3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP3_AINA11     = 0,         /*!<     0: AINA11         */
+  GPIO_PP3_T32A05INB0 = GPIO_FR_2, /*!< PPFR2: T32A05INB0     */
+  GPIO_PP3_T32A05INC1 = GPIO_FR_3, /*!< PPFR3: T32A05INC1     */
+  GPIO_PP3_T32A05INA1 = GPIO_FR_5, /*!< PPFR5: T32A05INA1     */
+}gpio_pp3_func_t;
+
+ /**
+ *  @enum gpio_pp4_func_t
+ *  @brief    PortP4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP4_AINA12     = 0,         /*!<     0: AINA12         */
+  GPIO_PP4_T32A06INA0 = GPIO_FR_2, /*!< PPFR2: T32A06INA0     */
+  GPIO_PP4_T32A06INC0 = GPIO_FR_3, /*!< PPFR3: T32A06INC0     */
+  GPIO_PP4_T32A06INB1 = GPIO_FR_5, /*!< PPFR5: T32A06INB1     */
+}gpio_pp4_func_t;
+
+ /**
+ *  @enum gpio_pp5_func_t
+ *  @brief    PortP5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP5_AINA13     = 0,         /*!<     0: AINA13         */
+  GPIO_PP5_T32A06INB0 = GPIO_FR_2, /*!< PPFR2: T32A06INB0     */
+  GPIO_PP5_T32A06INC1 = GPIO_FR_3, /*!< PPFR3: T32A06INC1     */
+  GPIO_PP5_T32A06INA1 = GPIO_FR_5, /*!< PPFR5: T32A06INA1     */
+}gpio_pp5_func_t;
+
+/**
+ *  @enum gpio_pp6_func_t
+ *  @brief    PortP6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP6_AINA14     = 0,         /*!<     0: AINA14         */
+  GPIO_PP6_INT10b     = 0,         /*!<     0: INT10b         */
+  GPIO_PP6_T32A07INA0 = GPIO_FR_2, /*!< PPFR2: T32A07INA0     */
+  GPIO_PP6_T32A07INC0 = GPIO_FR_3, /*!< PPFR3: T32A07INC0     */
+  GPIO_PP6_T32A07INB1 = GPIO_FR_5, /*!< PPFR5: T32A07INB1     */
+}gpio_pp6_func_t;
+
+ /**
+ *  @enum gpio_pp7_func_t
+ *  @brief    PortP7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP7_AINA15     = 0,         /*!<     0: AINA15         */
+  GPIO_PP7_INT11b     = 0,         /*!<     0: INT11b         */
+  GPIO_PP7_T32A07INB0 = GPIO_FR_2, /*!< PPFR2: T32A07INB0     */
+  GPIO_PP7_T32A07INC1 = GPIO_FR_3, /*!< PPFR3: T32A07INC1     */
+  GPIO_PP7_T32A07INA1 = GPIO_FR_5, /*!< PPFR5: T32A07INA1     */
+}gpio_pp7_func_t;
+
+/**
+ *  @enum gpio_pt0_func_t
+ *  @brief    PortT0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PT0_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PT0_DAC0       = GPIO_FR_NA, /*!< N/A: DAC0           */
+}gpio_pt0_func_t;
+
+/**
+ *  @enum gpio_pt1_func_t
+ *  @brief    PortT1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PT1_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PT1_DAC1       = GPIO_FR_NA, /*!< N/A: DAC1           */
+}gpio_pt1_func_t;
+
+/**
+ *  @enum gpio_pt3_func_t
+ *  @brief    PortT3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT3_INT00b     = 0,         /*!<     0: INT00b         */
+  GPIO_PT3_RTCOUT     = GPIO_FR_1, /*!< PTFR1: RTCOUT         */
+  GPIO_PT3_T32A03OUTA = GPIO_FR_2, /*!< PTFR2: T32A03OUTA     */
+  GPIO_PT3_T32A03OUTC = GPIO_FR_3, /*!< PTFR3: T32A03OUTC     */
+  GPIO_PT3_RXIN0      = 0,         /*!<     0: RXIN0          */
+  GPIO_PT3_TRGIN2     = GPIO_FR_6, /*!< PTFR6: TRGIN2         */
+}gpio_pt3_func_t;
+
+/**
+ *  @enum gpio_py0_func_t
+ *  @brief    PortY0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY0_X1         = GPIO_FR_NA, /*!< N/A: X1             */
+}gpio_py0_func_t;
+
+/**
+ *  @enum gpio_py1_func_t
+ *  @brief    PortY1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY1_X2         = GPIO_FR_NA, /*!< N/A: X2             */
+}gpio_py1_func_t;
+
+/**
+ *  @enum gpio_py2_func_t
+ *  @brief    PortY2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY2_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY2_XT1        = GPIO_FR_NA, /*!< N/A: XT1            */
+}gpio_py2_func_t;
+
+/**
+ *  @enum gpio_py3_func_t
+ *  @brief    PortY3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY3_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY3_XT2        = GPIO_FR_NA, /*!< N/A: XT2            */
+}gpio_py3_func_t;
+
+/**
+ *  @enum gpio_py4_func_t
+ *  @brief    PortY4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PY4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PY4_EEXBCLK    = GPIO_FR_4, /*!< PYFR4: EEXBCLK        */
+  GPIO_PY4_USBA_SOF_TGL = GPIO_FR_6, /*!< PYFR6: USBA_SOF_TGL */
+}gpio_py4_func_t;
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_typedef GPIO Private Typedef
+ *  @{
+ */
+/*!
+  * @brief  Pin Exist Table
+  * @details Bit0 :GPIO_Mode_DATA
+  * @details Bit1 :GPIO_Mode_CR
+  * @details Bit2 :GPIO_Mode_FR1
+  * @details Bit3 :GPIO_Mode_FR2
+  * @details Bit4 :GPIO_Mode_FR3
+  * @details Bit5 :GPIO_Mode_FR4
+  * @details Bit6 :GPIO_Mode_FR5
+  * @details Bit7 :GPIO_Mode_FR6
+  * @details Bit8 :GPIO_Mode_FR7
+  * @details Bit9 :GPIO_Mode_FR8
+  * @details Bit10 :GPIO_Mode_OD
+  * @details Bit11 :GPIO_Mode_PUP
+  * @details Bit12 :GPIO_Mode_PDN
+  * @details Bit13 :GPIO_Mode_IE
+  */
+static uint16_t PinExistTbl[GPIO_GROUP_Max][GPIO_PORT_Max] =
+{
+   /* Port-0         Port-1         Port-2         Port-3         Port-4         Port-5         Port-6         Port-7 */
+    { GPIO_PORT_A_0, GPIO_PORT_A_1, GPIO_PORT_A_2, GPIO_PORT_A_3, GPIO_PORT_A_4, GPIO_PORT_A_5, GPIO_PORT_A_6, GPIO_PORT_A_7 },     /** GPIO_PORT_A */
+    { GPIO_PORT_B_0, GPIO_PORT_B_1, GPIO_PORT_B_2, GPIO_PORT_B_3, GPIO_PORT_B_4, GPIO_PORT_B_5, GPIO_PORT_B_6, GPIO_PORT_B_7 },     /** GPIO_PORT_B */
+    { GPIO_PORT_C_0, GPIO_PORT_C_1, GPIO_PORT_C_2, GPIO_PORT_C_3, GPIO_PORT_C_4, GPIO_PORT_C_5, GPIO_PORT_C_6, GPIO_PORT_C_7 },     /** GPIO_PORT_C */
+    { GPIO_PORT_D_0, GPIO_PORT_D_1, GPIO_PORT_D_2, GPIO_PORT_D_3, GPIO_PORT_D_4, GPIO_PORT_D_5, GPIO_PORT_D_6, GPIO_PORT_D_7 },     /** GPIO_PORT_D */
+    { GPIO_PORT_E_0, GPIO_PORT_E_1, GPIO_PORT_E_2, GPIO_PORT_E_3, GPIO_PORT_E_4, GPIO_PORT_E_5, GPIO_PORT_E_6, GPIO_PORT_E_7 },     /** GPIO_PORT_E */
+    { GPIO_PORT_F_0, GPIO_PORT_F_1, GPIO_PORT_F_2, GPIO_PORT_F_3, GPIO_PORT_F_4, GPIO_PORT_F_5, GPIO_PORT_F_6, GPIO_PORT_F_7 },     /** GPIO_PORT_F */
+    { GPIO_PORT_G_0, GPIO_PORT_G_1, GPIO_PORT_G_2, GPIO_PORT_G_3, GPIO_PORT_G_4, GPIO_PORT_G_5, GPIO_PORT_G_6, GPIO_PORT_G_7 },     /** GPIO_PORT_G */
+    { GPIO_PORT_H_0, GPIO_PORT_H_1, GPIO_PORT_H_2, GPIO_PORT_H_3, GPIO_PORT_H_4, GPIO_PORT_H_5, GPIO_PORT_H_6, GPIO_PORT_H_7 },     /** GPIO_PORT_H */
+    { GPIO_PORT_J_0, GPIO_PORT_J_1, GPIO_PORT_J_2, GPIO_PORT_J_3, GPIO_PORT_J_4, GPIO_PORT_J_5, GPIO_PORT_J_6, GPIO_PORT_J_7 },     /** GPIO_PORT_J */
+    { GPIO_PORT_K_0, GPIO_PORT_K_1, GPIO_PORT_K_2, GPIO_PORT_K_3, GPIO_PORT_K_4, GPIO_PORT_K_5, GPIO_PORT_K_6, GPIO_PORT_K_7 },     /** GPIO_PORT_K */
+    { GPIO_PORT_L_0, GPIO_PORT_L_1, GPIO_PORT_L_2, GPIO_PORT_L_3, GPIO_PORT_L_4, GPIO_PORT_L_5, GPIO_PORT_L_6, GPIO_PORT_L_7 },     /** GPIO_PORT_L */
+    { GPIO_PORT_M_0, GPIO_PORT_M_1, GPIO_PORT_M_2, GPIO_PORT_M_3, GPIO_PORT_M_4, GPIO_PORT_M_5, GPIO_PORT_M_6, GPIO_PORT_M_7 },     /** GPIO_PORT_M */
+    { GPIO_PORT_N_0, GPIO_PORT_N_1, GPIO_PORT_N_2, GPIO_PORT_N_3, GPIO_PORT_N_4, GPIO_PORT_N_5, GPIO_PORT_N_6, GPIO_PORT_N_7 },     /** GPIO_PORT_N */
+    { GPIO_PORT_P_0, GPIO_PORT_P_1, GPIO_PORT_P_2, GPIO_PORT_P_3, GPIO_PORT_P_4, GPIO_PORT_P_5, GPIO_PORT_P_6, GPIO_PORT_P_7 },     /** GPIO_PORT_P */
+    { GPIO_PORT_R_0, GPIO_PORT_R_1, GPIO_PORT_R_2, GPIO_PORT_R_3, GPIO_PORT_R_4, GPIO_PORT_R_5, GPIO_PORT_R_6, GPIO_PORT_R_7 },     /** GPIO_PORT_R */
+    { GPIO_PORT_T_0, GPIO_PORT_T_1, GPIO_PORT_T_2, GPIO_PORT_T_3, GPIO_PORT_T_4, GPIO_PORT_T_5, GPIO_PORT_T_6, GPIO_PORT_T_7 },     /** GPIO_PORT_T */
+    { GPIO_PORT_U_0, GPIO_PORT_U_1, GPIO_PORT_U_2, GPIO_PORT_U_3, GPIO_PORT_U_4, GPIO_PORT_U_5, GPIO_PORT_U_6, GPIO_PORT_U_7 },     /** GPIO_PORT_U */
+    { GPIO_PORT_V_0, GPIO_PORT_V_1, GPIO_PORT_V_2, GPIO_PORT_V_3, GPIO_PORT_V_4, GPIO_PORT_V_5, GPIO_PORT_V_6, GPIO_PORT_V_7 },     /** GPIO_PORT_V */
+    { GPIO_PORT_W_0, GPIO_PORT_W_1, GPIO_PORT_W_2, GPIO_PORT_W_3, GPIO_PORT_W_4, GPIO_PORT_W_5, GPIO_PORT_W_6, GPIO_PORT_W_7 },     /** GPIO_PORT_W */
+    { GPIO_PORT_Y_0, GPIO_PORT_Y_1, GPIO_PORT_Y_2, GPIO_PORT_Y_3, GPIO_PORT_Y_4, GPIO_PORT_Y_5, GPIO_PORT_Y_6, GPIO_PORT_Y_7 },     /** GPIO_PORT_Y */
+};
+/**
+ *  @}
+ */ /* End of group GPIO_Private_typedef */
+/*----------------------------------*/
+/**
+ * @brief  GPIO handle structure definition.
+*/
+/*----------------------------------*/
+typedef struct gpio_pa_handle
+{
+    TSB_PA_TypeDef       *p_pa_instance;     /*!< Registers base address.           */
+    TSB_PB_TypeDef       *p_pb_instance;     /*!< Registers base address.           */
+    void                 *p_pc_instance;     /*!< Registers base address.           */
+    TSB_PD_TypeDef       *p_pd_instance;     /*!< Registers base address.           */
+    TSB_PE_TypeDef       *p_pe_instance;     /*!< Registers base address.           */
+    TSB_PF_TypeDef       *p_pf_instance;     /*!< Registers base address.           */
+    TSB_PG_TypeDef       *p_pg_instance;     /*!< Registers base address.           */
+    TSB_PH_TypeDef       *p_ph_instance;     /*!< Registers base address.           */
+    void                 *p_pj_instance;     /*!< Registers base address.           */
+    TSB_PK_TypeDef       *p_pk_instance;     /*!< Registers base address.           */
+    TSB_PL_TypeDef       *p_pl_instance;     /*!< Registers base address.           */
+    void                 *p_pm_instance;     /*!< Registers base address.           */
+    TSB_PN_TypeDef       *p_pn_instance;     /*!< Registers base address.           */
+    TSB_PP_TypeDef       *p_pp_instance;     /*!< Registers base address.           */
+    void                 *p_pr_instance;     /*!< Registers base address.           */
+    TSB_PT_TypeDef       *p_pt_instance;     /*!< Registers base address.           */
+    void                 *p_pu_instance;     /*!< Registers base address.           */
+    void                 *p_pv_instance;     /*!< Registers base address.           */
+    void                 *p_pw_instance;     /*!< Registers base address.           */
+    TSB_PY_TypeDef       *p_py_instance;     /*!< Registers base address.           */
+} gpio_t;
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+
+/**
+ *  @}
+ */ /* End of group GPIO */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+#endif /* __GPIO_M4NN_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NQ.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NQ.h
new file mode 100644
index 0000000000..95ae2c90b3
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NQ.h
@@ -0,0 +1,2445 @@
+/**
+ *******************************************************************************
+ * @file    txz_gpio_M4NQ.h
+ * @brief   This file provides all the functions prototypes for GPIO driver.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef __GPIO_M4NQ_H
+#define __GPIO_M4NQ_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include "txz_driver_def.h"
+
+/**
+ *  @addtogroup Periph_Driver
+ *  @{
+ */
+
+/**
+ *  @defgroup GPIO GPIO
+ *  @brief    GPIO Driver.
+ *  @{
+ */
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Exported_define GPIO Exported Define
+ *  @{
+ */
+/*PinExist define*/
+/* PortA */
+#define GPIO_PORT_A_0   (0x3DDF)
+#define GPIO_PORT_A_1   (0x3D57)
+#define GPIO_PORT_A_2   (0x3F17)
+#define GPIO_PORT_A_3   (0x3DDF)
+#define GPIO_PORT_A_4   (0x3DDF)
+#define GPIO_PORT_A_5   (0x3DD7)
+#define GPIO_PORT_A_6   (0x3F97)
+#define GPIO_PORT_A_7   (0x3DDF)
+/* PortB */
+#define GPIO_PORT_B_0   (0x3CFF)
+#define GPIO_PORT_B_1   (0x3CDF)
+#define GPIO_PORT_B_2   (0x3CD7)
+#define GPIO_PORT_B_3   (0x3C97)
+#define GPIO_PORT_B_4   (0x0000)
+#define GPIO_PORT_B_5   (0x0000)
+#define GPIO_PORT_B_6   (0x0000)
+#define GPIO_PORT_B_7   (0x0000)
+/* PortC */
+#define GPIO_PORT_C_0   (0x0000)
+#define GPIO_PORT_C_1   (0x0000)
+#define GPIO_PORT_C_2   (0x0000)
+#define GPIO_PORT_C_3   (0x0000)
+#define GPIO_PORT_C_4   (0x0000)
+#define GPIO_PORT_C_5   (0x0000)
+#define GPIO_PORT_C_6   (0x0000)
+#define GPIO_PORT_C_7   (0x0000)
+/* PortD */
+#define GPIO_PORT_D_0   (0x3DFF)
+#define GPIO_PORT_D_1   (0x3D7F)
+#define GPIO_PORT_D_2   (0x3F77)
+#define GPIO_PORT_D_3   (0x3F37)
+#define GPIO_PORT_D_4   (0x3FD7)
+#define GPIO_PORT_D_5   (0x3F97)
+#define GPIO_PORT_D_6   (0x3FDF)
+#define GPIO_PORT_D_7   (0x3FDF)
+/* PortE */
+#define GPIO_PORT_E_0   (0x3FFF)
+#define GPIO_PORT_E_1   (0x3FF7)
+#define GPIO_PORT_E_2   (0x3FF7)
+#define GPIO_PORT_E_3   (0x3FF7)
+#define GPIO_PORT_E_4   (0x3EF7)
+#define GPIO_PORT_E_5   (0x3EF7)
+#define GPIO_PORT_E_6   (0x3EF7)
+#define GPIO_PORT_E_7   (0x3EFF)
+/* PortF */
+#define GPIO_PORT_F_0   (0x3C07)
+#define GPIO_PORT_F_1   (0x3C07)
+#define GPIO_PORT_F_2   (0x3D83)
+#define GPIO_PORT_F_3   (0x3D83)
+#define GPIO_PORT_F_4   (0x3C07)
+#define GPIO_PORT_F_5   (0x3C87)
+#define GPIO_PORT_F_6   (0x3C87)
+#define GPIO_PORT_F_7   (0x3CE7)
+/* PortG */
+#define GPIO_PORT_G_0   (0x3E57)
+#define GPIO_PORT_G_1   (0x3E57)
+#define GPIO_PORT_G_2   (0x3FF3)
+#define GPIO_PORT_G_3   (0x3FF3)
+#define GPIO_PORT_G_4   (0x3FEB)
+#define GPIO_PORT_G_5   (0x3FFB)
+#define GPIO_PORT_G_6   (0x3CE7)
+#define GPIO_PORT_G_7   (0x3E67)
+/* PortH */
+#define GPIO_PORT_H_0   (0x3E77)
+#define GPIO_PORT_H_1   (0x3C77)
+#define GPIO_PORT_H_2   (0x3C77)
+#define GPIO_PORT_H_3   (0x3C77)
+#define GPIO_PORT_H_4   (0x3C57)
+#define GPIO_PORT_H_5   (0x3C57)
+#define GPIO_PORT_H_6   (0x3C57)
+#define GPIO_PORT_H_7   (0x3C57)
+/* PortJ */
+#define GPIO_PORT_J_0   (0x0000)
+#define GPIO_PORT_J_1   (0x0000)
+#define GPIO_PORT_J_2   (0x0000)
+#define GPIO_PORT_J_3   (0x0000)
+#define GPIO_PORT_J_4   (0x0000)
+#define GPIO_PORT_J_5   (0x0000)
+#define GPIO_PORT_J_6   (0x0000)
+#define GPIO_PORT_J_7   (0x0000)
+/* PortK */
+#define GPIO_PORT_K_0   (0x3E9F)
+#define GPIO_PORT_K_1   (0x3CFF)
+#define GPIO_PORT_K_2   (0x3E87)
+#define GPIO_PORT_K_3   (0x3E87)
+#define GPIO_PORT_K_4   (0x3EA7)
+#define GPIO_PORT_K_5   (0x3EA7)
+#define GPIO_PORT_K_6   (0x3EBF)
+#define GPIO_PORT_K_7   (0x3FBB)
+/* PortL */
+#define GPIO_PORT_L_0   (0x3FDB)
+#define GPIO_PORT_L_1   (0x3F43)
+#define GPIO_PORT_L_2   (0x3F43)
+#define GPIO_PORT_L_3   (0x3FDB)
+#define GPIO_PORT_L_4   (0x0000)
+#define GPIO_PORT_L_5   (0x0000)
+#define GPIO_PORT_L_6   (0x0000)
+#define GPIO_PORT_L_7   (0x0000)
+/* PortM */
+#define GPIO_PORT_M_0   (0x3FE7)
+#define GPIO_PORT_M_1   (0x3FF7)
+#define GPIO_PORT_M_2   (0x3FDB)
+#define GPIO_PORT_M_3   (0x3FEB)
+#define GPIO_PORT_M_4   (0x3DAB)
+#define GPIO_PORT_M_5   (0x3D9B)
+#define GPIO_PORT_M_6   (0x3DFF)
+#define GPIO_PORT_M_7   (0x3DEF)
+/* PortN */
+#define GPIO_PORT_N_0   (0x3C03)
+#define GPIO_PORT_N_1   (0x3C03)
+#define GPIO_PORT_N_2   (0x3C03)
+#define GPIO_PORT_N_3   (0x3C03)
+#define GPIO_PORT_N_4   (0x3C03)
+#define GPIO_PORT_N_5   (0x3C03)
+#define GPIO_PORT_N_6   (0x3C03)
+#define GPIO_PORT_N_7   (0x3C03)
+/* PortP */
+#define GPIO_PORT_P_0   (0x3C5B)
+#define GPIO_PORT_P_1   (0x3C5B)
+#define GPIO_PORT_P_2   (0x3C5B)
+#define GPIO_PORT_P_3   (0x3C5B)
+#define GPIO_PORT_P_4   (0x3C5B)
+#define GPIO_PORT_P_5   (0x3C5B)
+#define GPIO_PORT_P_6   (0x3C5B)
+#define GPIO_PORT_P_7   (0x3C5B)
+/* PortR */
+#define GPIO_PORT_R_0   (0x3C1B)
+#define GPIO_PORT_R_1   (0x3C1B)
+#define GPIO_PORT_R_2   (0x3C1B)
+#define GPIO_PORT_R_3   (0x3C1B)
+#define GPIO_PORT_R_4   (0x3C1B)
+#define GPIO_PORT_R_5   (0x3C1B)
+#define GPIO_PORT_R_6   (0x3C1B)
+#define GPIO_PORT_R_7   (0x3C1B)
+/* PortT */
+#define GPIO_PORT_T_0   (0x3C03)
+#define GPIO_PORT_T_1   (0x3C03)
+#define GPIO_PORT_T_2   (0x3D03)
+#define GPIO_PORT_T_3   (0x3C9F)
+#define GPIO_PORT_T_4   (0x3E03)
+#define GPIO_PORT_T_5   (0x3C0B)
+#define GPIO_PORT_T_6   (0x0000)
+#define GPIO_PORT_T_7   (0x0000)
+/* PortU */
+#define GPIO_PORT_U_0   (0x3D5B)
+#define GPIO_PORT_U_1   (0x0000)
+#define GPIO_PORT_U_2   (0x3D1B)
+#define GPIO_PORT_U_3   (0x3D5B)
+#define GPIO_PORT_U_4   (0x0000)
+#define GPIO_PORT_U_5   (0x0000)
+#define GPIO_PORT_U_6   (0x0000)
+#define GPIO_PORT_U_7   (0x0000)
+/* PortV */
+#define GPIO_PORT_V_0   (0x3FDB)
+#define GPIO_PORT_V_1   (0x3FDB)
+#define GPIO_PORT_V_2   (0x3FDB)
+#define GPIO_PORT_V_3   (0x3FCB)
+#define GPIO_PORT_V_4   (0x3FEF)
+#define GPIO_PORT_V_5   (0x3FFF)
+#define GPIO_PORT_V_6   (0x3D7B)
+#define GPIO_PORT_V_7   (0x3DEB)
+/* PortW */
+#define GPIO_PORT_W_0   (0x0000)
+#define GPIO_PORT_W_1   (0x0000)
+#define GPIO_PORT_W_2   (0x0000)
+#define GPIO_PORT_W_3   (0x0000)
+#define GPIO_PORT_W_4   (0x0000)
+#define GPIO_PORT_W_5   (0x0000)
+#define GPIO_PORT_W_6   (0x0000)
+#define GPIO_PORT_W_7   (0x0000)
+/* PortY */
+#define GPIO_PORT_Y_0   (0x3801)
+#define GPIO_PORT_Y_1   (0x3801)
+#define GPIO_PORT_Y_2   (0x3801)
+#define GPIO_PORT_Y_3   (0x3801)
+#define GPIO_PORT_Y_4   (0x1CA3)
+#define GPIO_PORT_Y_5   (0x0000)
+#define GPIO_PORT_Y_6   (0x0000)
+#define GPIO_PORT_Y_7   (0x0000)
+
+/* Port Register setting */
+
+/* Port Register setting */
+#define PORT_CLOCK_DISABLE_PORTA(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTB(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTC(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTD(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTE(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTF(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTG(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTH(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTJ(var)
+#define PORT_CLOCK_DISABLE_PORTK(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTL(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTM(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTN(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTP(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTR(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTT(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTU(var)
+#define PORT_CLOCK_DISABLE_PORTV(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTW(var)
+#define PORT_CLOCK_DISABLE_PORTY(var)     ((var) = 0U)
+
+#define PORT_CLOCK_ENABLE_PORTA(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTB(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTC(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTD(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTE(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTF(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTG(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTH(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTJ(var)
+#define PORT_CLOCK_ENABLE_PORTK(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTL(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTM(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTN(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTP(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTR(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTT(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTU(var)
+#define PORT_CLOCK_ENABLE_PORTV(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTW(var)
+#define PORT_CLOCK_ENABLE_PORTY(var)      ((var) = 1U)
+
+/* PortA */
+#define INIT_GPIO_PORT_A_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_A_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR4(var)
+#define INIT_GPIO_PORT_A_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_A_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_IE(var)    ((var) = 0x00)
+/* PortB */
+#define INIT_GPIO_PORT_B_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_B_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR7(var)
+#define INIT_GPIO_PORT_B_FR8(var)
+#define INIT_GPIO_PORT_B_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_B_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_IE(var)    ((var) = 0x00)
+/* PortC */
+#define INIT_GPIO_PORT_C_DATA(var)
+#define INIT_GPIO_PORT_C_CR(var)
+#define INIT_GPIO_PORT_C_FR1(var)
+#define INIT_GPIO_PORT_C_FR2(var)
+#define INIT_GPIO_PORT_C_FR3(var)
+#define INIT_GPIO_PORT_C_FR4(var)
+#define INIT_GPIO_PORT_C_FR5(var)
+#define INIT_GPIO_PORT_C_FR6(var)
+#define INIT_GPIO_PORT_C_FR7(var)
+#define INIT_GPIO_PORT_C_FR8(var)
+#define INIT_GPIO_PORT_C_OD(var)
+#define INIT_GPIO_PORT_C_PUP(var)
+#define INIT_GPIO_PORT_C_PDN(var)
+#define INIT_GPIO_PORT_C_IE(var)
+/* PortD */
+#define INIT_GPIO_PORT_D_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_D_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_D_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_IE(var)    ((var) = 0x00)
+/* PortE */
+#define INIT_GPIO_PORT_E_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_E_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_E_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_IE(var)    ((var) = 0x00)
+/* PortF */
+#define INIT_GPIO_PORT_F_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_F_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR2(var)
+#define INIT_GPIO_PORT_F_FR3(var)
+#define INIT_GPIO_PORT_F_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR8(var)
+#define INIT_GPIO_PORT_F_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_F_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_IE(var)    ((var) = 0x00)
+/* PortG */
+#define INIT_GPIO_PORT_G_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_G_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_G_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_IE(var)    ((var) = 0x00)
+/* PortH */
+#define INIT_GPIO_PORT_H_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_H_CR(var)    ((var) = 0x50)
+#define INIT_GPIO_PORT_H_FR1(var)   ((var) = 0xF8)
+#define INIT_GPIO_PORT_H_FR2(var)
+#define INIT_GPIO_PORT_H_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR6(var)
+#define INIT_GPIO_PORT_H_FR7(var)
+#define INIT_GPIO_PORT_H_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_H_PUP(var)   ((var) = 0x98)
+#define INIT_GPIO_PORT_H_PDN(var)   ((var) = 0x20)
+#define INIT_GPIO_PORT_H_IE(var)    ((var) = 0xB8)
+/* PortJ */
+#define INIT_GPIO_PORT_J_DATA(var)
+#define INIT_GPIO_PORT_J_CR(var)
+#define INIT_GPIO_PORT_J_FR1(var)
+#define INIT_GPIO_PORT_J_FR2(var)
+#define INIT_GPIO_PORT_J_FR3(var)
+#define INIT_GPIO_PORT_J_FR4(var)
+#define INIT_GPIO_PORT_J_FR5(var)
+#define INIT_GPIO_PORT_J_FR6(var)
+#define INIT_GPIO_PORT_J_FR7(var)
+#define INIT_GPIO_PORT_J_FR8(var)
+#define INIT_GPIO_PORT_J_OD(var)
+#define INIT_GPIO_PORT_J_PUP(var)
+#define INIT_GPIO_PORT_J_PDN(var)
+#define INIT_GPIO_PORT_J_IE(var)
+/* PortK */
+#define INIT_GPIO_PORT_K_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_K_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_K_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_IE(var)    ((var) = 0x00)
+/* PortL */
+#define INIT_GPIO_PORT_L_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_L_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR1(var)
+#define INIT_GPIO_PORT_L_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR4(var)
+#define INIT_GPIO_PORT_L_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_L_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_IE(var)    ((var) = 0x00)
+/* PortM */
+#define INIT_GPIO_PORT_M_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_M_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_M_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_IE(var)    ((var) = 0x00)
+/* PortN */
+#define INIT_GPIO_PORT_N_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_N_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_N_FR1(var)
+#define INIT_GPIO_PORT_N_FR2(var)
+#define INIT_GPIO_PORT_N_FR3(var)
+#define INIT_GPIO_PORT_N_FR4(var)
+#define INIT_GPIO_PORT_N_FR5(var)
+#define INIT_GPIO_PORT_N_FR6(var)
+#define INIT_GPIO_PORT_N_FR7(var)
+#define INIT_GPIO_PORT_N_FR8(var)
+#define INIT_GPIO_PORT_N_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_N_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_N_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_N_IE(var)    ((var) = 0x00)
+/* PortP */
+#define INIT_GPIO_PORT_P_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_P_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR1(var)
+#define INIT_GPIO_PORT_P_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR4(var)
+#define INIT_GPIO_PORT_P_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR6(var)
+#define INIT_GPIO_PORT_P_FR7(var)
+#define INIT_GPIO_PORT_P_FR8(var)
+#define INIT_GPIO_PORT_P_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_P_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_IE(var)    ((var) = 0x00)
+/* PortR */
+#define INIT_GPIO_PORT_R_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_R_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_R_FR1(var)
+#define INIT_GPIO_PORT_R_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_FR4(var)
+#define INIT_GPIO_PORT_R_FR5(var)
+#define INIT_GPIO_PORT_R_FR6(var)
+#define INIT_GPIO_PORT_R_FR7(var)
+#define INIT_GPIO_PORT_R_FR8(var)
+#define INIT_GPIO_PORT_R_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_R_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_IE(var)    ((var) = 0x00)
+/* PortT */
+#define INIT_GPIO_PORT_T_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_T_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR4(var)
+#define INIT_GPIO_PORT_T_FR5(var)
+#define INIT_GPIO_PORT_T_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_T_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_IE(var)    ((var) = 0x00)
+/* PortU */
+#define INIT_GPIO_PORT_U_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_U_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR1(var)
+#define INIT_GPIO_PORT_U_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR4(var)
+#define INIT_GPIO_PORT_U_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR6(var)
+#define INIT_GPIO_PORT_U_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR8(var)
+#define INIT_GPIO_PORT_U_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_U_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_IE(var)    ((var) = 0x00)
+/* PortV */
+#define INIT_GPIO_PORT_V_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_V_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_V_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_IE(var)    ((var) = 0x00)
+/* PortW */
+#define INIT_GPIO_PORT_W_DATA(var)
+#define INIT_GPIO_PORT_W_CR(var)
+#define INIT_GPIO_PORT_W_FR1(var)
+#define INIT_GPIO_PORT_W_FR2(var)
+#define INIT_GPIO_PORT_W_FR3(var)
+#define INIT_GPIO_PORT_W_FR4(var)
+#define INIT_GPIO_PORT_W_FR5(var)
+#define INIT_GPIO_PORT_W_FR6(var)
+#define INIT_GPIO_PORT_W_FR7(var)
+#define INIT_GPIO_PORT_W_FR8(var)
+#define INIT_GPIO_PORT_W_OD(var)
+#define INIT_GPIO_PORT_W_PUP(var)
+#define INIT_GPIO_PORT_W_PDN(var)
+#define INIT_GPIO_PORT_W_IE(var)
+/* PortY */
+#define INIT_GPIO_PORT_Y_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR1(var)
+#define INIT_GPIO_PORT_Y_FR2(var)
+#define INIT_GPIO_PORT_Y_FR3(var)
+#define INIT_GPIO_PORT_Y_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR5(var)
+#define INIT_GPIO_PORT_Y_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR7(var)
+#define INIT_GPIO_PORT_Y_FR8(var)
+#define INIT_GPIO_PORT_Y_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_IE(var)    ((var) = 0x00)
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_define */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Typedef GPIO Exported Typedef
+  * @{
+  */
+
+/**
+ *  @enum gpio_gr_t
+ *  @brief    Port Group Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PORT_A = 0x0, /*!< 0: PA       */
+  GPIO_PORT_B,       /*!< 1: PB       */
+  GPIO_PORT_C,       /*!< 2: PC       */
+  GPIO_PORT_D,       /*!< 3: PD       */
+  GPIO_PORT_E,       /*!< 4: PE       */
+  GPIO_PORT_F,       /*!< 5: PF       */
+  GPIO_PORT_G,       /*!< 6: PG       */
+  GPIO_PORT_H,       /*!< 7: PH       */
+  GPIO_PORT_J,       /*!< 8: PJ       */
+  GPIO_PORT_K,       /*!< 9: PK       */
+  GPIO_PORT_L,       /*!< 10:PL       */
+  GPIO_PORT_M,       /*!< 11: PM       */
+  GPIO_PORT_N,       /*!< 12: PN       */
+  GPIO_PORT_P,       /*!< 13: PP       */
+  GPIO_PORT_R,       /*!< 14: PR       */
+  GPIO_PORT_T,       /*!< 15: PT       */
+  GPIO_PORT_U,       /*!< 16: PU       */
+  GPIO_PORT_V,       /*!< 17: PV       */
+  GPIO_PORT_W,       /*!< 18: PW       */
+  GPIO_PORT_Y,       /*!< 19: PY       */
+  GPIO_GROUP_Max     /*!< Max Number   */
+}gpio_gr_t;
+
+/**
+ *  @enum gpio_num_t
+ *  @brief    Port Number Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PORT_0 = 0x0, /*!< 0: Port0       */
+  GPIO_PORT_1,       /*!< 1: Port1       */
+  GPIO_PORT_2,       /*!< 2: Port2       */
+  GPIO_PORT_3,       /*!< 3: Port3       */
+  GPIO_PORT_4,       /*!< 4: Port4       */
+  GPIO_PORT_5,       /*!< 5: Port5       */
+  GPIO_PORT_6,       /*!< 6: Port6       */
+  GPIO_PORT_7,       /*!< 7: Port7       */
+  GPIO_PORT_Max      /*!< Max Number     */
+}gpio_num_t;
+
+/**
+ *  @enum gpio_fr_t
+ *  @brief    Port Function Number Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_FR_1 = 1,   /*!< 1: PxFR1       */
+  GPIO_FR_2,       /*!< 2: PxFR2       */
+  GPIO_FR_3,       /*!< 3: PxFR3       */
+  GPIO_FR_4,       /*!< 4: PxFR4       */
+  GPIO_FR_5,       /*!< 5: PxFR5       */
+  GPIO_FR_6,       /*!< 6: PxFR6       */
+  GPIO_FR_7,       /*!< 7: PxFR7       */
+  GPIO_FR_8,       /*!< 8: PxFR8       */
+  GPIO_FR_NA,      /*!< 9: N/A         */
+  GPIO_FR_Max,     /*!< Max Number     */
+}gpio_fr_t;
+
+/**
+ *  @enum gpio_pa0_func_t
+ *  @brief    PortA0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA0_INT02a     = 0,         /*!<     0: INT02a         */
+  GPIO_PA0_EA00       = GPIO_FR_1, /*!< PAFR1: EA00           */
+  GPIO_PA0_T32A00INB1 = GPIO_FR_2, /*!< PAFR2: T32A00INB1     */
+  GPIO_PA0_T32A00INA0 = GPIO_FR_3, /*!< PAFR3: T32A00INA0     */
+  GPIO_PA0_T32A00INC0 = GPIO_FR_5, /*!< PAFR5: T32A00INC0     */
+  GPIO_PA0_TSPI0CSIN  = GPIO_FR_6, /*!< PAFR6: TSPI0CSIN      */
+  GPIO_PA0_TSPI0CS0   = GPIO_FR_7, /*!< PAFR7: TSPI0CS0       */
+}gpio_pa0_func_t;
+
+/**
+ *  @enum gpio_pa1_func_t
+ *  @brief    PortA1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA1_EA01       = GPIO_FR_1, /*!< PAFR1: EA01           */
+  GPIO_PA1_T32A00OUTA = GPIO_FR_3, /*!< PAFR3: T32A00OUTA     */
+  GPIO_PA1_T32A00OUTC = GPIO_FR_5, /*!< PAFR5: T32A00OUTC     */
+  GPIO_PA1_TSPI0SCK   = GPIO_FR_7, /*!< PAFR7: TSPI0SCK       */
+}gpio_pa1_func_t;
+
+/**
+ *  @enum gpio_pa2_func_t
+ *  @brief    PortA2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA2_EA02       = GPIO_FR_1, /*!< PAFR1: EA02           */
+  GPIO_PA2_T32A00OUTB = GPIO_FR_3, /*!< PAFR3: T32A00OUTB     */
+  GPIO_PA2_TSPI0RXD   = GPIO_FR_7, /*!< PAFR7: TSPI0RXD       */
+  GPIO_PA2_EMAPPSOUT0 = GPIO_FR_8, /*!< PAFR8: EMAPPSOUT0     */
+}gpio_pa2_func_t;
+
+ /**
+ *  @enum gpio_pa3_func_t
+ *  @brief    PortA3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA3_EA03       = GPIO_FR_1, /*!< PAFR1: EA03           */
+  GPIO_PA3_T32A00INA1 = GPIO_FR_2, /*!< PAFR2: T32A00INA1     */
+  GPIO_PA3_T32A00INB0 = GPIO_FR_3, /*!< PAFR3: T32A00INB0     */
+  GPIO_PA3_T32A00INC1 = GPIO_FR_5, /*!< PAFR5: T32A00INC1     */
+  GPIO_PA3_TSPI2CS1   = GPIO_FR_6, /*!< PAFR6: TSPI2CS1       */
+  GPIO_PA3_TSPI0TXD   = GPIO_FR_7, /*!< PAFR7: TSPI0TXD       */
+}gpio_pa3_func_t;
+
+ /**
+ *  @enum gpio_pa4_func_t
+ *  @brief    PortA4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA4_EA04       = GPIO_FR_1, /*!< PAFR1: EA04           */
+  GPIO_PA4_T32A01INB1 = GPIO_FR_2, /*!< PAFR2: T32A01INB1     */
+  GPIO_PA4_T32A01INA0 = GPIO_FR_3, /*!< PAFR3: T32A01INA0     */
+  GPIO_PA4_T32A01INC0 = GPIO_FR_5, /*!< PAFR5: T32A01INC0     */
+  GPIO_PA4_TSPI0CS1   = GPIO_FR_6, /*!< PAFR6: TSPI0CS1       */
+  GPIO_PA4_TSPI2TXD   = GPIO_FR_7, /*!< PAFR7: TSPI2TXD       */
+}gpio_pa4_func_t;
+
+/**
+ *  @enum gpio_pa5_func_t
+ *  @brief    PortA5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA5_EA05       = GPIO_FR_1, /*!< PAFR1: EA05           */
+  GPIO_PA5_T32A01OUTA = GPIO_FR_3, /*!< PAFR3: T32A01OUTA     */
+  GPIO_PA5_T32A01OUTC = GPIO_FR_5, /*!< PAFR5: T32A01OUTC     */
+  GPIO_PA5_TSPI0CS2   = GPIO_FR_6, /*!< PAFR6: TSPI0CS2       */
+  GPIO_PA5_TSPI2RXD   = GPIO_FR_7, /*!< PAFR7: TSPI2RXD       */
+}gpio_pa5_func_t;
+
+/**
+ *  @enum gpio_pa6_func_t
+ *  @brief    PortA6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA6_EA06       = GPIO_FR_1, /*!< PAFR1: EA06           */
+  GPIO_PA6_T32A01OUTB = GPIO_FR_3, /*!< PAFR3: T32A01OUTB     */
+  GPIO_PA6_TSPI0CS3   = GPIO_FR_6, /*!< PAFR6: TSPI0CS3       */
+  GPIO_PA6_TSPI2SCK   = GPIO_FR_7, /*!< PAFR7: TSPI2SCK       */
+  GPIO_PA6_EMAPPSOUT1 = GPIO_FR_8, /*!< PAFR8: EMAPPSOUT1     */
+}gpio_pa6_func_t;
+
+
+/**
+ *  @enum gpio_pa7_func_t
+ *  @brief    PortA6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA7_INT03a     = 0,         /*!<     0: INT03a         */
+  GPIO_PA7_EA07       = GPIO_FR_1, /*!< PAFR1: EA07           */
+  GPIO_PA7_T32A01INA1 = GPIO_FR_2, /*!< PAFR2: T32A01INA1     */
+  GPIO_PA7_T32A01INB0 = GPIO_FR_3, /*!< PAFR3: T32A01INB0     */
+  GPIO_PA7_T32A01INC1 = GPIO_FR_5, /*!< PAFR5: T32A01INC1     */
+  GPIO_PA7_TSPI2CSIN  = GPIO_FR_6, /*!< PAFR6: TSPI2CSIN      */
+  GPIO_PA7_TSPI2CS0   = GPIO_FR_7, /*!< PAFR7: TSPI2CS0       */
+}gpio_pa7_func_t;
+
+
+
+/**
+ *  @enum gpio_pb0_func_t
+ *  @brief    PortB0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB0_INT04a     = 0,         /*!<     0: INT04a         */
+  GPIO_PB0_EA08       = GPIO_FR_1, /*!< PBFR1: EA08           */
+  GPIO_PB0_T32A02INB1 = GPIO_FR_2, /*!< PBFR2: T32A02INB1     */
+  GPIO_PB0_T32A02INA0 = GPIO_FR_3, /*!< PBFR3: T32A02INA0     */
+  GPIO_PB0_I2S0MCKIO  = GPIO_FR_4, /*!< PBFR4: I2S0MCKI/O     */
+  GPIO_PB0_T32A02INC0 = GPIO_FR_5, /*!< PBFR5: T32A02INC0     */
+  GPIO_PB0_USB_ECLK   = GPIO_FR_6, /*!< PBFR6: USB_ECLK       */
+}gpio_pb0_func_t;
+
+/**
+ *  @enum gpio_pb1_func_t
+ *  @brief    PortB1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB1_INT05a     = 0,         /*!<     0: INT05a         */
+  GPIO_PB1_EA09       = GPIO_FR_1, /*!< PBFR1: EA09           */
+  GPIO_PB1_T32A02INA1 = GPIO_FR_2, /*!< PBFR2: T32A02INA1     */
+  GPIO_PB1_T32A02INB0 = GPIO_FR_3, /*!< PBFR3: T32A02INB0     */
+  GPIO_PB1_T32A02INC1 = GPIO_FR_5, /*!< PBFR5: T32A02INC1     */
+  GPIO_PB1_HDMAREQA   = GPIO_FR_6, /*!< PBFR6: HDMAREQA       */
+}gpio_pb1_func_t;
+
+/**
+ *  @enum gpio_pb2_func_t
+ *  @brief    PortB2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB2_INPUT      = 0,         /*!<      0: Input Port     */
+  GPIO_PB2_OUTPUT     = 0,         /*!<      0: Output Port    */
+  GPIO_PB2_EA10       = GPIO_FR_1, /*!<  PBFR1: EA10           */
+  GPIO_PB2_T32A02OUTA = GPIO_FR_3, /*!<  PBFR3: T32A02OUTA     */
+  GPIO_PB2_T32A02OUTC = GPIO_FR_5, /*!<  PBFR5: T32A02OUTC     */
+  GPIO_PB2_USBA_VBUSEN = GPIO_FR_6,/*!<  PBFR6: USBA_VBUSEN    */
+}gpio_pb2_func_t;
+
+ /**
+ *  @enum gpio_pb3_func_t
+ *  @brief    PortB3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB3_EA11       = GPIO_FR_1, /*!< PBFR1: EA11           */
+  GPIO_PB3_T32A02OUTB = GPIO_FR_3, /*!< PBFR3: T32A02OUTB     */
+  GPIO_PB3_USBA_ID    = GPIO_FR_6, /*!< PBFR6: USBA_ID        */
+}gpio_pb3_func_t;
+
+/**
+ *  @enum gpio_pd0_func_t
+ *  @brief    PortD0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD0_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD0_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD0_ED00       = GPIO_FR_1,  /*!< PCFR1: ED00           */
+  GPIO_PD0_T32A04INB1 = GPIO_FR_2,  /*!< PCFR2: T32A04INB1     */
+  GPIO_PD0_T32A04INA0 = GPIO_FR_3,  /*!< PCFR3: T32A04INA0     */
+  GPIO_PD0_TSPI4CS0   = GPIO_FR_4,  /*!< PCFR4: TSPI4CS0       */
+  GPIO_PD0_T32A04INC0 = GPIO_FR_5,  /*!< PCFR5: T32A04INC0     */
+  GPIO_PD0_TSPI4CSIN  = GPIO_FR_6,  /*!< PCFR6: TSPI4CSIN      */
+  GPIO_PD0_UO0        = GPIO_FR_7,  /*!< PCFR7: UO0            */
+}gpio_pd0_func_t;
+
+/**
+ *  @enum gpio_pd1_func_t
+ *  @brief    PortD1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD1_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD1_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD1_ED01       = GPIO_FR_1,  /*!< PCFR1: ED01           */
+  GPIO_PD1_T32A04INA1 = GPIO_FR_2,  /*!< PCFR2: T32A04INA1     */
+  GPIO_PD1_T32A04INB0 = GPIO_FR_3,  /*!< PCFR3: T32A04INB0     */
+  GPIO_PD1_TSPI4SCK   = GPIO_FR_4,  /*!< PCFR4: TSPI4SCK       */
+  GPIO_PD1_T32A04INC1 = GPIO_FR_5,  /*!< PCFR5: T32A04INC1     */
+  GPIO_PD1_XO0        = GPIO_FR_7,  /*!< PCFR7: XO0            */
+}gpio_pd1_func_t;
+
+/**
+ *  @enum gpio_pd2_func_t
+ *  @brief    PortD2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD2_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD2_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD2_ED02       = GPIO_FR_1,  /*!< PCFR1: ED02           */
+  GPIO_PD2_T32A04OUTA = GPIO_FR_3,  /*!< PCFR3: T32A04OUTA     */
+  GPIO_PD2_TSPI4RXD   = GPIO_FR_4,  /*!< PCFR4: TSPI4RXD       */
+  GPIO_PD2_T32A04OUTC = GPIO_FR_5,  /*!< PCFR5: T32A04OUTC     */
+  GPIO_PD2_VO0        = GPIO_FR_7,  /*!< PCFR7: VO0            */
+  GPIO_PD2_TSSI0TCK   = GPIO_FR_8,  /*!< PCFR8: TSSI0TCK       */
+}gpio_pd2_func_t;
+
+ /**
+ *  @enum gpio_pd3_func_t
+ *  @brief    PortD3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD3_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD3_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD3_ED03       = GPIO_FR_1,  /*!< PCFR1: ED03           */
+  GPIO_PD3_T32A04OUTB = GPIO_FR_3,  /*!< PCFR3: T32A04OUTB     */
+  GPIO_PD3_TSPI4TXD   = GPIO_FR_4,  /*!< PCFR4: TSPI4TXD       */
+  GPIO_PD3_YO0        = GPIO_FR_7,  /*!< PCFR7: YO0            */
+  GPIO_PD3_TSSI0TFS   = GPIO_FR_8,  /*!< PCFR8: TSSI0TFS       */
+}gpio_pd3_func_t;
+
+/**
+ *  @enum gpio_pd4_func_t
+ *  @brief    PortD4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD4_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD4_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD4_ED04       = GPIO_FR_1,  /*!< PCFR1: ED04           */
+  GPIO_PD4_T32A05OUTA = GPIO_FR_3,  /*!< PCFR3: T32A05OUTA     */
+  GPIO_PD4_T32A05OUTC = GPIO_FR_5,  /*!< PCFR5: T32A05OUTC     */
+  GPIO_PD4_I2S0LRCK   = GPIO_FR_6,  /*!< PCFR6: I2S0LRCK       */
+  GPIO_PD4_WO0        = GPIO_FR_7,  /*!< PCFR7: WO0            */
+  GPIO_PD4_TSSI0TXD   = GPIO_FR_8,  /*!< PCFR8: TSSI0TXD       */
+}gpio_pd4_func_t;
+
+/**
+ *  @enum gpio_pd5_func_t
+ *  @brief    PortD5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD5_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD5_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD5_ED05       = GPIO_FR_1,  /*!< PCFR1: ED05           */
+  GPIO_PD5_T32A05OUTB = GPIO_FR_3,  /*!< PCFR3: T32A05OUTB     */
+  GPIO_PD5_I2S0BCK    = GPIO_FR_6,  /*!< PCFR6: I2S0BCK        */
+  GPIO_PD5_ZO0        = GPIO_FR_7,  /*!< PCFR7: WO0            */
+  GPIO_PD5_TSSI0RXD   = GPIO_FR_8,  /*!< PCFR8: TSSI0RXD       */
+}gpio_pd5_func_t;
+
+/**
+ *  @enum gpio_pd6_func_t
+ *  @brief    PortD6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD6_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD6_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD6_ED06       = GPIO_FR_1,  /*!< PCFR1: ED06           */
+  GPIO_PD6_T32A05INB1 = GPIO_FR_2,  /*!< PCFR2: T32A05INB1     */
+  GPIO_PD6_T32A05INA0 = GPIO_FR_3,  /*!< PCFR3: T32A05INA0     */
+  GPIO_PD6_T32A05INC0 = GPIO_FR_5,  /*!< PCFR5: T32A05INC0     */
+  GPIO_PD6_I2S0DI     = GPIO_FR_6,  /*!< PCFR6: I2S0DI         */
+  GPIO_PD6_EMG0       = GPIO_FR_7,  /*!< PCFR7: EMG0           */
+  GPIO_PD6_TSSI0RFS   = GPIO_FR_8,  /*!< PCFR8: TSSI0RFS       */
+}gpio_pd6_func_t;
+
+/**
+ *  @enum gpio_pd7_func_t
+ *  @brief    PortD7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD7_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD7_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD7_ED07       = GPIO_FR_1,  /*!< PCFR1: ED07           */
+  GPIO_PD7_T32A05INA1 = GPIO_FR_2,  /*!< PCFR2: T32A05INA1     */
+  GPIO_PD7_T32A05INB0 = GPIO_FR_3,  /*!< PCFR3: T32A05INB0     */
+  GPIO_PD7_T32A05INC1 = GPIO_FR_5,  /*!< PCFR5: T32A05INC1     */
+  GPIO_PD7_I2S0DO     = GPIO_FR_6,  /*!< PCFR6: I2S0DO         */
+  GPIO_PD7_OVV0       = GPIO_FR_7,  /*!< PCFR7: OVV0           */
+  GPIO_PD7_TSSI0RCK   = GPIO_FR_8,  /*!< PCFR8: TSSI0RCK       */
+}gpio_pd7_func_t;
+
+/**
+ *  @enum gpio_pe0_func_t
+ *  @brief    PortE0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE0_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE0_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE0_ED08       = GPIO_FR_1,  /*!< PCFR1: ED08           */
+  GPIO_PE0_T32A06INB1 = GPIO_FR_2,  /*!< PCFR2: T32A06INB1     */
+  GPIO_PE0_T32A06OUTB = GPIO_FR_3,  /*!< PCFR3: T32A06OUTB     */
+  GPIO_PE0_EA23       = GPIO_FR_4,  /*!< PCFR4: EA23           */
+  GPIO_PE0_T32A06INA1 = GPIO_FR_5,  /*!< PCFR5: T32A06INA1     */
+  GPIO_PE0_CANBTX     = GPIO_FR_6,  /*!< PCFR6: CANBTX         */
+  GPIO_PE0_UT0RTS_N   = GPIO_FR_7,  /*!< PCFR7: UT0RTS_N       */
+  GPIO_PE0_EA15       = GPIO_FR_8,  /*!< PCFR8: EA15           */
+}gpio_pe0_func_t;
+
+/**
+ *  @enum gpio_pe1_func_t
+ *  @brief    PortE1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE1_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE1_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE1_ED09       = GPIO_FR_1,  /*!< PCFR1: ED09           */
+  GPIO_PE1_T32A06OUTA = GPIO_FR_3,  /*!< PCFR3: T32A06OUTA     */
+  GPIO_PE1_EA22       = GPIO_FR_4,  /*!< PCFR4: EA22           */
+  GPIO_PE1_T32A06OUTC = GPIO_FR_5,  /*!< PCFR5: T32A06OUTC     */
+  GPIO_PE1_CANBRX     = GPIO_FR_6,  /*!< PCFR6: CANBRX         */
+  GPIO_PE1_UT0CTS_N   = GPIO_FR_7,  /*!< PCFR7: UT0CTS_N       */
+  GPIO_PE1_EA14       = GPIO_FR_8,  /*!< PCFR8: EA14           */
+}gpio_pe1_func_t;
+
+/**
+ *  @enum gpio_pe2_func_t
+ *  @brief    PortE2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE2_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE2_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE2_ED10       = GPIO_FR_1,  /*!< PCFR1: ED10           */
+  GPIO_PE2_T32A06INA0 = GPIO_FR_3,  /*!< PCFR3: T32A06INA0     */
+  GPIO_PE2_EA21       = GPIO_FR_4,  /*!< PCFR4: EA21           */
+  GPIO_PE2_T32A06INC0 = GPIO_FR_5,  /*!< PCFR5: T32A06INC0     */
+  GPIO_PE2_EMAPPSOUT0 = GPIO_FR_6,  /*!< PCFR6: EMAPPSOUT0     */
+  GPIO_PE2_UT0RXD     = GPIO_FR_7,  /*!< PCFR7: UT0RXD         */
+  GPIO_PE2_EA13       = GPIO_FR_8,  /*!< PCFR8: EA13           */
+}gpio_pe2_func_t;
+
+ /**
+ *  @enum gpio_pe3_func_t
+ *  @brief    PortE3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE3_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE3_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE3_ED11       = GPIO_FR_1,  /*!< PCFR1: ED11           */
+  GPIO_PE3_T32A06INB0 = GPIO_FR_3,  /*!< PCFR3: T32A06INB0     */
+  GPIO_PE3_EA20       = GPIO_FR_4,  /*!< PCFR4: EA20           */
+  GPIO_PE3_T32A06INC1 = GPIO_FR_5,  /*!< PCFR5: T32A06INC1     */
+  GPIO_PE3_EMAPPSOUT1 = GPIO_FR_6,  /*!< PCFR5: EMAPPSOUT1     */
+  GPIO_PE3_UT0TXDA    = GPIO_FR_7,  /*!< PCFR7: UT0TXDA        */
+  GPIO_PE3_EA12       = GPIO_FR_8,  /*!< PCFR8: EA12           */
+}gpio_pe3_func_t;
+
+ /**
+ *  @enum gpio_pe4_func_t
+ *  @brief    PortE4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE4_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE4_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE4_ED12       = GPIO_FR_1,  /*!< PCFR1: ED12           */
+  GPIO_PE4_T32A07INA0 = GPIO_FR_3,  /*!< PCFR3: T32A07INA0     */
+  GPIO_PE4_EA19       = GPIO_FR_4,  /*!< PCFR4: EA19           */
+  GPIO_PE4_T32A07INC0 = GPIO_FR_5,  /*!< PCFR5: T32A07INC0     */
+  GPIO_PE4_I2S1DO     = GPIO_FR_6,  /*!< PCFR6: I2S1DO         */
+  GPIO_PE4_ISDAIN0    = 0,          /*!<     0: ISDAIN0        */
+  GPIO_PE4_EA11       = GPIO_FR_8,  /*!< PCFR8: EA11           */
+}gpio_pe4_func_t;
+
+/**
+ *  @enum gpio_pe5_func_t
+ *  @brief    PortE5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE5_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE5_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE5_ED13       = GPIO_FR_1,  /*!< PCFR1: ED13           */
+  GPIO_PE5_T32A07INB0 = GPIO_FR_3,  /*!< PCFR3: T32A07INB0     */
+  GPIO_PE5_EA18       = GPIO_FR_4,  /*!< PCFR4: EA18           */
+  GPIO_PE5_T32A07INC1 = GPIO_FR_5,  /*!< PCFR5: T32A07INC1     */
+  GPIO_PE5_I2S1DI     = GPIO_FR_6,  /*!< PCFR6: I2S1DI         */
+  GPIO_PE5_ISDAIN1    = 0,          /*!<     0: ISDAIN1        */
+  GPIO_PE5_EA10       = GPIO_FR_8,  /*!< PCFR8: EA10           */
+}gpio_pe5_func_t;
+
+/**
+ *  @enum gpio_pe6_func_t
+ *  @brief    PortE6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE6_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE6_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE6_ED14       = GPIO_FR_1,  /*!< PCFR1: ED14           */
+  GPIO_PE6_T32A07OUTA = GPIO_FR_3,  /*!< PCFR3: T32A07OUTA     */
+  GPIO_PE6_EA17       = GPIO_FR_4,  /*!< PCFR4: EA17           */
+  GPIO_PE6_T32A07OUTC = GPIO_FR_5,  /*!< PCFR5: T32A07OUTC     */
+  GPIO_PE6_I2S1BCK    = GPIO_FR_6,  /*!< PCFR6: I2S1BCK        */
+  GPIO_PE6_ISDAIN2    = 0,          /*!<     0: ISDAIN2        */
+  GPIO_PE6_EA09       = GPIO_FR_8,  /*!< PCFR8: EA09           */
+}gpio_pe6_func_t;
+
+/**
+ *  @enum gpio_pe7_func_t
+ *  @brief    PortE7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE7_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE7_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE7_ED15       = GPIO_FR_1,  /*!< PCFR1: ED15           */
+  GPIO_PE7_T32A07INB1 = GPIO_FR_2,  /*!< PCFR2: T32A07INB1     */
+  GPIO_PE7_T32A07OUTB = GPIO_FR_3,  /*!< PCFR3: T32A07OUTB     */
+  GPIO_PE7_EA16       = GPIO_FR_4,  /*!< PCFR4: EA16           */
+  GPIO_PE7_T32A07INA1 = GPIO_FR_5,  /*!< PCFR5: T32A07INA1     */
+  GPIO_PE7_I2S1LRCK   = GPIO_FR_6,  /*!< PCFR6: I2S1LRCK       */
+  GPIO_PE7_ISDAIN3    = 0,          /*!<     0: ISDAIN3        */
+  GPIO_PE7_EA08       = GPIO_FR_8,  /*!< PCFR8: EA08           */
+}gpio_pe7_func_t;
+
+/**
+ *  @enum gpio_pf0_func_t
+ *  @brief    PortF0 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF0_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF0_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF0_INT04b  = 0,          /*!<     0: INT04b       */
+  GPIO_PF0_ERD_N   = GPIO_FR_1,  /*!< PCFR1: ERD_N        */
+}gpio_pf0_func_t;
+
+/**
+ *  @enum gpio_pf1_func_t
+ *  @brief    PortF1 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF1_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF1_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF1_EWR_N   = GPIO_FR_1,  /*!< PCFR1: EWR_N        */
+}gpio_pf1_func_t;
+
+/**
+ *  @enum gpio_pf2_func_t
+ *  @brief    PortF2 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF2_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF2_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF2_EI2C1SDA= GPIO_FR_6,  /*!< PCFR6: EI2C1SDA     */
+  GPIO_PF2_I2C1SDA = GPIO_FR_7,  /*!< PCFR7: I2C1SDA      */
+}gpio_pf2_func_t;
+
+ /**
+ *  @enum gpio_pf3_func_t
+ *  @brief    PortF3 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF3_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF3_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF3_EI2C1SCL= GPIO_FR_6,  /*!< PCFR6: EI2C1SCL     */
+  GPIO_PF3_I2C1SCL = GPIO_FR_7,  /*!< PCFR7: I2C1SCL      */
+}gpio_pf3_func_t;
+
+ /**
+ *  @enum gpio_pf4_func_t
+ *  @brief    PortF4 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF4_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF4_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF4_ECS2_N  = GPIO_FR_1,  /*!< PCFR1: ECS2_N       */
+}gpio_pf4_func_t;
+
+ /**
+ *  @enum gpio_pf5_func_t
+ *  @brief    PortF5 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF5_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF5_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF5_ECS3_N  = GPIO_FR_1,  /*!< PCFR1: ECS3_N       */
+  GPIO_PF5_USBB_SOF_TGL = GPIO_FR_6,  /*!< PCFR6: USBB_SOF_TGL     */
+}gpio_pf5_func_t;
+
+ /**
+ *  @enum gpio_pf6_func_t
+ *  @brief    PortF6 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF6_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF6_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF6_EBELL_N = GPIO_FR_1,  /*!< PCFR1: EBELL_N      */
+  GPIO_PF6_CANATX  = GPIO_FR_6,  /*!< PCFR6: CANATX       */
+}gpio_pf6_func_t;
+
+ /**
+ *  @enum gpio_pf7_func_t
+ *  @brief    PortF7 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF7_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF7_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF7_INT05b  = 0,          /*!<     0: INT05b       */
+  GPIO_PF7_EBELH_N = GPIO_FR_1,  /*!< PCFR1: EBELH_N      */
+  GPIO_PF7_TSPI2CSIN= GPIO_FR_4, /*!< PCFR4: TSPI2CSIN    */
+  GPIO_PF7_TSPI2CS0= GPIO_FR_5,  /*!< PCFR5: TSPI2CS0     */
+  GPIO_PF7_CANARX   = GPIO_FR_6, /*!< PCFR6: CANARX       */
+}gpio_pf7_func_t;
+
+/**
+ *  @enum gpio_pg0_func_t
+ *  @brief    PortG0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG0_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PG0_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PG0_INT08a  = 0,          /*!<     0: INT08a       */
+  GPIO_PG0_EALE    = GPIO_FR_1,  /*!< PCFR1: EALE         */
+  GPIO_PG0_UT2RXD  = GPIO_FR_3,  /*!< PCFR3: UT2RXD       */
+  GPIO_PG0_UT2TXDA = GPIO_FR_5,  /*!< PCFR5: UT2TXDA      */
+  GPIO_PG0_EMARXDV = GPIO_FR_8,  /*!< PCFR8: EMARXDV      */
+}gpio_pg0_func_t;
+
+/**
+ *  @enum gpio_pg1_func_t
+ *  @brief    PortG1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG1_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PG1_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PG1_INT09a  = 0,          /*!<     0: INT09a       */
+  GPIO_PG1_EWAIT_N = GPIO_FR_1,  /*!< PCFR1: EWAIT_N      */
+  GPIO_PG1_UT2TXDA = GPIO_FR_3,  /*!< PCFR3: UT2TXDA      */
+  GPIO_PG1_UT2RXD  = GPIO_FR_5,  /*!< PCFR5: UT2RXD       */
+  GPIO_PG1_EMARXER = GPIO_FR_8,  /*!< PCFR8: EMARXER      */
+}gpio_pg1_func_t;
+
+/**
+ *  @enum gpio_pg2_func_t
+ *  @brief    PortG2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG2_INPUT    = 0,          /*!<     0: Input Port   */
+  GPIO_PG2_OUTPUT   = 0,          /*!<     0: Output Port  */
+  GPIO_PG2_UT2RTS_N = GPIO_FR_3,  /*!< PCFR3: UT2RTS_N     */
+  GPIO_PG2_ALARM_N  = GPIO_FR_4,  /*!< PCFR4: ALARM_N      */
+  GPIO_PG2_UT2CTS_N = GPIO_FR_5,  /*!< PCFR5: UT2CTS_N     */
+  GPIO_PG2_EI2C0SDA = GPIO_FR_6,  /*!< PCFR6: EI2C0SDA     */
+  GPIO_PG2_I2C0SDA  = GPIO_FR_7,  /*!< PCFR7: I2C0SDA      */
+  GPIO_PG2_EMACRS   = GPIO_FR_8,  /*!< PCFR8: EMACRS       */
+}gpio_pg2_func_t;
+
+/**
+ *  @enum gpio_pg3_func_t
+ *  @brief    PortG3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG3_INPUT    = 0,          /*!<     0: Input Port   */
+  GPIO_PG3_OUTPUT   = 0,          /*!<     0: Output Port  */
+  GPIO_PG3_UT2CTS_N = GPIO_FR_3,  /*!< PCFR3: UT2CTS_N     */
+  GPIO_PG3_TRGIN0   = GPIO_FR_4,  /*!< PCFR4: TRGIN0       */
+  GPIO_PG3_UT2RTS_N = GPIO_FR_5,  /*!< PCFR5: UT2RTS_N     */
+  GPIO_PG3_EI2C0SCL = GPIO_FR_6,  /*!< PCFR6: EI2C0SCL     */
+  GPIO_PG3_I2C0SCL  = GPIO_FR_7,  /*!< PCFR7: I2C0SCL      */
+  GPIO_PG3_EMACOL   = GPIO_FR_8,  /*!< PCFR8: EMACOL       */
+}gpio_pg3_func_t;
+
+/**
+ *  @enum gpio_pg4_func_t
+ *  @brief    PortG4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG4_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PG4_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PG4_T32A02OUTB = GPIO_FR_2,  /*!< PCFR2: T32A02OUTB   */
+  GPIO_PG4_FUT0IROUT  = GPIO_FR_4,  /*!< PCF41: FUT0IROUT    */
+  GPIO_PG4_FUT0TXD    = GPIO_FR_5,  /*!< PCFR5: FUT0TXD      */
+  GPIO_PG4_EI2C2SDA   = GPIO_FR_6,  /*!< PCFR6: EI2C2SDA     */
+  GPIO_PG4_I2C2SDA    = GPIO_FR_7,  /*!< PCFR7: I2C2SDA      */
+  GPIO_PG4_EMARXD2    = GPIO_FR_8,  /*!< PCFR8: EMARXD2      */
+}gpio_pg4_func_t;
+
+/**
+ *  @enum gpio_pg5_func_t
+ *  @brief    PortG5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG5_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG5_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG5_T32A02OUTA   = GPIO_FR_2,  /*!< PCFR2: T32A02OUTB   */
+  GPIO_PG5_T32A02OUTC   = GPIO_FR_3,  /*!< PCFR3: T32A02OUTC   */
+  GPIO_PG5_FUT0IRIN     = GPIO_FR_4,  /*!< PCFR4: FUT0IRIN     */
+  GPIO_PG5_FUT0RXD      = GPIO_FR_5,  /*!< PCFR5: FUT0RXD      */
+  GPIO_PG5_EI2C2SCL     = GPIO_FR_6,  /*!< PCFR6: EI2C2SCL     */
+  GPIO_PG5_I2C2SCL      = GPIO_FR_7,  /*!< PCFR7: I2C2SCL      */
+  GPIO_PG5_EMARXD3      = GPIO_FR_8,  /*!< PCFR8: EMARXD3      */
+}gpio_pg5_func_t;
+
+/**
+ *  @enum gpio_pg6_func_t
+ *  @brief    PortG6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG6_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG6_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG6_TRACECLK     = GPIO_FR_1,  /*!< PCFR1: TRACECLK     */
+  GPIO_PG6_NBDCLK       = GPIO_FR_4,  /*!< PCFR4: NBDCLK       */
+  GPIO_PG6_FUT0RTS_N    = GPIO_FR_5,  /*!< PCFR5: FUT0RTS_N    */
+  GPIO_PG6_I2S1MCKIO    = GPIO_FR_6,  /*!< PCFR6: I2S1MCKIO    */
+}gpio_pg6_func_t;
+
+/**
+ *  @enum gpio_pg7_func_t
+ *  @brief    PortG7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG7_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG7_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG7_TRACEDATA0   = GPIO_FR_1,  /*!< PCFR1: TRACEDATA0   */
+  GPIO_PG7_NBDDATA0     = GPIO_FR_4,  /*!< PCFR4: NBDDATA0     */
+  GPIO_PG7_FUT0CTS_N    = GPIO_FR_5,  /*!< PCFR5: FUT0CTS_N    */
+  GPIO_PG7_EMAMDC       = GPIO_FR_8,  /*!< PCFR8: EMAMDC       */
+}gpio_pg7_func_t;
+
+/**
+ *  @enum gpio_ph0_func_t
+ *  @brief    PortH0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH0_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH0_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH0_TRACEDATA1 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA1   */
+  GPIO_PH0_UT1RXD     = GPIO_FR_3,  /*!< PCFR3: UT1RXD       */
+  GPIO_PH0_NBDDATA1   = GPIO_FR_4,  /*!< PCFR4: NBDDATA1     */
+  GPIO_PH0_UT1TXDA    = GPIO_FR_5,  /*!< PCFR5: UT1TXDA      */
+  GPIO_PH0_EMAMDIO    = GPIO_FR_8,  /*!< PCFR8: EMAMDIO      */
+}gpio_ph0_func_t;
+
+/**
+ *  @enum gpio_ph1_func_t
+ *  @brief    PortH1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH1_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH1_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH1_TRACEDATA2 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA2   */
+  GPIO_PH1_UT1TXDA    = GPIO_FR_3,  /*!< PCFR3: UT1TXDA      */
+  GPIO_PH1_NBDDATA2   = GPIO_FR_4,  /*!< PCFR4: NBDDATA2     */
+  GPIO_PH1_UT1RXD     = GPIO_FR_5,  /*!< PCFR5: UT1RXD       */
+}gpio_ph1_func_t;
+
+/**
+ *  @enum gpio_ph2_func_t
+ *  @brief    PortH2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH2_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH2_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH2_TRACEDATA3 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA3   */
+  GPIO_PH2_UT1RTS_N   = GPIO_FR_3,  /*!< PCFR3: UT1RTS_N     */
+  GPIO_PH2_NBDDATA3   = GPIO_FR_4,  /*!< PCFR4: NBDDATA3     */
+  GPIO_PH2_UT1CTS_N   = GPIO_FR_5,  /*!< PCFR5: UT1CTS_N     */
+}gpio_ph2_func_t;
+
+ /**
+ *  @enum gpio_ph3_func_t
+ *  @brief    PortH3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH3_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH3_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH3_TDI        = GPIO_FR_1,  /*!< PCFR1: TDI          */
+  GPIO_PH3_UT1CTS_N   = GPIO_FR_3,  /*!< PCFR3: UT1CTS_N     */
+  GPIO_PH3_NBDSYNC    = GPIO_FR_4,  /*!< PCFR4: NBDSYNC      */
+  GPIO_PH3_UT1RTS_N   = GPIO_FR_5,  /*!< PCFR5: UT1RTS_N     */
+}gpio_ph3_func_t;
+
+ /**
+ *  @enum gpio_ph4_func_t
+ *  @brief    PortH4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH4_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH4_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH4_SWDIO      = GPIO_FR_1,  /*!< PCFR1: SWDIO        */
+  GPIO_PH4_UT0RXD     = GPIO_FR_3,  /*!< PCFR3: UT0RXD       */
+  GPIO_PH4_UT0TXDA    = GPIO_FR_5,  /*!< PCFR5: UT0TXDA      */
+}gpio_ph4_func_t;
+
+ /**
+ *  @enum gpio_ph5_func_t
+ *  @brief    PortH5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH5_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH5_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH5_TCK        = GPIO_FR_1,  /*!< PCFR1: TCK          */
+  GPIO_PH5_UT0TXDA    = GPIO_FR_3,  /*!< PCFR3: UT0TXDA      */
+  GPIO_PH5_UT0RXD     = GPIO_FR_5,  /*!< PCFR5: UT0RXD       */
+}gpio_ph5_func_t;
+
+ /**
+ *  @enum gpio_ph6_func_t
+ *  @brief    PortH6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH6_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH6_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH6_TDO        = GPIO_FR_1,  /*!< PCFR1: TDO          */
+  GPIO_PH6_UT0RTS_N   = GPIO_FR_3,  /*!< PCFR3: UT0RTS_N     */
+  GPIO_PH6_UT0CTS_N   = GPIO_FR_5,  /*!< PCFR5: UT0CTS_N     */
+}gpio_ph6_func_t;
+
+ /**
+ *  @enum gpio_ph7_func_t
+ *  @brief    PortH7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH7_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH7_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH7_TRST_N     = GPIO_FR_1,  /*!< PCFR1: TRST_N       */
+  GPIO_PH7_UT0CTS_N   = GPIO_FR_3,  /*!< PCFR3: UT0CTS_N     */
+  GPIO_PH7_UT0RTS_N   = GPIO_FR_5,  /*!< PCFR5: UT0RTS_N     */
+}gpio_ph7_func_t;
+
+/**
+ *  @enum gpio_pk0_func_t
+ *  @brief    PortK0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK0_INT10a     = 0,         /*!<     0: INT10a         */
+  GPIO_PK0_ISDAOUT    = GPIO_FR_1, /*!< PKFR1: ISDAOUT        */
+  GPIO_PK0_T32A00INA0 = GPIO_FR_2, /*!< PKFR2: T32A00INA0     */
+  GPIO_PK0_T32A00INC0 = GPIO_FR_3, /*!< PKFR3: T32A00INC0     */
+  GPIO_PK0_SMI0CS1_N  = GPIO_FR_6, /*!< PKFR6: ISDAOUT        */
+  GPIO_PK0_EMATXEN    = GPIO_FR_8, /*!< PKFR8: EMATXEN        */
+}gpio_pk0_func_t;
+
+/**
+ *  @enum gpio_pk1_func_t
+ *  @brief    PortK1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK1_INT11a     = 0,         /*!<     0: INT11a         */
+  GPIO_PK1_ISDBOUT    = GPIO_FR_1, /*!< PKFR1: ISDBOUT        */
+  GPIO_PK1_T32A00INB0 = GPIO_FR_2, /*!< PKFR2: T32A00INB0     */
+  GPIO_PK1_T32A00INC1 = GPIO_FR_3, /*!< PKFR3: T32A00INC1     */
+  GPIO_PK1_HDMAREQB   = GPIO_FR_4, /*!< PKFR4: HDMAREQB       */
+  GPIO_PK1_TSPI3CS0   = GPIO_FR_5, /*!< PKFR5: TSPI3CS0       */
+  GPIO_PK1_TSPI3CSIN  = GPIO_FR_6, /*!< PKFR6: TSPI3CSIN      */
+}gpio_pk1_func_t;
+
+/**
+ *  @enum gpio_pk2_func_t
+ *  @brief    PortK2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK2_ECS0_N     = GPIO_FR_1, /*!< PKFR1: ECS0_N         */
+  GPIO_PK2_SMI0D0     = GPIO_FR_6, /*!< PKFR6: SMI0D0         */
+  GPIO_PK2_EMAMDC     = GPIO_FR_8, /*!< PKFR8: EMAMDC         */
+}gpio_pk2_func_t;
+
+ /**
+ *  @enum gpio_pk3_func_t
+ *  @brief    PortK3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK3_ECS1_N     = GPIO_FR_1, /*!< PKFR1: ECS1_N         */
+  GPIO_PK3_SMI0D1     = GPIO_FR_6, /*!< PKFR6: SMI0D1         */
+  GPIO_PK3_EMAMDIO    = GPIO_FR_8, /*!< PKFR8: EMAMDIO        */
+}gpio_pk3_func_t;
+
+ /**
+ *  @enum gpio_pk4_func_t
+ *  @brief    PortK4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK4_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PK4_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PK4_TSPI1CS1    = GPIO_FR_1, /*!< PKFR1: TSPI1CS1       */
+  GPIO_PK4_TSPI3TXD    = GPIO_FR_4, /*!< PKFR4: TSPI3TXD       */
+  GPIO_PK4_SMI0D2      = GPIO_FR_6, /*!< PKFR6: SMI0D2         */
+  GPIO_PK4_EMATXCLK    = GPIO_FR_8, /*!< PKFR8: EMATXCLK       */
+}gpio_pk4_func_t;
+
+/**
+ *  @enum gpio_pk5_func_t
+ *  @brief    PortK5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK5_TSPI1CS2   = GPIO_FR_1, /*!< PKFR1: TSPI1CS2       */
+  GPIO_PK5_TSPI3RXD   = GPIO_FR_4, /*!< PKFR4: TSPI3RXD       */
+  GPIO_PK5_SMI0D3     = GPIO_FR_6, /*!< PKFR6: SMI0D3         */
+  GPIO_PK5_EMATXD3    = GPIO_FR_8, /*!< PKFR8: EMATXD3        */
+}gpio_pk5_func_t;
+
+/**
+ *  @enum gpio_pk6_func_t
+ *  @brief    PortK6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK6_TSPI1CS3   = GPIO_FR_1, /*!< PKFR1: TSPI1CS3       */
+  GPIO_PK6_T32A01INA0 = GPIO_FR_2, /*!< PKFR2: T32A01INA0     */
+  GPIO_PK6_T32A01INC0 = GPIO_FR_3, /*!< PKFR3: T32A01INC0     */
+  GPIO_PK6_TSPI3SCK   = GPIO_FR_4, /*!< PKFR4: TSPI3SCK       */
+  GPIO_PK6_SMI0CLK    = GPIO_FR_6, /*!< PKFR6: SMI0CLK        */
+  GPIO_PK6_EMATXD2    = GPIO_FR_8, /*!< PKFR8: EMATXD2        */
+}gpio_pk6_func_t;
+
+/**
+ *  @enum gpio_pk7_func_t
+ *  @brief    PortK7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK7_INT00a     = 0,         /*!<     0: INT00a         */
+  GPIO_PK7_T32A01INB0 = GPIO_FR_2, /*!< PKFR2: T32A01INB0     */
+  GPIO_PK7_T32A01INC1 = GPIO_FR_3, /*!< PKFR3: T32A01INC1     */
+  GPIO_PK7_TSPI3CS0   = GPIO_FR_4, /*!< PKFR4: TSPI3CS0       */
+  GPIO_PK7_SMI0CS0_N  = GPIO_FR_6, /*!< PKFR6: SMI0CS0_N      */
+  GPIO_PK7_TSPI3CSIN  = GPIO_FR_7, /*!< PKFR7: TSPI3CSIN      */
+  GPIO_PK7_EMATXD1    = GPIO_FR_8, /*!< PKFR8: EMATXD1        */
+}gpio_pk7_func_t;
+
+/**
+ *  @enum gpio_pl0_func_t
+ *  @brief    PortL0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL0_INT01a     = 0,         /*!<     0: INT01a         */
+  GPIO_PL0_T32A02INA0 = GPIO_FR_2, /*!< PLFR2: T32A02INA0     */
+  GPIO_PL0_T32A02INC0 = GPIO_FR_3, /*!< PLFR3: T32A02INC0     */
+  GPIO_PL0_SMI0D4     = GPIO_FR_5, /*!< PLFR5: SMI0D4         */
+  GPIO_PL0_TSPI1CSIN  = GPIO_FR_6, /*!< PLFR6: TSPI1CSIN      */
+  GPIO_PL0_TSPI1CS0   = GPIO_FR_7, /*!< PLFR7: TSPI1CS0       */
+  GPIO_PL0_EMATXD0    = GPIO_FR_8, /*!< PKFR8: EMATXD0        */
+}gpio_pl0_func_t;
+
+/**
+ *  @enum gpio_pl1_func_t
+ *  @brief    PortL1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL1_INPUT     = 0,         /*!<     0: Input Port     */
+  GPIO_PL1_OUTPUT    = 0,         /*!<     0: Output Port    */
+  GPIO_PL1_SMI0D5    = GPIO_FR_5, /*!< PLFR5: SMI0D5         */
+  GPIO_PL1_TSPI1SCK  = GPIO_FR_7, /*!< PLFR7: TSPI1SCK       */
+  GPIO_PL1_EMARXCLK  = GPIO_FR_8, /*!< PLFR8: EMARXCLK       */
+}gpio_pl1_func_t;
+
+/**
+ *  @enum gpio_pl2_func_t
+ *  @brief    PortL2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL2_SMI0D6     = GPIO_FR_5, /*!< PLFR5: SMI0D6         */
+  GPIO_PL2_TSPI1RXD   = GPIO_FR_7, /*!< PLFR7: TSPI1RXD       */
+  GPIO_PL2_EMARXD0    = GPIO_FR_8, /*!< PLFR8: EMARXD0        */
+}gpio_pl2_func_t;
+
+ /**
+ *  @enum gpio_pl3_func_t
+ *  @brief    PortL3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL3_T32A02INB0 = GPIO_FR_2, /*!< PLFR2: T32A02INB0     */
+  GPIO_PL3_T32A02INC1 = GPIO_FR_3, /*!< PLFR3: T32A02INC1     */
+  GPIO_PL3_SMI0D7     = GPIO_FR_5, /*!< PLFR5: SMI0D7         */
+  GPIO_PL3_TSPI3CS1   = GPIO_FR_6, /*!< PLFR6: TSPI3CS1       */
+  GPIO_PL3_TSPI1TXD   = GPIO_FR_7, /*!< PLFR7: TSPI1TXD       */
+  GPIO_PL3_EMARXD1    = GPIO_FR_8, /*!< PLFR8: EMARXD1        */
+}gpio_pl3_func_t;
+
+/**
+ *  @enum gpio_pm0_func_t
+ *  @brief    PortM0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM0_EI2C3SDA   = GPIO_FR_1, /*!< PMFR1: EI2C3SDA       */
+  GPIO_PM0_I2C3SDA    = GPIO_FR_4, /*!< PMFR4: I2C3SDA        */
+  GPIO_PM0_UT4RXD     = GPIO_FR_5, /*!< PMFR5: UT4RXD         */
+  GPIO_PM0_TSPI6TXD   = GPIO_FR_6, /*!< PMFR6: TSPI6TXD       */
+  GPIO_PM0_UT4TXDA    = GPIO_FR_7, /*!< PMFR7: UT4TXDA        */
+  GPIO_PM0_EMATXD3    = GPIO_FR_8, /*!< PMFR8: EMATXD3        */
+}gpio_pm0_func_t;
+
+/**
+ *  @enum gpio_pm1_func_t
+ *  @brief    PortM1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM1_EI2C3SCL   = GPIO_FR_1, /*!< PMFR1: EI2C3SCL       */
+  GPIO_PM1_USBB_SOF_TQL = GPIO_FR_3, /*!< PMFR3: USBB_SOF_TQL */
+  GPIO_PM1_I2C3SCL    = GPIO_FR_4, /*!< PMFR4: I2C3SCL        */
+  GPIO_PM1_UT4TXDA    = GPIO_FR_5, /*!< PMFR5: UT4TXDA        */
+  GPIO_PM1_TSPI6RXD   = GPIO_FR_6, /*!< PMFR6: TSPI6RXD       */
+  GPIO_PM1_UT4RXD     = GPIO_FR_7, /*!< PMFR7: UT4RXD         */
+  GPIO_PM1_EMATXD2    = GPIO_FR_8, /*!< PMFR8: EMATXD2        */
+}gpio_pm1_func_t;
+
+/**
+ *  @enum gpio_pm2_func_t
+ *  @brief    PortM2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM2_T32A11OUTA = GPIO_FR_2, /*!< PMFR2: T32A11OUTA     */
+  GPIO_PM2_T32A11OUTC = GPIO_FR_3, /*!< PMFR3: T32A11OUTC     */
+  GPIO_PM2_UT4RTS_N   = GPIO_FR_5, /*!< PMFR5: UT4RTS_N       */
+  GPIO_PM2_TSPI6SCK   = GPIO_FR_6, /*!< PMFR6: TSPI6SCK       */
+  GPIO_PM2_UT4CTS_N   = GPIO_FR_7, /*!< PMFR7: UT4CTS_N       */
+  GPIO_PM2_EMATXD1    = GPIO_FR_8, /*!< PMFR8: EMATXD1        */
+}gpio_pm2_func_t;
+
+ /**
+ *  @enum gpio_pm3_func_t
+ *  @brief    PortM3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM3_INT14b     = 0,         /*!<     0: INT14b         */
+  GPIO_PM3_T32A11OUTB = GPIO_FR_2, /*!< PMFR2: T32A11OUTB     */
+  GPIO_PM3_TSPI6CSIN  = GPIO_FR_4, /*!< PMFR4: TSPI6CSIN      */
+  GPIO_PM3_UT4CTS_N   = GPIO_FR_5, /*!< PMFR5: UT4CTS_N       */
+  GPIO_PM3_TSPI6CS0   = GPIO_FR_6, /*!< PMFR6: TSPI6CS0       */
+  GPIO_PM3_UT4RTS_N   = GPIO_FR_7, /*!< PMFR7: UT4RTS_N       */
+  GPIO_PM3_EMATXD0    = GPIO_FR_8, /*!< PMFR8: EMATXD0        */
+}gpio_pm3_func_t;
+
+ /**
+ *  @enum gpio_pm4_func_t
+ *  @brief    PortM4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM4_INT15b     = 0,         /*!<     0: INT15b         */
+  GPIO_PM4_T32A06OUTB = GPIO_FR_2, /*!< PMFR2: T32A06OUTB     */
+  GPIO_PM4_TSPI7CSIN  = GPIO_FR_4, /*!< PMFR4: TSPI7CSIN      */
+  GPIO_PM4_TSPI7CS0   = GPIO_FR_6, /*!< PMFR6: TSPI7CS0       */
+  GPIO_PM4_FUT1CTS_N  = GPIO_FR_7, /*!< PMFR7: FUT1CTS_N      */
+}gpio_pm4_func_t;
+
+/**
+ *  @enum gpio_pm5_func_t
+ *  @brief    PortM5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM5_T32A06OUTA = GPIO_FR_2, /*!< PMFR2: T32A06OUTA     */
+  GPIO_PM5_T32A06OUTC = GPIO_FR_3, /*!< PMFR3: T32A06OUTC     */
+  GPIO_PM5_TSPI7SCK   = GPIO_FR_6, /*!< PMFR6: TSPI7SCK       */
+  GPIO_PM5_FUT1RTS_N  = GPIO_FR_7, /*!< PMFR7: FUT1RTS_N      */
+}gpio_pm5_func_t;
+
+/**
+ *  @enum gpio_pm6_func_t
+ *  @brief    PortM6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM6_EI2C4SDA   = GPIO_FR_1, /*!< PMFR1: EI2C4SDA       */
+  GPIO_PM6_T32A07OUTA = GPIO_FR_2, /*!< PMFR2: T32A07OUTA     */
+  GPIO_PM6_T32A07OUTC = GPIO_FR_3, /*!< PMFR3: T32A07OUTC     */
+  GPIO_PM6_I2C4SDA    = GPIO_FR_4, /*!< PMFR4: I2C4SDA        */
+  GPIO_PM6_FUT1IRIN   = GPIO_FR_5, /*!< PMFR5: FUT1IRIN       */
+  GPIO_PM6_TSPI7RXD   = GPIO_FR_6, /*!< PMFR6: TSPI7RXD       */
+  GPIO_PM6_FUT1RXD    = GPIO_FR_7, /*!< PMFR7: FUT1RXD        */
+}gpio_pm6_func_t;
+
+/**
+ *  @enum gpio_pm7_func_t
+ *  @brief    PortM7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM7_EI2C4SCL   = GPIO_FR_1, /*!< PMFR1: EI2C4SCL       */
+  GPIO_PM7_T32A07OUTB = GPIO_FR_2, /*!< PMFR2: T32A07OUTB     */
+  GPIO_PM7_I2C4SCL    = GPIO_FR_4, /*!< PMFR4: I2C4SCL        */
+  GPIO_PM7_FUT1IROUT  = GPIO_FR_5, /*!< PMFR5: FUT1IROUT      */
+  GPIO_PM7_TSPI7TXD   = GPIO_FR_6, /*!< PMFR6: TSPI7TXD       */
+  GPIO_PM7_FUT1TXD    = GPIO_FR_7, /*!< PMFR7: FUT1TXD        */
+}gpio_pm7_func_t;
+
+/**
+ *  @enum gpio_pn0_func_t
+ *  @brief    PortN0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN0_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN0_AINA00     = GPIO_FR_NA, /*!< N/A: AINA00         */
+}gpio_pn0_func_t;
+
+/**
+ *  @enum gpio_pn1_func_t
+ *  @brief    PortN1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN1_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN1_AINA01     = GPIO_FR_NA, /*!< N/A: AINA01         */
+}gpio_pn1_func_t;
+
+/**
+ *  @enum gpio_pn2_func_t
+ *  @brief    PortN2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN2_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN2_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN2_AINA02     = GPIO_FR_NA, /*!< N/A: AINA02         */
+}gpio_pn2_func_t;
+
+/**
+ *  @enum gpio_pn3_func_t
+ *  @brief    PortN3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN3_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN3_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN3_AINA03     = GPIO_FR_NA, /*!< N/A: AINA03         */
+}gpio_pn3_func_t;
+
+ /**
+ *  @enum gpio_pn4_func_t
+ *  @brief    PortN4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN4_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN4_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN4_AINA04     = GPIO_FR_NA, /*!< N/A: AINA04         */
+}gpio_pn4_func_t;
+
+/**
+ *  @enum gpio_pn5_func_t
+ *  @brief    PortN5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN5_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN5_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN5_AINA05     = GPIO_FR_NA, /*!< N/A: AINA05         */
+}gpio_pn5_func_t;
+
+/**
+ *  @enum gpio_pn6_func_t
+ *  @brief    PortN6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN6_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN6_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN6_AINA06     = GPIO_FR_NA, /*!< N/A: AINA06         */
+}gpio_pn6_func_t;
+
+/**
+ *  @enum gpio_pn7_func_t
+ *  @brief    PortN7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN7_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN7_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN7_AINA07     = GPIO_FR_NA, /*!< N/A: AINA07         */
+}gpio_pn7_func_t;
+
+/**
+ *  @enum gpio_pp0_func_t
+ *  @brief    PortP0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP0_AINA08     = 0,         /*!<     0: AINA08         */
+  GPIO_PP0_T32A04INA0 = GPIO_FR_2, /*!< PPFR2: T32A04INA0     */
+  GPIO_PP0_T32A04INC0 = GPIO_FR_3, /*!< PPFR3: T32A04INC0     */
+  GPIO_PP0_T32A04INB1 = GPIO_FR_5, /*!< PPFR5: T32A04INB1     */
+}gpio_pp0_func_t;
+
+/**
+ *  @enum gpio_pp1_func_t
+ *  @brief    PortP1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP1_AINA09     = 0,         /*!<     0: AINA09         */
+  GPIO_PP1_T32A04INB0 = GPIO_FR_2, /*!< PPFR2: T32A04INB0     */
+  GPIO_PP1_T32A04INC1 = GPIO_FR_3, /*!< PPFR3: T32A04INC1     */
+  GPIO_PP1_T32A04INA1 = GPIO_FR_5, /*!< PPFR5: T32A04INA1     */
+}gpio_pp1_func_t;
+
+/**
+ *  @enum gpio_pp2_func_t
+ *  @brief    PortP2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP2_AINA10     = 0,         /*!<     0: AINA10         */
+  GPIO_PP2_T32A05INA0 = GPIO_FR_2, /*!< PPFR2: T32A05INA0     */
+  GPIO_PP2_T32A05INC0 = GPIO_FR_3, /*!< PPFR3: T32A05INC0     */
+  GPIO_PP2_T32A05INB1 = GPIO_FR_5, /*!< PPFR5: T32A05INB1     */
+}gpio_pp2_func_t;
+
+ /**
+ *  @enum gpio_pp3_func_t
+ *  @brief    PortP3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP3_AINA11     = 0,         /*!<     0: AINA11         */
+  GPIO_PP3_T32A05INB0 = GPIO_FR_2, /*!< PPFR2: T32A05INB0     */
+  GPIO_PP3_T32A05INC1 = GPIO_FR_3, /*!< PPFR3: T32A05INC1     */
+  GPIO_PP3_T32A05INA1 = GPIO_FR_5, /*!< PPFR5: T32A05INA1     */
+}gpio_pp3_func_t;
+
+ /**
+ *  @enum gpio_pp4_func_t
+ *  @brief    PortP4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP4_AINA12     = 0,         /*!<     0: AINA12         */
+  GPIO_PP4_T32A06INA0 = GPIO_FR_2, /*!< PPFR2: T32A06INA0     */
+  GPIO_PP4_T32A06INC0 = GPIO_FR_3, /*!< PPFR3: T32A06INC0     */
+  GPIO_PP4_T32A06INB1 = GPIO_FR_5, /*!< PPFR5: T32A06INB1     */
+}gpio_pp4_func_t;
+
+ /**
+ *  @enum gpio_pp5_func_t
+ *  @brief    PortP5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP5_AINA13     = 0,         /*!<     0: AINA13         */
+  GPIO_PP5_T32A06INB0 = GPIO_FR_2, /*!< PPFR2: T32A06INB0     */
+  GPIO_PP5_T32A06INC1 = GPIO_FR_3, /*!< PPFR3: T32A06INC1     */
+  GPIO_PP5_T32A06INA1 = GPIO_FR_5, /*!< PPFR5: T32A06INA1     */
+}gpio_pp5_func_t;
+
+/**
+ *  @enum gpio_pp6_func_t
+ *  @brief    PortP6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP6_AINA14     = 0,         /*!<     0: AINA14         */
+  GPIO_PP6_INT10b     = 0,         /*!<     0: INT10b         */
+  GPIO_PP6_T32A07INA0 = GPIO_FR_2, /*!< PPFR2: T32A07INA0     */
+  GPIO_PP6_T32A07INC0 = GPIO_FR_3, /*!< PPFR3: T32A07INC0     */
+  GPIO_PP6_T32A07INB1 = GPIO_FR_5, /*!< PPFR5: T32A07INB1     */
+}gpio_pp6_func_t;
+
+ /**
+ *  @enum gpio_pp7_func_t
+ *  @brief    PortP7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP7_AINA15     = 0,         /*!<     0: AINA15         */
+  GPIO_PP7_INT11b     = 0,         /*!<     0: INT11b         */
+  GPIO_PP7_T32A07INB0 = GPIO_FR_2, /*!< PPFR2: T32A07INB0     */
+  GPIO_PP7_T32A07INC1 = GPIO_FR_3, /*!< PPFR3: T32A07INC1     */
+  GPIO_PP7_T32A07INA1 = GPIO_FR_5, /*!< PPFR5: T32A07INA1     */
+}gpio_pp7_func_t;
+
+/**
+ *  @enum gpio_pr0_func_t
+ *  @brief    PortR0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR0_AINA16     = 0,         /*!<     0: AINA16         */
+  GPIO_PR0_T32A08INA0 = GPIO_FR_2, /*!< PRFR2: T32A08INA0     */
+  GPIO_PR0_T32A08INC0 = GPIO_FR_3, /*!< PRFR3: T32A08INC0     */
+}gpio_pr0_func_t;
+
+/**
+ *  @enum gpio_pr1_func_t
+ *  @brief    PortR1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR1_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PR1_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PR1_AINA17      = 0,         /*!<     0: AINA17         */
+  GPIO_PR1_T32A08INB0  = GPIO_FR_2, /*!< PRFR2: T32A08INB0     */
+  GPIO_PR1_T32A08INC1  = GPIO_FR_3, /*!< PRFR3: T32A08INC1     */
+}gpio_pr1_func_t;
+
+/**
+ *  @enum gpio_pr2_func_t
+ *  @brief    PortR2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR2_AINA18     = 0,         /*!<     0: AINA18         */
+  GPIO_PR2_T32A09INA0 = GPIO_FR_2, /*!< PRFR2: T32A09INA0     */
+  GPIO_PR2_T32A09INC0 = GPIO_FR_3, /*!< PRFR3: T32A09INC0     */
+}gpio_pr2_func_t;
+
+/**
+ *  @enum gpio_pr3_func_t
+ *  @brief    PortR3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR3_AINA19     = 0,         /*!<     0: AINA19         */
+  GPIO_PR3_T32A09INB0 = GPIO_FR_2, /*!< PRFR2: T32A09INB0     */
+  GPIO_PR3_T32A09INC1 = GPIO_FR_3, /*!< PRFR3: T32A09INC1     */
+}gpio_pr3_func_t;
+
+/**
+ *  @enum gpio_pr4_func_t
+ *  @brief    PortR4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR4_AINA20     = 0,         /*!<     0: AINA20         */
+  GPIO_PR4_T32A10INA0 = GPIO_FR_2, /*!< PRFR2: T32A10INA0     */
+  GPIO_PR4_T32A10INC0 = GPIO_FR_3, /*!< PRFR3: T32A10INC0     */
+}gpio_pr4_func_t;
+
+/**
+ *  @enum gpio_pr5_func_t
+ *  @brief    PortR5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR5_AINA21     = 0,         /*!<     0: AINA21         */
+  GPIO_PR5_T32A10INB0 = GPIO_FR_2, /*!< PRFR2: T32A10INB0     */
+  GPIO_PR5_T32A10INC1 = GPIO_FR_3, /*!< PRFR3: T32A10INC1     */
+}gpio_pr5_func_t;
+
+/**
+ *  @enum gpio_pr6_func_t
+ *  @brief    PortR6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR6_AINA22     = 0,         /*!<     0: AINA22         */
+  GPIO_PR6_T32A11INA0 = GPIO_FR_2, /*!< PRFR2: T32A11INA0     */
+  GPIO_PR6_T32A11INC0 = GPIO_FR_3, /*!< PRFR3: T32A11INC0     */
+}gpio_pr6_func_t;
+
+/**
+ *  @enum gpio_pr7_func_t
+ *  @brief    PortR7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR7_AINA23     = 0,         /*!<     0: AINA23         */
+  GPIO_PR7_T32A11INB0 = GPIO_FR_2, /*!< PRFR2: T32A11INB0     */
+  GPIO_PR7_T32A11INC0 = GPIO_FR_3, /*!< PRFR3: T32A11INC1     */
+}gpio_pr7_func_t;
+
+
+/**
+ *  @enum gpio_pt0_func_t
+ *  @brief    PortT0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PT0_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PT0_DAC0       = GPIO_FR_NA, /*!< N/A: DAC0           */
+}gpio_pt0_func_t;
+
+/**
+ *  @enum gpio_pt1_func_t
+ *  @brief    PortT1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PT1_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PT1_DAC1       = GPIO_FR_NA, /*!< N/A: DAC1           */
+}gpio_pt1_func_t;
+
+/**
+ *  @enum gpio_pt2_func_t
+ *  @brief    PortT2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT2_INPUT      = 0,         /*!<     0: Input Port        */
+  GPIO_PT2_OUTPUT     = 0,         /*!<     0: Output Port       */
+  GPIO_PT2_CEC0       = GPIO_FR_7, /*!< PTFR1: CEC0 Input/Output */
+}gpio_pt2_func_t;
+
+/**
+ *  @enum gpio_pt3_func_t
+ *  @brief    PortT3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT3_INT00b     = 0,         /*!<     0: INT00b         */
+  GPIO_PT3_RTCOUT     = GPIO_FR_1, /*!< PTFR1: RTCOUT         */
+  GPIO_PT3_T32A03OUTA = GPIO_FR_2, /*!< PTFR2: T32A03OUTA     */
+  GPIO_PT3_T32A03OUTC = GPIO_FR_3, /*!< PTFR3: T32A03OUTC     */
+  GPIO_PT3_RXIN0      = 0,         /*!<     0: RXIN0          */
+  GPIO_PT3_TRGIN2     = GPIO_FR_6, /*!< PTFR6: TRGIN2         */
+}gpio_pt3_func_t;
+
+/**
+ *  @enum gpio_pt4_func_t
+ *  @brief    PortT4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT4_INT01b     = 0,         /*!<     0: INT01b         */
+  GPIO_PT4_RXIN1      = 0,         /*!<     0: RXIN1          */
+  GPIO_PT4_EMATXCLK   = GPIO_FR_8, /*!< PTFR8: EMATXCLK       */
+}gpio_pt4_func_t;
+
+/**
+ *  @enum gpio_pt5_func_t
+ *  @brief    PortT5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT5_INT02b     = 0,         /*!<     0: INT02b         */
+  GPIO_PT5_T32A03OUTB = GPIO_FR_2, /*!< PTFR2: T32A03OUTB     */
+}gpio_pt5_func_t;
+
+/**
+ *  @enum gpio_pu0_func_t
+ *  @brief    PortU0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU0_T32A12OUTA = GPIO_FR_2, /*!< PUFR2: T32A12OUTA     */
+  GPIO_PU0_T32A12OUTC = GPIO_FR_3, /*!< PUFR3: T32A12OUTC     */
+  GPIO_PU0_USBB_ID    = GPIO_FR_5, /*!< PUFR5: USBB_ID        */
+  GPIO_PU0_UT4TXDA    = GPIO_FR_7, /*!< PUFR7: UT4TXDA        */
+}gpio_pu0_func_t;
+
+/**
+ *  @enum gpio_pu2_func_t
+ *  @brief    PortU2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU2_INT06b     = 0,         /*!<     0: INT06b         */
+  GPIO_PU2_T32A12INA0 = GPIO_FR_2, /*!< PUFR2: T32A12INA0     */
+  GPIO_PU2_T32A12INC0 = GPIO_FR_3, /*!< PUFR3: T32A12INC0     */
+  GPIO_PU2_UT4CTS_N   = GPIO_FR_7, /*!< PUFR7: UT4CTS_N       */
+}gpio_pu2_func_t;
+
+/**
+ *  @enum gpio_pu3_func_t
+ *  @brief    PortU3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU3_INT07b     = 0,         /*!<     0: INT07b         */
+  GPIO_PU3_T32A12INB0 = GPIO_FR_2, /*!< PUFR2: T32A12INB0     */
+  GPIO_PU3_T32A12INC1 = GPIO_FR_3, /*!< PUFR3: T32A12INC1     */
+  GPIO_PU3_USBB_VBUSEN = GPIO_FR_5,/*!< PUFR5: USBB_VBUSEN    */
+  GPIO_PU3_UT4RTS_N   = GPIO_FR_7, /*!< PUFR7: UT4RTS_N       */
+}gpio_pu3_func_t;
+
+/**
+ *  @enum gpio_pv0_func_t
+ *  @brief    PortV0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV0_T32A09INA0 = GPIO_FR_2, /*!< PVFR2: T32A09INA0     */
+  GPIO_PV0_T32A09INC0 = GPIO_FR_3, /*!< PVFR3: T32A09INC0     */
+  GPIO_PV0_ISDBIN0    = 0,         /*!<     0: ISDBIN0        */
+  GPIO_PV0_UO0        = GPIO_FR_5, /*!< PVFR5: UO0            */
+  GPIO_PV0_UT3RXD     = GPIO_FR_6, /*!< PVFR6: UT3RXD         */
+  GPIO_PV0_UT3TXDA    = GPIO_FR_7, /*!< PVFR7: UT3TXDA        */
+  GPIO_PV0_EMARXD0    = GPIO_FR_8, /*!< PVFR8: EMARXD0        */
+}gpio_pv0_func_t;
+
+/**
+ *  @enum gpio_pv1_func_t
+ *  @brief    PortV1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV1_T32A09INB0 = GPIO_FR_2, /*!< PVFR2: T32A09INB0     */
+  GPIO_PV1_T32A09INC1 = GPIO_FR_3, /*!< PVFR3: T32A09INC1     */
+  GPIO_PV1_ISDBIN1    = 0,         /*!<     0: ISDBIN1        */
+  GPIO_PV1_XO0        = GPIO_FR_5, /*!< PVFR5: XO0            */
+  GPIO_PV1_UT3TXDA    = GPIO_FR_6, /*!< PVFR6: UT3TXDA        */
+  GPIO_PV1_UT3RXD     = GPIO_FR_7, /*!< PVFR7: UT3RXD         */
+  GPIO_PV1_EMARXD1    = GPIO_FR_8, /*!< PVFR8: EMARXD1        */
+}gpio_pv1_func_t;
+
+/**
+ *  @enum gpio_pv2_func_t
+ *  @brief    PortV2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV2_T32A09OUTA = GPIO_FR_2, /*!< PVFR2: T32A09OUTA     */
+  GPIO_PV2_T32A09OUTC = GPIO_FR_3, /*!< PVFR3: T32A09OUTC     */
+  GPIO_PV2_ISDBIN2    = 0,         /*!<     0: ISDBIN2        */
+  GPIO_PV2_VO0        = GPIO_FR_5, /*!< PVFR5: VO0            */
+  GPIO_PV2_UT3RTS_N   = GPIO_FR_6, /*!< PVFR6: UT3RTS_N       */
+  GPIO_PV2_UT3CTS_N   = GPIO_FR_7, /*!< PVFR7: UT3CTS_N       */
+  GPIO_PV2_EMARXD2    = GPIO_FR_8, /*!< PVFR8: EMARXD2        */
+}gpio_pv2_func_t;
+
+/**
+ *  @enum gpio_pv3_func_t
+ *  @brief    PortV3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV3_T32A09OUTB = GPIO_FR_2, /*!< PVFR2: T32A09OUTB     */
+  GPIO_PV3_ISDBIN3    = 0,         /*!<     0: ISDBIN3        */
+  GPIO_PV3_YO0        = GPIO_FR_5, /*!< PVFR5: YO0            */
+  GPIO_PV3_UT3CTS_N   = GPIO_FR_6, /*!< PVFR6: UT3CTS_N       */
+  GPIO_PV3_UT3RTS_N   = GPIO_FR_7, /*!< PVFR7: UT3RTS_N       */
+  GPIO_PV3_EMARXD3    = GPIO_FR_8, /*!< PVFR8: EMARXD3        */
+}gpio_pv3_func_t;
+
+/**
+ *  @enum gpio_pv4_func_t
+ *  @brief    PortV4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV4_EI2C2SCL   = GPIO_FR_1, /*!< PVFR1: EI2C2SCL       */
+  GPIO_PV4_T32A04OUTB = GPIO_FR_2, /*!< PVFR2: T32A04OUTB     */
+  GPIO_PV4_TSPI5RXD   = GPIO_FR_4, /*!< PVFR4: TSPI5RXD       */
+  GPIO_PV4_WO0        = GPIO_FR_5, /*!< PVFR5: WO0            */
+  GPIO_PV4_I2C2SCL    = GPIO_FR_6, /*!< PVFR6: I2C2SCL        */
+  GPIO_PV4_UT1RXD     = GPIO_FR_7, /*!< PVFR7: UT1RXD         */
+  GPIO_PV4_CANATX     = GPIO_FR_8, /*!< PVFR8: CANATX         */
+}gpio_pv4_func_t;
+
+/**
+ *  @enum gpio_pv5_func_t
+ *  @brief    PortV5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV5_EI2CSDA    = GPIO_FR_1, /*!< PVFR1: EI2CSDA        */
+  GPIO_PV5_T32A04OUTA = GPIO_FR_2, /*!< PVFR2: T32A04OUTA     */
+  GPIO_PV5_T32A04OUTC = GPIO_FR_3, /*!< PVFR3: T32A04OUTC     */
+  GPIO_PV5_TSPI5TXD   = GPIO_FR_4, /*!< PVFR4: TSPI5TXD       */
+  GPIO_PV5_ZO0        = GPIO_FR_5, /*!< PVFR5: ZO0            */
+  GPIO_PV5_I2C2SDA    = GPIO_FR_6, /*!< PVFR6: I2C2SDA        */
+  GPIO_PV5_UT1TXDA    = GPIO_FR_7, /*!< PVFR7: UT1TXDA        */
+  GPIO_PV5_CANARX     = GPIO_FR_8, /*!< PVFR8: CANARX         */
+}gpio_pv5_func_t;
+
+/**
+ *  @enum gpio_pv6_func_t
+ *  @brief    PortV6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV6_T32A05OUTA = GPIO_FR_2, /*!< PVFR2: T32A05OUTA     */
+  GPIO_PV6_T32A05OUTC = GPIO_FR_3, /*!< PVFR3: T32A05OUTC     */
+  GPIO_PV6_TSPI5SCK   = GPIO_FR_4, /*!< PVFR4: TSPI5SCK       */
+  GPIO_PV6_EMG0       = GPIO_FR_5, /*!< PVFR5: EMG0           */
+  GPIO_PV6_UT1CTS_N   = GPIO_FR_7, /*!< PVFR7: UT1CTS_N       */
+}gpio_pv6_func_t;
+
+/**
+ *  @enum gpio_pv7_func_t
+ *  @brief    PortV7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV7_T32A05OUTB = GPIO_FR_2, /*!< PVFR2: T32A05OUTB     */
+  GPIO_PV7_TSPI5CS0   = GPIO_FR_4, /*!< PVFR4: TSPI5CS0       */
+  GPIO_PV7_OVV0       = GPIO_FR_5, /*!< PVFR5: OVV0           */
+  GPIO_PV7_TSPI5CSIN  = GPIO_FR_6, /*!< PVFR6: TSPI5CSIN      */
+  GPIO_PV7_UT1RTS_N   = GPIO_FR_7, /*!< PVFR7: UT1RTS_N       */
+}gpio_pv7_func_t;
+
+/**
+ *  @enum gpio_py0_func_t
+ *  @brief    PortY0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY0_X1         = GPIO_FR_NA, /*!< N/A: X1             */
+}gpio_py0_func_t;
+
+/**
+ *  @enum gpio_py1_func_t
+ *  @brief    PortY1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY1_X2         = GPIO_FR_NA, /*!< N/A: X2             */
+}gpio_py1_func_t;
+
+/**
+ *  @enum gpio_py2_func_t
+ *  @brief    PortY2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY2_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY2_XT1        = GPIO_FR_NA, /*!< N/A: XT1            */
+}gpio_py2_func_t;
+
+/**
+ *  @enum gpio_py3_func_t
+ *  @brief    PortY3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY3_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY3_XT2        = GPIO_FR_NA, /*!< N/A: XT2            */
+}gpio_py3_func_t;
+
+/**
+ *  @enum gpio_py4_func_t
+ *  @brief    PortY4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PY4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PY4_EEXBCLK    = GPIO_FR_4, /*!< PYFR4: EEXBCLK        */
+  GPIO_PY4_USBA_SOF_TGL = GPIO_FR_6, /*!< PYFR6: USBA_SOF_TGL */
+}gpio_py4_func_t;
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_typedef GPIO Private Typedef
+ *  @{
+ */
+/*!
+  * @brief  Pin Exist Table
+  * @details Bit0 :GPIO_Mode_DATA
+  * @details Bit1 :GPIO_Mode_CR
+  * @details Bit2 :GPIO_Mode_FR1
+  * @details Bit3 :GPIO_Mode_FR2
+  * @details Bit4 :GPIO_Mode_FR3
+  * @details Bit5 :GPIO_Mode_FR4
+  * @details Bit6 :GPIO_Mode_FR5
+  * @details Bit7 :GPIO_Mode_FR6
+  * @details Bit8 :GPIO_Mode_FR7
+  * @details Bit9 :GPIO_Mode_FR8
+  * @details Bit10 :GPIO_Mode_OD
+  * @details Bit11 :GPIO_Mode_PUP
+  * @details Bit12 :GPIO_Mode_PDN
+  * @details Bit13 :GPIO_Mode_IE
+  */
+static uint16_t PinExistTbl[GPIO_GROUP_Max][GPIO_PORT_Max] =
+{
+   /* Port-0         Port-1         Port-2         Port-3         Port-4         Port-5         Port-6         Port-7 */
+    { GPIO_PORT_A_0, GPIO_PORT_A_1, GPIO_PORT_A_2, GPIO_PORT_A_3, GPIO_PORT_A_4, GPIO_PORT_A_5, GPIO_PORT_A_6, GPIO_PORT_A_7 },     /** GPIO_PORT_A */
+    { GPIO_PORT_B_0, GPIO_PORT_B_1, GPIO_PORT_B_2, GPIO_PORT_B_3, GPIO_PORT_B_4, GPIO_PORT_B_5, GPIO_PORT_B_6, GPIO_PORT_B_7 },     /** GPIO_PORT_B */
+    { GPIO_PORT_C_0, GPIO_PORT_C_1, GPIO_PORT_C_2, GPIO_PORT_C_3, GPIO_PORT_C_4, GPIO_PORT_C_5, GPIO_PORT_C_6, GPIO_PORT_C_7 },     /** GPIO_PORT_C */
+    { GPIO_PORT_D_0, GPIO_PORT_D_1, GPIO_PORT_D_2, GPIO_PORT_D_3, GPIO_PORT_D_4, GPIO_PORT_D_5, GPIO_PORT_D_6, GPIO_PORT_D_7 },     /** GPIO_PORT_D */
+    { GPIO_PORT_E_0, GPIO_PORT_E_1, GPIO_PORT_E_2, GPIO_PORT_E_3, GPIO_PORT_E_4, GPIO_PORT_E_5, GPIO_PORT_E_6, GPIO_PORT_E_7 },     /** GPIO_PORT_E */
+    { GPIO_PORT_F_0, GPIO_PORT_F_1, GPIO_PORT_F_2, GPIO_PORT_F_3, GPIO_PORT_F_4, GPIO_PORT_F_5, GPIO_PORT_F_6, GPIO_PORT_F_7 },     /** GPIO_PORT_F */
+    { GPIO_PORT_G_0, GPIO_PORT_G_1, GPIO_PORT_G_2, GPIO_PORT_G_3, GPIO_PORT_G_4, GPIO_PORT_G_5, GPIO_PORT_G_6, GPIO_PORT_G_7 },     /** GPIO_PORT_G */
+    { GPIO_PORT_H_0, GPIO_PORT_H_1, GPIO_PORT_H_2, GPIO_PORT_H_3, GPIO_PORT_H_4, GPIO_PORT_H_5, GPIO_PORT_H_6, GPIO_PORT_H_7 },     /** GPIO_PORT_H */
+    { GPIO_PORT_J_0, GPIO_PORT_J_1, GPIO_PORT_J_2, GPIO_PORT_J_3, GPIO_PORT_J_4, GPIO_PORT_J_5, GPIO_PORT_J_6, GPIO_PORT_J_7 },     /** GPIO_PORT_J */
+    { GPIO_PORT_K_0, GPIO_PORT_K_1, GPIO_PORT_K_2, GPIO_PORT_K_3, GPIO_PORT_K_4, GPIO_PORT_K_5, GPIO_PORT_K_6, GPIO_PORT_K_7 },     /** GPIO_PORT_K */
+    { GPIO_PORT_L_0, GPIO_PORT_L_1, GPIO_PORT_L_2, GPIO_PORT_L_3, GPIO_PORT_L_4, GPIO_PORT_L_5, GPIO_PORT_L_6, GPIO_PORT_L_7 },     /** GPIO_PORT_L */
+    { GPIO_PORT_M_0, GPIO_PORT_M_1, GPIO_PORT_M_2, GPIO_PORT_M_3, GPIO_PORT_M_4, GPIO_PORT_M_5, GPIO_PORT_M_6, GPIO_PORT_M_7 },     /** GPIO_PORT_M */
+    { GPIO_PORT_N_0, GPIO_PORT_N_1, GPIO_PORT_N_2, GPIO_PORT_N_3, GPIO_PORT_N_4, GPIO_PORT_N_5, GPIO_PORT_N_6, GPIO_PORT_N_7 },     /** GPIO_PORT_N */
+    { GPIO_PORT_P_0, GPIO_PORT_P_1, GPIO_PORT_P_2, GPIO_PORT_P_3, GPIO_PORT_P_4, GPIO_PORT_P_5, GPIO_PORT_P_6, GPIO_PORT_P_7 },     /** GPIO_PORT_P */
+    { GPIO_PORT_R_0, GPIO_PORT_R_1, GPIO_PORT_R_2, GPIO_PORT_R_3, GPIO_PORT_R_4, GPIO_PORT_R_5, GPIO_PORT_R_6, GPIO_PORT_R_7 },     /** GPIO_PORT_R */
+    { GPIO_PORT_T_0, GPIO_PORT_T_1, GPIO_PORT_T_2, GPIO_PORT_T_3, GPIO_PORT_T_4, GPIO_PORT_T_5, GPIO_PORT_T_6, GPIO_PORT_T_7 },     /** GPIO_PORT_T */
+    { GPIO_PORT_U_0, GPIO_PORT_U_1, GPIO_PORT_U_2, GPIO_PORT_U_3, GPIO_PORT_U_4, GPIO_PORT_U_5, GPIO_PORT_U_6, GPIO_PORT_U_7 },     /** GPIO_PORT_U */
+    { GPIO_PORT_V_0, GPIO_PORT_V_1, GPIO_PORT_V_2, GPIO_PORT_V_3, GPIO_PORT_V_4, GPIO_PORT_V_5, GPIO_PORT_V_6, GPIO_PORT_V_7 },     /** GPIO_PORT_V */
+    { GPIO_PORT_W_0, GPIO_PORT_W_1, GPIO_PORT_W_2, GPIO_PORT_W_3, GPIO_PORT_W_4, GPIO_PORT_W_5, GPIO_PORT_W_6, GPIO_PORT_W_7 },     /** GPIO_PORT_W */
+    { GPIO_PORT_Y_0, GPIO_PORT_Y_1, GPIO_PORT_Y_2, GPIO_PORT_Y_3, GPIO_PORT_Y_4, GPIO_PORT_Y_5, GPIO_PORT_Y_6, GPIO_PORT_Y_7 },     /** GPIO_PORT_Y */
+};
+/**
+ *  @}
+ */ /* End of group GPIO_Private_typedef */
+/*----------------------------------*/
+/**
+ * @brief  GPIO handle structure definition.
+*/
+/*----------------------------------*/
+typedef struct gpio_pa_handle
+{
+    TSB_PA_TypeDef       *p_pa_instance;     /*!< Registers base address.           */
+    TSB_PB_TypeDef       *p_pb_instance;     /*!< Registers base address.           */
+    void                 *p_pc_instance;     /*!< Registers base address.           */
+    TSB_PD_TypeDef       *p_pd_instance;     /*!< Registers base address.           */
+    TSB_PE_TypeDef       *p_pe_instance;     /*!< Registers base address.           */
+    TSB_PF_TypeDef       *p_pf_instance;     /*!< Registers base address.           */
+    TSB_PG_TypeDef       *p_pg_instance;     /*!< Registers base address.           */
+    TSB_PH_TypeDef       *p_ph_instance;     /*!< Registers base address.           */
+    void                 *p_pj_instance;     /*!< Registers base address.           */
+    TSB_PK_TypeDef       *p_pk_instance;     /*!< Registers base address.           */
+    TSB_PL_TypeDef       *p_pl_instance;     /*!< Registers base address.           */
+    TSB_PM_TypeDef       *p_pm_instance;     /*!< Registers base address.           */
+    TSB_PN_TypeDef       *p_pn_instance;     /*!< Registers base address.           */
+    TSB_PP_TypeDef       *p_pp_instance;     /*!< Registers base address.           */
+    TSB_PR_TypeDef       *p_pr_instance;     /*!< Registers base address.           */
+    TSB_PT_TypeDef       *p_pt_instance;     /*!< Registers base address.           */
+    TSB_PU_TypeDef       *p_pu_instance;     /*!< Registers base address.           */
+    TSB_PV_TypeDef       *p_pv_instance;     /*!< Registers base address.           */
+    void                 *p_pw_instance;     /*!< Registers base address.           */
+    TSB_PY_TypeDef       *p_py_instance;     /*!< Registers base address.           */
+} gpio_t;
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+
+/**
+ *  @}
+ */ /* End of group GPIO */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+#endif /* __GPIO_M4NQ_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NR.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NR.h
new file mode 100644
index 0000000000..7472b004ef
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_gpio_M4NR.h
@@ -0,0 +1,2813 @@
+/**
+ *******************************************************************************
+ * @file    txz_gpio_M4NR.h
+ * @brief   This file provides all the functions prototypes for GPIO driver.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef __GPIO_M4NR_H
+#define __GPIO_M4NR_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include "txz_driver_def.h"
+
+/**
+ *  @addtogroup Periph_Driver
+ *  @{
+ */
+
+/**
+ *  @defgroup GPIO GPIO
+ *  @brief    GPIO Driver.
+ *  @{
+ */
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Exported_define GPIO Exported Define
+ *  @{
+ */
+/*PinExist define*/
+/* PortA */
+#define GPIO_PORT_A_0   (0x3DDF)
+#define GPIO_PORT_A_1   (0x3D57)
+#define GPIO_PORT_A_2   (0x3F17)
+#define GPIO_PORT_A_3   (0x3DDF)
+#define GPIO_PORT_A_4   (0x3DDF)
+#define GPIO_PORT_A_5   (0x3DD7)
+#define GPIO_PORT_A_6   (0x3F97)
+#define GPIO_PORT_A_7   (0x3DDF)
+/* PortB */
+#define GPIO_PORT_B_0   (0x3CFF)
+#define GPIO_PORT_B_1   (0x3CDF)
+#define GPIO_PORT_B_2   (0x3CD7)
+#define GPIO_PORT_B_3   (0x3C97)
+#define GPIO_PORT_B_4   (0x0000)
+#define GPIO_PORT_B_5   (0x0000)
+#define GPIO_PORT_B_6   (0x0000)
+#define GPIO_PORT_B_7   (0x0000)
+/* PortC */
+#define GPIO_PORT_C_0   (0x0000)
+#define GPIO_PORT_C_1   (0x0000)
+#define GPIO_PORT_C_2   (0x0000)
+#define GPIO_PORT_C_3   (0x0000)
+#define GPIO_PORT_C_4   (0x3C57)
+#define GPIO_PORT_C_5   (0x3C17)
+#define GPIO_PORT_C_6   (0x3C07)
+#define GPIO_PORT_C_7   (0x3C07)
+/* PortD */
+#define GPIO_PORT_D_0   (0x3DFF)
+#define GPIO_PORT_D_1   (0x3D7F)
+#define GPIO_PORT_D_2   (0x3F77)
+#define GPIO_PORT_D_3   (0x3F37)
+#define GPIO_PORT_D_4   (0x3FD7)
+#define GPIO_PORT_D_5   (0x3F97)
+#define GPIO_PORT_D_6   (0x3FDF)
+#define GPIO_PORT_D_7   (0x3FDF)
+/* PortE */
+#define GPIO_PORT_E_0   (0x3FFF)
+#define GPIO_PORT_E_1   (0x3FF7)
+#define GPIO_PORT_E_2   (0x3FF7)
+#define GPIO_PORT_E_3   (0x3FF7)
+#define GPIO_PORT_E_4   (0x3EF7)
+#define GPIO_PORT_E_5   (0x3EF7)
+#define GPIO_PORT_E_6   (0x3EF7)
+#define GPIO_PORT_E_7   (0x3EFF)
+/* PortF */
+#define GPIO_PORT_F_0   (0x3C07)
+#define GPIO_PORT_F_1   (0x3C07)
+#define GPIO_PORT_F_2   (0x3D83)
+#define GPIO_PORT_F_3   (0x3D83)
+#define GPIO_PORT_F_4   (0x3C07)
+#define GPIO_PORT_F_5   (0x3C87)
+#define GPIO_PORT_F_6   (0x3C87)
+#define GPIO_PORT_F_7   (0x3CE7)
+/* PortG */
+#define GPIO_PORT_G_0   (0x3E57)
+#define GPIO_PORT_G_1   (0x3E57)
+#define GPIO_PORT_G_2   (0x3FF3)
+#define GPIO_PORT_G_3   (0x3FF3)
+#define GPIO_PORT_G_4   (0x3FEB)
+#define GPIO_PORT_G_5   (0x3FFB)
+#define GPIO_PORT_G_6   (0x3CE7)
+#define GPIO_PORT_G_7   (0x3E67)
+/* PortH */
+#define GPIO_PORT_H_0   (0x3E77)
+#define GPIO_PORT_H_1   (0x3C77)
+#define GPIO_PORT_H_2   (0x3C77)
+#define GPIO_PORT_H_3   (0x3C77)
+#define GPIO_PORT_H_4   (0x3C57)
+#define GPIO_PORT_H_5   (0x3C57)
+#define GPIO_PORT_H_6   (0x3C57)
+#define GPIO_PORT_H_7   (0x3C57)
+/* PortJ */
+#define GPIO_PORT_J_0   (0x3C53)
+#define GPIO_PORT_J_1   (0x3C53)
+#define GPIO_PORT_J_2   (0x3DD3)
+#define GPIO_PORT_J_3   (0x3DD3)
+#define GPIO_PORT_J_4   (0x3C5B)
+#define GPIO_PORT_J_5   (0x3C5B)
+#define GPIO_PORT_J_6   (0x3DC3)
+#define GPIO_PORT_J_7   (0x3DC3)
+/* PortK */
+#define GPIO_PORT_K_0   (0x3E9F)
+#define GPIO_PORT_K_1   (0x3CFF)
+#define GPIO_PORT_K_2   (0x3E87)
+#define GPIO_PORT_K_3   (0x3E87)
+#define GPIO_PORT_K_4   (0x3EA7)
+#define GPIO_PORT_K_5   (0x3EA7)
+#define GPIO_PORT_K_6   (0x3EBF)
+#define GPIO_PORT_K_7   (0x3FBB)
+/* PortL */
+#define GPIO_PORT_L_0   (0x3FDB)
+#define GPIO_PORT_L_1   (0x3F43)
+#define GPIO_PORT_L_2   (0x3F43)
+#define GPIO_PORT_L_3   (0x3FDB)
+#define GPIO_PORT_L_4   (0x3C1B)
+#define GPIO_PORT_L_5   (0x3C0B)
+#define GPIO_PORT_L_6   (0x3C1B)
+#define GPIO_PORT_L_7   (0x3C0F)
+/* PortM */
+#define GPIO_PORT_M_0   (0x3FE7)
+#define GPIO_PORT_M_1   (0x3FF7)
+#define GPIO_PORT_M_2   (0x3FDB)
+#define GPIO_PORT_M_3   (0x3FEB)
+#define GPIO_PORT_M_4   (0x3DAB)
+#define GPIO_PORT_M_5   (0x3D9B)
+#define GPIO_PORT_M_6   (0x3DFF)
+#define GPIO_PORT_M_7   (0x3DEF)
+/* PortN */
+#define GPIO_PORT_N_0   (0x3C03)
+#define GPIO_PORT_N_1   (0x3C03)
+#define GPIO_PORT_N_2   (0x3C03)
+#define GPIO_PORT_N_3   (0x3C03)
+#define GPIO_PORT_N_4   (0x3C03)
+#define GPIO_PORT_N_5   (0x3C03)
+#define GPIO_PORT_N_6   (0x3C03)
+#define GPIO_PORT_N_7   (0x3C03)
+/* PortP */
+#define GPIO_PORT_P_0   (0x3C5B)
+#define GPIO_PORT_P_1   (0x3C5B)
+#define GPIO_PORT_P_2   (0x3C5B)
+#define GPIO_PORT_P_3   (0x3C5B)
+#define GPIO_PORT_P_4   (0x3C5B)
+#define GPIO_PORT_P_5   (0x3C5B)
+#define GPIO_PORT_P_6   (0x3C5B)
+#define GPIO_PORT_P_7   (0x3C5B)
+/* PortR */
+#define GPIO_PORT_R_0   (0x3C1B)
+#define GPIO_PORT_R_1   (0x3C1B)
+#define GPIO_PORT_R_2   (0x3C1B)
+#define GPIO_PORT_R_3   (0x3C1B)
+#define GPIO_PORT_R_4   (0x3C1B)
+#define GPIO_PORT_R_5   (0x3C1B)
+#define GPIO_PORT_R_6   (0x3C1B)
+#define GPIO_PORT_R_7   (0x3C1B)
+/* PortT */
+#define GPIO_PORT_T_0   (0x3C03)
+#define GPIO_PORT_T_1   (0x3C03)
+#define GPIO_PORT_T_2   (0x3D03)
+#define GPIO_PORT_T_3   (0x3C9F)
+#define GPIO_PORT_T_4   (0x3E03)
+#define GPIO_PORT_T_5   (0x3C0B)
+#define GPIO_PORT_T_6   (0x0000)
+#define GPIO_PORT_T_7   (0x0000)
+/* PortU */
+#define GPIO_PORT_U_0   (0x3D5B)
+#define GPIO_PORT_U_1   (0x0000)
+#define GPIO_PORT_U_2   (0x3D9B)
+#define GPIO_PORT_U_3   (0x3DDB)
+#define GPIO_PORT_U_4   (0x3D9B)
+#define GPIO_PORT_U_5   (0x3D9B)
+#define GPIO_PORT_U_6   (0x3F9B)
+#define GPIO_PORT_U_7   (0x3F8B)
+/* PortV */
+#define GPIO_PORT_V_0   (0x3FDB)
+#define GPIO_PORT_V_1   (0x3FDB)
+#define GPIO_PORT_V_2   (0x3FDB)
+#define GPIO_PORT_V_3   (0x3FCB)
+#define GPIO_PORT_V_4   (0x3FEF)
+#define GPIO_PORT_V_5   (0x3FFF)
+#define GPIO_PORT_V_6   (0x3D7B)
+#define GPIO_PORT_V_7   (0x3DEB)
+/* PortW */
+#define GPIO_PORT_W_0   (0x3CE3)
+#define GPIO_PORT_W_1   (0x3D63)
+#define GPIO_PORT_W_2   (0x3D63)
+#define GPIO_PORT_W_3   (0x3C63)
+#define GPIO_PORT_W_4   (0x3D53)
+#define GPIO_PORT_W_5   (0x3D43)
+#define GPIO_PORT_W_6   (0x3D43)
+#define GPIO_PORT_W_7   (0x3D53)
+/* PortY */
+#define GPIO_PORT_Y_0   (0x3801)
+#define GPIO_PORT_Y_1   (0x3801)
+#define GPIO_PORT_Y_2   (0x3801)
+#define GPIO_PORT_Y_3   (0x3801)
+#define GPIO_PORT_Y_4   (0x1CA7)
+#define GPIO_PORT_Y_5   (0x0000)
+#define GPIO_PORT_Y_6   (0x0000)
+#define GPIO_PORT_Y_7   (0x0000)
+
+/* Port Register setting */
+#define PORT_CLOCK_DISABLE_PORTA(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTB(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTC(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTD(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTE(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTF(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTG(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTH(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTJ(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTK(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTL(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTM(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTN(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTP(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTR(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTT(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTU(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTV(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTW(var)     ((var) = 0U)
+#define PORT_CLOCK_DISABLE_PORTY(var)     ((var) = 0U)
+
+#define PORT_CLOCK_ENABLE_PORTA(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTB(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTC(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTD(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTE(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTF(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTG(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTH(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTJ(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTK(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTL(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTM(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTN(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTP(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTR(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTT(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTU(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTV(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTW(var)      ((var) = 1U)
+#define PORT_CLOCK_ENABLE_PORTY(var)      ((var) = 1U)
+
+/* PortA */
+#define INIT_GPIO_PORT_A_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_A_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR4(var)
+#define INIT_GPIO_PORT_A_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_A_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_A_IE(var)    ((var) = 0x00)
+/* PortB */
+#define INIT_GPIO_PORT_B_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_B_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_FR7(var)
+#define INIT_GPIO_PORT_B_FR8(var)
+#define INIT_GPIO_PORT_B_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_B_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_B_IE(var)    ((var) = 0x00)
+/* PortC */
+#define INIT_GPIO_PORT_C_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_C_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_C_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_C_FR2(var)
+#define INIT_GPIO_PORT_C_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_C_FR4(var)
+#define INIT_GPIO_PORT_C_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_C_FR6(var)
+#define INIT_GPIO_PORT_C_FR7(var)
+#define INIT_GPIO_PORT_C_FR8(var)
+#define INIT_GPIO_PORT_C_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_C_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_C_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_C_IE(var)    ((var) = 0x00)
+/* PortD */
+#define INIT_GPIO_PORT_D_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_D_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_D_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_D_IE(var)    ((var) = 0x00)
+/* PortE */
+#define INIT_GPIO_PORT_E_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_E_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_E_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_E_IE(var)    ((var) = 0x00)
+/* PortF */
+#define INIT_GPIO_PORT_F_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_F_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR2(var)
+#define INIT_GPIO_PORT_F_FR3(var)
+#define INIT_GPIO_PORT_F_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_FR8(var)
+#define INIT_GPIO_PORT_F_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_F_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_F_IE(var)    ((var) = 0x00)
+/* PortG */
+#define INIT_GPIO_PORT_G_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_G_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_G_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_G_IE(var)    ((var) = 0x00)
+/* PortH */
+#define INIT_GPIO_PORT_H_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_H_CR(var)    ((var) = 0x50)
+#define INIT_GPIO_PORT_H_FR1(var)   ((var) = 0xF8)
+#define INIT_GPIO_PORT_H_FR2(var)
+#define INIT_GPIO_PORT_H_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_FR6(var)
+#define INIT_GPIO_PORT_H_FR7(var)
+#define INIT_GPIO_PORT_H_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_H_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_H_PUP(var)   ((var) = 0x98)
+#define INIT_GPIO_PORT_H_PDN(var)   ((var) = 0x20)
+#define INIT_GPIO_PORT_H_IE(var)    ((var) = 0xB8)
+/* PortJ */
+#define INIT_GPIO_PORT_J_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_J_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_J_FR1(var)
+#define INIT_GPIO_PORT_J_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_FR4(var)
+#define INIT_GPIO_PORT_J_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_FR8(var)
+#define INIT_GPIO_PORT_J_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_J_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_J_IE(var)    ((var) = 0x00)
+/* PortK */
+#define INIT_GPIO_PORT_K_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_K_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_K_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_K_IE(var)    ((var) = 0x00)
+/* PortL */
+#define INIT_GPIO_PORT_L_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_L_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR4(var)
+#define INIT_GPIO_PORT_L_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_L_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_L_IE(var)    ((var) = 0x00)
+/* PortM */
+#define INIT_GPIO_PORT_M_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_M_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_M_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_M_IE(var)    ((var) = 0x00)
+/* PortN */
+#define INIT_GPIO_PORT_N_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_N_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_N_FR1(var)
+#define INIT_GPIO_PORT_N_FR2(var)
+#define INIT_GPIO_PORT_N_FR3(var)
+#define INIT_GPIO_PORT_N_FR4(var)
+#define INIT_GPIO_PORT_N_FR5(var)
+#define INIT_GPIO_PORT_N_FR6(var)
+#define INIT_GPIO_PORT_N_FR7(var)
+#define INIT_GPIO_PORT_N_FR8(var)
+#define INIT_GPIO_PORT_N_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_N_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_N_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_N_IE(var)    ((var) = 0x00)
+/* PortP */
+#define INIT_GPIO_PORT_P_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_P_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR1(var)
+#define INIT_GPIO_PORT_P_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR4(var)
+#define INIT_GPIO_PORT_P_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_FR6(var)
+#define INIT_GPIO_PORT_P_FR7(var)
+#define INIT_GPIO_PORT_P_FR8(var)
+#define INIT_GPIO_PORT_P_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_P_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_P_IE(var)    ((var) = 0x00)
+/* PortR */
+#define INIT_GPIO_PORT_R_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_R_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_R_FR1(var)
+#define INIT_GPIO_PORT_R_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_FR4(var)
+#define INIT_GPIO_PORT_R_FR5(var)
+#define INIT_GPIO_PORT_R_FR6(var)
+#define INIT_GPIO_PORT_R_FR7(var)
+#define INIT_GPIO_PORT_R_FR8(var)
+#define INIT_GPIO_PORT_R_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_R_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_R_IE(var)    ((var) = 0x00)
+/* PortT */
+#define INIT_GPIO_PORT_T_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_T_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR4(var)
+#define INIT_GPIO_PORT_T_FR5(var)
+#define INIT_GPIO_PORT_T_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_T_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_T_IE(var)    ((var) = 0x00)
+/* PortU */
+#define INIT_GPIO_PORT_U_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_U_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR1(var)
+#define INIT_GPIO_PORT_U_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR4(var)
+#define INIT_GPIO_PORT_U_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_U_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_U_IE(var)    ((var) = 0x00)
+/* PortV */
+#define INIT_GPIO_PORT_V_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_V_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR2(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_FR8(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_V_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_V_IE(var)    ((var) = 0x00)
+/* PortW */
+#define INIT_GPIO_PORT_W_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_W_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_W_FR1(var)
+#define INIT_GPIO_PORT_W_FR2(var)
+#define INIT_GPIO_PORT_W_FR3(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_FR5(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_FR7(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_FR8(var)
+#define INIT_GPIO_PORT_W_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_W_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_W_IE(var)    ((var) = 0x00)
+/* PortY */
+#define INIT_GPIO_PORT_Y_DATA(var)  ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_CR(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR1(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR2(var)
+#define INIT_GPIO_PORT_Y_FR3(var)
+#define INIT_GPIO_PORT_Y_FR4(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR5(var)
+#define INIT_GPIO_PORT_Y_FR6(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_FR7(var)
+#define INIT_GPIO_PORT_Y_FR8(var)
+#define INIT_GPIO_PORT_Y_OD(var)    ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_PUP(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_PDN(var)   ((var) = 0x00)
+#define INIT_GPIO_PORT_Y_IE(var)    ((var) = 0x00)
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_define */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Typedef GPIO Exported Typedef
+  * @{
+  */
+
+/**
+ *  @enum gpio_gr_t
+ *  @brief    Port Group Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PORT_A = 0x0, /*!< 0: PA       */
+  GPIO_PORT_B,       /*!< 1: PB       */
+  GPIO_PORT_C,       /*!< 2: PC       */
+  GPIO_PORT_D,       /*!< 3: PD       */
+  GPIO_PORT_E,       /*!< 4: PE       */
+  GPIO_PORT_F,       /*!< 5: PF       */
+  GPIO_PORT_G,       /*!< 6: PG       */
+  GPIO_PORT_H,       /*!< 7: PH       */
+  GPIO_PORT_J,       /*!< 8: PJ       */
+  GPIO_PORT_K,       /*!< 9: PK       */
+  GPIO_PORT_L,       /*!< 10:PL       */
+  GPIO_PORT_M,       /*!< 11: PM       */
+  GPIO_PORT_N,       /*!< 12: PN       */
+  GPIO_PORT_P,       /*!< 13: PP       */
+  GPIO_PORT_R,       /*!< 14: PR       */
+  GPIO_PORT_T,       /*!< 15: PT       */
+  GPIO_PORT_U,       /*!< 16: PU       */
+  GPIO_PORT_V,       /*!< 17: PV       */
+  GPIO_PORT_W,       /*!< 18: PW       */
+  GPIO_PORT_Y,       /*!< 19: PY       */
+  GPIO_GROUP_Max     /*!< Max Number   */
+}gpio_gr_t;
+
+/**
+ *  @enum gpio_num_t
+ *  @brief    Port Number Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PORT_0 = 0x0, /*!< 0: Port0       */
+  GPIO_PORT_1,       /*!< 1: Port1       */
+  GPIO_PORT_2,       /*!< 2: Port2       */
+  GPIO_PORT_3,       /*!< 3: Port3       */
+  GPIO_PORT_4,       /*!< 4: Port4       */
+  GPIO_PORT_5,       /*!< 5: Port5       */
+  GPIO_PORT_6,       /*!< 6: Port6       */
+  GPIO_PORT_7,       /*!< 7: Port7       */
+  GPIO_PORT_Max      /*!< Max Number     */
+}gpio_num_t;
+
+/**
+ *  @enum gpio_fr_t
+ *  @brief    Port Function Number Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_FR_1 = 1,   /*!< 1: PxFR1       */
+  GPIO_FR_2,       /*!< 2: PxFR2       */
+  GPIO_FR_3,       /*!< 3: PxFR3       */
+  GPIO_FR_4,       /*!< 4: PxFR4       */
+  GPIO_FR_5,       /*!< 5: PxFR5       */
+  GPIO_FR_6,       /*!< 6: PxFR6       */
+  GPIO_FR_7,       /*!< 7: PxFR7       */
+  GPIO_FR_8,       /*!< 8: PxFR8       */
+  GPIO_FR_NA,      /*!< 9: N/A         */
+  GPIO_FR_Max,     /*!< Max Number     */
+}gpio_fr_t;
+
+/**
+ *  @enum gpio_pa0_func_t
+ *  @brief    PortA0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA0_INT02a     = 0,         /*!<     0: INT02a         */
+  GPIO_PA0_EA00       = GPIO_FR_1, /*!< PAFR1: EA00           */
+  GPIO_PA0_T32A00INB1 = GPIO_FR_2, /*!< PAFR2: T32A00INB1     */
+  GPIO_PA0_T32A00INA0 = GPIO_FR_3, /*!< PAFR3: T32A00INA0     */
+  GPIO_PA0_T32A00INC0 = GPIO_FR_5, /*!< PAFR5: T32A00INC0     */
+  GPIO_PA0_TSPI0CSIN  = GPIO_FR_6, /*!< PAFR6: TSPI0CSIN      */
+  GPIO_PA0_TSPI0CS0   = GPIO_FR_7, /*!< PAFR7: TSPI0CS0       */
+}gpio_pa0_func_t;
+
+/**
+ *  @enum gpio_pa1_func_t
+ *  @brief    PortA1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA1_EA01       = GPIO_FR_1, /*!< PAFR1: EA01           */
+  GPIO_PA1_T32A00OUTA = GPIO_FR_3, /*!< PAFR3: T32A00OUTA     */
+  GPIO_PA1_T32A00OUTC = GPIO_FR_5, /*!< PAFR5: T32A00OUTC     */
+  GPIO_PA1_TSPI0SCK   = GPIO_FR_7, /*!< PAFR7: TSPI0SCK       */
+}gpio_pa1_func_t;
+
+/**
+ *  @enum gpio_pa2_func_t
+ *  @brief    PortA2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA2_EA02       = GPIO_FR_1, /*!< PAFR1: EA02           */
+  GPIO_PA2_T32A00OUTB = GPIO_FR_3, /*!< PAFR3: T32A00OUTB     */
+  GPIO_PA2_TSPI0RXD   = GPIO_FR_7, /*!< PAFR7: TSPI0RXD       */
+  GPIO_PA2_EMAPPSOUT0 = GPIO_FR_8, /*!< PAFR8: EMAPPSOUT0     */
+}gpio_pa2_func_t;
+
+ /**
+ *  @enum gpio_pa3_func_t
+ *  @brief    PortA3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA3_EA03       = GPIO_FR_1, /*!< PAFR1: EA03           */
+  GPIO_PA3_T32A00INA1 = GPIO_FR_2, /*!< PAFR2: T32A00INA1     */
+  GPIO_PA3_T32A00INB0 = GPIO_FR_3, /*!< PAFR3: T32A00INB0     */
+  GPIO_PA3_T32A00INC1 = GPIO_FR_5, /*!< PAFR5: T32A00INC1     */
+  GPIO_PA3_TSPI2CS1   = GPIO_FR_6, /*!< PAFR6: TSPI2CS1       */
+  GPIO_PA3_TSPI0TXD   = GPIO_FR_7, /*!< PAFR7: TSPI0TXD       */
+}gpio_pa3_func_t;
+
+ /**
+ *  @enum gpio_pa4_func_t
+ *  @brief    PortA4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA4_EA04       = GPIO_FR_1, /*!< PAFR1: EA04           */
+  GPIO_PA4_T32A01INB1 = GPIO_FR_2, /*!< PAFR2: T32A01INB1     */
+  GPIO_PA4_T32A01INA0 = GPIO_FR_3, /*!< PAFR3: T32A01INA0     */
+  GPIO_PA4_T32A01INC0 = GPIO_FR_5, /*!< PAFR5: T32A01INC0     */
+  GPIO_PA4_TSPI0CS1   = GPIO_FR_6, /*!< PAFR6: TSPI0CS1       */
+  GPIO_PA4_TSPI2TXD   = GPIO_FR_7, /*!< PAFR7: TSPI2TXD       */
+}gpio_pa4_func_t;
+
+/**
+ *  @enum gpio_pa5_func_t
+ *  @brief    PortA5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA5_EA05       = GPIO_FR_1, /*!< PAFR1: EA05           */
+  GPIO_PA5_T32A01OUTA = GPIO_FR_3, /*!< PAFR3: T32A01OUTA     */
+  GPIO_PA5_T32A01OUTC = GPIO_FR_5, /*!< PAFR5: T32A01OUTC     */
+  GPIO_PA5_TSPI0CS2   = GPIO_FR_6, /*!< PAFR6: TSPI0CS2       */
+  GPIO_PA5_TSPI2RXD   = GPIO_FR_7, /*!< PAFR7: TSPI2RXD       */
+}gpio_pa5_func_t;
+
+/**
+ *  @enum gpio_pa6_func_t
+ *  @brief    PortA6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA6_EA06       = GPIO_FR_1, /*!< PAFR1: EA06           */
+  GPIO_PA6_T32A01OUTB = GPIO_FR_3, /*!< PAFR3: T32A01OUTB     */
+  GPIO_PA6_TSPI0CS3   = GPIO_FR_6, /*!< PAFR6: TSPI0CS3       */
+  GPIO_PA6_TSPI2SCK   = GPIO_FR_7, /*!< PAFR7: TSPI2SCK       */
+  GPIO_PA6_EMAPPSOUT1 = GPIO_FR_8, /*!< PAFR8: EMAPPSOUT1     */
+}gpio_pa6_func_t;
+
+
+/**
+ *  @enum gpio_pa7_func_t
+ *  @brief    PortA6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PA7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PA7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PA7_INT03a     = 0,         /*!<     0: INT03a         */
+  GPIO_PA7_EA07       = GPIO_FR_1, /*!< PAFR1: EA07           */
+  GPIO_PA7_T32A01INA1 = GPIO_FR_2, /*!< PAFR2: T32A01INA1     */
+  GPIO_PA7_T32A01INB0 = GPIO_FR_3, /*!< PAFR3: T32A01INB0     */
+  GPIO_PA7_T32A01INC1 = GPIO_FR_5, /*!< PAFR5: T32A01INC1     */
+  GPIO_PA7_TSPI2CSIN  = GPIO_FR_6, /*!< PAFR6: TSPI2CSIN      */
+  GPIO_PA7_TSPI2CS0   = GPIO_FR_7, /*!< PAFR7: TSPI2CS0       */
+}gpio_pa7_func_t;
+
+
+
+/**
+ *  @enum gpio_pb0_func_t
+ *  @brief    PortB0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB0_INT04a     = 0,         /*!<     0: INT04a         */
+  GPIO_PB0_EA08       = GPIO_FR_1, /*!< PBFR1: EA08           */
+  GPIO_PB0_T32A02INB1 = GPIO_FR_2, /*!< PBFR2: T32A02INB1     */
+  GPIO_PB0_T32A02INA0 = GPIO_FR_3, /*!< PBFR3: T32A02INA0     */
+  GPIO_PB0_I2S0MCKIO  = GPIO_FR_4, /*!< PBFR4: I2S0MCKI/O     */
+  GPIO_PB0_T32A02INC0 = GPIO_FR_5, /*!< PBFR5: T32A02INC0     */
+  GPIO_PB0_USB_ECLK   = GPIO_FR_6, /*!< PBFR6: USB_ECLK       */
+}gpio_pb0_func_t;
+
+/**
+ *  @enum gpio_pb1_func_t
+ *  @brief    PortB1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB1_INT05a     = 0,         /*!<     0: INT05a         */
+  GPIO_PB1_EA09       = GPIO_FR_1, /*!< PBFR1: EA09           */
+  GPIO_PB1_T32A02INA1 = GPIO_FR_2, /*!< PBFR2: T32A02INA1     */
+  GPIO_PB1_T32A02INB0 = GPIO_FR_3, /*!< PBFR3: T32A02INB0     */
+  GPIO_PB1_T32A02INC1 = GPIO_FR_5, /*!< PBFR5: T32A02INC1     */
+  GPIO_PB1_HDMAREQA   = GPIO_FR_6, /*!< PBFR6: HDMAREQA       */
+}gpio_pb1_func_t;
+
+/**
+ *  @enum gpio_pb2_func_t
+ *  @brief    PortB2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB2_INPUT      = 0,         /*!<      0: Input Port     */
+  GPIO_PB2_OUTPUT     = 0,         /*!<      0: Output Port    */
+  GPIO_PB2_EA10       = GPIO_FR_1, /*!<  PBFR1: EA10           */
+  GPIO_PB2_T32A02OUTA = GPIO_FR_3, /*!<  PBFR3: T32A02OUTA     */
+  GPIO_PB2_T32A02OUTC = GPIO_FR_5, /*!<  PBFR5: T32A02OUTC     */
+  GPIO_PB2_USBA_VBUSEN = GPIO_FR_6,/*!<  PBFR6: USBA_VBUSEN    */
+}gpio_pb2_func_t;
+
+ /**
+ *  @enum gpio_pb3_func_t
+ *  @brief    PortB3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PB3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PB3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PB3_EA11       = GPIO_FR_1, /*!< PBFR1: EA11           */
+  GPIO_PB3_T32A02OUTB = GPIO_FR_3, /*!< PBFR3: T32A02OUTB     */
+  GPIO_PB3_USBA_ID    = GPIO_FR_6, /*!< PBFR6: USBA_ID        */
+}gpio_pb3_func_t;
+
+ /**
+ *  @enum gpio_pc4_func_t
+ *  @brief    PortC4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PC4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PC4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PC4_EA20       = GPIO_FR_1, /*!< PCFR1: EA20           */
+  GPIO_PC4_T32A10OUTA = GPIO_FR_3, /*!< PCFR3: T32A10OUTA     */
+  GPIO_PC4_T32A10OUTC = GPIO_FR_5, /*!< PCFR5: T32A10OUTC     */
+}gpio_pc4_func_t;
+
+/**
+ *  @enum gpio_pc5_func_t
+ *  @brief    PortC5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PC5_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PC5_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PC5_EA21        = GPIO_FR_1, /*!< PCFR1: EA21           */
+  GPIO_PC5_T32A10OUTB  = GPIO_FR_3, /*!< PCFR3: T32A10OUTB     */
+}gpio_pc5_func_t;
+
+/**
+ *  @enum gpio_pc6_func_t
+ *  @brief    PortC6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PC6_INPUT      = 0,         /*!<      0: Input Port     */
+  GPIO_PC6_OUTPUT     = 0,         /*!<      0: Output Port    */
+  GPIO_PC6_INT14a     = 0,         /*!<      0: INT14a         */
+  GPIO_PC6_EA22       = GPIO_FR_1,  /*!< PCFR1: EA22           */
+}gpio_pc6_func_t;
+
+/**
+ *  @enum gpio_pc7_func_t
+ *  @brief    PortC7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PC7_INPUT      = 0,         /*!<      0: Input Port     */
+  GPIO_PC7_OUTPUT     = 0,         /*!<      0: Output Port    */
+  GPIO_PC7_INT15a     = 0,         /*!<      0: INT15a         */
+  GPIO_PC7_EA23       = GPIO_FR_1,  /*!< PCFR1: EA23           */
+}gpio_pc7_func_t;
+
+/**
+ *  @enum gpio_pd0_func_t
+ *  @brief    PortD0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD0_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD0_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD0_ED00       = GPIO_FR_1,  /*!< PCFR1: ED00           */
+  GPIO_PD0_T32A04INB1 = GPIO_FR_2,  /*!< PCFR2: T32A04INB1     */
+  GPIO_PD0_T32A04INA0 = GPIO_FR_3,  /*!< PCFR3: T32A04INA0     */
+  GPIO_PD0_TSPI4CS0   = GPIO_FR_4,  /*!< PCFR4: TSPI4CS0       */
+  GPIO_PD0_T32A04INC0 = GPIO_FR_5,  /*!< PCFR5: T32A04INC0     */
+  GPIO_PD0_TSPI4CSIN  = GPIO_FR_6,  /*!< PCFR6: TSPI4CSIN      */
+  GPIO_PD0_UO0        = GPIO_FR_7,  /*!< PCFR7: UO0            */
+}gpio_pd0_func_t;
+
+/**
+ *  @enum gpio_pd1_func_t
+ *  @brief    PortD1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD1_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD1_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD1_ED01       = GPIO_FR_1,  /*!< PCFR1: ED01           */
+  GPIO_PD1_T32A04INA1 = GPIO_FR_2,  /*!< PCFR2: T32A04INA1     */
+  GPIO_PD1_T32A04INB0 = GPIO_FR_3,  /*!< PCFR3: T32A04INB0     */
+  GPIO_PD1_TSPI4SCK   = GPIO_FR_4,  /*!< PCFR4: TSPI4SCK       */
+  GPIO_PD1_T32A04INC1 = GPIO_FR_5,  /*!< PCFR5: T32A04INC1     */
+  GPIO_PD1_XO0        = GPIO_FR_7,  /*!< PCFR7: XO0            */
+}gpio_pd1_func_t;
+
+/**
+ *  @enum gpio_pd2_func_t
+ *  @brief    PortD2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD2_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD2_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD2_ED02       = GPIO_FR_1,  /*!< PCFR1: ED02           */
+  GPIO_PD2_T32A04OUTA = GPIO_FR_3,  /*!< PCFR3: T32A04OUTA     */
+  GPIO_PD2_TSPI4RXD   = GPIO_FR_4,  /*!< PCFR4: TSPI4RXD       */
+  GPIO_PD2_T32A04OUTC = GPIO_FR_5,  /*!< PCFR5: T32A04OUTC     */
+  GPIO_PD2_VO0        = GPIO_FR_7,  /*!< PCFR7: VO0            */
+  GPIO_PD2_TSSI0TCK   = GPIO_FR_8,  /*!< PCFR8: TSSI0TCK       */
+}gpio_pd2_func_t;
+
+ /**
+ *  @enum gpio_pd3_func_t
+ *  @brief    PortD3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD3_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD3_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD3_ED03       = GPIO_FR_1,  /*!< PCFR1: ED03           */
+  GPIO_PD3_T32A04OUTB = GPIO_FR_3,  /*!< PCFR3: T32A04OUTB     */
+  GPIO_PD3_TSPI4TXD   = GPIO_FR_4,  /*!< PCFR4: TSPI4TXD       */
+  GPIO_PD3_YO0        = GPIO_FR_7,  /*!< PCFR7: YO0            */
+  GPIO_PD3_TSSI0TFS   = GPIO_FR_8,  /*!< PCFR8: TSSI0TFS       */
+}gpio_pd3_func_t;
+
+/**
+ *  @enum gpio_pd4_func_t
+ *  @brief    PortD4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD4_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD4_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD4_ED04       = GPIO_FR_1,  /*!< PCFR1: ED04           */
+  GPIO_PD4_T32A05OUTA = GPIO_FR_3,  /*!< PCFR3: T32A05OUTA     */
+  GPIO_PD4_T32A05OUTC = GPIO_FR_5,  /*!< PCFR5: T32A05OUTC     */
+  GPIO_PD4_I2S0LRCK   = GPIO_FR_6,  /*!< PCFR6: I2S0LRCK       */
+  GPIO_PD4_WO0        = GPIO_FR_7,  /*!< PCFR7: WO0            */
+  GPIO_PD4_TSSI0TXD   = GPIO_FR_8,  /*!< PCFR8: TSSI0TXD       */
+}gpio_pd4_func_t;
+
+/**
+ *  @enum gpio_pd5_func_t
+ *  @brief    PortD5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD5_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD5_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD5_ED05       = GPIO_FR_1,  /*!< PCFR1: ED05           */
+  GPIO_PD5_T32A05OUTB = GPIO_FR_3,  /*!< PCFR3: T32A05OUTB     */
+  GPIO_PD5_I2S0BCK    = GPIO_FR_6,  /*!< PCFR6: I2S0BCK        */
+  GPIO_PD5_ZO0        = GPIO_FR_7,  /*!< PCFR7: WO0            */
+  GPIO_PD5_TSSI0RXD   = GPIO_FR_8,  /*!< PCFR8: TSSI0RXD       */
+}gpio_pd5_func_t;
+
+/**
+ *  @enum gpio_pd6_func_t
+ *  @brief    PortD6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD6_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD6_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD6_ED06       = GPIO_FR_1,  /*!< PCFR1: ED06           */
+  GPIO_PD6_T32A05INB1 = GPIO_FR_2,  /*!< PCFR2: T32A05INB1     */
+  GPIO_PD6_T32A05INA0 = GPIO_FR_3,  /*!< PCFR3: T32A05INA0     */
+  GPIO_PD6_T32A05INC0 = GPIO_FR_5,  /*!< PCFR5: T32A05INC0     */
+  GPIO_PD6_I2S0DI     = GPIO_FR_6,  /*!< PCFR6: I2S0DI         */
+  GPIO_PD6_EMG0       = GPIO_FR_7,  /*!< PCFR7: EMG0           */
+  GPIO_PD6_TSSI0RFS   = GPIO_FR_8,  /*!< PCFR8: TSSI0RFS       */
+}gpio_pd6_func_t;
+
+/**
+ *  @enum gpio_pd7_func_t
+ *  @brief    PortD7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PD7_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PD7_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PD7_ED07       = GPIO_FR_1,  /*!< PCFR1: ED07           */
+  GPIO_PD7_T32A05INA1 = GPIO_FR_2,  /*!< PCFR2: T32A05INA1     */
+  GPIO_PD7_T32A05INB0 = GPIO_FR_3,  /*!< PCFR3: T32A05INB0     */
+  GPIO_PD7_T32A05INC1 = GPIO_FR_5,  /*!< PCFR5: T32A05INC1     */
+  GPIO_PD7_I2S0DO     = GPIO_FR_6,  /*!< PCFR6: I2S0DO         */
+  GPIO_PD7_OVV0       = GPIO_FR_7,  /*!< PCFR7: OVV0           */
+  GPIO_PD7_TSSI0RCK   = GPIO_FR_8,  /*!< PCFR8: TSSI0RCK       */
+}gpio_pd7_func_t;
+
+/**
+ *  @enum gpio_pe0_func_t
+ *  @brief    PortE0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE0_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE0_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE0_ED08       = GPIO_FR_1,  /*!< PCFR1: ED08           */
+  GPIO_PE0_T32A06INB1 = GPIO_FR_2,  /*!< PCFR2: T32A06INB1     */
+  GPIO_PE0_T32A06OUTB = GPIO_FR_3,  /*!< PCFR3: T32A06OUTB     */
+  GPIO_PE0_EA23       = GPIO_FR_4,  /*!< PCFR4: EA23           */
+  GPIO_PE0_T32A06INA1 = GPIO_FR_5,  /*!< PCFR5: T32A06INA1     */
+  GPIO_PE0_CANBTX     = GPIO_FR_6,  /*!< PCFR6: CANBTX         */
+  GPIO_PE0_UT0RTS_N   = GPIO_FR_7,  /*!< PCFR7: UT0RTS_N       */
+  GPIO_PE0_EA15       = GPIO_FR_8,  /*!< PCFR8: EA15           */
+}gpio_pe0_func_t;
+
+/**
+ *  @enum gpio_pe1_func_t
+ *  @brief    PortE1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE1_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE1_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE1_ED09       = GPIO_FR_1,  /*!< PCFR1: ED09           */
+  GPIO_PE1_T32A06OUTA = GPIO_FR_3,  /*!< PCFR3: T32A06OUTA     */
+  GPIO_PE1_EA22       = GPIO_FR_4,  /*!< PCFR4: EA22           */
+  GPIO_PE1_T32A06OUTC = GPIO_FR_5,  /*!< PCFR5: T32A06OUTC     */
+  GPIO_PE1_CANBRX     = GPIO_FR_6,  /*!< PCFR6: CANBRX         */
+  GPIO_PE1_UT0CTS_N   = GPIO_FR_7,  /*!< PCFR7: UT0CTS_N       */
+  GPIO_PE1_EA14       = GPIO_FR_8,  /*!< PCFR8: EA14           */
+}gpio_pe1_func_t;
+
+/**
+ *  @enum gpio_pe2_func_t
+ *  @brief    PortE2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE2_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE2_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE2_ED10       = GPIO_FR_1,  /*!< PCFR1: ED10           */
+  GPIO_PE2_T32A06INA0 = GPIO_FR_3,  /*!< PCFR3: T32A06INA0     */
+  GPIO_PE2_EA21       = GPIO_FR_4,  /*!< PCFR4: EA21           */
+  GPIO_PE2_T32A06INC0 = GPIO_FR_5,  /*!< PCFR5: T32A06INC0     */
+  GPIO_PE2_EMAPPSOUT0 = GPIO_FR_6,  /*!< PCFR6: EMAPPSOUT0     */
+  GPIO_PE2_UT0RXD     = GPIO_FR_7,  /*!< PCFR7: UT0RXD         */
+  GPIO_PE2_EA13       = GPIO_FR_8,  /*!< PCFR8: EA13           */
+}gpio_pe2_func_t;
+
+ /**
+ *  @enum gpio_pe3_func_t
+ *  @brief    PortE3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE3_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE3_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE3_ED11       = GPIO_FR_1,  /*!< PCFR1: ED11           */
+  GPIO_PE3_T32A06INB0 = GPIO_FR_3,  /*!< PCFR3: T32A06INB0     */
+  GPIO_PE3_EA20       = GPIO_FR_4,  /*!< PCFR4: EA20           */
+  GPIO_PE3_T32A06INC1 = GPIO_FR_5,  /*!< PCFR5: T32A06INC1     */
+  GPIO_PE3_EMAPPSOUT1 = GPIO_FR_6,  /*!< PCFR5: EMAPPSOUT1     */
+  GPIO_PE3_UT0TXDA    = GPIO_FR_7,  /*!< PCFR7: UT0TXDA        */
+  GPIO_PE3_EA12       = GPIO_FR_8,  /*!< PCFR8: EA12           */
+}gpio_pe3_func_t;
+
+ /**
+ *  @enum gpio_pe4_func_t
+ *  @brief    PortE4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE4_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE4_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE4_ED12       = GPIO_FR_1,  /*!< PCFR1: ED12           */
+  GPIO_PE4_T32A07INA0 = GPIO_FR_3,  /*!< PCFR3: T32A07INA0     */
+  GPIO_PE4_EA19       = GPIO_FR_4,  /*!< PCFR4: EA19           */
+  GPIO_PE4_T32A07INC0 = GPIO_FR_5,  /*!< PCFR5: T32A07INC0     */
+  GPIO_PE4_I2S1DO     = GPIO_FR_6,  /*!< PCFR6: I2S1DO         */
+  GPIO_PE4_ISDAIN0    = 0,          /*!<     0: ISDAIN0        */
+  GPIO_PE4_EA11       = GPIO_FR_8,  /*!< PCFR8: EA11           */
+}gpio_pe4_func_t;
+
+/**
+ *  @enum gpio_pe5_func_t
+ *  @brief    PortE5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE5_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE5_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE5_ED13       = GPIO_FR_1,  /*!< PCFR1: ED13           */
+  GPIO_PE5_T32A07INB0 = GPIO_FR_3,  /*!< PCFR3: T32A07INB0     */
+  GPIO_PE5_EA18       = GPIO_FR_4,  /*!< PCFR4: EA18           */
+  GPIO_PE5_T32A07INC1 = GPIO_FR_5,  /*!< PCFR5: T32A07INC1     */
+  GPIO_PE5_I2S1DI     = GPIO_FR_6,  /*!< PCFR6: I2S1DI         */
+  GPIO_PE5_ISDAIN1    = 0,          /*!<     0: ISDAIN1        */
+  GPIO_PE5_EA10       = GPIO_FR_8,  /*!< PCFR8: EA10           */
+}gpio_pe5_func_t;
+
+/**
+ *  @enum gpio_pe6_func_t
+ *  @brief    PortE6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE6_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE6_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE6_ED14       = GPIO_FR_1,  /*!< PCFR1: ED14           */
+  GPIO_PE6_T32A07OUTA = GPIO_FR_3,  /*!< PCFR3: T32A07OUTA     */
+  GPIO_PE6_EA17       = GPIO_FR_4,  /*!< PCFR4: EA17           */
+  GPIO_PE6_T32A07OUTC = GPIO_FR_5,  /*!< PCFR5: T32A07OUTC     */
+  GPIO_PE6_I2S1BCK    = GPIO_FR_6,  /*!< PCFR6: I2S1BCK        */
+  GPIO_PE6_ISDAIN2    = 0,          /*!<     0: ISDAIN2        */
+  GPIO_PE6_EA09       = GPIO_FR_8,  /*!< PCFR8: EA09           */
+}gpio_pe6_func_t;
+
+/**
+ *  @enum gpio_pe7_func_t
+ *  @brief    PortE7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PE7_INPUT      = 0,          /*!<     0: Input Port     */
+  GPIO_PE7_OUTPUT     = 0,          /*!<     0: Output Port    */
+  GPIO_PE7_ED15       = GPIO_FR_1,  /*!< PCFR1: ED15           */
+  GPIO_PE7_T32A07INB1 = GPIO_FR_2,  /*!< PCFR2: T32A07INB1     */
+  GPIO_PE7_T32A07OUTB = GPIO_FR_3,  /*!< PCFR3: T32A07OUTB     */
+  GPIO_PE7_EA16       = GPIO_FR_4,  /*!< PCFR4: EA16           */
+  GPIO_PE7_T32A07INA1 = GPIO_FR_5,  /*!< PCFR5: T32A07INA1     */
+  GPIO_PE7_I2S1LRCK   = GPIO_FR_6,  /*!< PCFR6: I2S1LRCK       */
+  GPIO_PE7_ISDAIN3    = 0,          /*!<     0: ISDAIN3        */
+  GPIO_PE7_EA08       = GPIO_FR_8,  /*!< PCFR8: EA08           */
+}gpio_pe7_func_t;
+
+/**
+ *  @enum gpio_pf0_func_t
+ *  @brief    PortF0 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF0_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF0_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF0_INT04b  = 0,          /*!<     0: INT04b       */
+  GPIO_PF0_ERD_N   = GPIO_FR_1,  /*!< PCFR1: ERD_N        */
+}gpio_pf0_func_t;
+
+/**
+ *  @enum gpio_pf1_func_t
+ *  @brief    PortF1 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF1_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF1_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF1_EWR_N   = GPIO_FR_1,  /*!< PCFR1: EWR_N        */
+}gpio_pf1_func_t;
+
+/**
+ *  @enum gpio_pf2_func_t
+ *  @brief    PortF2 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF2_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF2_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF2_EI2C1SDA= GPIO_FR_6,  /*!< PCFR6: EI2C1SDA     */
+  GPIO_PF2_I2C1SDA = GPIO_FR_7,  /*!< PCFR7: I2C1SDA      */
+}gpio_pf2_func_t;
+
+ /**
+ *  @enum gpio_pf3_func_t
+ *  @brief    PortF3 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF3_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF3_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF3_EI2C1SCL= GPIO_FR_6,  /*!< PCFR6: EI2C1SCL     */
+  GPIO_PF3_I2C1SCL = GPIO_FR_7,  /*!< PCFR7: I2C1SCL      */
+}gpio_pf3_func_t;
+
+ /**
+ *  @enum gpio_pf4_func_t
+ *  @brief    PortF4 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF4_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF4_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF4_ECS2_N  = GPIO_FR_1,  /*!< PCFR1: ECS2_N       */
+}gpio_pf4_func_t;
+
+ /**
+ *  @enum gpio_pf5_func_t
+ *  @brief    PortF5 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF5_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF5_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF5_ECS3_N  = GPIO_FR_1,  /*!< PCFR1: ECS3_N       */
+  GPIO_PF5_USBB_SOF_TGL = GPIO_FR_6,  /*!< PCFR6: USBB_SOF_TGL     */
+}gpio_pf5_func_t;
+
+ /**
+ *  @enum gpio_pf6_func_t
+ *  @brief    PortF6 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF6_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF6_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF6_EBELL_N = GPIO_FR_1,  /*!< PCFR1: EBELL_N      */
+  GPIO_PF6_CANATX  = GPIO_FR_6,  /*!< PCFR6: CANATX       */
+}gpio_pf6_func_t;
+
+ /**
+ *  @enum gpio_pf7_func_t
+ *  @brief    PortF7 Function Enumerated TyPF Definition.
+ */
+typedef enum
+{
+  GPIO_PF7_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PF7_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PF7_INT05b  = 0,          /*!<     0: INT05b       */
+  GPIO_PF7_EBELH_N = GPIO_FR_1,  /*!< PCFR1: EBELH_N      */
+  GPIO_PF7_TSPI2CSIN= GPIO_FR_4, /*!< PCFR4: TSPI2CSIN    */
+  GPIO_PF7_TSPI2CS0= GPIO_FR_5,  /*!< PCFR5: TSPI2CS0     */
+  GPIO_PF7_CANARX   = GPIO_FR_6, /*!< PCFR6: CANARX       */
+}gpio_pf7_func_t;
+
+/**
+ *  @enum gpio_pg0_func_t
+ *  @brief    PortG0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG0_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PG0_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PG0_INT08a  = 0,          /*!<     0: INT08a       */
+  GPIO_PG0_EALE    = GPIO_FR_1,  /*!< PCFR1: EALE         */
+  GPIO_PG0_UT2RXD  = GPIO_FR_3,  /*!< PCFR3: UT2RXD       */
+  GPIO_PG0_UT2TXDA = GPIO_FR_5,  /*!< PCFR5: UT2TXDA      */
+  GPIO_PG0_EMARXDV = GPIO_FR_8,  /*!< PCFR8: EMARXDV      */
+}gpio_pg0_func_t;
+
+/**
+ *  @enum gpio_pg1_func_t
+ *  @brief    PortG1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG1_INPUT   = 0,          /*!<     0: Input Port   */
+  GPIO_PG1_OUTPUT  = 0,          /*!<     0: Output Port  */
+  GPIO_PG1_INT09a  = 0,          /*!<     0: INT09a       */
+  GPIO_PG1_EWAIT_N = GPIO_FR_1,  /*!< PCFR1: EWAIT_N      */
+  GPIO_PG1_UT2TXDA = GPIO_FR_3,  /*!< PCFR3: UT2TXDA      */
+  GPIO_PG1_UT2RXD  = GPIO_FR_5,  /*!< PCFR5: UT2RXD       */
+  GPIO_PG1_EMARXER = GPIO_FR_8,  /*!< PCFR8: EMARXER      */
+}gpio_pg1_func_t;
+
+/**
+ *  @enum gpio_pg2_func_t
+ *  @brief    PortG2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG2_INPUT    = 0,          /*!<     0: Input Port   */
+  GPIO_PG2_OUTPUT   = 0,          /*!<     0: Output Port  */
+  GPIO_PG2_UT2RTS_N = GPIO_FR_3,  /*!< PCFR3: UT2RTS_N     */
+  GPIO_PG2_ALARM_N  = GPIO_FR_4,  /*!< PCFR4: ALARM_N      */
+  GPIO_PG2_UT2CTS_N = GPIO_FR_5,  /*!< PCFR5: UT2CTS_N     */
+  GPIO_PG2_EI2C0SDA = GPIO_FR_6,  /*!< PCFR6: EI2C0SDA     */
+  GPIO_PG2_I2C0SDA  = GPIO_FR_7,  /*!< PCFR7: I2C0SDA      */
+  GPIO_PG2_EMACRS   = GPIO_FR_8,  /*!< PCFR8: EMACRS       */
+}gpio_pg2_func_t;
+
+/**
+ *  @enum gpio_pg3_func_t
+ *  @brief    PortG3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG3_INPUT    = 0,          /*!<     0: Input Port   */
+  GPIO_PG3_OUTPUT   = 0,          /*!<     0: Output Port  */
+  GPIO_PG3_UT2CTS_N = GPIO_FR_3,  /*!< PCFR3: UT2CTS_N     */
+  GPIO_PG3_TRGIN0   = GPIO_FR_4,  /*!< PCFR4: TRGIN0       */
+  GPIO_PG3_UT2RTS_N = GPIO_FR_5,  /*!< PCFR5: UT2RTS_N     */
+  GPIO_PG3_EI2C0SCL = GPIO_FR_6,  /*!< PCFR6: EI2C0SCL     */
+  GPIO_PG3_I2C0SCL  = GPIO_FR_7,  /*!< PCFR7: I2C0SCL      */
+  GPIO_PG3_EMACOL   = GPIO_FR_8,  /*!< PCFR8: EMACOL       */
+}gpio_pg3_func_t;
+
+/**
+ *  @enum gpio_pg4_func_t
+ *  @brief    PortG4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG4_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PG4_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PG4_T32A02OUTB = GPIO_FR_2,  /*!< PCFR2: T32A02OUTB   */
+  GPIO_PG4_FUT0IROUT  = GPIO_FR_4,  /*!< PCF41: FUT0IROUT    */
+  GPIO_PG4_FUT0TXD    = GPIO_FR_5,  /*!< PCFR5: FUT0TXD      */
+  GPIO_PG4_EI2C2SDA   = GPIO_FR_6,  /*!< PCFR6: EI2C2SDA     */
+  GPIO_PG4_I2C2SDA    = GPIO_FR_7,  /*!< PCFR7: I2C2SDA      */
+  GPIO_PG4_EMARXD2    = GPIO_FR_8,  /*!< PCFR8: EMARXD2      */
+}gpio_pg4_func_t;
+
+/**
+ *  @enum gpio_pg5_func_t
+ *  @brief    PortG5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG5_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG5_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG5_T32A02OUTA   = GPIO_FR_2,  /*!< PCFR2: T32A02OUTB   */
+  GPIO_PG5_T32A02OUTC   = GPIO_FR_3,  /*!< PCFR3: T32A02OUTC   */
+  GPIO_PG5_FUT0IRIN     = GPIO_FR_4,  /*!< PCFR4: FUT0IRIN     */
+  GPIO_PG5_FUT0RXD      = GPIO_FR_5,  /*!< PCFR5: FUT0RXD      */
+  GPIO_PG5_EI2C2SCL     = GPIO_FR_6,  /*!< PCFR6: EI2C2SCL     */
+  GPIO_PG5_I2C2SCL      = GPIO_FR_7,  /*!< PCFR7: I2C2SCL      */
+  GPIO_PG5_EMARXD3      = GPIO_FR_8,  /*!< PCFR8: EMARXD3      */
+}gpio_pg5_func_t;
+
+/**
+ *  @enum gpio_pg6_func_t
+ *  @brief    PortG6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG6_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG6_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG6_TRACECLK     = GPIO_FR_1,  /*!< PCFR1: TRACECLK     */
+  GPIO_PG6_NBDCLK       = GPIO_FR_4,  /*!< PCFR4: NBDCLK       */
+  GPIO_PG6_FUT0RTS_N    = GPIO_FR_5,  /*!< PCFR5: FUT0RTS_N    */
+  GPIO_PG6_I2S1MCKIO    = GPIO_FR_6,  /*!< PCFR6: I2S1MCKIO    */
+}gpio_pg6_func_t;
+
+/**
+ *  @enum gpio_pg7_func_t
+ *  @brief    PortG7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PG7_INPUT        = 0,          /*!<     0: Input Port   */
+  GPIO_PG7_OUTPUT       = 0,          /*!<     0: Output Port  */
+  GPIO_PG7_TRACEDATA0   = GPIO_FR_1,  /*!< PCFR1: TRACEDATA0   */
+  GPIO_PG7_NBDDATA0     = GPIO_FR_4,  /*!< PCFR4: NBDDATA0     */
+  GPIO_PG7_FUT0CTS_N    = GPIO_FR_5,  /*!< PCFR5: FUT0CTS_N    */
+  GPIO_PG7_EMAMDC       = GPIO_FR_8,  /*!< PCFR8: EMAMDC       */
+}gpio_pg7_func_t;
+
+/**
+ *  @enum gpio_ph0_func_t
+ *  @brief    PortH0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH0_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH0_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH0_TRACEDATA1 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA1   */
+  GPIO_PH0_UT1RXD     = GPIO_FR_3,  /*!< PCFR3: UT1RXD       */
+  GPIO_PH0_NBDDATA1   = GPIO_FR_4,  /*!< PCFR4: NBDDATA1     */
+  GPIO_PH0_UT1TXDA    = GPIO_FR_5,  /*!< PCFR5: UT1TXDA      */
+  GPIO_PH0_EMAMDIO    = GPIO_FR_8,  /*!< PCFR8: EMAMDIO      */
+}gpio_ph0_func_t;
+
+/**
+ *  @enum gpio_ph1_func_t
+ *  @brief    PortH1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH1_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH1_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH1_TRACEDATA2 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA2   */
+  GPIO_PH1_UT1TXDA    = GPIO_FR_3,  /*!< PCFR3: UT1TXDA      */
+  GPIO_PH1_NBDDATA2   = GPIO_FR_4,  /*!< PCFR4: NBDDATA2     */
+  GPIO_PH1_UT1RXD     = GPIO_FR_5,  /*!< PCFR5: UT1RXD       */
+}gpio_ph1_func_t;
+
+/**
+ *  @enum gpio_ph2_func_t
+ *  @brief    PortH2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH2_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH2_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH2_TRACEDATA3 = GPIO_FR_1,  /*!< PCFR1: TRACEDATA3   */
+  GPIO_PH2_UT1RTS_N   = GPIO_FR_3,  /*!< PCFR3: UT1RTS_N     */
+  GPIO_PH2_NBDDATA3   = GPIO_FR_4,  /*!< PCFR4: NBDDATA3     */
+  GPIO_PH2_UT1CTS_N   = GPIO_FR_5,  /*!< PCFR5: UT1CTS_N     */
+}gpio_ph2_func_t;
+
+ /**
+ *  @enum gpio_ph3_func_t
+ *  @brief    PortH3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH3_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH3_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH3_TDI        = GPIO_FR_1,  /*!< PCFR1: TDI          */
+  GPIO_PH3_UT1CTS_N   = GPIO_FR_3,  /*!< PCFR3: UT1CTS_N     */
+  GPIO_PH3_NBDSYNC    = GPIO_FR_4,  /*!< PCFR4: NBDSYNC      */
+  GPIO_PH3_UT1RTS_N   = GPIO_FR_5,  /*!< PCFR5: UT1RTS_N     */
+}gpio_ph3_func_t;
+
+ /**
+ *  @enum gpio_ph4_func_t
+ *  @brief    PortH4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH4_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH4_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH4_SWDIO      = GPIO_FR_1,  /*!< PCFR1: SWDIO        */
+  GPIO_PH4_UT0RXD     = GPIO_FR_3,  /*!< PCFR3: UT0RXD       */
+  GPIO_PH4_UT0TXDA    = GPIO_FR_5,  /*!< PCFR5: UT0TXDA      */
+}gpio_ph4_func_t;
+
+ /**
+ *  @enum gpio_ph5_func_t
+ *  @brief    PortH5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH5_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH5_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH5_TCK        = GPIO_FR_1,  /*!< PCFR1: TCK          */
+  GPIO_PH5_UT0TXDA    = GPIO_FR_3,  /*!< PCFR3: UT0TXDA      */
+  GPIO_PH5_UT0RXD     = GPIO_FR_5,  /*!< PCFR5: UT0RXD       */
+}gpio_ph5_func_t;
+
+ /**
+ *  @enum gpio_ph6_func_t
+ *  @brief    PortH6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH6_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH6_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH6_TDO        = GPIO_FR_1,  /*!< PCFR1: TDO          */
+  GPIO_PH6_UT0RTS_N   = GPIO_FR_3,  /*!< PCFR3: UT0RTS_N     */
+  GPIO_PH6_UT0CTS_N   = GPIO_FR_5,  /*!< PCFR5: UT0CTS_N     */
+}gpio_ph6_func_t;
+
+ /**
+ *  @enum gpio_ph7_func_t
+ *  @brief    PortH7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PH7_INPUT      = 0,          /*!<     0: Input Port   */
+  GPIO_PH7_OUTPUT     = 0,          /*!<     0: Output Port  */
+  GPIO_PH7_TRST_N     = GPIO_FR_1,  /*!< PCFR1: TRST_N       */
+  GPIO_PH7_UT0CTS_N   = GPIO_FR_3,  /*!< PCFR3: UT0CTS_N     */
+  GPIO_PH7_UT0RTS_N   = GPIO_FR_5,  /*!< PCFR5: UT0RTS_N     */
+}gpio_ph7_func_t;
+
+/**
+ *  @enum gpio_pj0_func_t
+ *  @brief    PortJ0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ0_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PJ0_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PJ0_UT5RXD      = GPIO_FR_3, /*!< PJFR3: UT5RXD         */
+  GPIO_PJ0_UT5TXDA     = GPIO_FR_5, /*!< PJFR5: UT5TXDA        */
+}gpio_pj0_func_t;
+
+/**
+ *  @enum gpio_pj1_func_t
+ *  @brief    PortJ1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PJ1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PJ1_UT5TXDA    = GPIO_FR_3, /*!< PJFR3: UT5TXDA        */
+  GPIO_PJ1_UT5RXD     = GPIO_FR_5, /*!< PJFR5: UT5RXD         */
+}gpio_pj1_func_t;
+
+/**
+ *  @enum gpio_pj2_func_t
+ *  @brief    PortJ2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PJ2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PJ2_UT5RTS_N   = GPIO_FR_3, /*!< PJFR3: UT5RTS_N       */
+  GPIO_PJ2_UT5CTS_N   = GPIO_FR_5, /*!< PJFR5: UT5CTS_N       */
+  GPIO_PJ2_EI2C4SCL   = GPIO_FR_6, /*!< PJFR6: EI2C4SCL       */
+  GPIO_PJ2_I2C4SCL    = GPIO_FR_7, /*!< PJFR7: I2C4SCL        */
+}gpio_pj2_func_t;
+
+ /**
+ *  @enum gpio_pj3_func_t
+ *  @brief    PortJ3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ3_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PJ3_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PJ3_UT5CTS_N    = GPIO_FR_3, /*!< PJFR3: UT5CTS_N       */
+  GPIO_PJ3_UT5RTS_N    = GPIO_FR_5, /*!< PJFR5: UT5RTS_N       */
+  GPIO_PJ3_EI2C4SDA    = GPIO_FR_6, /*!< PJFR6: EI2C4SDA       */
+  GPIO_PJ3_I2C4SDA     = GPIO_FR_7, /*!< PJFR7: I2C4SDA        */
+}gpio_pj3_func_t;
+
+ /**
+ *  @enum gpio_pj4_func_t
+ *  @brief    PortJ4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PJ4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PJ4_T32A03INA0 = GPIO_FR_2, /*!< PJFR2: T32A03INA0     */
+  GPIO_PJ4_T32A03INC0 = GPIO_FR_3, /*!< PJFR3: T32A03INC0     */
+  GPIO_PJ4_FUT0TXD    = GPIO_FR_5, /*!< PJFR5: FUT0TXD        */
+}gpio_pj4_func_t;
+
+/**
+ *  @enum gpio_pj5_func_t
+ *  @brief    PortJ5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PJ5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PJ5_T32A03INB0 = GPIO_FR_2, /*!< PJFR2: T32A03INB0     */
+  GPIO_PJ5_T32A03INC1 = GPIO_FR_3, /*!< PJFR3: T32A03INC1     */
+  GPIO_PJ5_FUT0RXD    = GPIO_FR_5, /*!< PJFR5: FUT0RXD        */
+}gpio_pj5_func_t;
+
+/**
+ *  @enum gpio_pj6_func_t
+ *  @brief    PortJ6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PJ6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PJ6_FUT1TXD    = GPIO_FR_5, /*!< PJFR5: FUT1TXD        */
+  GPIO_PJ6_EI2C3SDA   = GPIO_FR_6, /*!< PJFR6: EI2C3SDA       */
+  GPIO_PJ6_I2C3SDA    = GPIO_FR_7, /*!< PJFR7: I2C3SDA        */
+}gpio_pj6_func_t;
+
+/**
+ *  @enum gpio_pj7_func_t
+ *  @brief    PortJ7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PJ7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PJ7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PJ7_FUT1RXD    = GPIO_FR_5, /*!< PJFR5: FUT1RXD        */
+  GPIO_PJ7_EI2C3SCL   = GPIO_FR_6, /*!< PJFR6: EI2C3SCL       */
+  GPIO_PJ7_I2C3SCL    = GPIO_FR_7, /*!< PJFR7: I2C3SCL        */
+}gpio_pj7_func_t;
+
+/**
+ *  @enum gpio_pk0_func_t
+ *  @brief    PortK0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK0_INT10a     = 0,         /*!<     0: INT10a         */
+  GPIO_PK0_ISDAOUT    = GPIO_FR_1, /*!< PKFR1: ISDAOUT        */
+  GPIO_PK0_T32A00INA0 = GPIO_FR_2, /*!< PKFR2: T32A00INA0     */
+  GPIO_PK0_T32A00INC0 = GPIO_FR_3, /*!< PKFR3: T32A00INC0     */
+  GPIO_PK0_SMI0CS1_N  = GPIO_FR_6, /*!< PKFR6: ISDAOUT        */
+  GPIO_PK0_EMATXEN    = GPIO_FR_8, /*!< PKFR8: EMATXEN        */
+}gpio_pk0_func_t;
+
+/**
+ *  @enum gpio_pk1_func_t
+ *  @brief    PortK1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK1_INT11a     = 0,         /*!<     0: INT11a         */
+  GPIO_PK1_ISDBOUT    = GPIO_FR_1, /*!< PKFR1: ISDBOUT        */
+  GPIO_PK1_T32A00INB0 = GPIO_FR_2, /*!< PKFR2: T32A00INB0     */
+  GPIO_PK1_T32A00INC1 = GPIO_FR_3, /*!< PKFR3: T32A00INC1     */
+  GPIO_PK1_HDMAREQB   = GPIO_FR_4, /*!< PKFR4: HDMAREQB       */
+  GPIO_PK1_TSPI3CS0   = GPIO_FR_5, /*!< PKFR5: TSPI3CS0       */
+  GPIO_PK1_TSPI3CSIN  = GPIO_FR_6, /*!< PKFR6: TSPI3CSIN      */
+}gpio_pk1_func_t;
+
+/**
+ *  @enum gpio_pk2_func_t
+ *  @brief    PortK2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK2_ECS0_N     = GPIO_FR_1, /*!< PKFR1: ECS0_N         */
+  GPIO_PK2_SMI0D0     = GPIO_FR_6, /*!< PKFR6: SMI0D0         */
+  GPIO_PK2_EMAMDC     = GPIO_FR_8, /*!< PKFR8: EMAMDC         */
+}gpio_pk2_func_t;
+
+ /**
+ *  @enum gpio_pk3_func_t
+ *  @brief    PortK3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK3_ECS1_N     = GPIO_FR_1, /*!< PKFR1: ECS1_N         */
+  GPIO_PK3_SMI0D1     = GPIO_FR_6, /*!< PKFR6: SMI0D1         */
+  GPIO_PK3_EMAMDIO    = GPIO_FR_8, /*!< PKFR8: EMAMDIO        */
+}gpio_pk3_func_t;
+
+ /**
+ *  @enum gpio_pk4_func_t
+ *  @brief    PortK4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK4_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PK4_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PK4_TSPI1CS1    = GPIO_FR_1, /*!< PKFR1: TSPI1CS1       */
+  GPIO_PK4_TSPI3TXD    = GPIO_FR_4, /*!< PKFR4: TSPI3TXD       */
+  GPIO_PK4_SMI0D2      = GPIO_FR_6, /*!< PKFR6: SMI0D2         */
+  GPIO_PK4_EMATXCLK    = GPIO_FR_8, /*!< PKFR8: EMATXCLK       */
+}gpio_pk4_func_t;
+
+/**
+ *  @enum gpio_pk5_func_t
+ *  @brief    PortK5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK5_TSPI1CS2   = GPIO_FR_1, /*!< PKFR1: TSPI1CS2       */
+  GPIO_PK5_TSPI3RXD   = GPIO_FR_4, /*!< PKFR4: TSPI3RXD       */
+  GPIO_PK5_SMI0D3     = GPIO_FR_6, /*!< PKFR6: SMI0D3         */
+  GPIO_PK5_EMATXD3    = GPIO_FR_8, /*!< PKFR8: EMATXD3        */
+}gpio_pk5_func_t;
+
+/**
+ *  @enum gpio_pk6_func_t
+ *  @brief    PortK6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK6_TSPI1CS3   = GPIO_FR_1, /*!< PKFR1: TSPI1CS3       */
+  GPIO_PK6_T32A01INA0 = GPIO_FR_2, /*!< PKFR2: T32A01INA0     */
+  GPIO_PK6_T32A01INC0 = GPIO_FR_3, /*!< PKFR3: T32A01INC0     */
+  GPIO_PK6_TSPI3SCK   = GPIO_FR_4, /*!< PKFR4: TSPI3SCK       */
+  GPIO_PK6_SMI0CLK    = GPIO_FR_6, /*!< PKFR6: SMI0CLK        */
+  GPIO_PK6_EMATXD2    = GPIO_FR_8, /*!< PKFR8: EMATXD2        */
+}gpio_pk6_func_t;
+
+/**
+ *  @enum gpio_pk7_func_t
+ *  @brief    PortK7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PK7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PK7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PK7_INT00a     = 0,         /*!<     0: INT00a         */
+  GPIO_PK7_T32A01INB0 = GPIO_FR_2, /*!< PKFR2: T32A01INB0     */
+  GPIO_PK7_T32A01INC1 = GPIO_FR_3, /*!< PKFR3: T32A01INC1     */
+  GPIO_PK7_TSPI3CS0   = GPIO_FR_4, /*!< PKFR4: TSPI3CS0       */
+  GPIO_PK7_SMI0CS0_N  = GPIO_FR_6, /*!< PKFR6: SMI0CS0_N      */
+  GPIO_PK7_TSPI3CSIN  = GPIO_FR_7, /*!< PKFR7: TSPI3CSIN      */
+  GPIO_PK7_EMATXD1    = GPIO_FR_8, /*!< PKFR8: EMATXD1        */
+}gpio_pk7_func_t;
+
+/**
+ *  @enum gpio_pl0_func_t
+ *  @brief    PortL0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL0_INT01a     = 0,         /*!<     0: INT01a         */
+  GPIO_PL0_T32A02INA0 = GPIO_FR_2, /*!< PLFR2: T32A02INA0     */
+  GPIO_PL0_T32A02INC0 = GPIO_FR_3, /*!< PLFR3: T32A02INC0     */
+  GPIO_PL0_SMI0D4     = GPIO_FR_5, /*!< PLFR5: SMI0D4         */
+  GPIO_PL0_TSPI1CSIN  = GPIO_FR_6, /*!< PLFR6: TSPI1CSIN      */
+  GPIO_PL0_TSPI1CS0   = GPIO_FR_7, /*!< PLFR7: TSPI1CS0       */
+  GPIO_PL0_EMATXD0    = GPIO_FR_8, /*!< PKFR8: EMATXD0        */
+}gpio_pl0_func_t;
+
+/**
+ *  @enum gpio_pl1_func_t
+ *  @brief    PortL1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL1_INPUT     = 0,         /*!<     0: Input Port     */
+  GPIO_PL1_OUTPUT    = 0,         /*!<     0: Output Port    */
+  GPIO_PL1_SMI0D5    = GPIO_FR_5, /*!< PLFR5: SMI0D5         */
+  GPIO_PL1_TSPI1SCK  = GPIO_FR_7, /*!< PLFR7: TSPI1SCK       */
+  GPIO_PL1_EMARXCLK  = GPIO_FR_8, /*!< PLFR8: EMARXCLK       */
+}gpio_pl1_func_t;
+
+/**
+ *  @enum gpio_pl2_func_t
+ *  @brief    PortL2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL2_SMI0D6     = GPIO_FR_5, /*!< PLFR5: SMI0D6         */
+  GPIO_PL2_TSPI1RXD   = GPIO_FR_7, /*!< PLFR7: TSPI1RXD       */
+  GPIO_PL2_EMARXD0    = GPIO_FR_8, /*!< PLFR8: EMARXD0        */
+}gpio_pl2_func_t;
+
+ /**
+ *  @enum gpio_pl3_func_t
+ *  @brief    PortL3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL3_T32A02INB0 = GPIO_FR_2, /*!< PLFR2: T32A02INB0     */
+  GPIO_PL3_T32A02INC1 = GPIO_FR_3, /*!< PLFR3: T32A02INC1     */
+  GPIO_PL3_SMI0D7     = GPIO_FR_5, /*!< PLFR5: SMI0D7         */
+  GPIO_PL3_TSPI3CS1   = GPIO_FR_6, /*!< PLFR6: TSPI3CS1       */
+  GPIO_PL3_TSPI1TXD   = GPIO_FR_7, /*!< PLFR7: TSPI1TXD       */
+  GPIO_PL3_EMARXD1    = GPIO_FR_8, /*!< PLFR8: EMARXD1        */
+}gpio_pl3_func_t;
+
+ /**
+ *  @enum gpio_pl4_func_t
+ *  @brief    PortL4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL4_INT12b     = 0,         /*!<     0: IN112b         */
+  GPIO_PL4_T32A08OUTA = GPIO_FR_2, /*!< PLFR2: T32A08OUTA     */
+  GPIO_PL4_T32A08OUTC = GPIO_FR_3, /*!< PLFR3: T32A08OUTC     */
+}gpio_pl4_func_t;
+
+/**
+ *  @enum gpio_pl5_func_t
+ *  @brief    PortL5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL5_INT13b     = 0,         /*!<     0: INT13b         */
+  GPIO_PL5_T32A08OUTB = GPIO_FR_2, /*!< PLFR2: T32A08OUTB     */
+}gpio_pl5_func_t;
+
+/**
+ *  @enum gpio_pl6_func_t
+ *  @brief    PortL6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL6_INT03b     = 0,         /*!<     0: INT03b         */
+  GPIO_PL6_T32A09OUTA = GPIO_FR_2, /*!< PLFR2: T32A09OUTA     */
+  GPIO_PL6_T32A09OUTC = GPIO_FR_3, /*!< PLFR3: T32A09OUTC     */
+}gpio_pl6_func_t;
+
+/**
+ *  @enum gpio_pl7_func_t
+ *  @brief    PortL7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PL7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PL7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PL7_TRGIN1     = GPIO_FR_1, /*!< PLFR1: TRGIN1         */
+  GPIO_PL7_T32A09OUTB = GPIO_FR_2, /*!< PLFR2: T32A09OUTB     */
+}gpio_pl7_func_t;
+
+/**
+ *  @enum gpio_pm0_func_t
+ *  @brief    PortM0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM0_EI2C3SDA   = GPIO_FR_1, /*!< PMFR1: EI2C3SDA       */
+  GPIO_PM0_I2C3SDA    = GPIO_FR_4, /*!< PMFR4: I2C3SDA        */
+  GPIO_PM0_UT4RXD     = GPIO_FR_5, /*!< PMFR5: UT4RXD         */
+  GPIO_PM0_TSPI6TXD   = GPIO_FR_6, /*!< PMFR6: TSPI6TXD       */
+  GPIO_PM0_UT4TXDA    = GPIO_FR_7, /*!< PMFR7: UT4TXDA        */
+  GPIO_PM0_EMATXD3    = GPIO_FR_8, /*!< PMFR8: EMATXD3        */
+}gpio_pm0_func_t;
+
+/**
+ *  @enum gpio_pm1_func_t
+ *  @brief    PortM1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM1_EI2C3SCL   = GPIO_FR_1, /*!< PMFR1: EI2C3SCL       */
+  GPIO_PM1_USBB_SOF_TQL = GPIO_FR_3, /*!< PMFR3: USBB_SOF_TQL */
+  GPIO_PM1_I2C3SCL    = GPIO_FR_4, /*!< PMFR4: I2C3SCL        */
+  GPIO_PM1_UT4TXDA    = GPIO_FR_5, /*!< PMFR5: UT4TXDA        */
+  GPIO_PM1_TSPI6RXD   = GPIO_FR_6, /*!< PMFR6: TSPI6RXD       */
+  GPIO_PM1_UT4RXD     = GPIO_FR_7, /*!< PMFR7: UT4RXD         */
+  GPIO_PM1_EMATXD2    = GPIO_FR_8, /*!< PMFR8: EMATXD2        */
+}gpio_pm1_func_t;
+
+/**
+ *  @enum gpio_pm2_func_t
+ *  @brief    PortM2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM2_T32A11OUTA = GPIO_FR_2, /*!< PMFR2: T32A11OUTA     */
+  GPIO_PM2_T32A11OUTC = GPIO_FR_3, /*!< PMFR3: T32A11OUTC     */
+  GPIO_PM2_UT4RTS_N   = GPIO_FR_5, /*!< PMFR5: UT4RTS_N       */
+  GPIO_PM2_TSPI6SCK   = GPIO_FR_6, /*!< PMFR6: TSPI6SCK       */
+  GPIO_PM2_UT4CTS_N   = GPIO_FR_7, /*!< PMFR7: UT4CTS_N       */
+  GPIO_PM2_EMATXD1    = GPIO_FR_8, /*!< PMFR8: EMATXD1        */
+}gpio_pm2_func_t;
+
+ /**
+ *  @enum gpio_pm3_func_t
+ *  @brief    PortM3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM3_INT14b     = 0,         /*!<     0: INT14b         */
+  GPIO_PM3_T32A11OUTB = GPIO_FR_2, /*!< PMFR2: T32A11OUTB     */
+  GPIO_PM3_TSPI6CSIN  = GPIO_FR_4, /*!< PMFR4: TSPI6CSIN      */
+  GPIO_PM3_UT4CTS_N   = GPIO_FR_5, /*!< PMFR5: UT4CTS_N       */
+  GPIO_PM3_TSPI6CS0   = GPIO_FR_6, /*!< PMFR6: TSPI6CS0       */
+  GPIO_PM3_UT4RTS_N   = GPIO_FR_7, /*!< PMFR7: UT4RTS_N       */
+  GPIO_PM3_EMATXD0    = GPIO_FR_8, /*!< PMFR8: EMATXD0        */
+}gpio_pm3_func_t;
+
+ /**
+ *  @enum gpio_pm4_func_t
+ *  @brief    PortM4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM4_INT15b     = 0,         /*!<     0: INT15b         */
+  GPIO_PM4_T32A06OUTB = GPIO_FR_2, /*!< PMFR2: T32A06OUTB     */
+  GPIO_PM4_TSPI7CSIN  = GPIO_FR_4, /*!< PMFR4: TSPI7CSIN      */
+  GPIO_PM4_TSPI7CS0   = GPIO_FR_6, /*!< PMFR6: TSPI7CS0       */
+  GPIO_PM4_FUT1CTS_N  = GPIO_FR_7, /*!< PMFR7: FUT1CTS_N      */
+}gpio_pm4_func_t;
+
+/**
+ *  @enum gpio_pm5_func_t
+ *  @brief    PortM5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM5_T32A06OUTA = GPIO_FR_2, /*!< PMFR2: T32A06OUTA     */
+  GPIO_PM5_T32A06OUTC = GPIO_FR_3, /*!< PMFR3: T32A06OUTC     */
+  GPIO_PM5_TSPI7SCK   = GPIO_FR_6, /*!< PMFR6: TSPI7SCK       */
+  GPIO_PM5_FUT1RTS_N  = GPIO_FR_7, /*!< PMFR7: FUT1RTS_N      */
+}gpio_pm5_func_t;
+
+/**
+ *  @enum gpio_pm6_func_t
+ *  @brief    PortM6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM6_EI2C4SDA   = GPIO_FR_1, /*!< PMFR1: EI2C4SDA       */
+  GPIO_PM6_T32A07OUTA = GPIO_FR_2, /*!< PMFR2: T32A07OUTA     */
+  GPIO_PM6_T32A07OUTC = GPIO_FR_3, /*!< PMFR3: T32A07OUTC     */
+  GPIO_PM6_I2C4SDA    = GPIO_FR_4, /*!< PMFR4: I2C4SDA        */
+  GPIO_PM6_FUT1IRIN   = GPIO_FR_5, /*!< PMFR5: FUT1IRIN       */
+  GPIO_PM6_TSPI7RXD   = GPIO_FR_6, /*!< PMFR6: TSPI7RXD       */
+  GPIO_PM6_FUT1RXD    = GPIO_FR_7, /*!< PMFR7: FUT1RXD        */
+}gpio_pm6_func_t;
+
+/**
+ *  @enum gpio_pm7_func_t
+ *  @brief    PortM7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PM7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PM7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PM7_EI2C4SCL   = GPIO_FR_1, /*!< PMFR1: EI2C4SCL       */
+  GPIO_PM7_T32A07OUTB = GPIO_FR_2, /*!< PMFR2: T32A07OUTB     */
+  GPIO_PM7_I2C4SCL    = GPIO_FR_4, /*!< PMFR4: I2C4SCL        */
+  GPIO_PM7_FUT1IROUT  = GPIO_FR_5, /*!< PMFR5: FUT1IROUT      */
+  GPIO_PM7_TSPI7TXD   = GPIO_FR_6, /*!< PMFR6: TSPI7TXD       */
+  GPIO_PM7_FUT1TXD    = GPIO_FR_7, /*!< PMFR7: FUT1TXD        */
+}gpio_pm7_func_t;
+
+/**
+ *  @enum gpio_pn0_func_t
+ *  @brief    PortN0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN0_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN0_AINA00     = GPIO_FR_NA, /*!< N/A: AINA00         */
+}gpio_pn0_func_t;
+
+/**
+ *  @enum gpio_pn1_func_t
+ *  @brief    PortN1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN1_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN1_AINA01     = GPIO_FR_NA, /*!< N/A: AINA01         */
+}gpio_pn1_func_t;
+
+/**
+ *  @enum gpio_pn2_func_t
+ *  @brief    PortN2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN2_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN2_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN2_AINA02     = GPIO_FR_NA, /*!< N/A: AINA02         */
+}gpio_pn2_func_t;
+
+/**
+ *  @enum gpio_pn3_func_t
+ *  @brief    PortN3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN3_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN3_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN3_AINA03     = GPIO_FR_NA, /*!< N/A: AINA03         */
+}gpio_pn3_func_t;
+
+ /**
+ *  @enum gpio_pn4_func_t
+ *  @brief    PortN4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN4_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN4_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN4_AINA04     = GPIO_FR_NA, /*!< N/A: AINA04         */
+}gpio_pn4_func_t;
+
+/**
+ *  @enum gpio_pn5_func_t
+ *  @brief    PortN5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN5_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN5_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN5_AINA05     = GPIO_FR_NA, /*!< N/A: AINA05         */
+}gpio_pn5_func_t;
+
+/**
+ *  @enum gpio_pn6_func_t
+ *  @brief    PortN6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN6_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN6_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN6_AINA06     = GPIO_FR_NA, /*!< N/A: AINA06         */
+}gpio_pn6_func_t;
+
+/**
+ *  @enum gpio_pn7_func_t
+ *  @brief    PortN7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PN7_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PN7_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PN7_AINA07     = GPIO_FR_NA, /*!< N/A: AINA07         */
+}gpio_pn7_func_t;
+
+/**
+ *  @enum gpio_pp0_func_t
+ *  @brief    PortP0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP0_AINA08     = 0,         /*!<     0: AINA08         */
+  GPIO_PP0_T32A04INA0 = GPIO_FR_2, /*!< PPFR2: T32A04INA0     */
+  GPIO_PP0_T32A04INC0 = GPIO_FR_3, /*!< PPFR3: T32A04INC0     */
+  GPIO_PP0_T32A04INB1 = GPIO_FR_5, /*!< PPFR5: T32A04INB1     */
+}gpio_pp0_func_t;
+
+/**
+ *  @enum gpio_pp1_func_t
+ *  @brief    PortP1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP1_AINA09     = 0,         /*!<     0: AINA09         */
+  GPIO_PP1_T32A04INB0 = GPIO_FR_2, /*!< PPFR2: T32A04INB0     */
+  GPIO_PP1_T32A04INC1 = GPIO_FR_3, /*!< PPFR3: T32A04INC1     */
+  GPIO_PP1_T32A04INA1 = GPIO_FR_5, /*!< PPFR5: T32A04INA1     */
+}gpio_pp1_func_t;
+
+/**
+ *  @enum gpio_pp2_func_t
+ *  @brief    PortP2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP2_AINA10     = 0,         /*!<     0: AINA10         */
+  GPIO_PP2_T32A05INA0 = GPIO_FR_2, /*!< PPFR2: T32A05INA0     */
+  GPIO_PP2_T32A05INC0 = GPIO_FR_3, /*!< PPFR3: T32A05INC0     */
+  GPIO_PP2_T32A05INB1 = GPIO_FR_5, /*!< PPFR5: T32A05INB1     */
+}gpio_pp2_func_t;
+
+ /**
+ *  @enum gpio_pp3_func_t
+ *  @brief    PortP3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP3_AINA11     = 0,         /*!<     0: AINA11         */
+  GPIO_PP3_T32A05INB0 = GPIO_FR_2, /*!< PPFR2: T32A05INB0     */
+  GPIO_PP3_T32A05INC1 = GPIO_FR_3, /*!< PPFR3: T32A05INC1     */
+  GPIO_PP3_T32A05INA1 = GPIO_FR_5, /*!< PPFR5: T32A05INA1     */
+}gpio_pp3_func_t;
+
+ /**
+ *  @enum gpio_pp4_func_t
+ *  @brief    PortP4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP4_AINA12     = 0,         /*!<     0: AINA12         */
+  GPIO_PP4_T32A06INA0 = GPIO_FR_2, /*!< PPFR2: T32A06INA0     */
+  GPIO_PP4_T32A06INC0 = GPIO_FR_3, /*!< PPFR3: T32A06INC0     */
+  GPIO_PP4_T32A06INB1 = GPIO_FR_5, /*!< PPFR5: T32A06INB1     */
+}gpio_pp4_func_t;
+
+ /**
+ *  @enum gpio_pp5_func_t
+ *  @brief    PortP5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP5_AINA13     = 0,         /*!<     0: AINA13         */
+  GPIO_PP5_T32A06INB0 = GPIO_FR_2, /*!< PPFR2: T32A06INB0     */
+  GPIO_PP5_T32A06INC1 = GPIO_FR_3, /*!< PPFR3: T32A06INC1     */
+  GPIO_PP5_T32A06INA1 = GPIO_FR_5, /*!< PPFR5: T32A06INA1     */
+}gpio_pp5_func_t;
+
+/**
+ *  @enum gpio_pp6_func_t
+ *  @brief    PortP6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP6_AINA14     = 0,         /*!<     0: AINA14         */
+  GPIO_PP6_INT10b     = 0,         /*!<     0: INT10b         */
+  GPIO_PP6_T32A07INA0 = GPIO_FR_2, /*!< PPFR2: T32A07INA0     */
+  GPIO_PP6_T32A07INC0 = GPIO_FR_3, /*!< PPFR3: T32A07INC0     */
+  GPIO_PP6_T32A07INB1 = GPIO_FR_5, /*!< PPFR5: T32A07INB1     */
+}gpio_pp6_func_t;
+
+ /**
+ *  @enum gpio_pp7_func_t
+ *  @brief    PortP7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PP7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PP7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PP7_AINA15     = 0,         /*!<     0: AINA15         */
+  GPIO_PP7_INT11b     = 0,         /*!<     0: INT11b         */
+  GPIO_PP7_T32A07INB0 = GPIO_FR_2, /*!< PPFR2: T32A07INB0     */
+  GPIO_PP7_T32A07INC1 = GPIO_FR_3, /*!< PPFR3: T32A07INC1     */
+  GPIO_PP7_T32A07INA1 = GPIO_FR_5, /*!< PPFR5: T32A07INA1     */
+}gpio_pp7_func_t;
+
+/**
+ *  @enum gpio_pr0_func_t
+ *  @brief    PortR0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR0_AINA16     = 0,         /*!<     0: AINA16         */
+  GPIO_PR0_T32A08INA0 = GPIO_FR_2, /*!< PRFR2: T32A08INA0     */
+  GPIO_PR0_T32A08INC0 = GPIO_FR_3, /*!< PRFR3: T32A08INC0     */
+}gpio_pr0_func_t;
+
+/**
+ *  @enum gpio_pr1_func_t
+ *  @brief    PortR1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR1_INPUT       = 0,         /*!<     0: Input Port     */
+  GPIO_PR1_OUTPUT      = 0,         /*!<     0: Output Port    */
+  GPIO_PR1_AINA17      = 0,         /*!<     0: AINA17         */
+  GPIO_PR1_T32A08INB0  = GPIO_FR_2, /*!< PRFR2: T32A08INB0     */
+  GPIO_PR1_T32A08INC1  = GPIO_FR_3, /*!< PRFR3: T32A08INC1     */
+}gpio_pr1_func_t;
+
+/**
+ *  @enum gpio_pr2_func_t
+ *  @brief    PortR2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR2_AINA18     = 0,         /*!<     0: AINA18         */
+  GPIO_PR2_T32A09INA0 = GPIO_FR_2, /*!< PRFR2: T32A09INA0     */
+  GPIO_PR2_T32A09INC0 = GPIO_FR_3, /*!< PRFR3: T32A09INC0     */
+}gpio_pr2_func_t;
+
+/**
+ *  @enum gpio_pr3_func_t
+ *  @brief    PortR3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR3_AINA19     = 0,         /*!<     0: AINA19         */
+  GPIO_PR3_T32A09INB0 = GPIO_FR_2, /*!< PRFR2: T32A09INB0     */
+  GPIO_PR3_T32A09INC1 = GPIO_FR_3, /*!< PRFR3: T32A09INC1     */
+}gpio_pr3_func_t;
+
+/**
+ *  @enum gpio_pr4_func_t
+ *  @brief    PortR4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR4_AINA20     = 0,         /*!<     0: AINA20         */
+  GPIO_PR4_T32A10INA0 = GPIO_FR_2, /*!< PRFR2: T32A10INA0     */
+  GPIO_PR4_T32A10INC0 = GPIO_FR_3, /*!< PRFR3: T32A10INC0     */
+}gpio_pr4_func_t;
+
+/**
+ *  @enum gpio_pr5_func_t
+ *  @brief    PortR5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR5_AINA21     = 0,         /*!<     0: AINA21         */
+  GPIO_PR5_T32A10INB0 = GPIO_FR_2, /*!< PRFR2: T32A10INB0     */
+  GPIO_PR5_T32A10INC1 = GPIO_FR_3, /*!< PRFR3: T32A10INC1     */
+}gpio_pr5_func_t;
+
+/**
+ *  @enum gpio_pr6_func_t
+ *  @brief    PortR6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR6_AINA22     = 0,         /*!<     0: AINA22         */
+  GPIO_PR6_T32A11INA0 = GPIO_FR_2, /*!< PRFR2: T32A11INA0     */
+  GPIO_PR6_T32A11INC0 = GPIO_FR_3, /*!< PRFR3: T32A11INC0     */
+}gpio_pr6_func_t;
+
+/**
+ *  @enum gpio_pr7_func_t
+ *  @brief    PortR7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PR7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PR7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PR7_AINA23     = 0,         /*!<     0: AINA23         */
+  GPIO_PR7_T32A11INB0 = GPIO_FR_2, /*!< PRFR2: T32A11INB0     */
+  GPIO_PR7_T32A11INC0 = GPIO_FR_3, /*!< PRFR3: T32A11INC1     */
+}gpio_pr7_func_t;
+
+
+/**
+ *  @enum gpio_pt0_func_t
+ *  @brief    PortT0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PT0_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PT0_DAC0       = GPIO_FR_NA, /*!< N/A: DAC0           */
+}gpio_pt0_func_t;
+
+/**
+ *  @enum gpio_pt1_func_t
+ *  @brief    PortT1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PT1_OUTPUT     = GPIO_FR_NA, /*!< N/A: Output Port    */
+  GPIO_PT1_DAC1       = GPIO_FR_NA, /*!< N/A: DAC1           */
+}gpio_pt1_func_t;
+
+/**
+ *  @enum gpio_pt2_func_t
+ *  @brief    PortT2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT2_INPUT      = 0,         /*!<     0: Input Port        */
+  GPIO_PT2_OUTPUT     = 0,         /*!<     0: Output Port       */
+  GPIO_PT2_CEC0       = GPIO_FR_7, /*!< PTFR1: CEC0 Input/Output */
+}gpio_pt2_func_t;
+
+/**
+ *  @enum gpio_pt3_func_t
+ *  @brief    PortT3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT3_INT00b     = 0,         /*!<     0: INT00b         */
+  GPIO_PT3_RTCOUT     = GPIO_FR_1, /*!< PTFR1: RTCOUT         */
+  GPIO_PT3_T32A03OUTA = GPIO_FR_2, /*!< PTFR2: T32A03OUTA     */
+  GPIO_PT3_T32A03OUTC = GPIO_FR_3, /*!< PTFR3: T32A03OUTC     */
+  GPIO_PT3_RXIN0      = 0,         /*!<     0: RXIN0          */
+  GPIO_PT3_TRGIN2     = GPIO_FR_6, /*!< PTFR6: TRGIN2         */
+}gpio_pt3_func_t;
+
+/**
+ *  @enum gpio_pt4_func_t
+ *  @brief    PortT4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT4_INT01b     = 0,         /*!<     0: INT01b         */
+  GPIO_PT4_RXIN1      = 0,         /*!<     0: RXIN1          */
+  GPIO_PT4_EMATXCLK   = GPIO_FR_8, /*!< PTFR8: EMATXCLK       */
+}gpio_pt4_func_t;
+
+/**
+ *  @enum gpio_pt5_func_t
+ *  @brief    PortT5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PT5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PT5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PT5_INT02b     = 0,         /*!<     0: INT02b         */
+  GPIO_PT5_T32A03OUTB = GPIO_FR_2, /*!< PTFR2: T32A03OUTB     */
+}gpio_pt5_func_t;
+
+/**
+ *  @enum gpio_pu0_func_t
+ *  @brief    PortU0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU0_T32A12OUTA = GPIO_FR_2, /*!< PUFR2: T32A12OUTA     */
+  GPIO_PU0_T32A12OUTC = GPIO_FR_3, /*!< PUFR3: T32A12OUTC     */
+  GPIO_PU0_USBB_ID    = GPIO_FR_5, /*!< PUFR5: USBB_ID        */
+  GPIO_PU0_UT4TXDA    = GPIO_FR_7, /*!< PUFR7: UT4TXDA        */
+}gpio_pu0_func_t;
+
+/**
+ *  @enum gpio_pu2_func_t
+ *  @brief    PortU2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU2_INT06b     = 0,         /*!<     0: INT06b         */
+  GPIO_PU2_T32A12INA0 = GPIO_FR_2, /*!< PUFR2: T32A12INA0     */
+  GPIO_PU2_T32A12INC0 = GPIO_FR_3, /*!< PUFR3: T32A12INC0     */
+  GPIO_PU2_TSSI1TCK   = GPIO_FR_6, /*!< PUFR6: TSSI1TCK       */
+  GPIO_PU2_UT4CTS_N   = GPIO_FR_7, /*!< PUFR7: UT4CTS_N       */
+}gpio_pu2_func_t;
+
+/**
+ *  @enum gpio_pu3_func_t
+ *  @brief    PortU3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU3_INT07b     = 0,         /*!<     0: INT07b         */
+  GPIO_PU3_T32A12INB0 = GPIO_FR_2, /*!< PUFR2: T32A12INB0     */
+  GPIO_PU3_T32A12INC1 = GPIO_FR_3, /*!< PUFR3: T32A12INC1     */
+  GPIO_PU3_USBB_VBUSEN = GPIO_FR_5,/*!< PUFR5: USBB_VBUSEN    */
+  GPIO_PU3_TSSI1TFS   = GPIO_FR_6, /*!< PUFR6: TSSI1TFS       */
+  GPIO_PU3_UT4RTS_N   = GPIO_FR_7, /*!< PUFR7: UT4RTS_N       */
+}gpio_pu3_func_t;
+
+/**
+ *  @enum gpio_pu4_func_t
+ *  @brief    PortU4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU4_INT08b     = 0,         /*!<     0: INT08b         */
+  GPIO_PU4_T32A13INB0 = GPIO_FR_2, /*!< PUFR2: T32A13INB0     */
+  GPIO_PU4_T32A13INC1 = GPIO_FR_3, /*!< PUFR3: T32A13INC1     */
+  GPIO_PU4_TSSI1TXD   = GPIO_FR_6, /*!< PUFR6: TSSI1TXD       */
+  GPIO_PU4_UT3RTS_N   = GPIO_FR_7, /*!< PUFR7: UT3RTS_N       */
+}gpio_pu4_func_t;
+
+/**
+ *  @enum gpio_pu5_func_t
+ *  @brief    PortU5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU5_INT09b     = 0,         /*!<     0: INT09b         */
+  GPIO_PU5_T32A13INA0 = GPIO_FR_2, /*!< PUFR2: T32A13INA0     */
+  GPIO_PU5_T32A13INC0 = GPIO_FR_3, /*!< PUFR3: T32A13INC0     */
+  GPIO_PU5_TSSI1RXD   = GPIO_FR_6, /*!< PUFR6: TSSI1RXD       */
+  GPIO_PU5_UT3CTS_N   = GPIO_FR_7, /*!< PUFR7: UT3CTS_N       */
+}gpio_pu5_func_t;
+
+/**
+ *  @enum gpio_pu6_func_t
+ *  @brief    PortU6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU6_T32A13OUTA = GPIO_FR_2, /*!< PUFR2: T32A13OUTA     */
+  GPIO_PU6_T32A13OUTC = GPIO_FR_3, /*!< PUFR3: T32A13OUTC     */
+  GPIO_PU6_TSSI1RFS   = GPIO_FR_6, /*!< PUFR6: TSSI1RFS       */
+  GPIO_PU6_UT3RXD     = GPIO_FR_7, /*!< PUFR7: UT3RXD         */
+  GPIO_PU6_CANBRX     = GPIO_FR_8, /*!< PUFR8: CANBRX         */
+}gpio_pu6_func_t;
+
+/**
+ *  @enum gpio_pu7_func_t
+ *  @brief    PortU7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PU7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PU7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PU7_T32A13OUTB = GPIO_FR_2, /*!< PUFR2: T32A13OUTB     */
+  GPIO_PU7_TSSI1RCK   = GPIO_FR_6, /*!< PUFR6: TSSI1RCK       */
+  GPIO_PU7_UT3TXDA    = GPIO_FR_7, /*!< PUFR7: UT3TXDA        */
+  GPIO_PU7_CANBTX     = GPIO_FR_8, /*!< PUFR8: CANBTX         */
+}gpio_pu7_func_t;
+
+/**
+ *  @enum gpio_pv0_func_t
+ *  @brief    PortV0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV0_T32A09INA0 = GPIO_FR_2, /*!< PVFR2: T32A09INA0     */
+  GPIO_PV0_T32A09INC0 = GPIO_FR_3, /*!< PVFR3: T32A09INC0     */
+  GPIO_PV0_ISDBIN0    = 0,         /*!<     0: ISDBIN0        */
+  GPIO_PV0_UO0        = GPIO_FR_5, /*!< PVFR5: UO0            */
+  GPIO_PV0_UT3RXD     = GPIO_FR_6, /*!< PVFR6: UT3RXD         */
+  GPIO_PV0_UT3TXDA    = GPIO_FR_7, /*!< PVFR7: UT3TXDA        */
+  GPIO_PV0_EMARXD0    = GPIO_FR_8, /*!< PVFR8: EMARXD0        */
+}gpio_pv0_func_t;
+
+/**
+ *  @enum gpio_pv1_func_t
+ *  @brief    PortV1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV1_T32A09INB0 = GPIO_FR_2, /*!< PVFR2: T32A09INB0     */
+  GPIO_PV1_T32A09INC1 = GPIO_FR_3, /*!< PVFR3: T32A09INC1     */
+  GPIO_PV1_ISDBIN1    = 0,         /*!<     0: ISDBIN1        */
+  GPIO_PV1_XO0        = GPIO_FR_5, /*!< PVFR5: XO0            */
+  GPIO_PV1_UT3TXDA    = GPIO_FR_6, /*!< PVFR6: UT3TXDA        */
+  GPIO_PV1_UT3RXD     = GPIO_FR_7, /*!< PVFR7: UT3RXD         */
+  GPIO_PV1_EMARXD1    = GPIO_FR_8, /*!< PVFR8: EMARXD1        */
+}gpio_pv1_func_t;
+
+/**
+ *  @enum gpio_pv2_func_t
+ *  @brief    PortV2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV2_T32A09OUTA = GPIO_FR_2, /*!< PVFR2: T32A09OUTA     */
+  GPIO_PV2_T32A09OUTC = GPIO_FR_3, /*!< PVFR3: T32A09OUTC     */
+  GPIO_PV2_ISDBIN2    = 0,         /*!<     0: ISDBIN2        */
+  GPIO_PV2_VO0        = GPIO_FR_5, /*!< PVFR5: VO0            */
+  GPIO_PV2_UT3RTS_N   = GPIO_FR_6, /*!< PVFR6: UT3RTS_N       */
+  GPIO_PV2_UT3CTS_N   = GPIO_FR_7, /*!< PVFR7: UT3CTS_N       */
+  GPIO_PV2_EMARXD2    = GPIO_FR_8, /*!< PVFR8: EMARXD2        */
+}gpio_pv2_func_t;
+
+/**
+ *  @enum gpio_pv3_func_t
+ *  @brief    PortV3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV3_T32A09OUTB = GPIO_FR_2, /*!< PVFR2: T32A09OUTB     */
+  GPIO_PV3_ISDBIN3    = 0,         /*!<     0: ISDBIN3        */
+  GPIO_PV3_YO0        = GPIO_FR_5, /*!< PVFR5: YO0            */
+  GPIO_PV3_UT3CTS_N   = GPIO_FR_6, /*!< PVFR6: UT3CTS_N       */
+  GPIO_PV3_UT3RTS_N   = GPIO_FR_7, /*!< PVFR7: UT3RTS_N       */
+  GPIO_PV3_EMARXD3    = GPIO_FR_8, /*!< PVFR8: EMARXD3        */
+}gpio_pv3_func_t;
+
+/**
+ *  @enum gpio_pv4_func_t
+ *  @brief    PortV4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV4_EI2C2SCL   = GPIO_FR_1, /*!< PVFR1: EI2C2SCL       */
+  GPIO_PV4_T32A04OUTB = GPIO_FR_2, /*!< PVFR2: T32A04OUTB     */
+  GPIO_PV4_TSPI5RXD   = GPIO_FR_4, /*!< PVFR4: TSPI5RXD       */
+  GPIO_PV4_WO0        = GPIO_FR_5, /*!< PVFR5: WO0            */
+  GPIO_PV4_I2C2SCL    = GPIO_FR_6, /*!< PVFR6: I2C2SCL        */
+  GPIO_PV4_UT1RXD     = GPIO_FR_7, /*!< PVFR7: UT1RXD         */
+  GPIO_PV4_CANATX     = GPIO_FR_8, /*!< PVFR8: CANATX         */
+}gpio_pv4_func_t;
+
+/**
+ *  @enum gpio_pv5_func_t
+ *  @brief    PortV5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV5_EI2CSDA    = GPIO_FR_1, /*!< PVFR1: EI2CSDA        */
+  GPIO_PV5_T32A04OUTA = GPIO_FR_2, /*!< PVFR2: T32A04OUTA     */
+  GPIO_PV5_T32A04OUTC = GPIO_FR_3, /*!< PVFR3: T32A04OUTC     */
+  GPIO_PV5_TSPI5TXD   = GPIO_FR_4, /*!< PVFR4: TSPI5TXD       */
+  GPIO_PV5_ZO0        = GPIO_FR_5, /*!< PVFR5: ZO0            */
+  GPIO_PV5_I2C2SDA    = GPIO_FR_6, /*!< PVFR6: I2C2SDA        */
+  GPIO_PV5_UT1TXDA    = GPIO_FR_7, /*!< PVFR7: UT1TXDA        */
+  GPIO_PV5_CANARX     = GPIO_FR_8, /*!< PVFR8: CANARX         */
+}gpio_pv5_func_t;
+
+/**
+ *  @enum gpio_pv6_func_t
+ *  @brief    PortV6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV6_T32A05OUTA = GPIO_FR_2, /*!< PVFR2: T32A05OUTA     */
+  GPIO_PV6_T32A05OUTC = GPIO_FR_3, /*!< PVFR3: T32A05OUTC     */
+  GPIO_PV6_TSPI5SCK   = GPIO_FR_4, /*!< PVFR4: TSPI5SCK       */
+  GPIO_PV6_EMG0       = GPIO_FR_5, /*!< PVFR5: EMG0           */
+  GPIO_PV6_UT1CTS_N   = GPIO_FR_7, /*!< PVFR7: UT1CTS_N       */
+}gpio_pv6_func_t;
+
+/**
+ *  @enum gpio_pv7_func_t
+ *  @brief    PortV7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PV7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PV7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PV7_T32A05OUTB = GPIO_FR_2, /*!< PVFR2: T32A05OUTB     */
+  GPIO_PV7_TSPI5CS0   = GPIO_FR_4, /*!< PVFR4: TSPI5CS0       */
+  GPIO_PV7_OVV0       = GPIO_FR_5, /*!< PVFR5: OVV0           */
+  GPIO_PV7_TSPI5CSIN  = GPIO_FR_6, /*!< PVFR6: TSPI5CSIN      */
+  GPIO_PV7_UT1RTS_N   = GPIO_FR_7, /*!< PVFR7: UT1RTS_N       */
+}gpio_pv7_func_t;
+
+/**
+ *  @enum gpio_pw0_func_t
+ *  @brief    PortW0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW0_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW0_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW0_TSPI8CS0   = GPIO_FR_4, /*!< PWFR4: TSPI8CS0       */
+  GPIO_PW0_T32A00OUTB = GPIO_FR_5, /*!< PWFR5: T32A00OUTB     */
+  GPIO_PW0_TSPI8CSIN  = GPIO_FR_6, /*!< PWFR6: TSPI8CSIN      */
+}gpio_pw0_func_t;
+
+/**
+ *  @enum gpio_pw1_func_t
+ *  @brief    PortW1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW1_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW1_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW1_TSPI8SCK   = GPIO_FR_4, /*!< PWFR4: TSPI8SCK       */
+  GPIO_PW1_T32A00OUTA = GPIO_FR_5, /*!< PWFR5: T32A00OUTA     */
+  GPIO_PW1_T32A00OUTC = GPIO_FR_7, /*!< PWFR7: T32A00OUTC     */
+}gpio_pw1_func_t;
+
+/**
+ *  @enum gpio_pw2_func_t
+ *  @brief    PortW2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW2_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW2_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW2_TSPI8RXD   = GPIO_FR_4, /*!< PWFR4: TSPI8RXD       */
+  GPIO_PW2_T32A01OUTA = GPIO_FR_5, /*!< PWFR5: T32A01OUTA     */
+  GPIO_PW2_T32A01OUTC = GPIO_FR_7, /*!< PWFR7: T32A01OUTC     */
+}gpio_pw2_func_t;
+
+/**
+ *  @enum gpio_pw3_func_t
+ *  @brief    PortW3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW3_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW3_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW3_TSPI8TXD   = GPIO_FR_4, /*!< PWFR4: TSPI8TXD       */
+  GPIO_PW3_T32A01OUTB = GPIO_FR_5, /*!< PWFR5: T32A01OUTB     */
+}gpio_pw3_func_t;
+
+/**
+ *  @enum gpio_pw4_func_t
+ *  @brief    PortW4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW4_T32A11INA1 = GPIO_FR_3, /*!< PWFR3: T32A11INA1     */
+  GPIO_PW4_T32A10OUTB = GPIO_FR_5, /*!< PWFR5: T32A10OUTB     */
+  GPIO_PW4_ISDCIN0    = 0,         /*!<     0: ISDCIN0        */
+  GPIO_PW4_T32A10INA0 = GPIO_FR_7, /*!< PWFR7: T32A10INA0     */
+}gpio_pw4_func_t;
+
+/**
+ *  @enum gpio_pw5_func_t
+ *  @brief    PortW5 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW5_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW5_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW5_T32A10OUTA = GPIO_FR_5, /*!< PWFR5: T32A10OUTA     */
+  GPIO_PW5_ISDCIN1    = 0,         /*!<     0: ISDCIN1        */
+  GPIO_PW5_T32A10OUTC = GPIO_FR_7, /*!< PWFR7: T32A10OUTC     */
+}gpio_pw5_func_t;
+
+/**
+ *  @enum gpio_pw6_func_t
+ *  @brief    PortW6 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW6_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW6_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW6_T32A11OUTA = GPIO_FR_5, /*!< PWFR5: T32A11OUTA     */
+  GPIO_PW6_ISDCIN2    = 0,         /*!<     0: ISDCIN2        */
+  GPIO_PW6_T32A11OUTC = GPIO_FR_7, /*!< PWFR7: T32A11OUTC     */
+}gpio_pw6_func_t;
+
+/**
+ *  @enum gpio_pw7_func_t
+ *  @brief    PortW7 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PW7_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PW7_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PW7_T32A10INA1 = GPIO_FR_3, /*!< PWFR3: T32A10INA1     */
+  GPIO_PW7_T32A11OUTB = GPIO_FR_5, /*!< PWFR5: T32A11OUTB     */
+  GPIO_PW7_ISDCIN3    = 0,         /*!<     0: ISDCIN3        */
+  GPIO_PW7_T32A11INA0 = GPIO_FR_7, /*!< PWFR7: T32A11INA0     */
+}gpio_pw7_func_t;
+
+/**
+ *  @enum gpio_py0_func_t
+ *  @brief    PortY0 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY0_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY0_X1         = GPIO_FR_NA, /*!< N/A: X1             */
+}gpio_py0_func_t;
+
+/**
+ *  @enum gpio_py1_func_t
+ *  @brief    PortY1 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY1_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY1_X2         = GPIO_FR_NA, /*!< N/A: X2             */
+}gpio_py1_func_t;
+
+/**
+ *  @enum gpio_py2_func_t
+ *  @brief    PortY2 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY2_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY2_XT1        = GPIO_FR_NA, /*!< N/A: XT1            */
+}gpio_py2_func_t;
+
+/**
+ *  @enum gpio_py3_func_t
+ *  @brief    PortY3 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY3_INPUT      = GPIO_FR_NA, /*!< N/A: Input Port     */
+  GPIO_PY3_XT2        = GPIO_FR_NA, /*!< N/A: XT2            */
+}gpio_py3_func_t;
+
+/**
+ *  @enum gpio_py4_func_t
+ *  @brief    PortY4 Function Enumerated Type Definition.
+ */
+typedef enum
+{
+  GPIO_PY4_INPUT      = 0,         /*!<     0: Input Port     */
+  GPIO_PY4_OUTPUT     = 0,         /*!<     0: Output Port    */
+  GPIO_PY4_ISDCOUT    = GPIO_FR_1, /*!< PYFR1: ISDCOUT        */
+  GPIO_PY4_EEXBCLK    = GPIO_FR_4, /*!< PYFR4: EEXBCLK        */
+  GPIO_PY4_USBA_SOF_TGL = GPIO_FR_6, /*!< PYFR6: USBA_SOF_TGL */
+}gpio_py4_func_t;
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_typedef GPIO Private Typedef
+ *  @{
+ */
+/*!
+  * @brief  Pin Exist Table
+  * @details Bit0 :GPIO_Mode_DATA
+  * @details Bit1 :GPIO_Mode_CR
+  * @details Bit2 :GPIO_Mode_FR1
+  * @details Bit3 :GPIO_Mode_FR2
+  * @details Bit4 :GPIO_Mode_FR3
+  * @details Bit5 :GPIO_Mode_FR4
+  * @details Bit6 :GPIO_Mode_FR5
+  * @details Bit7 :GPIO_Mode_FR6
+  * @details Bit8 :GPIO_Mode_FR7
+  * @details Bit9 :GPIO_Mode_FR8
+  * @details Bit10 :GPIO_Mode_OD
+  * @details Bit11 :GPIO_Mode_PUP
+  * @details Bit12 :GPIO_Mode_PDN
+  * @details Bit13 :GPIO_Mode_IE
+  */
+static uint16_t PinExistTbl[GPIO_GROUP_Max][GPIO_PORT_Max] =
+{
+   /* Port-0         Port-1         Port-2         Port-3         Port-4         Port-5         Port-6         Port-7 */
+    { GPIO_PORT_A_0, GPIO_PORT_A_1, GPIO_PORT_A_2, GPIO_PORT_A_3, GPIO_PORT_A_4, GPIO_PORT_A_5, GPIO_PORT_A_6, GPIO_PORT_A_7 },     /** GPIO_PORT_A */
+    { GPIO_PORT_B_0, GPIO_PORT_B_1, GPIO_PORT_B_2, GPIO_PORT_B_3, GPIO_PORT_B_4, GPIO_PORT_B_5, GPIO_PORT_B_6, GPIO_PORT_B_7 },     /** GPIO_PORT_B */
+    { GPIO_PORT_C_0, GPIO_PORT_C_1, GPIO_PORT_C_2, GPIO_PORT_C_3, GPIO_PORT_C_4, GPIO_PORT_C_5, GPIO_PORT_C_6, GPIO_PORT_C_7 },     /** GPIO_PORT_C */
+    { GPIO_PORT_D_0, GPIO_PORT_D_1, GPIO_PORT_D_2, GPIO_PORT_D_3, GPIO_PORT_D_4, GPIO_PORT_D_5, GPIO_PORT_D_6, GPIO_PORT_D_7 },     /** GPIO_PORT_D */
+    { GPIO_PORT_E_0, GPIO_PORT_E_1, GPIO_PORT_E_2, GPIO_PORT_E_3, GPIO_PORT_E_4, GPIO_PORT_E_5, GPIO_PORT_E_6, GPIO_PORT_E_7 },     /** GPIO_PORT_E */
+    { GPIO_PORT_F_0, GPIO_PORT_F_1, GPIO_PORT_F_2, GPIO_PORT_F_3, GPIO_PORT_F_4, GPIO_PORT_F_5, GPIO_PORT_F_6, GPIO_PORT_F_7 },     /** GPIO_PORT_F */
+    { GPIO_PORT_G_0, GPIO_PORT_G_1, GPIO_PORT_G_2, GPIO_PORT_G_3, GPIO_PORT_G_4, GPIO_PORT_G_5, GPIO_PORT_G_6, GPIO_PORT_G_7 },     /** GPIO_PORT_G */
+    { GPIO_PORT_H_0, GPIO_PORT_H_1, GPIO_PORT_H_2, GPIO_PORT_H_3, GPIO_PORT_H_4, GPIO_PORT_H_5, GPIO_PORT_H_6, GPIO_PORT_H_7 },     /** GPIO_PORT_H */
+    { GPIO_PORT_J_0, GPIO_PORT_J_1, GPIO_PORT_J_2, GPIO_PORT_J_3, GPIO_PORT_J_4, GPIO_PORT_J_5, GPIO_PORT_J_6, GPIO_PORT_J_7 },     /** GPIO_PORT_J */
+    { GPIO_PORT_K_0, GPIO_PORT_K_1, GPIO_PORT_K_2, GPIO_PORT_K_3, GPIO_PORT_K_4, GPIO_PORT_K_5, GPIO_PORT_K_6, GPIO_PORT_K_7 },     /** GPIO_PORT_K */
+    { GPIO_PORT_L_0, GPIO_PORT_L_1, GPIO_PORT_L_2, GPIO_PORT_L_3, GPIO_PORT_L_4, GPIO_PORT_L_5, GPIO_PORT_L_6, GPIO_PORT_L_7 },     /** GPIO_PORT_L */
+    { GPIO_PORT_M_0, GPIO_PORT_M_1, GPIO_PORT_M_2, GPIO_PORT_M_3, GPIO_PORT_M_4, GPIO_PORT_M_5, GPIO_PORT_M_6, GPIO_PORT_M_7 },     /** GPIO_PORT_M */
+    { GPIO_PORT_N_0, GPIO_PORT_N_1, GPIO_PORT_N_2, GPIO_PORT_N_3, GPIO_PORT_N_4, GPIO_PORT_N_5, GPIO_PORT_N_6, GPIO_PORT_N_7 },     /** GPIO_PORT_N */
+    { GPIO_PORT_P_0, GPIO_PORT_P_1, GPIO_PORT_P_2, GPIO_PORT_P_3, GPIO_PORT_P_4, GPIO_PORT_P_5, GPIO_PORT_P_6, GPIO_PORT_P_7 },     /** GPIO_PORT_P */
+    { GPIO_PORT_R_0, GPIO_PORT_R_1, GPIO_PORT_R_2, GPIO_PORT_R_3, GPIO_PORT_R_4, GPIO_PORT_R_5, GPIO_PORT_R_6, GPIO_PORT_R_7 },     /** GPIO_PORT_R */
+    { GPIO_PORT_T_0, GPIO_PORT_T_1, GPIO_PORT_T_2, GPIO_PORT_T_3, GPIO_PORT_T_4, GPIO_PORT_T_5, GPIO_PORT_T_6, GPIO_PORT_T_7 },     /** GPIO_PORT_T */
+    { GPIO_PORT_U_0, GPIO_PORT_U_1, GPIO_PORT_U_2, GPIO_PORT_U_3, GPIO_PORT_U_4, GPIO_PORT_U_5, GPIO_PORT_U_6, GPIO_PORT_U_7 },     /** GPIO_PORT_U */
+    { GPIO_PORT_V_0, GPIO_PORT_V_1, GPIO_PORT_V_2, GPIO_PORT_V_3, GPIO_PORT_V_4, GPIO_PORT_V_5, GPIO_PORT_V_6, GPIO_PORT_V_7 },     /** GPIO_PORT_V */
+    { GPIO_PORT_W_0, GPIO_PORT_W_1, GPIO_PORT_W_2, GPIO_PORT_W_3, GPIO_PORT_W_4, GPIO_PORT_W_5, GPIO_PORT_W_6, GPIO_PORT_W_7 },     /** GPIO_PORT_W */
+    { GPIO_PORT_Y_0, GPIO_PORT_Y_1, GPIO_PORT_Y_2, GPIO_PORT_Y_3, GPIO_PORT_Y_4, GPIO_PORT_Y_5, GPIO_PORT_Y_6, GPIO_PORT_Y_7 },     /** GPIO_PORT_Y */
+};
+/**
+ *  @}
+ */ /* End of group GPIO_Private_typedef */
+/*----------------------------------*/
+/**
+ * @brief  GPIO handle structure definition.
+*/
+/*----------------------------------*/
+typedef struct gpio_pa_handle
+{
+    TSB_PA_TypeDef       *p_pa_instance;     /*!< Registers base address.           */
+    TSB_PB_TypeDef       *p_pb_instance;     /*!< Registers base address.           */
+    TSB_PC_TypeDef       *p_pc_instance;     /*!< Registers base address.           */
+    TSB_PD_TypeDef       *p_pd_instance;     /*!< Registers base address.           */
+    TSB_PE_TypeDef       *p_pe_instance;     /*!< Registers base address.           */
+    TSB_PF_TypeDef       *p_pf_instance;     /*!< Registers base address.           */
+    TSB_PG_TypeDef       *p_pg_instance;     /*!< Registers base address.           */
+    TSB_PH_TypeDef       *p_ph_instance;     /*!< Registers base address.           */
+    TSB_PJ_TypeDef       *p_pj_instance;     /*!< Registers base address.           */
+    TSB_PK_TypeDef       *p_pk_instance;     /*!< Registers base address.           */
+    TSB_PL_TypeDef       *p_pl_instance;     /*!< Registers base address.           */
+    TSB_PM_TypeDef       *p_pm_instance;     /*!< Registers base address.           */
+    TSB_PN_TypeDef       *p_pn_instance;     /*!< Registers base address.           */
+    TSB_PP_TypeDef       *p_pp_instance;     /*!< Registers base address.           */
+    TSB_PR_TypeDef       *p_pr_instance;     /*!< Registers base address.           */
+    TSB_PT_TypeDef       *p_pt_instance;     /*!< Registers base address.           */
+    TSB_PU_TypeDef       *p_pu_instance;     /*!< Registers base address.           */
+    TSB_PV_TypeDef       *p_pv_instance;     /*!< Registers base address.           */
+    TSB_PW_TypeDef       *p_pw_instance;     /*!< Registers base address.           */
+    TSB_PY_TypeDef       *p_py_instance;     /*!< Registers base address.           */
+} gpio_t;
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_Typedef */
+
+/**
+ *  @}
+ */ /* End of group GPIO */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+#endif /* __GPIO_M4NR_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_t32a.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_t32a.h
new file mode 100644
index 0000000000..439ac44278
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/inc/txz_t32a.h
@@ -0,0 +1,1024 @@
+/**
+ *******************************************************************************
+ * @file    txz_t32a.h
+ * @brief   This file provides all the functions prototypes for T32A driver.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef __T32A_H
+#define __T32A_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include "txz_driver_def.h"
+/**
+ *  @addtogroup Periph_Driver
+ *  @{
+ */
+
+/**
+ *  @defgroup T32A T32A
+ *  @brief    T32A Driver.
+ *  @{
+ */
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup T32A_Exported_define T32A Exported Define
+ *  @{
+ */
+
+/**
+ *  @defgroup T32A_Result  Result
+ *  @brief    T32A Result Macro Definition.
+ *  @{
+ */
+#define T32A_RESULT_SUCCESS     (0)          /*!< Success       */
+#define T32A_RESULT_FAILURE     (-1)         /*!< Failure       */
+#define T32A_READ_FAILURE       (0xFFFFFFFF) /*!< Failure       */
+/**
+ *  @}
+ */ /* End of group T32A_Result */
+
+/**
+ *  @defgroup T32A_NullPointer  Null Pointer
+ *  @brief    Null Pointer.
+ *  @{
+ */
+#define T32A_NULL        ((void *)0) /*!< NULL Pointer For T32A */
+/**
+ *  @}
+ */ /* End of group T32A_NullPointer */
+
+ /**
+ *  @defgroup T32A_HALT  T32A Debug HALT Control
+ *  @brief    Debug HALT Control Run/Stop HALT Macro Definition.
+ *  @{
+ */
+#define T32A_DBG_HALT_RUN               ((uint32_t)0x00000000)    /*!< Run */
+#define T32A_DBG_HALT_STOP              ((uint32_t)0x00000002)    /*!< Stop  */
+/**
+ *  @}
+ */ /* End of group T32A_HALT */
+
+ /**
+ *  @defgroup T32A_MODE32  T32A 16bit/32bit MODE
+ *  @brief    T32A 16bit/32bit MODE MODE32 Macro Definition.
+ *  @{
+ */
+#define T32A_MODE_16                    ((uint32_t)0x00000000)    /*!< 16bit Mode */
+#define T32A_MODE_32                    ((uint32_t)0x00000001)    /*!< 32bit Mode  */
+/**
+ *  @}
+ */ /* End of group T32A_MODE32 */
+
+ /**
+ *  @defgroup T32A_RUNFLGx  T32A RUNFLG Control
+ *  @brief    Run/Stop RUNFLGx Macro Definition.
+ *  @{
+ */
+#define T32A_RUNFLG_RUN                 ((uint32_t)0x00000010)    /*!< Run */
+#define T32A_RUNFLG_STOP                ((uint32_t)0x00000000)    /*!< Stop  */
+/**
+ *  @}
+ */ /* End of group T32A_RUNFLGx */
+
+/**
+ *  @defgroup T32A_SFTSTPx  T32A SW STOP Control
+ *  @brief    T32A SW STOPx SFTSTPx Macro Definition.
+ *  @{
+ */
+#define T32A_COUNT_DONT_STOP            ((uint32_t)0x0000000)    /*!< No effect */
+#define T32A_COUNT_STOP                 ((uint32_t)0x0000004)    /*!< Counter Stop */
+/**
+ *  @}
+ */ /* End of group T32A_SFTSTPx */
+
+/**
+ *  @defgroup T32A_SFTSTAx  T32A SW START Control
+ *  @brief    T32A SW STARTx SFTSTAx Macro Definition.
+ *  @{
+ */
+#define T32A_COUNT_DONT_START           ((uint32_t)0x0000000)    /*!< No effect */
+#define T32A_COUNT_START                ((uint32_t)0x0000002)    /*!< Counter Start */
+/**
+ *  @}
+ */ /* End of group T32A_SFTSTAx */
+
+/**
+ *  @defgroup T32A_RUNx     T32A RUN Disable/Enable Control
+ *  @brief    RUN Disable/Enable RUNx Macro Definition.
+ *  @{
+ */
+#define T32A_RUN_DISABLE                ((uint32_t)0x00000000)    /*!< Disable */
+#define T32A_RUN_ENABLE                 ((uint32_t)0x00000001)    /*!< Enable  */
+/**
+ *  @}
+ */ /* End of group T32A_RUNx */
+
+
+/**
+ *  @defgroup T32A_PRSCLx  T32A PRESCALER Control
+ *  @brief    PRESCALER Control PRSCLx Macro Definition.
+ *  @{
+ */
+#define T32A_PRSCLx_1                  ((uint32_t)0x00000000)    /*!< 1/1 */
+#define T32A_PRSCLx_2                  ((uint32_t)0x10000000)    /*!< 1/2 */
+#define T32A_PRSCLx_8                  ((uint32_t)0x20000000)    /*!< 1/8 */
+#define T32A_PRSCLx_32                 ((uint32_t)0x30000000)    /*!< 1/32 */
+#define T32A_PRSCLx_128                ((uint32_t)0x40000000)    /*!< 1/128 */
+#define T32A_PRSCLx_256                ((uint32_t)0x50000000)    /*!< 1/256 */
+#define T32A_PRSCLx_512                ((uint32_t)0x60000000)    /*!< 1/512 */
+#define T32A_PRSCLx_1024               ((uint32_t)0x70000000)    /*!< 1/1024 */
+/**
+ *  @}
+ */ /* End of group T32A_PRSCLx */
+
+/**
+ *  @defgroup T32A_CLKx  T32A COLCK Control
+ *  @brief    CLOCK Control CLKA Macro Definition.
+ *  @{
+ */
+#define T32A_CLKx_PRSCLx                ((uint32_t)0x00000000)    /*!< prescaler */
+#define T32A_CLKx_INTRG                 ((uint32_t)0x01000000)    /*!< internal triger */
+#define T32A_CLKx_TIM_RISING_EDGE       ((uint32_t)0x02000000)    /*!< other timer rising edge */
+#define T32A_CLKx_TIM_TRAILING_EDGE     ((uint32_t)0x03000000)    /*!< other timer trailing edge */
+#define T32A_CLKx_EXTTRG_RISING_EDGE    ((uint32_t)0x04000000)    /*!< external triger rising edge */
+#define T32A_CLKx_EXTTRG_TRAILING_EDGE  ((uint32_t)0x05000000)    /*!< external triger trailing edge */
+/**
+ *  @}
+ */ /* End of group T32A_CLKx */
+
+/**
+ *  @defgroup T32A_WBFx  T32A Double Buffer Disable/Enable Control
+ *  @brief    Double Buffer Disable/Enable WBFx Macro Definition.
+ *  @{
+ */
+#define T32A_WBF_DISABLE                ((uint32_t)0x00000000)    /*!< Disable */
+#define T32A_WBF_ENABLE                 ((uint32_t)0x00100000)    /*!< Enable  */
+/**
+ *  @}
+ */ /* End of group T32A_WBFx */
+
+ /**
+ *  @defgroup T32A_UPDNx  T32A Counter Up/Down Control
+ *  @brief    Counter Up/Down Control UPDNx Macro Definition.
+ *  @{
+ */
+#define T32A_COUNT_UP                   ((uint32_t)0x00000000)    /*!< count up */
+#define T32A_COUNT_DOWN                 ((uint32_t)0x00010000)    /*!< count down  */
+#define T32A_COUNT_UPDOWN               ((uint32_t)0x00020000)    /*!< count updown  */
+#define T32A_COUNT_PLS                 ((uint32_t)0x00030000)    /*!< count pulse  */
+/**
+ *  @}
+ */ /* End of group T32A_UPDNx */
+
+ /**
+ *  @defgroup T32A_RELDx  T32A Counter Reload Control
+ *  @brief    Counter Reload Control RELDx Macro Definition.
+ *  @{
+ */
+#define T32A_RELOAD_NON                  ((uint32_t)0x00000000)    /*!< Nothing(Free run) */
+#define T32A_RELOAD_INTRG                ((uint32_t)0x00000100)    /*!< internal trigger  */
+#define T32A_RELOAD_EXTTRG_RISING_EDGE   ((uint32_t)0x00000200)    /*!< external trigger rising edge  */
+#define T32A_RELOAD_EXTTRG_TRAILING_EDGE ((uint32_t)0x00000300)    /*!< external trigger trailing edge  */
+#define T32A_RELOAD_TIM_RISING_EDGE      ((uint32_t)0x00000400)    /*!< other timer rising edge */
+#define T32A_RELOAD_TIM_TRAILING_EDGE    ((uint32_t)0x00000500)    /*!< other timer trailing edge */
+#define T32A_RELOAD_SYNC                 ((uint32_t)0x00000600)    /*!< sync(slave channel) */
+#define T32A_RELOAD_TREGx                ((uint32_t)0x00000700)    /*!< match up Timer Register */
+/**
+ *  @}
+ */ /* End of group T32A_RELDx */
+
+ /**
+ *  @defgroup T32A_STOPx  T32A Counter Stop Control
+ *  @brief    Counter Stop Control STOPx Macro Definition.
+ *  @{
+ */
+#define T32A_STOP_NON                   ((uint32_t)0x00000000)    /*!< No use trigger */
+#define T32A_STOP_INTRG                 ((uint32_t)0x00000010)    /*!< internal trigger  */
+#define T32A_STOP_EXTTRG_RISING_EDGE    ((uint32_t)0x00000020)    /*!< external trigger rising edge  */
+#define T32A_STOP_EXTTRG_TRAILING_EDGE  ((uint32_t)0x00000030)    /*!< external trigger trailing edge  */
+#define T32A_STOP_TIM_RISING_EDGE       ((uint32_t)0x00000040)    /*!< other timer rising edge */
+#define T32A_STOP_TIM_TRAILING_EDGE     ((uint32_t)0x00000050)    /*!< other timer trailing edge */
+#define T32A_STOP_SYNC                  ((uint32_t)0x00000060)    /*!< sync(slave channel) */
+#define T32A_STOP_TREGx                 ((uint32_t)0x00000070)    /*!< match up Timer Register A */
+/**
+ *  @}
+ */ /* End of group T32A_STOPx */
+
+
+ /**
+ *  @defgroup T32A_STARTx  T32A Counter Start Control
+ *  @brief    Counter Start Control STARTx Macro Definition.
+ *  @{
+ */
+#define T32A_START_NON                  ((uint32_t)0x00000000)    /*!< No use trigger */
+#define T32A_START_INTRG                ((uint32_t)0x00000001)    /*!< internal trigger  */
+#define T32A_START_EXTTRG_RISING_EDGE   ((uint32_t)0x00000002)    /*!< external trigger rising edge  */
+#define T32A_START_EXTTRG_TRAILING_EDGE ((uint32_t)0x00000003)    /*!< external trigger trailing edge  */
+#define T32A_START_TIM_RISING_EDGE      ((uint32_t)0x00000004)    /*!< other timer rising edge */
+#define T32A_START_TIM_TRAILING_EDGE    ((uint32_t)0x00000005)    /*!< other timer trailing edge */
+#define T32A_START_SYNC                 ((uint32_t)0x00000006)    /*!< sync(slave channel) */
+#define T32A_START_Rsvd                 ((uint32_t)0x00000007)    /*!< Reserved */
+/**
+ *  @}
+ */ /* End of group T32A_STARTx */
+
+/**
+ *  @defgroup T32A_OCRx  T32AxOUTA Control
+ *  @brief    T32AxOUTA Control OCRx Macro Definition.
+ *  @{
+ */
+#define T32A_OCR_DISABLE                    ((uint32_t)0x00000000)    /*!< Nothing */
+#define T32A_OCR_SET                    ((uint32_t)0x00000001)    /*!< Hi */
+#define T32A_OCR_CLR                    ((uint32_t)0x00000002)    /*!< Low */
+#define T32A_OCR_INVERSION              ((uint32_t)0x00000003)    /*!< inversion */
+/**
+ *  @}
+ */ /* End of group T32A_OCRx */
+
+/**
+ *  @defgroup T32A_OCRCAPx1  T32AxOUTA Control of T32AxCAPx1 T32AxRGx1
+ *  @brief    T32AxOUTA Control of T32AxCAPx1 T32AxRGx1 OCRCAPx1 Macro Definition.
+ *  @{
+ */
+#define T32A_OCRCAPx1_DISABLE               ((uint32_t)0x00000000)    /*!< No effect */
+#define T32A_OCRCAPx1_SET               ((uint32_t)0x00000040)    /*!< Hi */
+#define T32A_OCRCAPx1_CLR               ((uint32_t)0x00000080)    /*!< Low */
+#define T32A_OCRCAPx1_INVERSION         ((uint32_t)0x000000C0)    /*!< inversion */
+/**
+ *  @}
+ */ /* End of group T32A_OCRCAPx1 */
+
+/**
+ *  @defgroup T32A_OCRCAPx0  T32AxOUTA Control of T32AxCAPx0 counter value
+ *  @brief    T32AxOUTA Control of T32AxCAPx0 T32AxRGx1 OCRCAPx0 Macro Definition.
+ *  @{
+ */
+#define T32A_OCRCAPx0_DISABLE               ((uint32_t)0x00000000)    /*!< No effect */
+#define T32A_OCRCAPx0_SET               ((uint32_t)0x00000010)    /*!< Hi */
+#define T32A_OCRCAPx0_CLR               ((uint32_t)0x00000020)    /*!< Low */
+#define T32A_OCRCAPx0_INVERSION         ((uint32_t)0x00000030)    /*!< inversion */
+/**
+ *  @}
+ */ /* End of group T32A_OCRCAPx0 */
+
+/**
+ *  @defgroup T32A_OCRCMPx1  T32AxOUTA Control of T32AxRGx1 Counter Value
+ *  @brief    T32AxOUTA Control of T32AxRGx1 Counter Value OCRCMPx1 Macro Definition.
+ *  @{
+ */
+#define T32A_OCRCMPx1_DISABLE               ((uint32_t)0x00000000)    /*!< No effect */
+#define T32A_OCRCMPx1_SET               ((uint32_t)0x00000004)    /*!< Hi */
+#define T32A_OCRCMPx1_CLR               ((uint32_t)0x00000008)    /*!< Low */
+#define T32A_OCRCMPx1_INVERSION         ((uint32_t)0x0000000C)    /*!< inversion */
+/**
+ *  @}
+ */ /* End of group T32A_OCRCMPx1 */
+
+/**
+ *  @defgroup T32A_OCRCMPx0  T32AxOUTA Control of T32AxRGx0 Counter Value
+ *  @brief    T32AxOUTA Control of T32AxRGx0 Counter Value OCRCMPx0 Macro Definition.
+ *  @{
+ */
+#define T32A_OCRCMPx0_DISABLE               ((uint32_t)0x00000000)    /*!< No effect */
+#define T32A_OCRCMPx0_SET               ((uint32_t)0x00000001)    /*!< Hi */
+#define T32A_OCRCMPx0_CLR               ((uint32_t)0x00000002)    /*!< Low */
+#define T32A_OCRCMPx0_INVERSION         ((uint32_t)0x00000003)    /*!< inversion */
+/**
+ *  @}
+ */ /* End of group T32A_OCRCMPx0 */
+
+/**
+ *  @defgroup T32A_RGx0  T32A Timer Register x0 MASK
+ *  @brief    T32A Timer Register A0 MASK RGx0 Macro Definition.
+ *  @{
+ */
+#define T32A_RGx0_MASK                  ((uint32_t)0x0000FFFF)    /*!< register value mask */
+#define T32A_RGC0_MASK                  ((uint32_t)0xFFFFFFFF)    /*!< register value mask */
+/**
+ *  @}
+ */ /* End of group T32A_RGx0 */
+
+/**
+ *  @defgroup T32A_RGx1  T32A Timer Register x1 MASK
+ *  @brief    T32A Timer Register A1 MASK RGx1 Macro Definition.
+ *  @{
+ */
+#define T32A_RGx1_MASK                  ((uint32_t)0x0000FFFF)    /*!< register value mask */
+#define T32A_RGC1_MASK                  ((uint32_t)0xFFFFFFFF)    /*!< register value mask */
+/**
+ *  @}
+ */ /* End of group T32A_RGx0 */
+
+/**
+ *  @defgroup T32A_TMRx  T32A Counter Capture Register x MASK
+ *  @brief    T32A Counter Capture Register x MASK TMRx Macro Definition.
+ *  @{
+ */
+#define T32A_TMRx_MASK                  ((uint32_t)0x0000FFFF)    /*!< register value mask */
+#define T32A_TMRC_MASK                  ((uint32_t)0xFFFFFFFF)    /*!< register value mask */
+/**
+ *  @}
+ */ /* End of group T32A_TMRx */
+
+/**
+ *  @defgroup T32A_RELD  T32A Counter Reload Register x MASK
+ *  @brief    T32A Counter Reload Register x MASK TMRx Macro Definition.
+ *  @{
+ */
+#define T32A_RELDx_MASK                 ((uint32_t)0x0000FFFF)    /*!< register value mask */
+#define T32A_RELDC_MASK                 ((uint32_t)0xFFFFFFFF)    /*!< register value mask */
+/**
+ *  @}
+ */ /* End of group T32A_RELD */
+
+ /**
+ *  @defgroup T32A_CAPMx1  T32A Capture Control Register x1
+ *  @brief    Capture Control Register A1 CAPMx1 Macro Definition.
+ *  @{
+ */
+#define T32A_CAPMx1_DISABLE                 ((uint32_t)0x00000000)    /*!< No use trigger */
+#define T32A_CAPMx1_INTRG               ((uint32_t)0x00000010)    /*!< internal trigger  */
+#define T32A_CAPMx1_INx0_RISING_EDGE    ((uint32_t)0x00000020)    /*!< INx0 rising edge  */
+#define T32A_CAPMx1_INx0_TRAILING_EDGE  ((uint32_t)0x00000030)    /*!< INx0 trailing edge */
+#define T32A_CAPMx1_INx1_RISING_EDGE    ((uint32_t)0x00000040)    /*!< INx1 rising edge  */
+#define T32A_CAPMx1_INx1_TRAILING_EDGE  ((uint32_t)0x00000050)    /*!< INx1 trailing edge  */
+#define T32A_CAPMx1_TIM_RISING_EDGE     ((uint32_t)0x00000060)    /*!< other timer rising edge */
+#define T32A_CAPMx1_TIM_TRAILING_EDGE   ((uint32_t)0x00000070)    /*!< other timer trailing edge */
+/**
+ *  @}
+ */ /* End of group T32A_CAPMx1 */
+
+ /**
+ *  @defgroup T32A_CAPMx0  T32A Capture Control Register x0
+ *  @brief    Capture Control Register x0 CAPMx0 Macro Definition.
+ *  @{
+ */
+#define T32A_CAPMx0_DISABLE                 ((uint32_t)0x00000000)    /*!< No use trigger */
+#define T32A_CAPMx0_INTRG               ((uint32_t)0x00000001)    /*!< internal trigger  */
+#define T32A_CAPMx0_INx0_RISING_EDGE    ((uint32_t)0x00000002)    /*!< INx0 rising edge  */
+#define T32A_CAPMx0_INx0_TRAILING_EDGE  ((uint32_t)0x00000003)    /*!< INx0 trailing edge  */
+#define T32A_CAPMx0_INx1_RISING_EDGE    ((uint32_t)0x00000004)    /*!< INx1 rising edge  */
+#define T32A_CAPMx0_INx1_TRAILING_EDGE  ((uint32_t)0x00000005)    /*!< INx1 trailing edge  */
+#define T32A_CAPMx0_TIM_RISING_EDGE     ((uint32_t)0x00000006)    /*!< other timer rising edge */
+#define T32A_CAPMx0_TIM_TRAILING_EDGE   ((uint32_t)0x00000007)    /*!< other timer trailing edge */
+/**
+ *  @}
+ */ /* End of group T32A_CAPMx0 */
+
+/**
+ *  @defgroup T32A_CAPx0  T32A Capture Register x0 MASK
+ *  @brief    T32A Capture Register x0 MASK CAPx0 Macro Definition.
+ *  @{
+ */
+#define T32A_CAPx0_MASK                 ((uint32_t)0x0000FFFF)    /*!< register value mask */
+#define T32A_CAPC0_MASK                 ((uint32_t)0xFFFFFFFF)    /*!< register value mask */
+/**
+ *  @}
+ */ /* End of group T32A_CAPx0 */
+
+/**
+ *  @defgroup T32A_CAPx1  T32A Capture Register x1 MASK
+ *  @brief    T32A Capture Register x1 MASK CAPx1 Macro Definition.
+ *  @{
+ */
+#define T32A_CAPx1_MASK                 ((uint32_t)0x0000FFFF)    /*!< register value mask */
+#define T32A_CAPC1_MASK                 ((uint32_t)0xFFFFFFFF)    /*!< register value mask */
+/**
+ *  @}
+ */ /* End of group T32A_CAPx1 */
+
+/**
+ *  @defgroup T32A_IMSTERR T32A Statuserr Interrupt Request MASK
+ *  @brief    T32A Statuserr Interrupt Request MASK IMSTERR Macro Definition.
+ *  @{
+ */
+#define T32A_IMSTERR_MASK_NOREQ          ((uint32_t)0x00000000)
+#define T32A_IMSTERR_MASK_REQ            ((uint32_t)0x00000010)
+/**
+ *  @}
+ */ /* End of group T32A_IMSTERR */
+
+/**
+ *  @defgroup T32A_IMUFx  T32A Underflow Interrupt Request MASK
+ *  @brief    T32A Underflow Interrupt Request MASK IMUFx Macro Definition.
+ *  @{
+ */
+#define T32A_IMUFx_MASK_NOREQ           ((uint32_t)0x00000000)    /*!< don't request */
+#define T32A_IMUFx_MASK_REQ             ((uint32_t)0x00000008)    /*!< request */
+/**
+ *  @}
+ */ /* End of group T32A_IMUFx */
+
+/**
+ *  @defgroup T32A_IMOFx  T32A Overflow Interrupt Request MASK
+ *  @brief    T32A Overflow Interrupt Request MASK IMOFx Macro Definition.
+ *  @{
+ */
+#define T32A_IMOFx_MASK_NOREQ           ((uint32_t)0x00000000)    /*!< don't request */
+#define T32A_IMOFx_MASK_REQ             ((uint32_t)0x00000004)    /*!< request */
+/**
+ *  @}
+ */ /* End of group T32A_IMOFx */
+
+/**
+ *  @defgroup T32A_IMx1  T32A Match Up T32AxRGx1 Interrupt Request MASK
+ *  @brief    T32A Match Up T32AxRGx1 Interrupt Request MASK IMx1 Macro Definition.
+ *  @{
+ */
+#define T32A_IMx1_MASK_NOREQ            ((uint32_t)0x00000000)    /*!< don't request */
+#define T32A_IMx1_MASK_REQ              ((uint32_t)0x00000002)    /*!< request */
+/**
+ *  @}
+ */ /* End of group T32A_IMx1 */
+
+/**
+ *  @defgroup T32A_IMx0  T32A Match Up T32AxRGx0 Interrupt Request MASK
+ *  @brief    T32A Match Up T32AxRGx0 Interrupt Request MASK IMx0 Macro Definition.
+ *  @{
+ */
+#define T32A_IMx0_MASK_NOREQ            ((uint32_t)0x00000000)    /*!< don't request */
+#define T32A_IMx0_MASK_REQ              ((uint32_t)0x00000001)    /*!< request */
+/**
+ *  @}
+ */ /* End of group T32A_IMx0 */
+
+/**
+ *  @defgroup T32A_INTSTERR T32A_Statuerr Flag Status
+ *  @brief    T32A Statuserr Flag Status INTSTERR Macro Definition.
+ *  @{
+ */
+#define T32A_INTSTERR_FLG_MASK           ((uint32_t)0x00000010)
+#define T32A_INTSTERR_FLG_CLR            ((uint32_t)0x00000010)
+/**
+ *  @}
+ */ /* End of group T32A_INTSTERR */
+
+/**
+ *  @defgroup T32A_INTUFA  T32A Underflow Flag Status
+ *  @brief    T32A Underflow Flag Status INTUFA Macro Definition.
+ *  @{
+ */
+#define T32A_INTUFx_FLG_MASK            ((uint32_t)0x00000008)    /*!< Underflow Flag Mask */
+#define T32A_INTUFx_FLG_CLR             ((uint32_t)0x00000008)    /*!< Underflow Flag Clear */
+/**
+ *  @}
+ */ /* End of group T32A_INTUFA */
+
+/**
+ *  @defgroup T32A_INTOFA  T32A Overflow Flag Status
+ *  @brief    T32A Overflow Flag Status INTOFA Macro Definition.
+ *  @{
+ */
+#define T32A_INTOFx_FLG_MASK            ((uint32_t)0x00000004)    /*!< Overflow Flag Mask */
+#define T32A_INTOFx_FLG_CLR             ((uint32_t)0x00000004)    /*!< Overflow Flag Clear */
+/**
+ *  @}
+ */ /* End of group T32A_INTOFA */
+
+/**
+ *  @defgroup T32A_INTA1  T32A Match Up T32AxRGx1 Flag Status
+ *  @brief    T32A Match Up T32AxRGx1 Flag Status INTA1 Macro Definition.
+ *  @{
+ */
+#define T32A_INTx1_FLG_MASK             ((uint32_t)0x00000002)    /*!< Match Up T32AxRGx1 Flag Mask */
+#define T32A_INTx1_FLG_CLR              ((uint32_t)0x00000002)    /*!< Match Up T32AxRGx1 Flag Clear */
+/**
+ *  @}
+ */ /* End of group T32A_INTA1 */
+
+/**
+ *  @defgroup T32A_INTA0  T32A Match Up T32AxRGx0 Flag Status
+ *  @brief    T32A Match Up T32AxRGx0 Flag Status INTA0 Macro Definition.
+ *  @{
+ */
+#define T32A_INTx0_FLG_MASK             ((uint32_t)0x00000001)    /*!< Match Up T32AxRGx0 Flag Mask */
+#define T32A_INTx0_FLG_CLR              ((uint32_t)0x00000001)    /*!< Match Up T32AxRGx0 Flag Clear */
+/**
+ *  @}
+ */ /* End of group T32A_INTA0 */
+
+/**
+ *  @defgroup T32A_DMAENx2  T32A DMA Converter1 Request control
+ *  @brief    T32A DMA Converter1 Disable/Enable DMAENx2 Macro Definition.
+ *  @{
+ */
+#define T32A_DMAENx2_DISABLE            ((uint32_t)0x00000000)    /*!< disable */
+#define T32A_DMAENx2_ENABLE             ((uint32_t)0x00000004)    /*!< enable */
+/**
+ *  @}
+ */ /* End of group T32A_DMAENx2 */
+
+/**
+ *  @defgroup T32A_DMAENx1  T32A DMA InputCapture1 Request control
+ *  @brief    T32A DMA InputCapture1 Disable/Enable DMAENx1 Macro Definition.
+ *  @{
+ */
+#define T32A_DMAENx1_DISABLE            ((uint32_t)0x00000000)    /*!< disable */
+#define T32A_DMAENx1_ENABLE             ((uint32_t)0x00000002)    /*!< enable */
+/**
+ *  @}
+ */ /* End of group T32A_DMAENx1 */
+
+/**
+ *  @defgroup T32A_DMAENx0  T32A DMA InputCapture0 Request control
+ *  @brief    T32A DMA InputCapture0 Disable/Enable DMAENx0 Macro Definition.
+ *  @{
+ */
+#define T32A_DMAENx0_DISABLE            ((uint32_t)0x00000000)    /*!< disable */
+#define T32A_DMAENx0_ENABLE             ((uint32_t)0x00000001)    /*!< enable */
+/**
+ *  @}
+ */ /* End of group T32A_DMAENx0 */
+
+ /**
+ *  @defgroup T32A_PDN  T32A Pulse Mode Count Down Control
+ *  @brief    Pulse Mode Count Down Control PDN Macro Definition.
+ *  @{
+ */
+#define T32A_PDN_NON0                   ((uint32_t)0x00000000)    /*!< Do not count down */
+#define T32A_PDN_NON1                   ((uint32_t)0x00001000)    /*!< Do not count down */
+#define T32A_PDN_INC0_RISING_EDGE       ((uint32_t)0x00002000)    /*!< T32AxINC0 rising edge  */
+#define T32A_PDN_INC0_TRAILING_EDGE     ((uint32_t)0x00003000)    /*!< T32AxINC0 trailing edge  */
+#define T32A_PDN_INC1_RISING_EDGE       ((uint32_t)0x00004000)    /*!< T32AxINC1 rising edge  */
+#define T32A_PDN_INC1_TRAILING_EDGE     ((uint32_t)0x00005000)    /*!< T32AxINC1 trailing edge  */
+#define T32A_PDN_INC0_BOTH_EDGE         ((uint32_t)0x00006000)    /*!< T32AxINC0 rising edge/trailing edge */
+#define T32A_PDN_INC1_BOTH_EDGE         ((uint32_t)0x00007000)    /*!< T32AxINC1 rising edge/trailing edge */
+/**
+ *  @}
+ */ /* End of group T32A_PDN */
+
+ /**
+ *  @defgroup T32A_PUP  T32A Pulse Mode Count UP Control
+ *  @brief    Pulse Mode Count UP Control PUP Macro Definition.
+ *  @{
+ */
+#define T32A_PUP_NON0                   ((uint32_t)0x00000000)    /*!< Do not count up */
+#define T32A_PUP_NON1                   ((uint32_t)0x00000100)    /*!< Do not count up */
+#define T32A_PUP_INC0_RISING_EDGE       ((uint32_t)0x00000200)    /*!< T32AxINC0 rising edge  */
+#define T32A_PUP_INC0_TRAILING_EDGE     ((uint32_t)0x00000300)    /*!< T32AxINC0 trailing edge  */
+#define T32A_PUP_INC1_RISING_EDGE       ((uint32_t)0x00000400)    /*!< T32AxINC1 rising edge  */
+#define T32A_PUP_INC1_TRAILING_EDGE     ((uint32_t)0x00000500)    /*!< T32AxINC1 trailing edge  */
+#define T32A_PUP_INC0_BOTH_EDGE         ((uint32_t)0x00000600)    /*!< T32AxINC0 rising edge/trailing edge */
+#define T32A_PUP_INC1_BOTH_EDGE         ((uint32_t)0x00000700)    /*!< T32AxINC1 rising edge/trailing edge */
+/**
+ *  @}
+ */ /* End of group T32A_PUP */
+
+ /**
+ *  @defgroup T32A_NF  T32A Noise Filter control
+ *  @brief    Noise Filter control NF Macro Definition.
+ *  @{
+ */
+#define T32A_NF_NON                     ((uint32_t)0x00000000)    /*!< Nothing */
+#define T32A_NF_2                       ((uint32_t)0x00000010)    /*!< Noise Filter less than 2/T0 */
+#define T32A_NF_4                       ((uint32_t)0x00000020)    /*!< Noise Filter less than 4/T0 */
+#define T32A_NF_8                       ((uint32_t)0x00000030)    /*!< Noise Filter less than 8/T0 */
+/**
+ *  @}
+ */ /* End of group T32A_NF */
+
+/**
+ *  @defgroup T32A_PDIR  T32A Phase 2 Pulse Direction control
+ *  @brief    Phase 2 Pulse Direction control PDIR Macro Definition.
+ *  @{
+ */
+#define T32A_PDIR_FORWARD               ((uint32_t)0x00000000)    /*!< forward */
+#define T32A_PDIR_BACKWARD              ((uint32_t)0x00000002)    /*!< backward */
+/**
+ *  @}
+ */ /* End of group T32A_PDIR */
+
+/**
+ *  @defgroup T32A_PMODE  T32A Pulse Count Mode control
+ *  @brief    Pulse Count Mode control PDIR Macro Definition.
+ *  @{
+ */
+#define T32A_PMODE_PHASE_2              ((uint32_t)0x00000000)    /*!< Phase 2 Pulse Counter Mode */
+#define T32A_PMODE_PHASE_1              ((uint32_t)0x00000001)    /*!< Phase 1 Pulse Counter Mode */
+/**
+ *  @}
+ */ /* End of group T32A_PMODE */
+
+/**
+ *  @}
+ */ /* End of group T32A_Exported_define */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/** @defgroup T32A_Exported_Typedef T32A Exported Typedef
+  * @{
+  */
+
+/**
+ *  @enum t32_type_t
+ *  @brief    Use of Timer register.
+ */
+typedef enum
+{
+  T32A_TIMERA = 0,     /*!< 0: Timer A     */
+  T32A_TIMERB,         /*!< 1: Timer B     */
+  T32A_TIMERC,         /*!< 2: Timer C     */
+  T32A_TIMERMAX,
+}t32_type_t;
+
+/**
+ *  @enum t32_regnum_t
+ *  @brief    Use of Timer register number.
+ */
+typedef enum
+{
+  T32A_REG0 = 0,     /*!< 0: Register 0     */
+  T32A_REG1,          /*!< 1: Register 1     */
+  T32A_RELOAD,      /*!< 2: Reload Register     */
+}t32_regnum_t;
+/**
+ *  @enum t32_mode_t
+ *  @brief    Use of Timer register.
+ */
+typedef enum
+{
+  T32A_MATCH = 0,     /*!< 0: compare match detection 0     */
+  T32A_OVERFLOW,      /*!< 1: Overfloe detection     */
+  T32A_UNDERFLOW,     /*!< 2: Underflow detection    */
+  T32A_CAPTURE0,     /*!< 3: Capture 0              */
+  T32A_CAPTURE1,     /*!< 4: Capture 0              */
+}t32_mode_t;
+
+/**
+ *  @enum t32_triger_t
+ *  @brief    Use of Timer register.
+ */
+typedef enum
+{
+  T32A_INTRG = 0,                /*!< 0: internal triger     */
+  T32A_TIM_RISING_EDGE,          /*!< 1: Same Channel other timer rising edge     */
+  T32A_TIM_TRAILING_EDGE,        /*!< 2: Same Channel other timer trailing edge     */
+  T32A_EXTTRG_RISING_EDGE,       /*!< 3: external triger rising edge              */
+  T32A_EXTTRG_TRAILING_EDGE,     /*!< 4: external triger trailing edge              */
+}t32_triger_t;
+/**
+ *  @}
+ */ /* End of group T32A_Exported_Typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup T32A_Exported_Typedef T32A Exported Typedef
+ *  @{
+ */
+/*----------------------------------*/
+/**
+ * @struct t32a_mode_t
+ * @brief  TimerA Mode Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t halt;         /*!< T32A Debug HALT Control.
+                                : Use @ref T32A_HALT */
+    uint32_t mode;         /*!< T32A 16bit/32bit MODE .
+                                : Use @ref T32A_MODE32 */
+} t32a_mode_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_runx_t
+ * @brief  TimerA Run Control Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t runflg;      /*!< TimerA Run Control Flag.
+                                : Use @ref T32A_RUNFLGx */
+    uint32_t sftstp;      /*!< SW Counter STOP Control.
+                                : Use @ref T32A_SFTSTPx */
+    uint32_t sftsta;      /*!< SW Counter START Control.
+                                : Use @ref T32A_SFTSTAx */
+    uint32_t run;         /*!< TimerA Run Control.
+                                : Use @ref T32A_RUNx */
+} t32a_runx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_crx_t
+ * @brief  Counter Register Control Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t prscl;       /*!< T32A PRESCALER Control.
+                                : Use @ref T32A_PRSCLx */
+    uint32_t clk;         /*!< T32A COLCK Control.
+                                : Use @ref T32A_CLKx */
+    uint32_t wbf;         /*!< T32A Double Buffer Disable/Enable Control.
+                                : Use @ref T32A_WBFx */
+    uint32_t updn;        /*!< T32A Counter Up/Down Control.
+                                : Use @ref T32A_UPDNx */
+    uint32_t reld;        /*!< T32A Counter Reload Control.
+                                : Use @ref T32A_RELDx */
+    uint32_t stop;        /*!< T32A Counter Stop Control.
+                                : Use @ref T32A_STOPx */
+    uint32_t start;       /*!< T32A Counter Start Controlc.
+                                : Use @ref T32A_STARTx */
+} t32a_crx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_outcrx0_t
+ * @brief  TimerA Output Control Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t ocr;         /*!< T32AxOUTA Control.
+                                : Use @ref T32A_OCRx */
+} t32a_outcrx0_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_outcrx1_t
+ * @brief  T32AxOUTA Control Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t ocrcap1;         /*!< T32AxOUTA Control of T32AxCAPx1 T32AxRGx1.
+                                : Use @ref T32A_OCRCAPx1 */
+    uint32_t ocrcap0;         /*!< T32AxOUTA Control of T32AxCAPx0 T32AxRGx1.
+                                : Use @ref T32A_OCRCAPx0 */
+    uint32_t ocrcmp1;         /*!< T32AxOUTA Control of T32AxRGx1 Counter Value
+                                : Use @ref T32A_OCRCMPx1 */
+    uint32_t ocrcmp0;         /*!< T32AxOUTA Control of T32AxRGx0 Counter Value
+                                : Use @ref T32A_OCRCMPx0 */
+} t32a_outcrx1_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_capcrx_t
+ * @brief  Capture Control Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t capmx1;           /*!< T32A Capture Control Register x1.
+                                : Use @ref T32A_CAPMx1 */
+    uint32_t capmx0;           /*!< T32A Capture Control Register A0.
+                                : Use @ref T32A_CAPMx0 */
+} t32a_capcrx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_rgx0_t
+ * @brief  T32A Timer Register x0 Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t rgx0;             /*!< T32A Timer Register x0.
+                                : Use @ref T32A_RGx0 */
+} t32a_rgx0_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_rgx1_t
+ * @brief  T32A Timer Register x1 Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t rgx1;             /*!< T32A Timer Register x1.
+                                : Use @ref T32A_RGx1 */
+} t32a_rgx1_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_tmrx_t
+ * @brief  T32A Counter Capture Register A Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t tmrx;             /*!< T32A Counter Capture Register x.
+                                : Use @ref T32A_TMRx */
+} t32a_tmrx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_reldx_t
+ * @brief  T32A Counter Reload Register Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t reld;             /*!< T32A Counter Reload Register.
+                                : Use @ref T32A_RELD */
+} t32a_reldx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_capx0_t
+ * @brief  T32A Capture Register x0 Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t capx0;             /*!< T32A Capture Register x0.
+                                : Use @ref T32A_CAPx0 */
+} t32a_capx0_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_capx1_t
+ * @brief  T32A Capture Register x0 Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t capx1;             /*!< T32A Capture Register x1.
+                                : Use @ref T32A_CAPx1 */
+} t32a_capx1_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_imx_t
+ * @brief  Interrupt mask register Setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t imsterr;          /*!< T32A State Transition Err Interrupt Request MASK (Only use Timer C).
+                                : Use @ref T32A_IMSTERR */
+    uint32_t imuf;            /*!< T32A Underflow Interrupt Request MASK.
+                                : Use @ref T32A_IMUFx */
+    uint32_t imof;            /*!< T32A Underflow Interrupt Request MASK.
+                                : Use @ref T32A_IMOFx */
+    uint32_t imx1;             /*!< T32A Match Up T32AxRGx1 Interrupt Request MASK.
+                                : Use @ref T32A_IMx1 */
+    uint32_t imx0;             /*!< T32A Match Up T32AxRGx0 Interrupt Request MASK.
+                                : Use @ref T32A_IMx0 */
+} t32a_imx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_stx_t
+ * @brief  Status register structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t intsterr;         /*!< T32A State Transition Err Flag Status (Only use Timer C).
+                                : Use @ref T32A_INTSTERR */
+    uint32_t intuf;            /*!< T32A Underflow Flag Status.
+                                : Use @ref T32A_INTUFA */
+    uint32_t intof;            /*!< T32A Overflow Flag Status.
+                                : Use @ref T32A_INTOFA */
+    uint32_t intx1;             /*!< T32A Match Up T32AxRGx1 Flag Status.
+                                : Use @ref T32A_INTA1 */
+    uint32_t intx0;             /*!< T32A Match Up T32AxRGx0 Flag Status.
+                                : Use @ref T32A_INTA0 */
+} t32a_stx_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_dma_req_t
+ * @brief  DMA Request register setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t dmaenx2;           /*!< T32A DMA Converter1 Request control.
+                                : Use @ref T32A_DMAENx2 */
+    uint32_t dmaenx1;           /*!< T32A DMA InputCapture1 Request control.
+                                : Use @ref T32A_DMAENx1 */
+    uint32_t dmaenx0;           /*!< T32A DMA InputCapture0 Request control.
+                                : Use @ref T32A_DMAENx0 */
+} t32a_dma_req_t;
+
+/*----------------------------------*/
+/**
+ * @struct t32a_pulse_cr_t
+ * @brief  Pulse Count Control register setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t pdn;               /*!< Pulse Mode Count Down Control.
+                                : Use @ref T32A_PDN */
+    uint32_t pup;               /*!< Pulse Mode Count UP Control.
+                                : Use @ref T32A_PUP */
+    uint32_t nf;                /*!< Noise Filter control.
+                                : Use @ref T32A_NF */
+    uint32_t pdir;              /*!< Phase 2 Pulse Direction control.
+                                : Use @ref T32A_PDIR */
+    uint32_t pmode;             /*!< Pulse Count Mode control.
+                                : Use @ref T32A_PMODE */
+} t32a_pulse_cr_t;
+
+/**
+ * @struct t32a_initial_setting_t
+ * @brief  Initial Timer setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    uint32_t            id;       /*!< ID: User value.             */
+    t32a_runx_t       runx;       /*!< Timer Run Control Setting */
+    t32a_crx_t        crx;        /*!< Counter Register Control Setting */
+    t32a_outcrx0_t    outcrx0;    /*!< Timer Output Control Setting */
+    t32a_outcrx1_t    outcrx1;    /*!< T32AxOUTx Control Setting */
+    t32a_capcrx_t     capcrx;     /*!< Capture Control Setting */
+    t32a_rgx0_t       rgx0;       /*!< T32A Timer Register x0 Setting */
+    t32a_rgx1_t       rgx1;       /*!< T32A Timer Register x1 Setting */
+    t32a_tmrx_t       tmrx;       /*!< T32A Counter Capture Register Setting */
+    t32a_reldx_t      reldx;      /*!< T32A Counter Reload Register Setting */
+    t32a_capx0_t      capx0;      /*!< T32A Capture Register x0 Setting */
+    t32a_capx1_t      capx1;      /*!< T32A Capture Register x1 Setting */
+    t32a_imx_t        imx;        /*!< Interrupt mask register Setting */
+    t32a_dma_req_t    dma_req;    /*!< DMA Request register Setting */
+    t32a_pulse_cr_t   pls_cr;     /*!< Pulse Count Control Register Setting (Only use Timer C) */
+    void (*handler_T)(uint32_t id, uint32_t status, TXZ_Result result); /*!< Timer Event handler.            */
+    void (*handler_TC0)(uint32_t id, uint32_t status, TXZ_Result result); /*!< Timer Cap0 Event handler. */
+    void (*handler_TC1)(uint32_t id, uint32_t status, TXZ_Result result); /*!< Timer Cap1 Event handler. */
+} t32a_initial_setting_t;
+
+/**
+ * @struct t32a_initial_mode_t
+ * @brief  Initial Mode setting structure definition.
+*/
+/*----------------------------------*/
+typedef struct
+{
+    t32a_mode_t       mode;       /*!< Timer Mode Setting */
+} t32a_initial_mode_t;
+
+
+/*----------------------------------*/
+/**
+ * @brief  T32A handle structure definition.
+*/
+/*----------------------------------*/
+typedef struct t32a_handle
+{
+    TSB_T32A_TypeDef       *p_instance;            /*!< Registers base address.           */
+    t32a_initial_mode_t    init_mode;              /*!< Timer Mode Initial Setting */
+    t32a_initial_setting_t init[T32A_TIMERMAX];    /*!< Initial setting.                  */
+}t32a_t;
+
+/** @} */
+/* End of group T32A_Exported_Types */
+/*------------------------------------------------------------------------------*/
+/*  Functions                                                                   */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup T32A_Exported_functions T32A Exported Functions
+ *  @{
+ */
+TXZ_Result t32a_mode_init(t32a_t *p_obj);
+TXZ_Result t32a_timer_init(t32a_t *p_obj, uint32_t type);
+TXZ_Result t32a_deinit(t32a_t *p_obj, uint32_t type);
+TXZ_Result t32a_timer_stopIT(t32a_t *p_obj, uint32_t type);
+TXZ_Result t32a_timer_startIT(t32a_t *p_obj, uint32_t type);
+TXZ_Result t32a_SWcounter_start(t32a_t *p_obj, uint32_t type);
+TXZ_Result t32a_SWcounter_stop(t32a_t *p_obj, uint32_t type);
+TXZ_Result t32a_reg_set(t32a_t *p_obj, uint32_t type, uint32_t num, uint32_t value);
+TXZ_Result t32a_tmr_read(t32a_t *p_obj, uint32_t type, uint32_t *p_val);
+TXZ_Result t32a_get_status(t32a_t *p_obj, uint32_t *p_status, uint32_t type);
+void t32a_timer_IRQHandler(t32a_t *p_obj);
+void t32a_timer_cap0_IRQHandler(t32a_t *p_obj);
+void t32a_timer_cap1_IRQHandler(t32a_t *p_obj);
+TXZ_Result t32a_Calculator(uint32_t *p_value, uint32_t time, uint32_t prescaler, uint32_t prscl);
+/**
+ *  @}
+ */ /* End of group T32A_Exported_functions */
+
+/**
+ *  @}
+ */ /* End of group T32A */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+#endif /* __T32A_H */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/src/txz_ethm.c b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/src/txz_ethm.c
new file mode 100644
index 0000000000..543c15f555
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/src/txz_ethm.c
@@ -0,0 +1,1433 @@
+/**
+ *******************************************************************************
+ * @file    txz_ethm.c
+ * @brief   This file provides API functions for A-ETHM.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION 2021
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <stdio.h>
+#include <string.h>
+#include "txz_ethm.h"
+
+#if defined(__ETHM_H)
+/**
+ *  @addtogroup Periph_Driver Peripheral Driver
+ *  @{
+ */
+
+/**
+ *  @addtogroup ETHM
+ *  @{
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Configuration                                                               */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup ETHM_Private_define ETHM Private Define
+ *  @{
+ */
+
+
+/**
+ *  @}
+ */ /* End of group ETHM_Private_define */
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup ETHM_Private_macro ETHM Private Macro
+ *  @{
+ */
+
+/* no define */
+
+/**
+ *  @}
+ */ /* End of group ETHM_Private_macro */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup ETHM_Private_Enumeration ETHM Private Enumeration
+ *  @{
+ */
+
+/* no define */
+
+/**
+ *  @}
+ */ /* End of group ETHM_Private_Enumeration */
+
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup ETHM_Private_typedef ETHM Private Typedef
+ *  @{
+ */
+
+/* no define */
+
+/**
+ *  @}
+ */ /* End of group ETHM_Private_typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Variable Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup ETHM_Private_variable ETHM Private Variable Definition
+ *  @{
+ */
+
+static ethm_t *p_EthmObj;
+
+/*!< Port driver instance. */
+static gpio_t port;
+
+/* Timer Instance */
+static t32a_t t32a;
+t32a_t *p_t32a = &t32a;
+
+/* Transmit buffer */
+uint8_t ethm_txBuffer[ETHM_TX_DESCRIPTOR_NUM][ETHM_TX_BUF_SIZE] __attribute__((aligned(4)));
+/* Transmit descriptors */
+TSB_ETHM_DMADesc_TypeDef  ethm_txDescriptor[ETHM_TX_DESCRIPTOR_NUM];
+
+/* Receive buffer */
+uint8_t ethm_rxBuffer[ETHM_RX_DESCRIPTOR_NUM][ETHM_RX_BUF_SIZE] __attribute__((aligned(4)));
+/* Receive descriptors */
+TSB_ETHM_DMADesc_TypeDef ethm_rxDescriptor[ETHM_RX_DESCRIPTOR_NUM];
+
+/**
+ *  @}
+ */ /* End of group ETHM_Private_variable */
+
+/*------------------------------------------------------------------------------*/
+/*  Private Function                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup ETHM_Private_fuctions ETHM Private Fuctions
+ *  @{
+ */
+static void ethm_mdelay(uint32_t msec);
+static void ethm_timer_init(void);
+static TXZ_Result ethm_dma_txdesc_init(ethm_t *p_obj);
+static TXZ_Result ethm_dma_rxdesc_init(ethm_t *p_obj);
+static TXZ_Result ethm_dma_init(ethm_t *p_obj);
+static TXZ_Result ethm_emac_init(ethm_t *p_obj);
+static void ethm_clock_settings_enable(void);
+static void ethm_port_initialize(void);
+static TXZ_Result ethm_phy_start(ethm_t *p_obj, uint8_t addr);
+static TXZ_Result ethm_phy_write(TSB_EM_TypeDef *p_ethm, uint8_t phy_addr, uint8_t reg_addr, uint16_t data);
+static void port_error(void);
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Read from Ethernet register
+  * @param  addr: Address of register
+  * @retval value of the register
+  */
+/*--------------------------------------------------*/
+uint32_t ethm_read_register(void *addr)
+{
+    uint32_t ret;
+    ret = *(volatile uint32_t *)(addr);
+    return ret;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Write to Ethernet register
+  * @param  d : value to be written into register
+  * @param  addr: Address of register
+  * @retval -
+  */
+/*--------------------------------------------------*/
+void ethm_write_register(uint32_t d, void *addr)
+{
+    *(volatile uint32_t *)(addr) = (d);
+
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief Time out  delay
+  * @param msec : time out in milli second
+  * @retval -
+  */
+/*--------------------------------------------------*/
+static void ethm_mdelay(uint32_t msec)
+{
+
+    uint32_t to = msec * TIMEOUT_1MSEC;
+    uint32_t val;
+    val = (TSB_T32A2->TMRC);
+    uint32_t cur;
+    cur = (TSB_T32A2->TMRC);
+    while ((cur - val) < to) {
+        cur = (TSB_T32A2->TMRC);
+    }
+
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Timer initialization
+  * @param  -
+  * @retval -
+  */
+/*--------------------------------------------------*/
+static void ethm_timer_init(void)
+{
+    /* Enable clock for T32A0 */
+    TSB_CG_FSYSMENA_IPMENA08 = TXZ_ENABLE;
+
+    /* T32A ch0 TimerC Reg Match/Over Flow/Under Flow */
+    TSB_IB->IMC026  = TXZ_ENABLE;
+
+    /* Configure Timer T32A0 */
+    TSB_T32A2->MOD  =  T32A_MODE_32;
+    TSB_T32A2->RUNC = (T32A_RUN_ENABLE | T32A_COUNT_STOP);
+    TSB_T32A2->CRC  =  T32A_PRSCLx_32;
+    TSB_T32A2->RUNC = (T32A_RUN_ENABLE | T32A_COUNT_START);
+
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Initialize the DMA Transmit descriptors.
+  * @param  p_obj : Structure that contains
+  *         ethernet module instance, transmit and receive descriptors information.
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  */
+/*--------------------------------------------------*/
+static TXZ_Result ethm_dma_txdesc_init(ethm_t *p_obj)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint8_t index = 0U;
+    uint8_t *p_txbuf;
+    TSB_ETHM_DMADesc_TypeDef *p_dmatxdesc,*p_dmatxdesc_next;
+	TSB_EM_TypeDef *p_ethm;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /*Assign to transmit buffer base address */
+	    p_txbuf = &ethm_txBuffer[0][0];
+
+	    /* Assign pointer to first linked descriptor */
+	    p_obj->p_tx_desc = ethm_txDescriptor;
+
+	    /* Loop all descriptors and assign valid buffer address and  descriptor address */
+	    for (index = 0; index < ETHM_TX_DESCRIPTOR_NUM; index++) {
+	        /* Assign temp pointer to descriptor present at index location */
+	        p_dmatxdesc = p_obj->p_tx_desc + index;
+			p_dmatxdesc_next = p_dmatxdesc + 1;
+
+	        /* Set Second Address Chain bit. Indicates second address of the descriptor is the next descriptor address*/
+	        p_dmatxdesc->des0 = TX_DMA_DESC0_TCH;
+
+	        /* Assign Send buffer 1 address pointer to transmit buffer*/
+	        p_dmatxdesc->des2_Buffer_1_Addr = (uint32_t)(&p_txbuf[index * ETHM_TX_BUF_SIZE]);
+
+	        /* Assign descriptor address to Next descriptor address */
+	        if (index < ETHM_LAST_TX_DESCRIPTOR) {
+	            /* If current descriptor is not last descriptor,
+					write next descriptor address value to next descriptor base address */
+	            p_dmatxdesc->des3_Next_Desc_Addr = (uint32_t)p_dmatxdesc_next;
+	        } else {
+	            /* If current descriptor is last descriptor,
+					write next descriptor address register to the first descriptor base address */
+	            p_dmatxdesc->des3_Next_Desc_Addr = (uint32_t) p_obj->p_tx_desc;
+	        }
+	    }
+
+	    /* Assign start address of the send descriptor list */
+	    p_ethm->TRANSMIT_DESCRIPTOR_LIST_ADDRESS = (uint32_t) ethm_txDescriptor;
+	}
+    return result;
+}
+
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Initialize the DMA Receive descriptors.
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance, transmit and receive descriptors information.
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  */
+/*--------------------------------------------------*/
+static TXZ_Result ethm_dma_rxdesc_init(ethm_t *p_obj)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+	uint32_t index = 0;
+    uint8_t *p_rxBuff;
+    TSB_ETHM_DMADesc_TypeDef *p_dmarxdesc,*p_dmarxdesc_next;
+	TSB_EM_TypeDef *p_ethm;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /*Assign to receive buffer base address */
+	    p_rxBuff = &ethm_rxBuffer[0][0];
+
+	    /* Set the Ethernet RxDesc pointer with the first one of the p_dmarxdesc list */
+	    p_obj->p_rx_desc = ethm_rxDescriptor;
+
+	    /* Loop all descriptors and assign valid buffer address and  descriptor address */
+	    for (index = 0; index < ETHM_RX_DESCRIPTOR_NUM; index++) {
+	        /* Assign temp pointer to descriptor present at index location */
+	        p_dmarxdesc = p_obj->p_rx_desc + index;
+			p_dmarxdesc_next = p_dmarxdesc + 1;
+
+	        /* Set Second Address Chain bit. Indicates second address of the descriptor is the next descriptor address */
+	        p_dmarxdesc->des0 = RX_DMA_DESC0_OWN;
+
+	        /* Assign Send buffer 1 address pointer to transmit buffer */
+	        p_dmarxdesc->des1 = RX_DMA_DESC1_RCH | ETHM_RX_BUF_SIZE;
+
+	        /* Set Buffer1 address pointer */
+	        p_dmarxdesc->des2_Buffer_1_Addr = (uint32_t)(&p_rxBuff[index * ETHM_RX_BUF_SIZE]);
+
+	        /* Assign descriptor address to Next descriptor address */
+	        if (index < ETHM_LAST_RX_DESCRIPTOR) {
+	            /* If current descriptor is not last descriptor,
+					write next descriptor address value to next descriptor base address */
+	            p_dmarxdesc->des3_Next_Desc_Addr = (uint32_t)p_dmarxdesc_next;
+	        } else {
+	            /* If current descriptor is last descriptor,
+					write next descriptor address register to the first descriptor base address */
+	            p_dmarxdesc->des3_Next_Desc_Addr = (uint32_t)(p_obj->p_rx_desc);
+	        }
+
+	    }
+
+	    /* Set Receive Descriptor List Address Register */
+	    p_ethm->RECEIVE_DESCRIPTOR_LIST_ADDRESS = (uint32_t) ethm_rxDescriptor;
+	}
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Configures and initialize DMA.
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance, transmit and receive descriptors information.
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  */
+/*--------------------------------------------------*/
+static TXZ_Result ethm_dma_init(ethm_t *p_obj)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+	TSB_EM_TypeDef *p_ethm;
+    TSB_ETHM_DMA_Config_TypeDef dma_config;
+    __IO uint32_t tmpreg = 0U;
+
+	/* Check for NULL pointer */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /* Default DMA Initilization */
+	    dma_config.DT = OPEMODE_DISCARD_TCPIP_CHECKSUM_ERR_FRAME_ENABLE;
+	    dma_config.RSF = OPEMODE_RECEIVE_SAVE_TRANSFER_ENABLE;
+	    dma_config.TSF = OPEMODE_TRANSMIT_STORE_FORWARD_ENABLE;
+	    dma_config.TTC = OPEMODE_TRANSMIT_THRESHOLD_CONTROL_64BYTES;
+	    dma_config.FEF = OPEMODE_TRANSFER_ERROR_FRAME_DISABLE;
+	    dma_config.FUF = OPEMODE_TRANSFER_UNDER_SIZE_GOOD_FRAMES_DISABLE;
+	    dma_config.DGF = OPEMODE_JUMBO_FRAME_DISCARD_ENABLE;
+	    dma_config.RTC = OPEMODE_RECEIVE_THRESHOLD_CONTROL_64BYTES;
+	    dma_config.RPBL = BUSMODE_RPBL_32BEAT;
+	    dma_config.USP  = BUSMODE_ISOLATED_PBL_ENABLE;
+	    dma_config.PBL = BUSMODE_PBL_32BEAT;
+	    dma_config.ATDS = BUSMODE_DESCRIPTOR_SIZE_32BYTES;
+	    dma_config.DSL = BUSMODE_INTER_DESCRIPTOR_SKIP_LEN;
+
+	    /* Read the Operational Mode Register */
+		    tmpreg = p_ethm->OPERATION_MODE;
+
+	    /* Assign the operational mode config values */
+	    tmpreg |= (uint32_t)(dma_config.DT |
+	                         dma_config.RSF |
+	                         dma_config.TSF |
+	                         dma_config.TTC |
+	                         dma_config.FUF);
+
+	    /* Set values to Operational Mode Register */
+		    p_ethm->OPERATION_MODE = tmpreg;
+
+	    /* Set values to Bus Mode Register */
+		    p_ethm->BUS_MODE = dma_config.RPBL | dma_config.PBL | dma_config.DSL | dma_config.USP | dma_config.ATDS;
+
+	    /* Transmit descriptor initialization*/
+	    if (ethm_dma_txdesc_init(p_obj) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+	    /* Receive descriptor initialization*/
+	    if (ethm_dma_rxdesc_init(p_obj) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Enable the DMA transmission */
+		    p_ethm->OPERATION_MODE |= OPEMODE_TX_INTERRUPT_ENABLE;
+
+	    /* Enable the DMA reception */
+		    p_ethm->OPERATION_MODE |= OPEMODE_RX_INTERRUPT_ENABLE;
+
+	    /* Allow Receive Interrupt */
+	    TSB_EMA_INTERRUPT_ENABLE_RIE = 1;
+
+	    /* Allow Transmit Interrupt */
+	    TSB_EMA_INTERRUPT_ENABLE_TIE = 1;
+
+	    TSB_EMA_INTERRUPT_ENABLE_NIE = 1;
+	}
+    return result;
+}
+
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Configures and initialize EMAC.
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance.
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  */
+/*--------------------------------------------------*/
+static TXZ_Result ethm_emac_init(ethm_t *p_obj)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    TSB_EM_TypeDef *p_ethm;
+    TSB_ETHM_MAC_Config_TypeDef mac_config;
+    __IO uint32_t tmpreg = 0U;
+    uint8_t MACAddr[6];
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /* Ethernet MAC Initilization */
+	    mac_config.SARC  = MAC_CONF_SA_ALL_FRAMES;
+	    mac_config.LM = MAC_CONF_LOOPBACK_MODE_DISABLE;
+	    mac_config.RA = MAC_FRAME_FLTR_RECEIVE_ALL_FRAMES_DISABLE;
+	    mac_config.SAF = MAC_FRAME_FLTR_SA_FILTER_DISABLE;
+	    mac_config.PCF = MAC_FRAME_FLTR_PASS_CONTROL_FRAMES;
+	    mac_config.DBF = MAC_FRAME_FLTR_PASS_ALL_BROADCAST_FRAMES_ENABLE;
+	    mac_config.DAIF = MAC_FRAME_FLTR_DESTINATION_ADDR_FILTER_NORMAL;
+	    mac_config.PR = MAC_FRAME_FLTR_PROMISCUOUS_MODE_DISABLE;
+	    mac_config.HMC = MAC_FRAME_FLTR_HASH_MULTICAST_FRAMES_FILTERING;
+	    mac_config.HUC = MAC_FRAME_FLTR_HASH_UNICAST_FRAMES_FILTERING;
+	    mac_config.HTH = 0x0U;
+	    mac_config.HTL = 0x0U;
+		mac_config.PM = MAC_FRAME_FLTR_ALL_MULTICAST_FRAMES_FILTERING;
+
+	    tmpreg = p_ethm->TMAC_CONFIGURATION;
+
+	    tmpreg |= (uint32_t)mac_config.SARC |
+	              MAC_CONF_FULL_DUPLEX_MODE |
+	              MAC_CONF_TRANSFER_SPEED_100M;
+
+
+	    /* Write to TMAC Configuration Register Register */
+	    p_ethm->TMAC_CONFIGURATION = (uint32_t)tmpreg;
+
+	    tmpreg = p_ethm->TMAC_FRAME_FILTER;
+
+	    tmpreg |= (uint32_t)(mac_config.RA |
+	                         mac_config.SAF |
+	                         mac_config.PCF |
+	                         mac_config.DBF |
+	                         mac_config.DAIF |
+	                         mac_config.PR |
+	                         mac_config.HMC |
+	                         mac_config.HUC | 	
+	                         mac_config.PM);
+
+	    /* Write to TMAC Frame Filter Register */
+	    p_ethm->TMAC_FRAME_FILTER  = (uint32_t)tmpreg;
+
+	    /* Write to Hash Table Top Register */
+	    p_ethm->HASH_TABLE_HIGH = (uint32_t)mac_config.HTH;
+
+	    /* Write to Hash Table Lower Register */
+	    p_ethm->HASH_TABLE_LOW  = (uint32_t)mac_config.HTL;
+
+
+
+	    /* Write to Flow Control Register */
+	    p_ethm->FLOW_CONTROL = 0x00000000;
+
+	    /* Set MAC address */
+	    MACAddr[0] = MAC_ADDR_0;
+	    MACAddr[1] = MAC_ADDR_1;
+	    MACAddr[2] = MAC_ADDR_2;
+	    MACAddr[3] = MAC_ADDR_3;
+	    MACAddr[4] = MAC_ADDR_4;
+	    MACAddr[5] = MAC_ADDR_5;
+
+	    /* Write to MAC address 0 Top Register and MAC address 0 lower register */
+	    if (ethm_set_mac_address(p_obj,&MACAddr[0]) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Enable MAC transmission */
+	    TSB_EMA_TMAC_CONFIGURATION_TE = 1;
+
+	    /* Enable MAC Reception */
+	    TSB_EMA_TMAC_CONFIGURATION_RE = 1;
+	}
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Set the ethernet MAC address
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance.
+  * @param  macaddr : Pointer to MAC address
+  * @retval -
+  */
+/*--------------------------------------------------*/
+TXZ_Result ethm_set_mac_address(ethm_t *p_obj,uint8_t *macaddr)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    __IO uint32_t tmpreg;
+    TSB_EM_TypeDef *p_ethm;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)||
+		((void *)(macaddr) == (void *)0)) {
+		 result = TXZ_ERROR;
+
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /* Store top 16 bits of MAC address */
+	    tmpreg = ((uint32_t)macaddr[5U] << 8U) | (uint32_t)macaddr[4U];
+
+	    /* Write the selected MAC address 0 top register */
+	    p_ethm->MAC_ADDRESS0_HIGH = tmpreg;
+
+	    /* Store lower 32 bits of MAC address */
+	    tmpreg = ((uint32_t)macaddr[3U] << 24U) | ((uint32_t)macaddr[2U] << 16U) | ((uint32_t)macaddr[1U] << 8U) | macaddr[0U];
+
+	    /* Write the selected MAC address 0 lower register */
+	    p_ethm->MAC_ADDRESS0_LOW = tmpreg;
+	}
+    return result;
+
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Enable clock settings for the ports
+  * @param  -
+  * @retval -
+  */
+/*--------------------------------------------------*/
+static void ethm_clock_settings_enable(void)
+{
+
+    TSB_CG_FSYSMENA_IPMENA23 = 1;     /* UART  0   */
+
+    /* Enable Clock for ETHM */
+    TSB_CG_FSYSMENC_IPMENC10 = TXZ_ENABLE;
+
+    /*Enable clock for Port G */
+    TSB_CG_FSYSMENB_IPMENB08 = TXZ_ENABLE;
+    TSB_CG_FSYSMENB_IPMENB09 = 1;     /* PORT  H   */
+    TSB_CG_FSYSMENB_IPMENB11 = 1;     /* PORT  K   */
+    TSB_CG_FSYSMENB_IPMENB12 = 1;     /* PORT  L   */
+    TSB_CG_FSYSMENB_IPMENB13 = 1;     /* PORT  M   */
+    TSB_CG_FSYSMENB_IPMENB17 = 1;     /* PORT  T   */
+
+    return;
+
+}
+/*--------------------------------------------------*/
+/**
+  * @brief  Port Initialize.
+  * @param  -
+  * @return -
+  * @retval -
+  * @note   -
+  */
+/*--------------------------------------------------*/
+static void ethm_port_initialize(void)
+{
+	port.p_pa_instance = TSB_PA;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_A) != TXZ_SUCCESS) {
+        port_error();
+    }
+
+	if (gpio_func(&port, GPIO_PORT_A, GPIO_PORT_2, (uint32_t)GPIO_PA2_EMAPPSOUT0, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*===============================================================================*/
+    /*  [Port G]                                                                     */
+    /*-------------------------------------------------------------------------------*/
+    /*  Port | Function  | I/O | PGDATA | PGCR | PGFRn | PGOD | PGPUP | PGDN | PGIE  */
+    /*-------------------------------------------------------------------------------*/
+    /*  PG0  |  EMARXDV  | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PG1  |  EMARXER  | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PG2  |  EMACRS   | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1      */
+    /*  PG3  |  EMACOL   | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PG4  |  EMARXD2  | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PG5  |  EMARXD3  | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PG6  |  -        | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PG7  |  EMAMDC   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*===============================================================================*/
+    /*--- Construct  ---*/
+    /* Register Allocation */
+    port.p_pg_instance = TSB_PG;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_G) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*--- Setting    ---*/
+    /*- PG0 -*/
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_0, (uint32_t)GPIO_PG0_EMARXDV, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PG1 -*/
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_1, (uint32_t)GPIO_PG1_EMARXER, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PG2 -*/
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_2, (uint32_t)GPIO_PG2_EMACRS, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PG3 -*/
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_3, (uint32_t)GPIO_PG3_EMACOL, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PG4 -*/
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_4, (uint32_t)GPIO_PG4_EMARXD2, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PG5 -*/
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_5, (uint32_t)GPIO_PG5_EMARXD3, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PG7 -*/
+    gpio_write_bit(&port,  GPIO_PORT_G, GPIO_PORT_7, GPIO_Mode_DATA, GPIO_PIN_SET);
+    if (gpio_func(&port, GPIO_PORT_G, GPIO_PORT_7, (uint32_t)GPIO_PG7_EMAMDC, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+
+    /*===============================================================================*/
+    /*  [Port H]                                                                     */
+    /*-------------------------------------------------------------------------------*/
+    /*  Port | Function  | I/O | PHDATA | PHCR | PHFRn | PHOD | PHPUP | PHDN | PHIE  */
+    /*-------------------------------------------------------------------------------*/
+    /*  PH0  | EMAMDIO   | I/O | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PH1  | -         | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PH2  |  -        | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PH3  |  -        | -   | 0      | 0    | 0     | 0    | 1     | 0    | 0     */
+    /*  PH4  |  -        | -   | 0      | 1    | 0     | 0    | 1     | 0    | 0     */
+    /*  PH5  |  -        | -   | 0      | 0    | 0     | 0    | 0     | 1    | 0     */
+    /*  PH6  |  -        | -   | 0      | 1    | 0     | 0    | 0     | 0    | 0     */
+    /*  PH7  |  -        | -   | 0      | 0    | 0     | 0    | 1     | 0    | 0     */
+    /*===============================================================================*/
+    /*--- Construct  ---*/
+    /* Register Allocation */
+    port.p_ph_instance = TSB_PH;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_H) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*--- Setting    ---*/
+    /*- PH0 -*/
+    gpio_write_bit(&port,  GPIO_PORT_H, GPIO_PORT_0, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_H, GPIO_PORT_0, (uint32_t)GPIO_PH0_EMAMDIO, GPIO_PIN_INOUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+
+    /*===============================================================================*/
+    /*  [Port K]                                                                     */
+    /*-------------------------------------------------------------------------------*/
+    /*  Port | Function  | I/O | PKDATA | PKCR | PKFRn | PKOD | PKPUP | PKDN | PKIE  */
+    /*-------------------------------------------------------------------------------*/
+    /*  PK0  | EMATXEN   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PK1  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PK2  | -    		 |-    | 0      | 1    | 0     | 0    | 0     | 0    | 0     */
+    /*  PK3  | -    		 |-    | 0      | 1    | 0     | 0    | 0     | 0    | 0     */
+    /*  PK4  |EMATXCLK   | I   | 0      | 1    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PK5  |EMATXD3    | O   | 0      | 1    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PK6  |EMATXD2    | O   | 0      | 1    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PK7  |EMATXD1    | O   | 0      | 1    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*===============================================================================*/
+    /*--- Construct  ---*/
+    /* Register Allocation */
+    port.p_pk_instance = TSB_PK;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_K) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*--- Setting    ---*/
+    /*- PK0 -*/
+    gpio_write_bit(&port,  GPIO_PORT_K, GPIO_PORT_0, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_K, GPIO_PORT_0, (uint32_t)GPIO_PK0_EMATXEN, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+#if defined(TMPM4NN)
+    /*- PK4 -*/
+    gpio_write_bit(&port,  GPIO_PORT_K, GPIO_PORT_4, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_K, GPIO_PORT_4, (uint32_t)GPIO_PK4_EMATXCLK, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PK5 -*/
+    gpio_write_bit(&port,  GPIO_PORT_K, GPIO_PORT_5, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_K, GPIO_PORT_5, (uint32_t)GPIO_PK5_EMATXD3, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PK6 -*/
+    gpio_write_bit(&port,  GPIO_PORT_K, GPIO_PORT_6, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_K, GPIO_PORT_6, (uint32_t)GPIO_PK6_EMATXD2, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PK7 -*/
+    gpio_write_bit(&port,  GPIO_PORT_K, GPIO_PORT_7, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_K, GPIO_PORT_7, (uint32_t)GPIO_PK7_EMATXD1, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+#endif
+
+    /*===============================================================================*/
+    /*  [Port L]                                                                     */
+    /*-------------------------------------------------------------------------------*/
+    /*  Port | Function  | I/O | PLDATA | PLCR | PLFRn | PLOD | PLPUP | PLDN | PLIE  */
+    /*-------------------------------------------------------------------------------*/
+    /*  PL0  | EMATXD0   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PL1  | EMARXCLK  | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PL2  | EMARXD0   | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PL3  | EMARXD1   | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PL4  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PL5  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PL6  | -         | I   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PL7  | -         | I   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*===============================================================================*/
+    /*--- Construct  ---*/
+    /* Register Allocation */
+    port.p_pl_instance = TSB_PL;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_L) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*--- Setting    ---*/
+#if defined(TMPM4NN)
+    /*- PL0 -*/
+    if (gpio_func(&port, GPIO_PORT_L, GPIO_PORT_0, (uint32_t)GPIO_PL0_EMATXD0, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+#endif
+    /*- PL1 -*/
+    if (gpio_func(&port, GPIO_PORT_L, GPIO_PORT_1, (uint32_t)GPIO_PL1_EMARXCLK, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PL2 -*/
+    if (gpio_func(&port, GPIO_PORT_L, GPIO_PORT_2, (uint32_t)GPIO_PL2_EMARXD0, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PL3 -*/
+    if (gpio_func(&port, GPIO_PORT_L, GPIO_PORT_3, (uint32_t)GPIO_PL3_EMARXD1, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+
+#if (defined(TMPM4NR)||defined(TMPM4NQ))
+    /*===============================================================================*/
+    /*  [Port M]                                                                     */
+    /*-------------------------------------------------------------------------------*/
+    /*  Port | Function  | I/O | PMDATA | PMCR | PMFRn | PMOD | PMPUP | PMDN | PMIE  */
+    /*-------------------------------------------------------------------------------*/
+    /*  PM0  | EMATXD3   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PM1  | EMATXD2   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PM2  | EMATXD1   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PM3  | EMATXD0   | O   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 0     */
+    /*  PM4  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PM5  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PM6  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PM7  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*===============================================================================*/
+    /*--- Construct  ---*/
+    /* Register Allocation */
+    port.p_pm_instance = TSB_PM;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_M) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*--- Setting    ---*/
+    /*- PM0 -*/
+    gpio_write_bit(&port,  GPIO_PORT_M, GPIO_PORT_0, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_M, GPIO_PORT_0, (uint32_t)GPIO_PM0_EMATXD3, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PM1 -*/
+    gpio_write_bit(&port,  GPIO_PORT_M, GPIO_PORT_1, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_M, GPIO_PORT_1, (uint32_t)GPIO_PM1_EMATXD2, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PM2 -*/
+    gpio_write_bit(&port,  GPIO_PORT_M, GPIO_PORT_2, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_M, GPIO_PORT_2, (uint32_t)GPIO_PM2_EMATXD1, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*- PM3 -*/
+    gpio_write_bit(&port,  GPIO_PORT_M, GPIO_PORT_0, GPIO_Mode_DATA, GPIO_PIN_RESET);
+    if (gpio_func(&port, GPIO_PORT_M, GPIO_PORT_3, (uint32_t)GPIO_PM3_EMATXD0, GPIO_PIN_OUTPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+#endif
+
+    /*===============================================================================*/
+    /*  [Port T]                                                                     */
+    /*-------------------------------------------------------------------------------*/
+    /*  Port | Function  | I/O | PTDATA | PTCR | PTFRn | PTOD | PTPUP | PTDN | PTIE  */
+    /*-------------------------------------------------------------------------------*/
+    /*  PT0  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PT1  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PT2  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PT3  | -         | I   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*  PT4  | EMATXCLK  | I   | 0      | 0    | PGFR8 | 0    | 0     | 0    | 1     */
+    /*  PT5  | -         | -   | 0      | 0    | 0     | 0    | 0     | 0    | 0     */
+    /*===============================================================================*/
+    /*--- Construct  ---*/
+    /* Register Allocation */
+    port.p_pt_instance = TSB_PT;
+    /*--- Initialize ---*/
+    if (gpio_init(&port, GPIO_PORT_T) != TXZ_SUCCESS) {
+        port_error();
+    }
+    /*--- Setting    ---*/
+#if (defined(TMPM4NR)||defined(TMPM4NQ))
+    /*- PT4 -*/
+    if (gpio_func(&port, GPIO_PORT_T, GPIO_PORT_4, (uint32_t)GPIO_PT4_EMATXCLK, GPIO_PIN_INPUT) != TXZ_SUCCESS) {
+        port_error();
+    }
+#endif
+}
+
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Configuration and Initialization of Physical layer transceiver
+  * @param  p_obj : Structure handle contains ethernet module instance
+  * @param  addr : Physical layer address
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+static TXZ_Result ethm_phy_start(ethm_t *p_obj, uint8_t addr)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint16_t bsr_reg, bcr_reg, timeout = 0;
+    TSB_EM_TypeDef *p_ethm;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /* Read Physical link register value */
+	    if (ethm_phy_read(p_ethm, addr, TMPM4NR_PHY_BCR, &bcr_reg) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Perform PHY Software reset  */
+	    if (ethm_phy_write(p_ethm, addr, TMPM4NR_PHY_BCR, TMPM4NR_PHY_RESET) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Time out Delay to assure PHY reset */
+	    ethm_mdelay(PHY_RESET_TIMEOUT_DELAY);
+
+	    /* Wait for Link Status is up */
+	    do {
+	        if (ethm_phy_read(p_ethm, addr, TMPM4NR_PHY_BSR, &bsr_reg) != TXZ_SUCCESS) {
+	            return TXZ_ERROR;
+	        }
+
+			/* Wait */
+	        ethm_mdelay(PHY_TIME_DELAY);
+
+	        timeout += TIMEOUT_INCR;
+
+			/* check for timeout occurance */
+	        if (timeout > PHY_IO_TIMEOUT) {
+				/* Timeout error */
+	            return TXZ_ERROR;
+	        }
+
+	    } while (((bsr_reg & TMPM4NR_PHY_BSR_LINK) != TMPM4NR_PHY_BSR_LINK));
+
+	    bsr_reg = 0;
+
+	    if (ethm_phy_read(p_ethm, addr, TMPM4NR_PHY_BSR, &bsr_reg) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Full duplex, 100 Mbps */
+	    if (ethm_phy_read(p_ethm, addr, TMPM4NR_PHY_BCR, &bcr_reg) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Set values for Full duplex and speed 100 Mbps */
+	    bcr_reg |= TMPM4NR_PHY_BCR_DUPLEX | TMPM4NR_PHY_BSR_100HDX;
+
+	    /* Write PHY register to perform Full duplex and speed 100 Mbps */
+	    if (ethm_phy_write(p_ethm, addr, TMPM4NR_PHY_BCR, bcr_reg) != TXZ_SUCCESS) {
+	        return TXZ_ERROR;
+	    }
+	}
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Writes to physical register
+  * @param  p_ethm  : Ethernet instance
+  * @param  phy_addr : physical layer address
+  * @param  reg_addr : physical register address
+  * @param  data    : data to write
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+static TXZ_Result ethm_phy_write(TSB_EM_TypeDef *p_ethm, uint8_t phy_addr, uint8_t reg_addr, uint16_t data)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint16_t timeout =0;
+    __IO uint32_t tmpreg = 0U;
+
+    /* Check the parameter.           */
+	if ((void *)(p_ethm) == (void *)0) {
+		 result = TXZ_ERROR;
+	 } else {
+
+	    /* Check for MII busy status, wait for MII not busy until timeout occurs */
+	    while (ethm_read_register((void *)&p_ethm->MII_ADDRESS) & MII_ADR_GB) {
+
+			/* wait */
+			ethm_mdelay(PHY_TIME_DELAY);
+
+	        timeout += TIMEOUT_INCR;
+
+			/* check for timeout occurance */
+	        if (timeout > PHY_IO_TIMEOUT) {
+
+				/* Timeout error */
+	            return TXZ_ERROR;
+	        }
+	    }
+
+	    /* store MII Data */
+	    ethm_write_register((uint32_t) data, (void *)&p_ethm->MII_DATA);
+
+		tmpreg = MII_ADRR_PHYADR(phy_addr) | MII_ADRR_PHYREG(reg_addr) | MII_ADRR_WRITE | MII_ADR_GB;
+
+	    /* Write to physical register at specified address and perform MII write operation */
+	    ethm_write_register(tmpreg, (void *)(&p_ethm->MII_ADDRESS));
+
+		/* Reset time out */
+	    timeout = 0;
+
+	    /* Check for MII busy status, wait for MII not busy until timeout occurs*/
+	    while (ethm_read_register((void *)&p_ethm->MII_ADDRESS) & MII_ADR_GB) {
+
+
+	        ethm_mdelay(PHY_TIME_DELAY);
+
+	        timeout += TIMEOUT_INCR;
+
+			/* check for timeout occurance */
+	        if (timeout > PHY_IO_TIMEOUT) {
+
+				/* Timeout error */
+	            return TXZ_ERROR;
+	        }
+	    }
+	}
+    return result;
+
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Error Hook
+  * @param  -
+  * @return -
+  * @retval -
+  * @note   for debug
+  */
+/*--------------------------------------------------*/
+static void port_error(void)
+{
+    while (1) {
+        __NOP();
+    }
+}
+
+/**
+ *  @}
+ */ /* End of group ETHM_Private_functions */
+
+
+/*------------------------------------------------------------------------------*/
+/*  Public Function                                                             */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup ETHM_Exported_functions
+ *  @{
+ */
+/*--------------------------------------------------*/
+/**
+  * @brief  Intialize Ethernet module
+  * @param  p_obj : Pointer to structure that contains
+  *         ethernet module instance, transmit and receive descriptors information.
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  */
+/*--------------------------------------------------*/
+
+TXZ_Result ethm_init(ethm_t *p_obj)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+	uint16_t timeout = 0;
+
+	p_EthmObj = p_obj;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+    /* Enable clock settings for the ports */
+    ethm_clock_settings_enable();
+
+    /* Initialize ethernet module I/O ports */
+    ethm_port_initialize();
+
+    /* Initialize timer for timeout mechanism */
+    ethm_timer_init();
+
+    /* Select MII */
+    p_obj->p_instance->MAC_CTRL0 = MAC0_PHY_INTF_SEL_MII;
+
+    /* Clock supply to PHY interface MII/RMII */
+    p_obj->p_instance->MAC_CTRL1 = MAC_CTRL1_RXCLKEN | MAC_CTRL1_TXCLKEN | MAC_CTRL1_RMIICLKEN;
+
+    /* Reset Ethernet Module */
+    p_obj->p_instance->MAC_CTRL2 = MAC_CTRL2_SRST;
+
+    /* Perform Software reset */
+    /* Setting this bit to "1" resets the TMAC, TDMA block and all registers in the ETHM */
+    TSB_EMA_BUS_MODE_SWR = SWR_RESET;
+
+	do
+	{
+
+		ethm_mdelay(SWR_DELAY);
+		timeout += TIMEOUT_INCR;
+
+		/* check for timeout occurance */
+		if (timeout > SWR_TIMEOUT) {
+
+			/* Timeout error */
+			return TXZ_ERROR;
+		}
+	}while (TSB_EMA_BUS_MODE_SWR);
+
+    /* Set CSR clock range */
+    /* system Core clock frequency is 192MHz */
+    p_obj->p_instance->MII_ADDRESS = MII_ADRR_CR_Div42;
+
+    /* Start Ethernet phy */
+    if (ethm_phy_start(p_obj, TMPM4NR_PHY_ADDR) != TXZ_SUCCESS) {
+        return TXZ_ERROR;
+    }
+
+    /* Initialize DMA */
+    if (ethm_dma_init(p_obj) != TXZ_SUCCESS) {
+        return TXZ_ERROR;
+    }
+
+    /* Initialize EMAC */
+    if (ethm_emac_init(p_obj) != TXZ_SUCCESS) {
+        return TXZ_ERROR;
+    }
+
+    /* Disable Interrupt */
+    NVIC_DisableIRQ(INTEMA_IRQn);
+    /* Enable Interrupt */
+    NVIC_EnableIRQ(INTEMA_IRQn);
+	}
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Register callback function to notify data transmitted
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance.
+  * @param  pCallback : callback function
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+
+TXZ_Result ethm_register_tx_callback(ethm_t *p_obj,pETHM_CallbackTypeDef pCallback)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(pCallback) == (void *)0))
+		 result = TXZ_ERROR;
+
+    p_obj->txcallback = pCallback;
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Register receive callback function to notify data reception
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance.
+  * @param  pCallback : callback function
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+
+TXZ_Result ethm_register_rx_callback(ethm_t *p_obj,pETHM_CallbackTypeDef pCallback)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(pCallback) == (void *)0))
+		 result = TXZ_ERROR;
+
+    p_obj->rxcallback = pCallback;
+
+    return result;
+}
+
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Reads from physical link register
+  * @param  p_ethm  : Ethernet instance
+  * @param  phy_addr : physical layer address
+  * @param  reg_addr : physical register address
+  * @param  p_data  : pointer to store read data
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+TXZ_Result ethm_phy_read(TSB_EM_TypeDef *p_ethm, uint8_t phy_addr, uint8_t reg_addr, uint16_t *p_data)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+	uint16_t timeout = 0;
+    __IO uint32_t tmpreg = 0U;
+
+    /* Check the parameter.           */
+	if (((void *)(p_ethm) == (void *)0) ||
+		((void *)(p_data) == (void *)0)) {
+		 result = TXZ_ERROR;
+	 } else {
+
+    /* Check for MII busy status, wait for MII not busy until timeout occurs */
+    while (ethm_read_register((void *)&p_ethm->MII_ADDRESS) & MII_ADR_GB) {
+
+        ethm_mdelay(PHY_TIME_DELAY);
+
+        timeout += TIMEOUT_INCR;
+
+		/* check for timeout occurance */
+        if (timeout > PHY_IO_TIMEOUT) {
+
+			/* Timeout error */
+            return TXZ_ERROR;
+        }
+    }
+
+	tmpreg = MII_ADRR_PHYADR(phy_addr) | MII_ADRR_PHYREG(reg_addr) | MII_ADRR_READ | MII_ADR_GB;
+
+    /* Write to physical register at specified address and perform MII read operation */
+    ethm_write_register(tmpreg, (void *)(&p_ethm->MII_ADDRESS));
+
+	/* reset time out value */
+    timeout = 0;
+
+    /* Check for MII busy status, wait for MII not busy until timeout occurs */
+    while (ethm_read_register((void *)&p_ethm->MII_ADDRESS) & MII_ADR_GB) {
+
+        ethm_mdelay(PHY_TIME_DELAY);
+
+        timeout += TIMEOUT_INCR;
+
+		/* check for timeout occurance */
+        if (timeout > PHY_IO_TIMEOUT) {
+
+			/* Timeout error */
+            return TXZ_ERROR;
+        }
+    }
+
+    /* Store read data */
+    *p_data = (uint16_t)(ethm_read_register((void *)&p_ethm->MII_DATA) & 0xffff);
+	}
+    return result;
+
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Transmit data
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance, transmit and receive descriptors information.
+  * @param  p_txbuf: Pointer to transmit buffer
+  * @param  frame_len: Pointer to transmit data length
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+TXZ_Result ethm_transmit(ethm_t *p_obj, uint8_t *p_txbuf, uint32_t frame_len)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+	TSB_EM_TypeDef *p_ethm;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0) ||
+		((void *)(p_obj->p_tx_desc) == (void *)0) ||
+		((void *)(p_txbuf) == (void *)0)) {
+
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /* Check whether send descriptor is owned by the TDMA */
+	    if ((p_obj->p_tx_desc->des0 & TX_DMA_DESC0_OWN) != 0) {
+	        return TXZ_ERROR;
+	    }
+
+	    p_obj->p_tx_desc->des2_Buffer_1_Addr = (uint32_t)p_txbuf;
+
+	    /* Get the number of needed Tx buffers for the current frame */
+	    if (frame_len > ETHM_TX_BUF_SIZE) {
+
+	        return TXZ_ERROR;
+
+	    } else {
+	        /* Set LAST and FIRST segment */
+	        p_obj->p_tx_desc->des0 |= TX_DMA_DESC0_FS | TX_DMA_DESC0_LS;
+	        /* Set frame size */
+	        p_obj->p_tx_desc->des1 = (frame_len & TX_DMA_DES1_TBS1);
+
+	        /* source address insertion control */
+	        p_obj->p_tx_desc->des1 |= TX_DMA_DES1_SAIC;
+
+	        /* Set <OWN> bit.
+				This will cause the descriptor fetch to avoid possible conflict
+				with software that sets the <OWN> bit
+			*/
+	        p_obj->p_tx_desc->des0 |= TX_DMA_DESC0_OWN;
+
+	        /* Set <IC> bit.
+				This will raise transmit interrupt after the current frame has been sent
+			*/
+	        p_obj->p_tx_desc->des0 |= TX_DMA_DESC0_IC;
+
+	        /* Point to next descriptor */
+	        p_obj->p_tx_desc = (TSB_ETHM_DMADesc_TypeDef *)(p_obj->p_tx_desc->des3_Next_Desc_Addr);
+
+	    }
+
+	    /* Check whether software owns the following descriptor in the transmit list */
+	    if ((p_ethm->STATUS & DMA_STATUS_TU) != 0) {
+
+	        /* Clear TU ETHERNET DMA flag to change ownership of the descriptor */
+	        p_ethm->STATUS = DMA_STATUS_TU;
+
+	        /* Resume prcessing transmit descriptor */
+	        p_ethm->TRANSMIT_POLL_DEMAND = TX_POLLDEMAND_TPD;
+
+	    }
+	}
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Receive data
+  * @param  p_obj : Structure handle contains
+  *         ethernet module instance, transmit and receive descriptors information.
+  * @param  p_rxbuf: Pointer to receive buffer
+  * @param  p_rxlen: Pointer to receive data length
+  * @retval TXZ_SUCCESS :Success
+  * @retval TXZ_ERROR   :Failure
+  */
+/*--------------------------------------------------*/
+TXZ_Result ethm_receive(ethm_t *p_obj, uint8_t *p_rxbuf, uint32_t *p_rxlen)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+	TSB_EM_TypeDef *p_ethm;
+    uint8_t *buffer;
+    uint32_t len;
+
+    /* Check the parameter.           */
+	if (((void *)(p_obj) == (void *)0) ||
+		((void *)(p_obj->p_instance) == (void *)0) ||
+		((void *)(p_obj->p_rx_desc) == (void *)0) ||
+		((void *)(p_rxbuf) == (void *)0)) {
+
+		 result = TXZ_ERROR;
+	 } else {
+
+		p_ethm = p_obj->p_instance;
+
+	    /* Check if the descriptor is owned by the TDMA */
+	    if ((p_obj->p_rx_desc->des0 & RX_DMA_DESC0_OWN) != 0) {
+	        return TXZ_ERROR;
+	    }
+
+	    /* Check if first segment and last segment in frame */
+	    if ((p_obj->p_rx_desc->des0 & RX_DMA_DESC0_FS) == (uint32_t)RX_DMA_DESC0_FS) {
+	        if ((p_obj->p_rx_desc->des0 & RX_DMA_DESC0_LS) == (uint32_t)RX_DMA_DESC0_LS) {
+	            *p_rxlen = len = (((p_obj->p_rx_desc)->des0 & RX_DMA_DESC0_FL) >> RX_FRAME_LEN_SHIFT) - CRC_SIZE;
+
+	            /* Get the address of the buffer start address */
+	            buffer = (uint8_t *)(p_obj->p_rx_desc)->des2_Buffer_1_Addr;
+
+				/* copy received data into user buffer */
+	            memcpy((uint8_t *)p_rxbuf, (uint8_t *)buffer, len);
+
+	            p_obj->p_rx_desc->des0 |= RX_DMA_DESC0_OWN;
+
+	            /* Point to next descriptor */
+	            p_obj->p_rx_desc = (TSB_ETHM_DMADesc_TypeDef *)(p_obj->p_rx_desc->des3_Next_Desc_Addr);
+	        }
+
+	        /* When Rx Buffer unavailable flag is set: clear it and resume reception */
+	        if ((p_ethm->STATUS & DMA_STATUS_RU) != 0) {
+	            /* Clear RBUS ETHERNET DMA flag */
+	            p_ethm->STATUS = DMA_STATUS_RU;
+	            /* Resume DMA reception */
+	            p_ethm->RECEIVE_POLL_DEMAND = RX_POLLDEMAND_RPD;
+	        }
+	        /* Return function status */
+	        return TXZ_SUCCESS;
+	    } else {
+	        return TXZ_ERROR;
+	    }
+	}
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Interrupt Handler
+  * @param  - None
+  * @retval - None
+-  */
+/*--------------------------------------------------*/
+void INTEMA_IRQHandler(void)
+{
+    if (ethm_read_register((void *)&TSB_EMA->STATUS) & DMA_STATUS_RI) {
+
+		/*------------------------------*/
+		/*	Call Handler				*/
+		/*------------------------------*/
+		if ((p_EthmObj != ETHM_NULL) &&	(p_EthmObj->rxcallback != ETHM_NULL)) {
+	        p_EthmObj->rxcallback(TXZ_SUCCESS);
+		}
+        /* Clear the receive interrupt flags */
+        ethm_write_register((uint32_t) DMA_STATUS_RI_CLEAR, (void *)&TSB_EMA->STATUS);
+    } else if (ethm_read_register((void *)&TSB_EMA->STATUS) & DMA_STATUS_TI) {
+
+		/*------------------------------*/
+		/*	Call Handler				*/
+		/*------------------------------*/
+		if ((p_EthmObj != ETHM_NULL) &&	(p_EthmObj->txcallback != ETHM_NULL)) {
+	        p_EthmObj->txcallback(TXZ_SUCCESS);
+		}
+        /* Clear the transmit interrupt flags */
+        ethm_write_register((uint32_t) DMA_STATUS_TI_CLEAR, (void *)&TSB_EMA->STATUS);
+    } else if (ethm_read_register((void *)&TSB_EMA->STATUS) & DMA_STATUS_ETI) {
+        /* Clear the early transmit interrupt flags */
+        ethm_write_register((uint32_t) DMA_STATUS_ETI_CLEAR, (void *)&TSB_EMA->STATUS);
+    }
+
+    /* Clear the normal interrupt flags */
+    ethm_write_register((uint32_t) DMA_STATUS_NIS_CLEAR, (void *)&TSB_EMA->STATUS);
+}
+
+/**
+ *  @}
+ */ /* End of group ETHM_Exported_functions */
+
+/**
+ *  @}
+ */ /* End of group ETHM */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+
+#endif /* defined(__ETHM_H)  */
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/src/txz_gpio.c b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/src/txz_gpio.c
new file mode 100644
index 0000000000..24a5946fcd
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/drivers/src/txz_gpio.c
@@ -0,0 +1,1845 @@
+/**
+ *******************************************************************************
+ * @file    txz_gpio.c
+ * @brief   This file provides API functions for GPIO driver.
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *******************************************************************************
+ */
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include "txz_gpio.h"
+
+#if defined(__GPIO_H)
+/**
+ *  @addtogroup Periph_Driver
+ *  @{
+ */
+
+/**
+ *  @addtogroup GPIO
+ *  @{
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_define GPIO Private Define
+ *  @{
+ */
+/**
+ *  @name  Parameter Result
+ *  @brief Whether the parameter is specified or not.
+ *  @{
+ */
+#define PARAM_OK    ((int32_t)1)    /*!< Parameter is valid(specified).         */
+#define PARAM_NG    ((int32_t)0)    /*!< Parameter is invalid(not specified).   */
+/**
+ *  @}
+ */ /* End of name Parameter Result */
+
+/**
+ *  @name  Bit Operation Macro
+ *  @brief Whether the parameter is specified or not.
+ *  @{
+ */
+#define PORT_BASE (0x400E0000UL) /*!< Port Register Base Adress */
+#define BITBAND_PORT_OFFSET (0x0000100UL) /*!< Port Register Offset Value */
+#define BITBAND_PORT_BASE(gr) (PORT_BASE + (uint32_t)((BITBAND_PORT_OFFSET) * (uint32_t)(gr)) ) /*!<  Operational target Port Adress */
+#define BITBAND_PORT_MODE_BASE(base, pinmode) ((uint32_t)(base) + (uint32_t)(pinmode) )  /*!< Operational target Control Register Adress */
+#define BITBAND_PORT_SET(base, bitnum) (*((__IO uint32_t *)(base)) |= (uint32_t)(0x0000001UL<< (bitnum))) /*!< Target Pin Bit set */
+#define BITBAND_PORT_CLR(base, bitnum) (*((__IO uint32_t *)(base)) &= ~((uint32_t)(0x0000001UL<< (bitnum)))) /*!< Target Pin Bit clear */
+#define BITBAND_PORT_READ(val, base, bitnum) ((val) = ((*((__IO uint32_t *)(base)) & (uint32_t)(0x0000001UL<< (bitnum))) >> (bitnum))) /*!< Target Pin Bit read */
+/**
+ *  @}
+ */ /* End of Bit Operation Macro */
+/**
+ *  @}
+ */ /* End of group GPIO_Private_typedef */
+
+/*------------------------------------------------------------------------------*/
+/*  Enumerated Type Definition                                                  */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_define GPIO Private Define
+ *  @{
+ */
+
+/* no define */
+
+/**
+ *  @}
+ */ /* End of group GPIO_Private_define */
+/*------------------------------------------------------------------------------*/
+/*  Structure Definition                                                        */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_typedef GPIO Private Typedef
+ *  @{
+ */
+
+ /* no define */
+
+/**
+ *  @}
+ */ /* End of group GPIO_Private_typedef */
+/*------------------------------------------------------------------------------*/
+/*  Private Function                                                            */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @defgroup GPIO_Private_fuctions GPIO Private Fuctions
+ *  @{
+ */
+
+static uint8_t change_mode_to_num( uint32_t mode );
+static uint8_t change_func_to_num( uint32_t func );
+static int32_t check_param_pin_exist(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode);
+static int32_t check_param_func_pin_exist(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t func);
+
+static uint8_t change_mode_to_num( uint32_t mode )
+{
+    uint8_t retVal = 0;
+
+    if (mode == GPIO_Mode_DATA)     {retVal = GPIO_ModeNum_DATA;}
+    else if (mode == GPIO_Mode_CR)  {retVal = GPIO_ModeNum_CR;}
+    else if (mode == GPIO_Mode_FR1) {retVal = GPIO_ModeNum_FR1;}
+    else if (mode == GPIO_Mode_FR2) {retVal = GPIO_ModeNum_FR2;}
+    else if (mode == GPIO_Mode_FR3) {retVal = GPIO_ModeNum_FR3;}
+    else if (mode == GPIO_Mode_FR4) {retVal = GPIO_ModeNum_FR4;}
+    else if (mode == GPIO_Mode_FR5) {retVal = GPIO_ModeNum_FR5;}
+    else if (mode == GPIO_Mode_FR6) {retVal = GPIO_ModeNum_FR6;}
+    else if (mode == GPIO_Mode_FR7) {retVal = GPIO_ModeNum_FR7;}
+    else if (mode == GPIO_Mode_FR8) {retVal = GPIO_ModeNum_FR8;}
+    else if (mode == GPIO_Mode_OD)  {retVal = GPIO_ModeNum_OD;}
+    else if (mode == GPIO_Mode_PUP) {retVal = GPIO_ModeNum_PUP;}
+    else if (mode == GPIO_Mode_PDN) {retVal = GPIO_ModeNum_PDN;}
+    else if (mode == GPIO_Mode_IE)  {retVal = GPIO_ModeNum_IE;}
+    else {retVal = GPIO_ModeNum_Max;}
+
+    return retVal;
+}
+
+static uint8_t change_func_to_num( uint32_t func )
+{
+    uint8_t retVal = 0;
+
+    if  (func == GPIO_FR_1)     {retVal = GPIO_ModeNum_FR1;}
+    else if (func == GPIO_FR_2) {retVal = GPIO_ModeNum_FR2;}
+    else if (func == GPIO_FR_3) {retVal = GPIO_ModeNum_FR3;}
+    else if (func == GPIO_FR_4) {retVal = GPIO_ModeNum_FR4;}
+    else if (func == GPIO_FR_5) {retVal = GPIO_ModeNum_FR5;}
+    else if (func == GPIO_FR_6) {retVal = GPIO_ModeNum_FR6;}
+    else if (func == GPIO_FR_7) {retVal = GPIO_ModeNum_FR7;}
+    else if (func == GPIO_FR_8) {retVal = GPIO_ModeNum_FR8;}
+    else if (func == GPIO_FR_NA){retVal = GPIO_ModeNum_CR; }
+    else if (func == 0)         {retVal = GPIO_ModeNum_CR; }
+    else {retVal = GPIO_ModeNum_Max;}
+
+    return retVal;
+}
+
+/*--------------------------------------------------*/
+/*!
+  * @fn     static int32_t check_param_pin_exist(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode)
+  * @brief  Check the Pin Exist.
+  * @param[in] p_obj :GPIO object.
+  * @param[in] group :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param[in] num   :GPIO Port Number. : Use @ref gpio_num_t
+  * @param[in] mode  :GPIO Port Mode. : Use @ref gpio_mode_t
+  * @retval PARAM_OK :Valid
+  * @retval PARAM_NG :Invalid
+  */
+/*--------------------------------------------------*/
+static int32_t check_param_pin_exist(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode)
+{
+    int32_t result = PARAM_NG;
+    uint8_t chgmode;
+    uint16_t tmp;
+
+    chgmode = change_mode_to_num(mode);
+    if ((chgmode < GPIO_ModeNum_Max) && (group < GPIO_GROUP_Max) && (num < GPIO_PORT_Max))
+    {
+        tmp = (PinExistTbl[group][num] >> chgmode) & 0x01;
+        result = PARAM_OK;
+        if (tmp == 0){ result = PARAM_NG;}
+    }
+    else
+    {
+        result = PARAM_NG;
+    }
+
+    return (result);
+}
+static int32_t check_param_func_pin_exist(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t func)
+{
+    int32_t result = PARAM_NG;
+    uint8_t chgfunc;
+    uint16_t tmp;
+
+    chgfunc = change_func_to_num(func);
+    /* param check skip if func is INPUT or OUTPUT */
+    if(chgfunc == GPIO_ModeNum_CR)
+    {
+        return (PARAM_OK);
+    }
+    if ((chgfunc < GPIO_ModeNum_Max) && (group < GPIO_GROUP_Max) && (num < GPIO_PORT_Max))
+    {
+        tmp = (PinExistTbl[group][num] >> chgfunc) & 0x01;
+        result = PARAM_OK;
+        if (tmp == 0){ result = PARAM_NG;}
+    }
+    else
+    {
+        result = PARAM_NG;
+    }
+
+    return (result);
+}
+/**
+ *  @}
+ */ /* End of group GPIO_Private_functions */
+
+
+
+/*------------------------------------------------------------------------------*/
+/*  Public Function                                                             */
+/*------------------------------------------------------------------------------*/
+/**
+ *  @addtogroup GPIO_Exported_functions
+ *  @{
+ */
+/*--------------------------------------------------*/
+/*!
+  * @fn     TXZ_Result gpio_init(gpio_t *p_obj, uint32_t group)
+  * @brief     Initialize the GPIO object.
+  * @param[in] p_obj :GPIO object.
+  * @param[in] group :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note      When p_obj is NULL, "Failure" is returned.
+  * @note      An initial value of default is set at the
+               reset status value. If needed, please
+               rewrite and use an initial value.
+  * @attention This function is not available in interrupt.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_init(gpio_t *p_obj, uint32_t group)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+
+    /* Check the NULL of address. */
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        switch (group)
+        {
+        case GPIO_PORT_A:
+            /* PA Clock Enable */
+            PORT_CLOCK_ENABLE_PORTA(TSB_CG_FSYSMENB_IPMENB02);
+            INIT_GPIO_PORT_A_DATA(p_obj->p_pa_instance->DATA);
+            INIT_GPIO_PORT_A_CR(p_obj->p_pa_instance->CR);
+            INIT_GPIO_PORT_A_FR1(p_obj->p_pa_instance->FR1);
+            INIT_GPIO_PORT_A_FR2(p_obj->p_pa_instance->FR2);
+            INIT_GPIO_PORT_A_FR3(p_obj->p_pa_instance->FR3);
+            INIT_GPIO_PORT_A_FR4(p_obj->p_pa_instance->FR4);
+            INIT_GPIO_PORT_A_FR5(p_obj->p_pa_instance->FR5);
+            INIT_GPIO_PORT_A_FR6(p_obj->p_pa_instance->FR6);
+            INIT_GPIO_PORT_A_FR7(p_obj->p_pa_instance->FR7);
+            INIT_GPIO_PORT_A_FR8(p_obj->p_pa_instance->FR8);
+            INIT_GPIO_PORT_A_OD(p_obj->p_pa_instance->OD);
+            INIT_GPIO_PORT_A_PUP(p_obj->p_pa_instance->PUP);
+            INIT_GPIO_PORT_A_PDN(p_obj->p_pa_instance->PDN);
+            INIT_GPIO_PORT_A_IE(p_obj->p_pa_instance->IE);
+            break;
+        case GPIO_PORT_B:
+            /* PB Clock Enable */
+            PORT_CLOCK_ENABLE_PORTB(TSB_CG_FSYSMENB_IPMENB03);
+            INIT_GPIO_PORT_B_DATA(p_obj->p_pb_instance->DATA);
+            INIT_GPIO_PORT_B_CR(p_obj->p_pb_instance->CR);
+            INIT_GPIO_PORT_B_FR1(p_obj->p_pb_instance->FR1);
+            INIT_GPIO_PORT_B_FR2(p_obj->p_pb_instance->FR2);
+            INIT_GPIO_PORT_B_FR3(p_obj->p_pb_instance->FR3);
+            INIT_GPIO_PORT_B_FR4(p_obj->p_pb_instance->FR4);
+            INIT_GPIO_PORT_B_FR5(p_obj->p_pb_instance->FR5);
+            INIT_GPIO_PORT_B_FR6(p_obj->p_pb_instance->FR6);
+            INIT_GPIO_PORT_B_FR7(p_obj->p_pb_instance->FR7);
+            INIT_GPIO_PORT_B_FR8(p_obj->p_pb_instance->FR8);
+            INIT_GPIO_PORT_B_OD(p_obj->p_pb_instance->OD);
+            INIT_GPIO_PORT_B_PUP(p_obj->p_pb_instance->PUP);
+            INIT_GPIO_PORT_B_PDN(p_obj->p_pb_instance->PDN);
+            INIT_GPIO_PORT_B_IE(p_obj->p_pb_instance->IE);
+            break;
+        case GPIO_PORT_C:
+            /* PC Clock Enable */
+            PORT_CLOCK_ENABLE_PORTC(TSB_CG_FSYSMENB_IPMENB04);
+            INIT_GPIO_PORT_C_DATA(p_obj->p_pc_instance->DATA);
+            INIT_GPIO_PORT_C_CR(p_obj->p_pc_instance->CR);
+            INIT_GPIO_PORT_C_FR1(p_obj->p_pc_instance->FR1);
+            INIT_GPIO_PORT_C_FR2(p_obj->p_pc_instance->FR2);
+            INIT_GPIO_PORT_C_FR3(p_obj->p_pc_instance->FR3);
+            INIT_GPIO_PORT_C_FR4(p_obj->p_pc_instance->FR4);
+            INIT_GPIO_PORT_C_FR5(p_obj->p_pc_instance->FR5);
+            INIT_GPIO_PORT_C_FR6(p_obj->p_pc_instance->FR6);
+            INIT_GPIO_PORT_C_FR7(p_obj->p_pc_instance->FR7);
+            INIT_GPIO_PORT_C_FR8(p_obj->p_pc_instance->FR8);
+            INIT_GPIO_PORT_C_OD(p_obj->p_pc_instance->OD);
+            INIT_GPIO_PORT_C_PUP(p_obj->p_pc_instance->PUP);
+            INIT_GPIO_PORT_C_PDN(p_obj->p_pc_instance->PDN);
+            INIT_GPIO_PORT_C_IE(p_obj->p_pc_instance->IE);
+            break;
+        case GPIO_PORT_D:
+            /* PD Clock Enable */
+            PORT_CLOCK_ENABLE_PORTD(TSB_CG_FSYSMENB_IPMENB05);
+            INIT_GPIO_PORT_D_DATA(p_obj->p_pd_instance->DATA);
+            INIT_GPIO_PORT_D_CR(p_obj->p_pd_instance->CR);
+            INIT_GPIO_PORT_D_FR1(p_obj->p_pd_instance->FR1);
+            INIT_GPIO_PORT_D_FR2(p_obj->p_pd_instance->FR2);
+            INIT_GPIO_PORT_D_FR3(p_obj->p_pd_instance->FR3);
+            INIT_GPIO_PORT_D_FR4(p_obj->p_pd_instance->FR4);
+            INIT_GPIO_PORT_D_FR5(p_obj->p_pd_instance->FR5);
+            INIT_GPIO_PORT_D_FR6(p_obj->p_pd_instance->FR6);
+            INIT_GPIO_PORT_D_FR7(p_obj->p_pd_instance->FR7);
+            INIT_GPIO_PORT_D_FR8(p_obj->p_pd_instance->FR8);
+            INIT_GPIO_PORT_D_OD(p_obj->p_pd_instance->OD);
+            INIT_GPIO_PORT_D_PUP(p_obj->p_pd_instance->PUP);
+            INIT_GPIO_PORT_D_PDN(p_obj->p_pd_instance->PDN);
+            INIT_GPIO_PORT_D_IE(p_obj->p_pd_instance->IE);
+            break;
+        case GPIO_PORT_E:
+            /* PE Clock Enable */
+            PORT_CLOCK_ENABLE_PORTE(TSB_CG_FSYSMENB_IPMENB06);
+            INIT_GPIO_PORT_E_DATA(p_obj->p_pe_instance->DATA);
+            INIT_GPIO_PORT_E_CR(p_obj->p_pe_instance->CR);
+            INIT_GPIO_PORT_E_FR1(p_obj->p_pe_instance->FR1);
+            INIT_GPIO_PORT_E_FR2(p_obj->p_pe_instance->FR2);
+            INIT_GPIO_PORT_E_FR3(p_obj->p_pe_instance->FR3);
+            INIT_GPIO_PORT_E_FR4(p_obj->p_pe_instance->FR4);
+            INIT_GPIO_PORT_E_FR5(p_obj->p_pe_instance->FR5);
+            INIT_GPIO_PORT_E_FR6(p_obj->p_pe_instance->FR6);
+            INIT_GPIO_PORT_E_FR7(p_obj->p_pe_instance->FR7);
+            INIT_GPIO_PORT_E_FR8(p_obj->p_pe_instance->FR8);
+            INIT_GPIO_PORT_E_OD(p_obj->p_pe_instance->OD);
+            INIT_GPIO_PORT_E_PUP(p_obj->p_pe_instance->PUP);
+            INIT_GPIO_PORT_E_PDN(p_obj->p_pe_instance->PDN);
+            INIT_GPIO_PORT_E_IE(p_obj->p_pe_instance->IE);
+            break;
+        case GPIO_PORT_F:
+            /* PF Clock Enable */
+            PORT_CLOCK_ENABLE_PORTF(TSB_CG_FSYSMENB_IPMENB07);
+            INIT_GPIO_PORT_F_DATA(p_obj->p_pf_instance->DATA);
+            INIT_GPIO_PORT_F_CR(p_obj->p_pf_instance->CR);
+            INIT_GPIO_PORT_F_FR1(p_obj->p_pf_instance->FR1);
+            INIT_GPIO_PORT_F_FR2(p_obj->p_pf_instance->FR2);
+            INIT_GPIO_PORT_F_FR3(p_obj->p_pf_instance->FR3);
+            INIT_GPIO_PORT_F_FR4(p_obj->p_pf_instance->FR4);
+            INIT_GPIO_PORT_F_FR5(p_obj->p_pf_instance->FR5);
+            INIT_GPIO_PORT_F_FR6(p_obj->p_pf_instance->FR6);
+            INIT_GPIO_PORT_F_FR7(p_obj->p_pf_instance->FR7);
+            INIT_GPIO_PORT_F_FR8(p_obj->p_pf_instance->FR8);
+            INIT_GPIO_PORT_F_OD(p_obj->p_pf_instance->OD);
+            INIT_GPIO_PORT_F_PUP(p_obj->p_pf_instance->PUP);
+            INIT_GPIO_PORT_F_PDN(p_obj->p_pf_instance->PDN);
+            INIT_GPIO_PORT_F_IE(p_obj->p_pf_instance->IE);
+            break;
+        case GPIO_PORT_G:
+            /* PG Clock Enable */
+            PORT_CLOCK_ENABLE_PORTG(TSB_CG_FSYSMENB_IPMENB08);
+            INIT_GPIO_PORT_G_DATA(p_obj->p_pg_instance->DATA);
+            INIT_GPIO_PORT_G_CR(p_obj->p_pg_instance->CR);
+            INIT_GPIO_PORT_G_FR1(p_obj->p_pg_instance->FR1);
+            INIT_GPIO_PORT_G_FR2(p_obj->p_pg_instance->FR2);
+            INIT_GPIO_PORT_G_FR3(p_obj->p_pg_instance->FR3);
+            INIT_GPIO_PORT_G_FR4(p_obj->p_pg_instance->FR4);
+            INIT_GPIO_PORT_G_FR6(p_obj->p_pg_instance->FR6);
+            INIT_GPIO_PORT_G_FR5(p_obj->p_pg_instance->FR5);
+            INIT_GPIO_PORT_G_FR7(p_obj->p_pg_instance->FR7);
+            INIT_GPIO_PORT_G_FR8(p_obj->p_pg_instance->FR8);
+            INIT_GPIO_PORT_G_OD(p_obj->p_pg_instance->OD);
+            INIT_GPIO_PORT_G_PUP(p_obj->p_pg_instance->PUP);
+            INIT_GPIO_PORT_G_PDN(p_obj->p_pg_instance->PDN);
+            INIT_GPIO_PORT_G_IE(p_obj->p_pg_instance->IE);
+            break;
+        case GPIO_PORT_H:
+            /* PH Clock Enable */
+            PORT_CLOCK_ENABLE_PORTH(TSB_CG_FSYSMENB_IPMENB09);
+            INIT_GPIO_PORT_H_DATA(p_obj->p_ph_instance->DATA);
+            INIT_GPIO_PORT_H_CR(p_obj->p_ph_instance->CR);
+            INIT_GPIO_PORT_H_FR1(p_obj->p_ph_instance->FR1);
+            INIT_GPIO_PORT_H_FR2(p_obj->p_ph_instance->FR2);
+            INIT_GPIO_PORT_H_FR3(p_obj->p_ph_instance->FR3);
+            INIT_GPIO_PORT_H_FR4(p_obj->p_ph_instance->FR4);
+            INIT_GPIO_PORT_H_FR5(p_obj->p_ph_instance->FR5);
+            INIT_GPIO_PORT_H_FR6(p_obj->p_ph_instance->FR6);
+            INIT_GPIO_PORT_H_FR7(p_obj->p_ph_instance->FR7);
+            INIT_GPIO_PORT_H_FR8(p_obj->p_ph_instance->FR8);
+            INIT_GPIO_PORT_H_OD(p_obj->p_ph_instance->OD);
+            INIT_GPIO_PORT_H_PUP(p_obj->p_ph_instance->PUP);
+            INIT_GPIO_PORT_H_PDN(p_obj->p_ph_instance->PDN);
+            INIT_GPIO_PORT_H_IE(p_obj->p_ph_instance->IE);
+            break;
+        case GPIO_PORT_J:
+            /* PJ Clock Enable */
+            PORT_CLOCK_ENABLE_PORTJ(TSB_CG_FSYSMENB_IPMENB10);
+            INIT_GPIO_PORT_J_DATA(p_obj->p_pj_instance->DATA);
+            INIT_GPIO_PORT_J_CR(p_obj->p_pj_instance->CR);
+            INIT_GPIO_PORT_J_FR1(p_obj->p_pj_instance->FR1);
+            INIT_GPIO_PORT_J_FR2(p_obj->p_pj_instance->FR2);
+            INIT_GPIO_PORT_J_FR3(p_obj->p_pj_instance->FR3);
+            INIT_GPIO_PORT_J_FR4(p_obj->p_pj_instance->FR4);
+            INIT_GPIO_PORT_J_FR5(p_obj->p_pj_instance->FR5);
+            INIT_GPIO_PORT_J_FR6(p_obj->p_pj_instance->FR6);
+            INIT_GPIO_PORT_J_FR7(p_obj->p_pj_instance->FR7);
+            INIT_GPIO_PORT_J_FR8(p_obj->p_pj_instance->FR8);
+            INIT_GPIO_PORT_J_OD(p_obj->p_pj_instance->OD);
+            INIT_GPIO_PORT_J_PUP(p_obj->p_pj_instance->PUP);
+            INIT_GPIO_PORT_J_PDN(p_obj->p_pj_instance->PDN);
+            INIT_GPIO_PORT_J_IE(p_obj->p_pj_instance->IE);
+            break;
+        case GPIO_PORT_K:
+            /* PK Clock Enable */
+            PORT_CLOCK_ENABLE_PORTK(TSB_CG_FSYSMENB_IPMENB11);
+            INIT_GPIO_PORT_K_DATA(p_obj->p_pk_instance->DATA);
+            INIT_GPIO_PORT_K_CR(p_obj->p_pk_instance->CR);
+            INIT_GPIO_PORT_K_FR1(p_obj->p_pk_instance->FR1);
+            INIT_GPIO_PORT_K_FR2(p_obj->p_pk_instance->FR2);
+            INIT_GPIO_PORT_K_FR3(p_obj->p_pk_instance->FR3);
+            INIT_GPIO_PORT_K_FR4(p_obj->p_pk_instance->FR4);
+            INIT_GPIO_PORT_K_FR5(p_obj->p_pk_instance->FR5);
+            INIT_GPIO_PORT_K_FR6(p_obj->p_pk_instance->FR6);
+            INIT_GPIO_PORT_K_FR7(p_obj->p_pk_instance->FR7);
+            INIT_GPIO_PORT_K_FR8(p_obj->p_pk_instance->FR8);
+            INIT_GPIO_PORT_K_OD(p_obj->p_pk_instance->OD);
+            INIT_GPIO_PORT_K_PUP(p_obj->p_pk_instance->PUP);
+            INIT_GPIO_PORT_K_PDN(p_obj->p_pk_instance->PDN);
+            INIT_GPIO_PORT_K_IE(p_obj->p_pk_instance->IE);
+            break;
+        case GPIO_PORT_L:
+            /* PL Clock Enable */
+            PORT_CLOCK_ENABLE_PORTL(TSB_CG_FSYSMENB_IPMENB12);
+            INIT_GPIO_PORT_L_DATA(p_obj->p_pl_instance->DATA);
+            INIT_GPIO_PORT_L_CR(p_obj->p_pl_instance->CR);
+            INIT_GPIO_PORT_L_FR1(p_obj->p_pl_instance->FR1);
+            INIT_GPIO_PORT_L_FR2(p_obj->p_pl_instance->FR2);
+            INIT_GPIO_PORT_L_FR3(p_obj->p_pl_instance->FR3);
+            INIT_GPIO_PORT_L_FR4(p_obj->p_pl_instance->FR4);
+            INIT_GPIO_PORT_L_FR5(p_obj->p_pl_instance->FR5);
+            INIT_GPIO_PORT_L_FR6(p_obj->p_pl_instance->FR6);
+            INIT_GPIO_PORT_L_FR7(p_obj->p_pl_instance->FR7);
+            INIT_GPIO_PORT_L_FR8(p_obj->p_pl_instance->FR8);
+            INIT_GPIO_PORT_L_OD(p_obj->p_pl_instance->OD);
+            INIT_GPIO_PORT_L_PUP(p_obj->p_pl_instance->PUP);
+            INIT_GPIO_PORT_L_PDN(p_obj->p_pl_instance->PDN);
+            INIT_GPIO_PORT_L_IE(p_obj->p_pl_instance->IE);
+            break;
+        case GPIO_PORT_M:
+            /* PM Clock Enable */
+            PORT_CLOCK_ENABLE_PORTM(TSB_CG_FSYSMENB_IPMENB13);
+            INIT_GPIO_PORT_M_DATA(p_obj->p_pm_instance->DATA);
+            INIT_GPIO_PORT_M_CR(p_obj->p_pm_instance->CR);
+            INIT_GPIO_PORT_M_FR1(p_obj->p_pm_instance->FR1);
+            INIT_GPIO_PORT_M_FR2(p_obj->p_pm_instance->FR2);
+            INIT_GPIO_PORT_M_FR3(p_obj->p_pm_instance->FR3);
+            INIT_GPIO_PORT_M_FR4(p_obj->p_pm_instance->FR4);
+            INIT_GPIO_PORT_M_FR5(p_obj->p_pm_instance->FR5);
+            INIT_GPIO_PORT_M_FR6(p_obj->p_pm_instance->FR6);
+            INIT_GPIO_PORT_M_FR7(p_obj->p_pm_instance->FR7);
+            INIT_GPIO_PORT_M_FR8(p_obj->p_pm_instance->FR8);
+            INIT_GPIO_PORT_M_OD(p_obj->p_pm_instance->OD);
+            INIT_GPIO_PORT_M_PUP(p_obj->p_pm_instance->PUP);
+            INIT_GPIO_PORT_M_PDN(p_obj->p_pm_instance->PDN);
+            INIT_GPIO_PORT_M_IE(p_obj->p_pm_instance->IE);
+            break;
+        case GPIO_PORT_N:
+            /* PN Clock Enable */
+            PORT_CLOCK_ENABLE_PORTN(TSB_CG_FSYSMENB_IPMENB14);
+            INIT_GPIO_PORT_N_DATA(p_obj->p_pn_instance->DATA);
+            INIT_GPIO_PORT_N_CR(p_obj->p_pn_instance->CR);
+            INIT_GPIO_PORT_N_FR1(p_obj->p_pn_instance->FR1);
+            INIT_GPIO_PORT_N_FR2(p_obj->p_pn_instance->FR2);
+            INIT_GPIO_PORT_N_FR3(p_obj->p_pn_instance->FR3);
+            INIT_GPIO_PORT_N_FR4(p_obj->p_pn_instance->FR4);
+            INIT_GPIO_PORT_N_FR5(p_obj->p_pn_instance->FR5);
+            INIT_GPIO_PORT_N_FR6(p_obj->p_pn_instance->FR6);
+            INIT_GPIO_PORT_N_FR7(p_obj->p_pn_instance->FR7);
+            INIT_GPIO_PORT_N_FR8(p_obj->p_pn_instance->FR8);
+            INIT_GPIO_PORT_N_OD(p_obj->p_pn_instance->OD);
+            INIT_GPIO_PORT_N_PUP(p_obj->p_pn_instance->PUP);
+            INIT_GPIO_PORT_N_PDN(p_obj->p_pn_instance->PDN);
+            INIT_GPIO_PORT_N_IE(p_obj->p_pn_instance->IE);
+            break;
+        case GPIO_PORT_P:
+            /* PP Clock Enable */
+            PORT_CLOCK_ENABLE_PORTP(TSB_CG_FSYSMENB_IPMENB15);
+            INIT_GPIO_PORT_P_DATA(p_obj->p_pp_instance->DATA);
+            INIT_GPIO_PORT_P_CR(p_obj->p_pp_instance->CR);
+            INIT_GPIO_PORT_P_FR1(p_obj->p_pp_instance->FR1);
+            INIT_GPIO_PORT_P_FR2(p_obj->p_pp_instance->FR2);
+            INIT_GPIO_PORT_P_FR3(p_obj->p_pp_instance->FR3);
+            INIT_GPIO_PORT_P_FR4(p_obj->p_pp_instance->FR4);
+            INIT_GPIO_PORT_P_FR5(p_obj->p_pp_instance->FR5);
+            INIT_GPIO_PORT_P_FR6(p_obj->p_pp_instance->FR6);
+            INIT_GPIO_PORT_P_FR7(p_obj->p_pp_instance->FR7);
+            INIT_GPIO_PORT_P_FR8(p_obj->p_pp_instance->FR8);
+            INIT_GPIO_PORT_P_OD(p_obj->p_pp_instance->OD);
+            INIT_GPIO_PORT_P_PUP(p_obj->p_pp_instance->PUP);
+            INIT_GPIO_PORT_P_PDN(p_obj->p_pp_instance->PDN);
+            INIT_GPIO_PORT_P_IE(p_obj->p_pp_instance->IE);
+            break;
+        case GPIO_PORT_R:
+            /* PR Clock Enable */
+            PORT_CLOCK_ENABLE_PORTR(TSB_CG_FSYSMENB_IPMENB16);
+            INIT_GPIO_PORT_R_DATA(p_obj->p_pr_instance->DATA);
+            INIT_GPIO_PORT_R_CR(p_obj->p_pr_instance->CR);
+            INIT_GPIO_PORT_R_FR1(p_obj->p_pr_instance->FR1);
+            INIT_GPIO_PORT_R_FR2(p_obj->p_pr_instance->FR2);
+            INIT_GPIO_PORT_R_FR3(p_obj->p_pr_instance->FR3);
+            INIT_GPIO_PORT_R_FR4(p_obj->p_pr_instance->FR4);
+            INIT_GPIO_PORT_R_FR5(p_obj->p_pr_instance->FR5);
+            INIT_GPIO_PORT_R_FR6(p_obj->p_pr_instance->FR6);
+            INIT_GPIO_PORT_R_FR7(p_obj->p_pr_instance->FR7);
+            INIT_GPIO_PORT_R_FR8(p_obj->p_pr_instance->FR8);
+            INIT_GPIO_PORT_R_OD(p_obj->p_pr_instance->OD);
+            INIT_GPIO_PORT_R_PUP(p_obj->p_pr_instance->PUP);
+            INIT_GPIO_PORT_R_PDN(p_obj->p_pr_instance->PDN);
+            INIT_GPIO_PORT_R_IE(p_obj->p_pr_instance->IE);
+            break;
+        case GPIO_PORT_T:
+            /* PT Clock Enable */
+            PORT_CLOCK_ENABLE_PORTT(TSB_CG_FSYSMENB_IPMENB17);
+            INIT_GPIO_PORT_T_DATA(p_obj->p_pt_instance->DATA);
+            INIT_GPIO_PORT_T_CR(p_obj->p_pt_instance->CR);
+            INIT_GPIO_PORT_T_FR1(p_obj->p_pt_instance->FR1);
+            INIT_GPIO_PORT_T_FR2(p_obj->p_pt_instance->FR2);
+            INIT_GPIO_PORT_T_FR3(p_obj->p_pt_instance->FR3);
+            INIT_GPIO_PORT_T_FR4(p_obj->p_pt_instance->FR4);
+            INIT_GPIO_PORT_T_FR5(p_obj->p_pt_instance->FR5);
+            INIT_GPIO_PORT_T_FR6(p_obj->p_pt_instance->FR6);
+            INIT_GPIO_PORT_T_FR7(p_obj->p_pt_instance->FR7);
+            INIT_GPIO_PORT_T_FR8(p_obj->p_pt_instance->FR8);
+            INIT_GPIO_PORT_T_OD(p_obj->p_pt_instance->OD);
+            INIT_GPIO_PORT_T_PUP(p_obj->p_pt_instance->PUP);
+            INIT_GPIO_PORT_T_PDN(p_obj->p_pt_instance->PDN);
+            INIT_GPIO_PORT_T_IE(p_obj->p_pt_instance->IE);
+            break;
+        case GPIO_PORT_U:
+            /* PU Clock Enable */
+            PORT_CLOCK_ENABLE_PORTU(TSB_CG_FSYSMENB_IPMENB18);
+            INIT_GPIO_PORT_U_DATA(p_obj->p_pu_instance->DATA);
+            INIT_GPIO_PORT_U_CR(p_obj->p_pu_instance->CR);
+            INIT_GPIO_PORT_U_FR1(p_obj->p_pu_instance->FR1);
+            INIT_GPIO_PORT_U_FR2(p_obj->p_pu_instance->FR2);
+            INIT_GPIO_PORT_U_FR3(p_obj->p_pu_instance->FR3);
+            INIT_GPIO_PORT_U_FR4(p_obj->p_pu_instance->FR4);
+            INIT_GPIO_PORT_U_FR5(p_obj->p_pu_instance->FR5);
+            INIT_GPIO_PORT_U_FR6(p_obj->p_pu_instance->FR6);
+            INIT_GPIO_PORT_U_FR7(p_obj->p_pu_instance->FR7);
+            INIT_GPIO_PORT_U_FR8(p_obj->p_pu_instance->FR8);
+            INIT_GPIO_PORT_U_OD(p_obj->p_pu_instance->OD);
+            INIT_GPIO_PORT_U_PUP(p_obj->p_pu_instance->PUP);
+            INIT_GPIO_PORT_U_PDN(p_obj->p_pu_instance->PDN);
+            INIT_GPIO_PORT_U_IE(p_obj->p_pu_instance->IE);
+            break;
+        case GPIO_PORT_V:
+            /* PV Clock Enable */
+            PORT_CLOCK_ENABLE_PORTV(TSB_CG_FSYSMENB_IPMENB19);
+            INIT_GPIO_PORT_V_DATA(p_obj->p_pv_instance->DATA);
+            INIT_GPIO_PORT_V_CR(p_obj->p_pv_instance->CR);
+            INIT_GPIO_PORT_V_FR1(p_obj->p_pv_instance->FR1);
+            INIT_GPIO_PORT_V_FR2(p_obj->p_pv_instance->FR2);
+            INIT_GPIO_PORT_V_FR3(p_obj->p_pv_instance->FR3);
+            INIT_GPIO_PORT_V_FR4(p_obj->p_pv_instance->FR4);
+            INIT_GPIO_PORT_V_FR5(p_obj->p_pv_instance->FR5);
+            INIT_GPIO_PORT_V_FR6(p_obj->p_pv_instance->FR6);
+            INIT_GPIO_PORT_V_FR7(p_obj->p_pv_instance->FR7);
+            INIT_GPIO_PORT_V_FR8(p_obj->p_pv_instance->FR8);
+            INIT_GPIO_PORT_V_OD(p_obj->p_pv_instance->OD);
+            INIT_GPIO_PORT_V_PUP(p_obj->p_pv_instance->PUP);
+            INIT_GPIO_PORT_V_PDN(p_obj->p_pv_instance->PDN);
+            INIT_GPIO_PORT_V_IE(p_obj->p_pv_instance->IE);
+            break;
+        case GPIO_PORT_W:
+            /* PW Clock Enable */
+            PORT_CLOCK_ENABLE_PORTW(TSB_CG_FSYSMENB_IPMENB20);
+            INIT_GPIO_PORT_W_DATA(p_obj->p_pw_instance->DATA);
+            INIT_GPIO_PORT_W_CR(p_obj->p_pw_instance->CR);
+            INIT_GPIO_PORT_W_FR1(p_obj->p_pw_instance->FR1);
+            INIT_GPIO_PORT_W_FR2(p_obj->p_pw_instance->FR2);
+            INIT_GPIO_PORT_W_FR3(p_obj->p_pw_instance->FR3);
+            INIT_GPIO_PORT_W_FR4(p_obj->p_pw_instance->FR4);
+            INIT_GPIO_PORT_W_FR5(p_obj->p_pw_instance->FR5);
+            INIT_GPIO_PORT_W_FR6(p_obj->p_pw_instance->FR6);
+            INIT_GPIO_PORT_W_FR7(p_obj->p_pw_instance->FR7);
+            INIT_GPIO_PORT_W_FR8(p_obj->p_pw_instance->FR8);
+            INIT_GPIO_PORT_W_OD(p_obj->p_pw_instance->OD);
+            INIT_GPIO_PORT_W_PUP(p_obj->p_pw_instance->PUP);
+            INIT_GPIO_PORT_W_PDN(p_obj->p_pw_instance->PDN);
+            INIT_GPIO_PORT_W_IE(p_obj->p_pw_instance->IE);
+            break;
+        case GPIO_PORT_Y:
+            /* PY Clock Enable */
+            PORT_CLOCK_ENABLE_PORTY(TSB_CG_FSYSMENB_IPMENB21);
+            INIT_GPIO_PORT_Y_DATA(p_obj->p_py_instance->DATA);
+            INIT_GPIO_PORT_Y_CR(p_obj->p_py_instance->CR);
+            INIT_GPIO_PORT_Y_FR1(p_obj->p_py_instance->FR1);
+            INIT_GPIO_PORT_Y_FR2(p_obj->p_py_instance->FR2);
+            INIT_GPIO_PORT_Y_FR3(p_obj->p_py_instance->FR3);
+            INIT_GPIO_PORT_Y_FR4(p_obj->p_py_instance->FR4);
+            INIT_GPIO_PORT_Y_FR5(p_obj->p_py_instance->FR5);
+            INIT_GPIO_PORT_Y_FR6(p_obj->p_py_instance->FR6);
+            INIT_GPIO_PORT_Y_FR7(p_obj->p_py_instance->FR7);
+            INIT_GPIO_PORT_Y_FR8(p_obj->p_py_instance->FR8);
+            INIT_GPIO_PORT_Y_OD(p_obj->p_py_instance->OD);
+            INIT_GPIO_PORT_Y_PUP(p_obj->p_py_instance->PUP);
+            INIT_GPIO_PORT_Y_PDN(p_obj->p_py_instance->PDN);
+            INIT_GPIO_PORT_Y_IE(p_obj->p_py_instance->IE);
+            break;
+        default:
+            result = TXZ_ERROR;
+            return (result);
+        }
+    }
+
+    return (result);
+}
+
+/*--------------------------------------------------*/
+/*!
+  * @fn     TXZ_Result gpio_deinit(gpio_t *p_obj, uint32_t group)
+  * @brief     Release the GPIO object.
+  * @param     p_obj :GPIO object.
+  * @param     group  :GPIO Port Group.: Use @ref gpio_gr_t
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note      When p_obj is NULL, "Failure" is returned.
+  * @attention This function is not available in interrupt.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_deinit(gpio_t *p_obj, uint32_t group)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+
+    /* Check the NULL of address. */
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        /* Disable the selected GPIO peripheral  */
+        switch (group)
+        {
+        case GPIO_PORT_A:
+            INIT_GPIO_PORT_A_DATA(p_obj->p_pa_instance->DATA);
+            INIT_GPIO_PORT_A_CR(p_obj->p_pa_instance->CR);
+            INIT_GPIO_PORT_A_FR1(p_obj->p_pa_instance->FR1);
+            INIT_GPIO_PORT_A_FR2(p_obj->p_pa_instance->FR2);
+            INIT_GPIO_PORT_A_FR3(p_obj->p_pa_instance->FR3);
+            INIT_GPIO_PORT_A_FR4(p_obj->p_pa_instance->FR4);
+            INIT_GPIO_PORT_A_FR5(p_obj->p_pa_instance->FR5);
+            INIT_GPIO_PORT_A_FR6(p_obj->p_pa_instance->FR6);
+            INIT_GPIO_PORT_A_FR7(p_obj->p_pa_instance->FR7);
+            INIT_GPIO_PORT_A_FR8(p_obj->p_pa_instance->FR8);
+            INIT_GPIO_PORT_A_OD(p_obj->p_pa_instance->OD);
+            INIT_GPIO_PORT_A_PUP(p_obj->p_pa_instance->PUP);
+            INIT_GPIO_PORT_A_PDN(p_obj->p_pa_instance->PDN);
+            INIT_GPIO_PORT_A_IE(p_obj->p_pa_instance->IE);
+            /* PA Clock Disable */
+            PORT_CLOCK_DISABLE_PORTA(TSB_CG_FSYSMENB_IPMENB02);
+            break;
+        case GPIO_PORT_B:
+            INIT_GPIO_PORT_B_DATA(p_obj->p_pb_instance->DATA);
+            INIT_GPIO_PORT_B_CR(p_obj->p_pb_instance->CR);
+            INIT_GPIO_PORT_B_FR1(p_obj->p_pb_instance->FR1);
+            INIT_GPIO_PORT_B_FR2(p_obj->p_pb_instance->FR2);
+            INIT_GPIO_PORT_B_FR3(p_obj->p_pb_instance->FR3);
+            INIT_GPIO_PORT_B_FR4(p_obj->p_pb_instance->FR4);
+            INIT_GPIO_PORT_B_FR5(p_obj->p_pb_instance->FR5);
+            INIT_GPIO_PORT_B_FR6(p_obj->p_pb_instance->FR6);
+            INIT_GPIO_PORT_B_FR7(p_obj->p_pb_instance->FR7);
+            INIT_GPIO_PORT_B_FR8(p_obj->p_pb_instance->FR8);
+            INIT_GPIO_PORT_B_OD(p_obj->p_pb_instance->OD);
+            INIT_GPIO_PORT_B_PUP(p_obj->p_pb_instance->PUP);
+            INIT_GPIO_PORT_B_PDN(p_obj->p_pb_instance->PDN);
+            INIT_GPIO_PORT_B_IE(p_obj->p_pb_instance->IE);
+            /* PB Clock Disable */
+            PORT_CLOCK_DISABLE_PORTB(TSB_CG_FSYSMENB_IPMENB03);
+            break;
+        case GPIO_PORT_C:
+            INIT_GPIO_PORT_C_DATA(p_obj->p_pc_instance->DATA);
+            INIT_GPIO_PORT_C_CR(p_obj->p_pc_instance->CR);
+            INIT_GPIO_PORT_C_FR1(p_obj->p_pc_instance->FR1);
+            INIT_GPIO_PORT_C_FR2(p_obj->p_pc_instance->FR2);
+            INIT_GPIO_PORT_C_FR3(p_obj->p_pc_instance->FR3);
+            INIT_GPIO_PORT_C_FR4(p_obj->p_pc_instance->FR4);
+            INIT_GPIO_PORT_C_FR5(p_obj->p_pc_instance->FR5);
+            INIT_GPIO_PORT_C_FR6(p_obj->p_pc_instance->FR6);
+            INIT_GPIO_PORT_C_FR7(p_obj->p_pc_instance->FR7);
+            INIT_GPIO_PORT_C_FR8(p_obj->p_pc_instance->FR8);
+            INIT_GPIO_PORT_C_OD(p_obj->p_pc_instance->OD);
+            INIT_GPIO_PORT_C_PUP(p_obj->p_pc_instance->PUP);
+            INIT_GPIO_PORT_C_PDN(p_obj->p_pc_instance->PDN);
+            INIT_GPIO_PORT_C_IE(p_obj->p_pc_instance->IE);
+            /* PC Clock Disable */
+            PORT_CLOCK_DISABLE_PORTC(TSB_CG_FSYSMENB_IPMENB04);
+            break;
+        case GPIO_PORT_D:
+            INIT_GPIO_PORT_D_DATA(p_obj->p_pd_instance->DATA);
+            INIT_GPIO_PORT_D_CR(p_obj->p_pd_instance->CR);
+            INIT_GPIO_PORT_D_FR1(p_obj->p_pd_instance->FR1);
+            INIT_GPIO_PORT_D_FR2(p_obj->p_pd_instance->FR2);
+            INIT_GPIO_PORT_D_FR3(p_obj->p_pd_instance->FR3);
+            INIT_GPIO_PORT_D_FR4(p_obj->p_pd_instance->FR4);
+            INIT_GPIO_PORT_D_FR5(p_obj->p_pd_instance->FR5);
+            INIT_GPIO_PORT_D_FR6(p_obj->p_pd_instance->FR6);
+            INIT_GPIO_PORT_D_FR7(p_obj->p_pd_instance->FR7);
+            INIT_GPIO_PORT_D_FR8(p_obj->p_pd_instance->FR8);
+            INIT_GPIO_PORT_D_OD(p_obj->p_pd_instance->OD);
+            INIT_GPIO_PORT_D_PUP(p_obj->p_pd_instance->PUP);
+            INIT_GPIO_PORT_D_PDN(p_obj->p_pd_instance->PDN);
+            INIT_GPIO_PORT_D_IE(p_obj->p_pd_instance->IE);
+            /* PD Clock Disable */
+            PORT_CLOCK_DISABLE_PORTD(TSB_CG_FSYSMENB_IPMENB05);
+            break;
+        case GPIO_PORT_E:
+            INIT_GPIO_PORT_E_DATA(p_obj->p_pe_instance->DATA);
+            INIT_GPIO_PORT_E_CR(p_obj->p_pe_instance->CR);
+            INIT_GPIO_PORT_E_FR1(p_obj->p_pe_instance->FR1);
+            INIT_GPIO_PORT_E_FR2(p_obj->p_pe_instance->FR2);
+            INIT_GPIO_PORT_E_FR3(p_obj->p_pe_instance->FR3);
+            INIT_GPIO_PORT_E_FR4(p_obj->p_pe_instance->FR4);
+            INIT_GPIO_PORT_E_FR5(p_obj->p_pe_instance->FR5);
+            INIT_GPIO_PORT_E_FR6(p_obj->p_pe_instance->FR6);
+            INIT_GPIO_PORT_E_FR7(p_obj->p_pe_instance->FR7);
+            INIT_GPIO_PORT_E_FR8(p_obj->p_pe_instance->FR8);
+            INIT_GPIO_PORT_E_OD(p_obj->p_pe_instance->OD);
+            INIT_GPIO_PORT_E_PUP(p_obj->p_pe_instance->PUP);
+            INIT_GPIO_PORT_E_PDN(p_obj->p_pe_instance->PDN);
+            INIT_GPIO_PORT_E_IE(p_obj->p_pe_instance->IE);
+            /* PE Clock Disable */
+            PORT_CLOCK_DISABLE_PORTE(TSB_CG_FSYSMENB_IPMENB06);
+            break;
+        case GPIO_PORT_F:
+            INIT_GPIO_PORT_F_DATA(p_obj->p_pf_instance->DATA);
+            INIT_GPIO_PORT_F_CR(p_obj->p_pf_instance->CR);
+            INIT_GPIO_PORT_F_FR1(p_obj->p_pf_instance->FR1);
+            INIT_GPIO_PORT_F_FR2(p_obj->p_pf_instance->FR2);
+            INIT_GPIO_PORT_F_FR3(p_obj->p_pf_instance->FR3);
+            INIT_GPIO_PORT_F_FR4(p_obj->p_pf_instance->FR4);
+            INIT_GPIO_PORT_F_FR5(p_obj->p_pf_instance->FR5);
+            INIT_GPIO_PORT_F_FR6(p_obj->p_pf_instance->FR6);
+            INIT_GPIO_PORT_F_FR7(p_obj->p_pf_instance->FR7);
+            INIT_GPIO_PORT_F_FR8(p_obj->p_pf_instance->FR8);
+            INIT_GPIO_PORT_F_OD(p_obj->p_pf_instance->OD);
+            INIT_GPIO_PORT_F_PUP(p_obj->p_pf_instance->PUP);
+            INIT_GPIO_PORT_F_PDN(p_obj->p_pf_instance->PDN);
+            INIT_GPIO_PORT_F_IE(p_obj->p_pf_instance->IE);
+            /* PF Clock Disable */
+            PORT_CLOCK_DISABLE_PORTF(TSB_CG_FSYSMENB_IPMENB07);
+            break;
+        case GPIO_PORT_G:
+            INIT_GPIO_PORT_G_DATA(p_obj->p_pg_instance->DATA);
+            INIT_GPIO_PORT_G_CR(p_obj->p_pg_instance->CR);
+            INIT_GPIO_PORT_G_FR1(p_obj->p_pg_instance->FR1);
+            INIT_GPIO_PORT_G_FR2(p_obj->p_pg_instance->FR2);
+            INIT_GPIO_PORT_G_FR3(p_obj->p_pg_instance->FR3);
+            INIT_GPIO_PORT_G_FR4(p_obj->p_pg_instance->FR4);
+            INIT_GPIO_PORT_G_FR5(p_obj->p_pg_instance->FR5);
+            INIT_GPIO_PORT_G_FR6(p_obj->p_pg_instance->FR6);
+            INIT_GPIO_PORT_G_FR7(p_obj->p_pg_instance->FR7);
+            INIT_GPIO_PORT_G_FR8(p_obj->p_pg_instance->FR8);
+            INIT_GPIO_PORT_G_OD(p_obj->p_pg_instance->OD);
+            INIT_GPIO_PORT_G_PUP(p_obj->p_pg_instance->PUP);
+            INIT_GPIO_PORT_G_PDN(p_obj->p_pg_instance->PDN);
+            INIT_GPIO_PORT_G_IE(p_obj->p_pg_instance->IE);
+            /* PG Clock Disable */
+            PORT_CLOCK_DISABLE_PORTG(TSB_CG_FSYSMENB_IPMENB08);
+            break;
+        case GPIO_PORT_H:
+            INIT_GPIO_PORT_H_DATA(p_obj->p_ph_instance->DATA);
+            INIT_GPIO_PORT_H_CR(p_obj->p_ph_instance->CR);
+            INIT_GPIO_PORT_H_FR1(p_obj->p_ph_instance->FR1);
+            INIT_GPIO_PORT_H_FR2(p_obj->p_ph_instance->FR2);
+            INIT_GPIO_PORT_H_FR3(p_obj->p_ph_instance->FR3);
+            INIT_GPIO_PORT_H_FR4(p_obj->p_ph_instance->FR4);
+            INIT_GPIO_PORT_H_FR5(p_obj->p_ph_instance->FR5);
+            INIT_GPIO_PORT_H_FR6(p_obj->p_ph_instance->FR6);
+            INIT_GPIO_PORT_H_FR7(p_obj->p_ph_instance->FR7);
+            INIT_GPIO_PORT_H_FR8(p_obj->p_ph_instance->FR8);
+            INIT_GPIO_PORT_H_OD(p_obj->p_ph_instance->OD);
+            INIT_GPIO_PORT_H_PUP(p_obj->p_ph_instance->PUP);
+            INIT_GPIO_PORT_H_PDN(p_obj->p_ph_instance->PDN);
+            INIT_GPIO_PORT_H_IE(p_obj->p_ph_instance->IE);
+            /* PH Clock Disable */
+            PORT_CLOCK_DISABLE_PORTH(TSB_CG_FSYSMENB_IPMENB09);
+            break;
+        case GPIO_PORT_J:
+            INIT_GPIO_PORT_J_DATA(p_obj->p_pj_instance->DATA);
+            INIT_GPIO_PORT_J_CR(p_obj->p_pj_instance->CR);
+            INIT_GPIO_PORT_J_FR1(p_obj->p_pj_instance->FR1);
+            INIT_GPIO_PORT_J_FR2(p_obj->p_pj_instance->FR2);
+            INIT_GPIO_PORT_J_FR3(p_obj->p_pj_instance->FR3);
+            INIT_GPIO_PORT_J_FR4(p_obj->p_pj_instance->FR4);
+            INIT_GPIO_PORT_J_FR5(p_obj->p_pj_instance->FR5);
+            INIT_GPIO_PORT_J_FR6(p_obj->p_pj_instance->FR6);
+            INIT_GPIO_PORT_J_FR7(p_obj->p_pj_instance->FR7);
+            INIT_GPIO_PORT_J_FR8(p_obj->p_pj_instance->FR8);
+            INIT_GPIO_PORT_J_OD(p_obj->p_pj_instance->OD);
+            INIT_GPIO_PORT_J_PUP(p_obj->p_pj_instance->PUP);
+            INIT_GPIO_PORT_J_PDN(p_obj->p_pj_instance->PDN);
+            INIT_GPIO_PORT_J_IE(p_obj->p_pj_instance->IE);
+            /* PJ Clock Disable */
+            PORT_CLOCK_DISABLE_PORTJ(TSB_CG_FSYSMENB_IPMENB10);
+            break;
+        case GPIO_PORT_K:
+            INIT_GPIO_PORT_K_DATA(p_obj->p_pk_instance->DATA);
+            INIT_GPIO_PORT_K_CR(p_obj->p_pk_instance->CR);
+            INIT_GPIO_PORT_K_FR1(p_obj->p_pk_instance->FR1);
+            INIT_GPIO_PORT_K_FR2(p_obj->p_pk_instance->FR2);
+            INIT_GPIO_PORT_K_FR3(p_obj->p_pk_instance->FR3);
+            INIT_GPIO_PORT_K_FR4(p_obj->p_pk_instance->FR4);
+            INIT_GPIO_PORT_K_FR5(p_obj->p_pk_instance->FR5);
+            INIT_GPIO_PORT_K_FR6(p_obj->p_pk_instance->FR6);
+            INIT_GPIO_PORT_K_FR7(p_obj->p_pk_instance->FR7);
+            INIT_GPIO_PORT_K_FR8(p_obj->p_pk_instance->FR8);
+            INIT_GPIO_PORT_K_OD(p_obj->p_pk_instance->OD);
+            INIT_GPIO_PORT_K_PUP(p_obj->p_pk_instance->PUP);
+            INIT_GPIO_PORT_K_PDN(p_obj->p_pk_instance->PDN);
+            INIT_GPIO_PORT_K_IE(p_obj->p_pk_instance->IE);
+            /* PK Clock Disable */
+            PORT_CLOCK_DISABLE_PORTK(TSB_CG_FSYSMENB_IPMENB11);
+            break;
+        case GPIO_PORT_L:
+            INIT_GPIO_PORT_L_DATA(p_obj->p_pl_instance->DATA);
+            INIT_GPIO_PORT_L_CR(p_obj->p_pl_instance->CR);
+            INIT_GPIO_PORT_L_FR1(p_obj->p_pl_instance->FR1);
+            INIT_GPIO_PORT_L_FR2(p_obj->p_pl_instance->FR2);
+            INIT_GPIO_PORT_L_FR3(p_obj->p_pl_instance->FR3);
+            INIT_GPIO_PORT_L_FR4(p_obj->p_pl_instance->FR4);
+            INIT_GPIO_PORT_L_FR5(p_obj->p_pl_instance->FR5);
+            INIT_GPIO_PORT_L_FR6(p_obj->p_pl_instance->FR6);
+            INIT_GPIO_PORT_L_FR7(p_obj->p_pl_instance->FR7);
+            INIT_GPIO_PORT_L_FR8(p_obj->p_pl_instance->FR8);
+            INIT_GPIO_PORT_L_OD(p_obj->p_pl_instance->OD);
+            INIT_GPIO_PORT_L_PUP(p_obj->p_pl_instance->PUP);
+            INIT_GPIO_PORT_L_PDN(p_obj->p_pl_instance->PDN);
+            INIT_GPIO_PORT_L_IE(p_obj->p_pl_instance->IE);
+            /* PL Clock Disable */
+            PORT_CLOCK_DISABLE_PORTL(TSB_CG_FSYSMENB_IPMENB12);
+            break;
+        case GPIO_PORT_M:
+            INIT_GPIO_PORT_M_DATA(p_obj->p_pm_instance->DATA);
+            INIT_GPIO_PORT_M_CR(p_obj->p_pm_instance->CR);
+            INIT_GPIO_PORT_M_FR1(p_obj->p_pm_instance->FR1);
+            INIT_GPIO_PORT_M_FR2(p_obj->p_pm_instance->FR2);
+            INIT_GPIO_PORT_M_FR3(p_obj->p_pm_instance->FR3);
+            INIT_GPIO_PORT_M_FR4(p_obj->p_pm_instance->FR4);
+            INIT_GPIO_PORT_M_FR5(p_obj->p_pm_instance->FR5);
+            INIT_GPIO_PORT_M_FR6(p_obj->p_pm_instance->FR6);
+            INIT_GPIO_PORT_M_FR7(p_obj->p_pm_instance->FR7);
+            INIT_GPIO_PORT_M_FR8(p_obj->p_pm_instance->FR8);
+            INIT_GPIO_PORT_M_OD(p_obj->p_pm_instance->OD);
+            INIT_GPIO_PORT_M_PUP(p_obj->p_pm_instance->PUP);
+            INIT_GPIO_PORT_M_PDN(p_obj->p_pm_instance->PDN);
+            INIT_GPIO_PORT_M_IE(p_obj->p_pm_instance->IE);
+            /* PM Clock Disable */
+            PORT_CLOCK_DISABLE_PORTM(TSB_CG_FSYSMENB_IPMENB13);
+            break;
+        case GPIO_PORT_N:
+            INIT_GPIO_PORT_N_DATA(p_obj->p_pn_instance->DATA);
+            INIT_GPIO_PORT_N_CR(p_obj->p_pn_instance->CR);
+            INIT_GPIO_PORT_N_FR1(p_obj->p_pn_instance->FR1);
+            INIT_GPIO_PORT_N_FR2(p_obj->p_pn_instance->FR2);
+            INIT_GPIO_PORT_N_FR3(p_obj->p_pn_instance->FR3);
+            INIT_GPIO_PORT_N_FR4(p_obj->p_pn_instance->FR4);
+            INIT_GPIO_PORT_N_FR5(p_obj->p_pn_instance->FR5);
+            INIT_GPIO_PORT_N_FR6(p_obj->p_pn_instance->FR6);
+            INIT_GPIO_PORT_N_FR7(p_obj->p_pn_instance->FR7);
+            INIT_GPIO_PORT_N_FR8(p_obj->p_pn_instance->FR8);
+            INIT_GPIO_PORT_N_OD(p_obj->p_pn_instance->OD);
+            INIT_GPIO_PORT_N_PUP(p_obj->p_pn_instance->PUP);
+            INIT_GPIO_PORT_N_PDN(p_obj->p_pn_instance->PDN);
+            INIT_GPIO_PORT_N_IE(p_obj->p_pn_instance->IE);
+            /* PN Clock Disable */
+            PORT_CLOCK_DISABLE_PORTN(TSB_CG_FSYSMENB_IPMENB14);
+            break;
+        case GPIO_PORT_P:
+            INIT_GPIO_PORT_P_DATA(p_obj->p_pp_instance->DATA);
+            INIT_GPIO_PORT_P_CR(p_obj->p_pp_instance->CR);
+            INIT_GPIO_PORT_P_FR1(p_obj->p_pp_instance->FR1);
+            INIT_GPIO_PORT_P_FR2(p_obj->p_pp_instance->FR2);
+            INIT_GPIO_PORT_P_FR3(p_obj->p_pp_instance->FR3);
+            INIT_GPIO_PORT_P_FR4(p_obj->p_pp_instance->FR4);
+            INIT_GPIO_PORT_P_FR5(p_obj->p_pp_instance->FR5);
+            INIT_GPIO_PORT_P_FR6(p_obj->p_pp_instance->FR6);
+            INIT_GPIO_PORT_P_FR7(p_obj->p_pp_instance->FR7);
+            INIT_GPIO_PORT_P_FR8(p_obj->p_pp_instance->FR8);
+            INIT_GPIO_PORT_P_OD(p_obj->p_pp_instance->OD);
+            INIT_GPIO_PORT_P_PUP(p_obj->p_pp_instance->PUP);
+            INIT_GPIO_PORT_P_PDN(p_obj->p_pp_instance->PDN);
+            INIT_GPIO_PORT_P_IE(p_obj->p_pp_instance->IE);
+            /* PP Clock Disable */
+            PORT_CLOCK_DISABLE_PORTP(TSB_CG_FSYSMENB_IPMENB15);
+            break;
+        case GPIO_PORT_R:
+            INIT_GPIO_PORT_R_DATA(p_obj->p_pr_instance->DATA);
+            INIT_GPIO_PORT_R_CR(p_obj->p_pr_instance->CR);
+            INIT_GPIO_PORT_R_FR1(p_obj->p_pr_instance->FR1);
+            INIT_GPIO_PORT_R_FR2(p_obj->p_pr_instance->FR2);
+            INIT_GPIO_PORT_R_FR3(p_obj->p_pr_instance->FR3);
+            INIT_GPIO_PORT_R_FR4(p_obj->p_pr_instance->FR4);
+            INIT_GPIO_PORT_R_FR5(p_obj->p_pr_instance->FR5);
+            INIT_GPIO_PORT_R_FR6(p_obj->p_pr_instance->FR6);
+            INIT_GPIO_PORT_R_FR7(p_obj->p_pr_instance->FR7);
+            INIT_GPIO_PORT_R_FR8(p_obj->p_pr_instance->FR8);
+            INIT_GPIO_PORT_R_OD(p_obj->p_pr_instance->OD);
+            INIT_GPIO_PORT_R_PUP(p_obj->p_pr_instance->PUP);
+            INIT_GPIO_PORT_R_PDN(p_obj->p_pr_instance->PDN);
+            INIT_GPIO_PORT_R_IE(p_obj->p_pr_instance->IE);
+            /* PR Clock Disable */
+            PORT_CLOCK_DISABLE_PORTR(TSB_CG_FSYSMENB_IPMENB16);
+            break;
+        case GPIO_PORT_T:
+            INIT_GPIO_PORT_T_DATA(p_obj->p_pt_instance->DATA);
+            INIT_GPIO_PORT_T_CR(p_obj->p_pt_instance->CR);
+            INIT_GPIO_PORT_T_FR1(p_obj->p_pt_instance->FR1);
+            INIT_GPIO_PORT_T_FR2(p_obj->p_pt_instance->FR2);
+            INIT_GPIO_PORT_T_FR3(p_obj->p_pt_instance->FR3);
+            INIT_GPIO_PORT_T_FR4(p_obj->p_pt_instance->FR4);
+            INIT_GPIO_PORT_T_FR5(p_obj->p_pt_instance->FR5);
+            INIT_GPIO_PORT_T_FR6(p_obj->p_pt_instance->FR6);
+            INIT_GPIO_PORT_T_FR7(p_obj->p_pt_instance->FR7);
+            INIT_GPIO_PORT_T_FR8(p_obj->p_pt_instance->FR8);
+            INIT_GPIO_PORT_T_OD(p_obj->p_pt_instance->OD);
+            INIT_GPIO_PORT_T_PUP(p_obj->p_pt_instance->PUP);
+            INIT_GPIO_PORT_T_PDN(p_obj->p_pt_instance->PDN);
+            INIT_GPIO_PORT_T_IE(p_obj->p_pt_instance->IE);
+            /* PT Clock Disable */
+            PORT_CLOCK_DISABLE_PORTT(TSB_CG_FSYSMENB_IPMENB17);
+            break;
+        case GPIO_PORT_U:
+            INIT_GPIO_PORT_U_DATA(p_obj->p_pu_instance->DATA);
+            INIT_GPIO_PORT_U_CR(p_obj->p_pu_instance->CR);
+            INIT_GPIO_PORT_U_FR1(p_obj->p_pu_instance->FR1);
+            INIT_GPIO_PORT_U_FR2(p_obj->p_pu_instance->FR2);
+            INIT_GPIO_PORT_U_FR3(p_obj->p_pu_instance->FR3);
+            INIT_GPIO_PORT_U_FR4(p_obj->p_pu_instance->FR4);
+            INIT_GPIO_PORT_U_FR5(p_obj->p_pu_instance->FR5);
+            INIT_GPIO_PORT_U_FR6(p_obj->p_pu_instance->FR6);
+            INIT_GPIO_PORT_U_FR7(p_obj->p_pu_instance->FR7);
+            INIT_GPIO_PORT_U_FR8(p_obj->p_pu_instance->FR8);
+            INIT_GPIO_PORT_U_OD(p_obj->p_pu_instance->OD);
+            INIT_GPIO_PORT_U_PUP(p_obj->p_pu_instance->PUP);
+            INIT_GPIO_PORT_U_PDN(p_obj->p_pu_instance->PDN);
+            INIT_GPIO_PORT_U_IE(p_obj->p_pu_instance->IE);
+            /* PU Clock Disable */
+            PORT_CLOCK_DISABLE_PORTU(TSB_CG_FSYSMENB_IPMENB18);
+            break;
+        case GPIO_PORT_V:
+            INIT_GPIO_PORT_V_DATA(p_obj->p_pv_instance->DATA);
+            INIT_GPIO_PORT_V_CR(p_obj->p_pv_instance->CR);
+            INIT_GPIO_PORT_V_FR1(p_obj->p_pv_instance->FR1);
+            INIT_GPIO_PORT_V_FR2(p_obj->p_pv_instance->FR2);
+            INIT_GPIO_PORT_V_FR3(p_obj->p_pv_instance->FR3);
+            INIT_GPIO_PORT_V_FR4(p_obj->p_pv_instance->FR4);
+            INIT_GPIO_PORT_V_FR5(p_obj->p_pv_instance->FR5);
+            INIT_GPIO_PORT_V_FR6(p_obj->p_pv_instance->FR6);
+            INIT_GPIO_PORT_V_FR7(p_obj->p_pv_instance->FR7);
+            INIT_GPIO_PORT_V_FR8(p_obj->p_pv_instance->FR8);
+            INIT_GPIO_PORT_V_OD(p_obj->p_pv_instance->OD);
+            INIT_GPIO_PORT_V_PUP(p_obj->p_pv_instance->PUP);
+            INIT_GPIO_PORT_V_PDN(p_obj->p_pv_instance->PDN);
+            INIT_GPIO_PORT_V_IE(p_obj->p_pv_instance->IE);
+            /* PV Clock Disable */
+            PORT_CLOCK_DISABLE_PORTV(TSB_CG_FSYSMENB_IPMENB19);
+            break;
+        case GPIO_PORT_W:
+            INIT_GPIO_PORT_W_DATA(p_obj->p_pw_instance->DATA);
+            INIT_GPIO_PORT_W_CR(p_obj->p_pw_instance->CR);
+            INIT_GPIO_PORT_W_FR1(p_obj->p_pw_instance->FR1);
+            INIT_GPIO_PORT_W_FR2(p_obj->p_pw_instance->FR2);
+            INIT_GPIO_PORT_W_FR3(p_obj->p_pw_instance->FR3);
+            INIT_GPIO_PORT_W_FR4(p_obj->p_pw_instance->FR4);
+            INIT_GPIO_PORT_W_FR5(p_obj->p_pw_instance->FR5);
+            INIT_GPIO_PORT_W_FR6(p_obj->p_pw_instance->FR6);
+            INIT_GPIO_PORT_W_FR7(p_obj->p_pw_instance->FR7);
+            INIT_GPIO_PORT_W_FR8(p_obj->p_pw_instance->FR8);
+            INIT_GPIO_PORT_W_OD(p_obj->p_pw_instance->OD);
+            INIT_GPIO_PORT_W_PUP(p_obj->p_pw_instance->PUP);
+            INIT_GPIO_PORT_W_PDN(p_obj->p_pw_instance->PDN);
+            INIT_GPIO_PORT_W_IE(p_obj->p_pw_instance->IE);
+            /* PW Clock Disable */
+            PORT_CLOCK_DISABLE_PORTW(TSB_CG_FSYSMENB_IPMENB20);
+            break;
+        case GPIO_PORT_Y:
+            INIT_GPIO_PORT_Y_DATA(p_obj->p_py_instance->DATA);
+            INIT_GPIO_PORT_Y_CR(p_obj->p_py_instance->CR);
+            INIT_GPIO_PORT_Y_FR1(p_obj->p_py_instance->FR1);
+            INIT_GPIO_PORT_Y_FR2(p_obj->p_py_instance->FR2);
+            INIT_GPIO_PORT_Y_FR3(p_obj->p_py_instance->FR3);
+            INIT_GPIO_PORT_Y_FR4(p_obj->p_py_instance->FR4);
+            INIT_GPIO_PORT_Y_FR5(p_obj->p_py_instance->FR5);
+            INIT_GPIO_PORT_Y_FR6(p_obj->p_py_instance->FR6);
+            INIT_GPIO_PORT_Y_FR7(p_obj->p_py_instance->FR7);
+            INIT_GPIO_PORT_Y_FR8(p_obj->p_py_instance->FR8);
+            INIT_GPIO_PORT_Y_OD(p_obj->p_py_instance->OD);
+            INIT_GPIO_PORT_Y_PUP(p_obj->p_py_instance->PUP);
+            INIT_GPIO_PORT_Y_PDN(p_obj->p_py_instance->PDN);
+            INIT_GPIO_PORT_Y_IE(p_obj->p_py_instance->IE);
+            /* PY Clock Disable */
+            PORT_CLOCK_DISABLE_PORTY(TSB_CG_FSYSMENB_IPMENB21);
+            break;
+        default:
+            result = TXZ_ERROR;
+            return (result);
+        }
+    }
+
+    return (result);
+}
+
+/*--------------------------------------------------*/
+/*!
+  * @fn     TXZ_Result gpio_write_mode(gpio_t *p_obj, uint32_t group, uint32_t mode, uint32_t val)
+  * @brief  Port Mode Write
+  * @param[in] p_obj :GPIO object.
+  * @param[in] group :GPIO Port Group. : Use @ref gpio_gr_t
+  * @param[in] mode  :GPIO Port Mode. : Use @ref gpio_num_t
+  * @param[in] val   :value
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_write_mode(gpio_t *p_obj, uint32_t group, uint32_t mode, uint32_t val)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    int32_t i;
+    int32_t param_result = PARAM_NG;
+
+    /* Check the parameters, the NULL of address */
+    for (i = GPIO_PORT_0; i < GPIO_PORT_Max; i++)
+    {
+        param_result = check_param_pin_exist(p_obj, group, (uint32_t)i, mode);
+        if(param_result == PARAM_OK)
+        {
+            break;
+        }
+        else
+        {
+             result = TXZ_ERROR;
+        }
+    }
+    if (((void*)(p_obj) == (void*)0) || (param_result == PARAM_NG))
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        switch (group)
+        {
+        case GPIO_PORT_A:
+            WRITE_PORT(mode, p_obj->p_pa_instance, val, PinExistTbl[GPIO_PORT_A][i]);
+            break;
+        case GPIO_PORT_B:
+            WRITE_PORT(mode, p_obj->p_pb_instance, val, PinExistTbl[GPIO_PORT_B][i]);
+            break;
+        case GPIO_PORT_C:
+            WRITE_PORT(mode, p_obj->p_pc_instance, val, PinExistTbl[GPIO_PORT_C][i]);
+            break;
+        case GPIO_PORT_D:
+            WRITE_PORT(mode, p_obj->p_pd_instance, val, PinExistTbl[GPIO_PORT_D][i]);
+            break;
+        case GPIO_PORT_E:
+            WRITE_PORT(mode, p_obj->p_pe_instance, val, PinExistTbl[GPIO_PORT_E][i]);
+            break;
+        case GPIO_PORT_F:
+            WRITE_PORT(mode, p_obj->p_pf_instance, val, PinExistTbl[GPIO_PORT_F][i]);
+            break;
+        case GPIO_PORT_G:
+            WRITE_PORT(mode, p_obj->p_pg_instance, val, PinExistTbl[GPIO_PORT_G][i]);
+            break;
+        case GPIO_PORT_H:
+            WRITE_PORT(mode, p_obj->p_ph_instance, val, PinExistTbl[GPIO_PORT_H][i]);
+            break;
+        case GPIO_PORT_J:
+            WRITE_PORT(mode, p_obj->p_pj_instance, val, PinExistTbl[GPIO_PORT_J][i]);
+            break;
+        case GPIO_PORT_K:
+            WRITE_PORT(mode, p_obj->p_pk_instance, val, PinExistTbl[GPIO_PORT_K][i]);
+            break;
+        case GPIO_PORT_L:
+            WRITE_PORT(mode, p_obj->p_pl_instance, val, PinExistTbl[GPIO_PORT_L][i]);
+            break;
+        case GPIO_PORT_M:
+            WRITE_PORT(mode, p_obj->p_pm_instance, val, PinExistTbl[GPIO_PORT_M][i]);
+            break;
+        case GPIO_PORT_N:
+            WRITE_PORT(mode, p_obj->p_pn_instance, val, PinExistTbl[GPIO_PORT_N][i]);
+            break;
+        case GPIO_PORT_P:
+            WRITE_PORT(mode, p_obj->p_pp_instance, val, PinExistTbl[GPIO_PORT_P][i]);
+            break;
+        case GPIO_PORT_R:
+            WRITE_PORT(mode, p_obj->p_pr_instance, val, PinExistTbl[GPIO_PORT_R][i]);
+            break;
+        case GPIO_PORT_T:
+            WRITE_PORT(mode, p_obj->p_pt_instance, val, PinExistTbl[GPIO_PORT_T][i]);
+            break;
+        case GPIO_PORT_U:
+            WRITE_PORT(mode, p_obj->p_pu_instance, val, PinExistTbl[GPIO_PORT_U][i]);
+            break;
+        case GPIO_PORT_V:
+            WRITE_PORT(mode, p_obj->p_pv_instance, val, PinExistTbl[GPIO_PORT_V][i]);
+            break;
+        case GPIO_PORT_W:
+            WRITE_PORT(mode, p_obj->p_pw_instance, val, PinExistTbl[GPIO_PORT_W][i]);
+            break;
+        case GPIO_PORT_Y:
+            WRITE_PORT(mode, p_obj->p_py_instance, val, PinExistTbl[GPIO_PORT_Y][i]);
+            break;
+        default:
+            result = TXZ_ERROR;
+            return (result);
+        }
+    }
+
+    return (result);
+}
+
+/*--------------------------------------------------*/
+/*!
+  * @fn     TXZ_Result gpio_read_mode(gpio_t *p_obj, uint32_t group, uint32_t mode, uint32_t *val)
+  * @brief  Port Mode Read
+  * @param[in]  p_obj :GPIO object.
+  * @param[in]  group :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param[in]  mode  :GPIO Port Mode. : Use @ref gpio_num_t
+  * @param[out] val   :Store of value
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_read_mode(gpio_t *p_obj, uint32_t group, uint32_t mode, uint32_t *val)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    int32_t param_result = PARAM_NG;
+    int32_t i;
+
+    /* Check the parameters, the NULL of address */
+    for (i = GPIO_PORT_0; i < GPIO_PORT_Max; i++ )
+    {
+        param_result = check_param_pin_exist(p_obj, group, (uint32_t)i, mode);
+        if(param_result == PARAM_OK)
+        {
+            break;
+        }
+        else
+        {
+             result = TXZ_ERROR;
+        }
+    }
+    if (((void*)(p_obj) == (void*)0) || (param_result == PARAM_NG))
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        switch (group)
+        {
+        case GPIO_PORT_A:
+            READ_PORT(mode, p_obj->p_pa_instance, val, PinExistTbl[GPIO_PORT_A][i]);
+            break;
+        case GPIO_PORT_B:
+            READ_PORT(mode, p_obj->p_pb_instance, val, PinExistTbl[GPIO_PORT_B][i]);
+            break;
+        case GPIO_PORT_C:
+            READ_PORT(mode, p_obj->p_pc_instance, val, PinExistTbl[GPIO_PORT_C][i]);
+            break;
+        case GPIO_PORT_D:
+            READ_PORT(mode, p_obj->p_pd_instance, val, PinExistTbl[GPIO_PORT_D][i]);
+            break;
+        case GPIO_PORT_E:
+            READ_PORT(mode, p_obj->p_pe_instance, val, PinExistTbl[GPIO_PORT_E][i]);
+            break;
+        case GPIO_PORT_F:
+            READ_PORT(mode, p_obj->p_pf_instance, val, PinExistTbl[GPIO_PORT_F][i]);
+            break;
+        case GPIO_PORT_G:
+            READ_PORT(mode, p_obj->p_pg_instance, val, PinExistTbl[GPIO_PORT_G][i]);
+            break;
+        case GPIO_PORT_H:
+            READ_PORT(mode, p_obj->p_ph_instance, val, PinExistTbl[GPIO_PORT_H][i]);
+            break;
+        case GPIO_PORT_J:
+            READ_PORT(mode, p_obj->p_pj_instance, val, PinExistTbl[GPIO_PORT_J][i]);
+            break;
+        case GPIO_PORT_K:
+            READ_PORT(mode, p_obj->p_pk_instance, val, PinExistTbl[GPIO_PORT_K][i]);
+            break;
+        case GPIO_PORT_L:
+            READ_PORT(mode, p_obj->p_pl_instance, val, PinExistTbl[GPIO_PORT_L][i]);
+            break;
+        case GPIO_PORT_M:
+            READ_PORT(mode, p_obj->p_pm_instance, val, PinExistTbl[GPIO_PORT_M][i]);
+            break;
+        case GPIO_PORT_N:
+            READ_PORT(mode, p_obj->p_pn_instance, val, PinExistTbl[GPIO_PORT_N][i]);
+            break;
+        case GPIO_PORT_P:
+            READ_PORT(mode, p_obj->p_pp_instance, val, PinExistTbl[GPIO_PORT_P][i]);
+            break;
+        case GPIO_PORT_R:
+            READ_PORT(mode, p_obj->p_pr_instance, val, PinExistTbl[GPIO_PORT_R][i]);
+            break;
+        case GPIO_PORT_T:
+            READ_PORT(mode, p_obj->p_pt_instance, val, PinExistTbl[GPIO_PORT_T][i]);
+            break;
+        case GPIO_PORT_U:
+            READ_PORT(mode, p_obj->p_pu_instance, val, PinExistTbl[GPIO_PORT_U][i]);
+            break;
+        case GPIO_PORT_V:
+            READ_PORT(mode, p_obj->p_pv_instance, val, PinExistTbl[GPIO_PORT_V][i]);
+            break;
+        case GPIO_PORT_W:
+            READ_PORT(mode, p_obj->p_pw_instance, val, PinExistTbl[GPIO_PORT_W][i]);
+            break;
+        case GPIO_PORT_Y:
+            READ_PORT(mode, p_obj->p_py_instance, val, PinExistTbl[GPIO_PORT_Y][i]);
+            break;
+        default:
+            result = TXZ_ERROR;
+            break;
+        }
+    }
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Port Function switching
+  * @param  p_obj  :GPIO object.
+  * @param  group  :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param  num    :GPIO Port Number. : Use @ref gpio_num_t
+  * @param  func   :GPIO Portxx Func. : Use @ref gpio_pa0_func_t - @ref gpio_pl4_func_t
+  * @param  inout  :GPIO Input/Output.: Use @ref gpio_pininout_t
+  * @retval GPIO_RESULT_SUCCESS :Success.
+  * @retval GPIO_RESULT_FAILURE :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_func(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, uint32_t func, gpio_pininout_t inout)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint32_t port_base;
+    uint32_t mode_base;
+    int32_t param_result = PARAM_NG;
+
+    /* Check the parameters, the NULL of address */
+    param_result = check_param_func_pin_exist(p_obj, group, num, func);
+    if (((void*)(p_obj) == (void*)0) || (param_result == PARAM_NG))
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        switch (group)
+        {
+        case GPIO_PORT_A:
+            port_base = (uint32_t)p_obj->p_pa_instance;
+            break;
+        case GPIO_PORT_B:
+            port_base = (uint32_t)p_obj->p_pb_instance;
+            break;
+        case GPIO_PORT_C:
+            port_base = (uint32_t)p_obj->p_pc_instance;
+            break;
+        case GPIO_PORT_D:
+            port_base = (uint32_t)p_obj->p_pd_instance;
+            break;
+        case GPIO_PORT_E:
+            port_base = (uint32_t)p_obj->p_pe_instance;
+            break;
+        case GPIO_PORT_F:
+            port_base = (uint32_t)p_obj->p_pf_instance;
+            break;
+        case GPIO_PORT_G:
+            port_base = (uint32_t)p_obj->p_pg_instance;
+            break;
+        case GPIO_PORT_H:
+            port_base = (uint32_t)p_obj->p_ph_instance;
+            break;
+        case GPIO_PORT_J:
+            port_base = (uint32_t)p_obj->p_pj_instance;
+            break;
+        case GPIO_PORT_K:
+            port_base = (uint32_t)p_obj->p_pk_instance;
+            break;
+        case GPIO_PORT_L:
+            port_base = (uint32_t)p_obj->p_pl_instance;
+            break;
+        case GPIO_PORT_M:
+            port_base = (uint32_t)p_obj->p_pm_instance;
+            break;
+        case GPIO_PORT_N:
+            port_base = (uint32_t)p_obj->p_pn_instance;
+            break;
+        case GPIO_PORT_P:
+            port_base = (uint32_t)p_obj->p_pp_instance;
+            break;
+        case GPIO_PORT_R:
+            port_base = (uint32_t)p_obj->p_pr_instance;
+            break;
+        case GPIO_PORT_T:
+            port_base = (uint32_t)p_obj->p_pt_instance;
+            break;
+        case GPIO_PORT_U:
+            port_base = (uint32_t)p_obj->p_pu_instance;
+            break;
+        case GPIO_PORT_V:
+            port_base = (uint32_t)p_obj->p_pv_instance;
+            break;
+        case GPIO_PORT_W:
+            port_base = (uint32_t)p_obj->p_pw_instance;
+            break;
+        case GPIO_PORT_Y:
+            port_base = (uint32_t)p_obj->p_py_instance;
+            break;
+        default:
+            result = TXZ_ERROR;
+            break;
+        }
+        if(result == TXZ_ERROR)
+        {
+            return (result);
+        }
+
+        /* Initialization PxFR OFF */
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR1);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR2);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR3);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR4);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR5);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR6);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR7);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR8);
+        BITBAND_PORT_CLR(mode_base, num);
+
+        /* Initialize Input/Output */
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+        BITBAND_PORT_CLR(mode_base, num);
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+        BITBAND_PORT_CLR(mode_base, num);
+
+        switch (func) {
+            case 0:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+            case GPIO_FR_1:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR1);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR1);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR1);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+            case GPIO_FR_2:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR2);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR2);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR2);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+            case GPIO_FR_3:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR3);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR3);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR3);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+             case GPIO_FR_4:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR4);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR4);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR4);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+             case GPIO_FR_5:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR5);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR5);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR5);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }
+                break;
+             case GPIO_FR_6:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR6);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR6);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR6);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+             case GPIO_FR_7:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR7);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR7);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR7);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+            case GPIO_FR_8:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR8);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR8);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_FR8);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+            case GPIO_FR_NA:
+                if(inout== GPIO_PIN_OUTPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_CLR(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_INPUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_CLR(mode_base, num);
+                }else if(inout== GPIO_PIN_INOUT){
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_IE);
+                    BITBAND_PORT_SET(mode_base, num);
+                    mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_CR);
+                    BITBAND_PORT_SET(mode_base, num);
+                }else if(inout== GPIO_PIN_NOTINOUT){
+                    /* No Process */
+                }
+                break;
+            default:
+                result = TXZ_ERROR;
+                return (result);
+         }
+    }
+
+    return (result);
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Set Pull up mode
+  * @param  p_obj  :GPIO object.
+  * @param  group  :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param  num    :GPIO Port Number. : Use @ref gpio_num_t
+  * @param  val    :GPIO Pin Reset/Set. : Use @ref gpio_pinstate_t
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_SetPullUp(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, gpio_pinstate_t val)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint32_t port_base;
+    uint32_t mode_base;
+
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else if (check_param_pin_exist(p_obj, group, num, GPIO_Mode_PUP) == PARAM_NG)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        port_base = BITBAND_PORT_BASE(group);
+
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_PUP);
+        if (val == GPIO_PIN_SET)
+        {
+            BITBAND_PORT_SET(mode_base, num);
+        }
+        else if (val == GPIO_PIN_RESET)
+        {
+            BITBAND_PORT_CLR(mode_base, num);
+        }
+        else{ result = TXZ_ERROR;}
+    }
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Set Pull down mode
+  * @param  p_obj  :GPIO object.
+  * @param  group  :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param  num    :GPIO Port Number. : Use @ref gpio_num_t
+  * @param  val    :GPIO Pin Reset/Set. : Use @ref gpio_pinstate_t
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_SetPullDown(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, gpio_pinstate_t val)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint32_t port_base;
+    uint32_t mode_base;
+
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else if (check_param_pin_exist(p_obj, group, num, GPIO_Mode_PDN) == PARAM_NG)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        port_base = BITBAND_PORT_BASE(group);
+
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_PDN);
+        if (val == GPIO_PIN_SET)
+        {
+            BITBAND_PORT_SET(mode_base, num);
+        }
+        else if (val == GPIO_PIN_RESET)
+        {
+            BITBAND_PORT_CLR(mode_base, num);
+        }
+        else{ result = TXZ_ERROR;}
+    }
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/**
+  * @brief  Set Open drain mode
+  * @param  p_obj  :GPIO object.
+  * @param  group  :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param  num    :GPIO Port Number. : Use @ref gpio_num_t
+  * @param  val    :GPIO Pin Reset/Set. : Use @ref gpio_pinstate_t
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_SetOpenDrain(gpio_t *p_obj, gpio_gr_t group, gpio_num_t num, gpio_pinstate_t val)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint32_t port_base;
+    uint32_t mode_base;
+
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else if (check_param_pin_exist(p_obj, group, num, GPIO_Mode_OD) == PARAM_NG)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        port_base = BITBAND_PORT_BASE(group);
+
+        mode_base = BITBAND_PORT_MODE_BASE(port_base, GPIO_Mode_OD);
+        if (val == GPIO_PIN_SET)
+        {
+            BITBAND_PORT_SET(mode_base, num);
+        }
+        else if (val == GPIO_PIN_RESET)
+        {
+            BITBAND_PORT_CLR(mode_base, num);
+        }
+        else{ result = TXZ_ERROR;}
+    }
+
+    return result;
+}
+
+/*--------------------------------------------------*/
+/*!
+  * @fn     TXZ_Result gpio_write_bit(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode, uint32_t val)
+  * @brief  Port Bit Write
+  * @param  p_obj  :GPIO object.
+  * @param  group  :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param  num    :GPIO Port Number. : Use @ref gpio_num_t
+  * @param  mode   :GPIO Port Mode. : Use @ref gpio_mode_t
+  * @param  val    :GPIO Pin Reset/Set.
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_write_bit(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode, uint32_t val)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint32_t base;
+
+    /* Check the parameters */
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else if (check_param_pin_exist(p_obj, group, num, mode) == PARAM_NG)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        base = BITBAND_PORT_BASE(group);
+        base = BITBAND_PORT_MODE_BASE(base, mode);
+        if (val == GPIO_PIN_SET){ BITBAND_PORT_SET(base, num);}
+        else if (val == GPIO_PIN_RESET){ BITBAND_PORT_CLR(base, num);}
+        else{ result = TXZ_ERROR;}
+    }
+
+    return (result);
+}
+
+/*--------------------------------------------------*/
+/*!
+  * @fn     TXZ_Result gpio_read_bit(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode, gpio_pinstate_t *pinstate)
+  * @brief  Port Bit Read
+  * @param[in]  p_obj  :GPIO object.
+  * @param[in]  group  :GPIO Port Group.  : Use @ref gpio_gr_t
+  * @param[in]  num    :GPIO Port Number. : Use @ref gpio_num_t
+  * @param[in]  mode   :GPIO Port Mode. : Use @ref gpio_mode_t
+  * @param[out] *pinstate  : store  Value of GPIO BitPin. : Use @ref gpio_pinstate_t
+  * @retval TXZ_SUCCESS :Success.
+  * @retval TXZ_ERROR   :Failure.
+  * @note   When p_obj is NULL, no processing.: Use @ref gpio_pinstate_t
+  */
+/*--------------------------------------------------*/
+TXZ_Result gpio_read_bit(gpio_t *p_obj, uint32_t group, uint32_t num, uint32_t mode, gpio_pinstate_t *pinstate)
+{
+    TXZ_Result result = TXZ_SUCCESS;
+    uint32_t base;
+    uint32_t val;
+
+    /* Check the parameters */
+    if ((void*)(p_obj) == (void*)0)
+    {
+        result = TXZ_ERROR;
+    }
+    else if (check_param_pin_exist(p_obj, group, num, mode) == PARAM_NG)
+    {
+        result = TXZ_ERROR;
+    }
+    else
+    {
+        base = BITBAND_PORT_BASE(group);
+        base = BITBAND_PORT_MODE_BASE(base, mode);
+        BITBAND_PORT_READ(val, base, num);
+        if(val == GPIO_PIN_RESET){ *pinstate = GPIO_PIN_RESET;}
+        else if (val == GPIO_PIN_SET){ *pinstate = GPIO_PIN_SET;}
+        else{ result = TXZ_ERROR;}
+    }
+
+    return result;
+}
+
+/**
+ *  @}
+ */ /* End of group GPIO_Exported_functions */
+
+/**
+ *  @}
+ */ /* End of group GPIO */
+
+/**
+ *  @}
+ */ /* End of group Periph_Driver */
+
+#endif /* defined(__GPIO_H)  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NN.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NN.h
new file mode 100644
index 0000000000..2475b3f144
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NN.h
@@ -0,0 +1,7826 @@
+/**
+ *******************************************************************************
+ * @file    TMPM4NN.h
+ * @brief   CMSIS Cortex-M4 Core Peripheral Access Layer Header File for the
+ *          TOSHIBA 'TMPM4NN' Device Series
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *******************************************************************************
+ */
+
+/** @addtogroup TOSHIBA_TXZ_MICROCONTROLLER
+  * @{
+  */
+
+/** @addtogroup TMPM4NN
+  * @{
+  */
+
+#ifndef __TMPM4NN_H__
+#define __TMPM4NN_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup Configuration_of_CMSIS
+  * @{
+  */
+
+/** Interrupt Number Definition */
+typedef enum IRQn
+{
+/******  Cortex-M4 Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn           = -14,       /*!< 2 Non Maskable Interrupt                                    */
+  HardFault_IRQn                = -13,       /*!< 3 Cortex-M4 Hard Fault Interrupt                            */
+  MemoryManagement_IRQn         = -12,       /*!< 4 Cortex-M4 Memory Management Interrupt                     */
+  BusFault_IRQn                 = -11,       /*!< 5 Cortex-M4 Bus Fault Interrupt                             */
+  UsageFault_IRQn               = -10,       /*!< 6 Cortex-M4 Usage Fault Interrupt                           */
+  SVCall_IRQn                   = -5,        /*!< 11 Cortex-M4 SV Call Interrupt                              */
+  DebugMonitor_IRQn             = -4,        /*!< 12 Cortex-M4 Debug Monitor Interrupt                        */
+  PendSV_IRQn                   = -2,        /*!< 14 Cortex-M4 Pend SV Interrupt                              */
+  SysTick_IRQn                  = -1,        /*!< 15 Cortex-M4 System Tick Interrupt                          */
+
+/******  TMPM4NN Specific Interrupt Numbers *******************************************************************/
+  INT00_IRQn                    = 0,         /*!< Interrupt pin 00a/00b                                       */
+  INT01_IRQn                    = 1,         /*!< Interrupt pin 01a/00b                                       */
+  INT02_IRQn                    = 2,         /*!< Interrupt pin 02a/00b                                       */
+  INT04_IRQn                    = 4,         /*!< Interrupt pin 04a/04b                                       */
+  INT05_IRQn                    = 5,         /*!< Interrupt pin 05a/05b                                       */
+  INT08_IRQn                    = 8,         /*!< Interrupt pin 08a/08b                                       */
+  INT09_IRQn                    = 9,         /*!< Interrupt pin 09a/09b                                       */
+  INT10_IRQn                    = 10,        /*!< Interrupt pin 10a/10b                                       */
+  INT11_IRQn                    = 11,        /*!< Interrupt pin 11a/11b                                       */
+  INTRTC_IRQn                   = 16,        /*!< Real time clock(XHz) interrupt                              */
+  INTISDA_IRQn                  = 19,        /*!< Interval Sensing Detector interrupt (Unit A)                */
+  INTRMC0_IRQn                  = 22,        /*!< Remote control reception interrupt 0                        */
+  INTLTTMR0_IRQn                = 24,        /*!< Long Term Timer Interrupt(channel 0)                        */
+  INTHDMAATC_IRQn               = 25,        /*!< HDMA complete of transfer(Unit A)                           */
+  INTHDMAAERR_IRQn              = 26,        /*!< HDMA transfer error(Unit A)                                 */
+  INTHDMABTC_IRQn               = 27,        /*!< HDMA end of transfer(Unit B)                                */
+  INTHDMABERR_IRQn              = 28,        /*!< HDMA transfer error(Unit B)                                 */
+  INTMDMAATC_IRQn               = 29,        /*!< MDMA complete of transfer(Unit A)                           */
+  INTT32A00_A_CT_IRQn           = 30,        /*!< T32A00 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A00_B_C01_CPC_IRQn      = 31,        /*!< T32A00 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A01_A_CT_IRQn           = 32,        /*!< T32A01 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A01_B_C01_CPC_IRQn      = 33,        /*!< T32A01 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A02_A_CT_IRQn           = 34,        /*!< T32A02 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A02_B_C01_CPC_IRQn      = 35,        /*!< T32A02 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A03_A_CT_IRQn           = 36,        /*!< T32A03 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A03_B_C01_CPC_IRQn      = 37,        /*!< T32A03 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A04_A_CT_IRQn           = 38,        /*!< T32A04 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A04_B_C01_CPC_IRQn      = 39,        /*!< T32A04 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A05_A_CT_IRQn           = 40,        /*!< T32A05 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A05_B_C01_CPC_IRQn      = 41,        /*!< T32A05 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A06_A_CT_IRQn           = 42,        /*!< T32A06 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A06_B_C01_CPC_IRQn      = 43,        /*!< T32A06 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A07_A_CT_IRQn           = 44,        /*!< T32A07 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A07_B_C01_CPC_IRQn      = 45,        /*!< T32A07 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A08_A_CT_IRQn           = 46,        /*!< T32A08 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A08_B_C01_CPC_IRQn      = 47,        /*!< T32A08 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A09_A_CT_IRQn           = 48,        /*!< T32A09 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A09_B_C01_CPC_IRQn      = 49,        /*!< T32A09 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A10_A_CT_IRQn           = 50,        /*!< T32A10 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A10_B_C01_CPC_IRQn      = 51,        /*!< T32A10 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A11_A_CT_IRQn           = 52,        /*!< T32A11 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A11_B_C01_CPC_IRQn      = 53,        /*!< T32A11 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A12_A_CT_IRQn           = 54,        /*!< T32A12 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A12_B_C01_CPC_IRQn      = 55,        /*!< T32A12 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A13_A_CT_IRQn           = 56,        /*!< T32A13 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A13_B_C01_CPC_IRQn      = 57,        /*!< T32A13 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTEMG0_IRQn                  = 58,        /*!< PMD0 EMG interrupt                                          */
+  INTOVV0_IRQn                  = 59,        /*!< PMD0 OVV interrupt                                          */
+  INTPWM0_IRQn                  = 60,        /*!< PMD0 interrupt                                              */
+  INTT0RX_IRQn                  = 61,        /*!< TSPI/SIO reception (channel 0) interrupt                    */
+  INTT0TX_IRQn                  = 62,        /*!< TSPI/SIO transmit (channel 0) interrupt                     */
+  INTT0ERR_IRQn                 = 63,        /*!< TSPI/SIO error (channel 0) interrupt                        */
+  INTT1RX_IRQn                  = 64,        /*!< TSPI/SIO reception (channel 1) interrupt                    */
+  INTT1TX_IRQn                  = 65,        /*!< TSPI/SIO transmit (channel 1) interrupt                     */
+  INTT1ERR_IRQn                 = 66,        /*!< TSPI/SIO error (channel 1) interrupt                        */
+  INTT2RX_IRQn                  = 67,        /*!< TSPI/SIO reception (channel 2) interrupt                    */
+  INTT2TX_IRQn                  = 68,        /*!< TSPI/SIO transmit (channel 2) interrupt                     */
+  INTT2ERR_IRQn                 = 69,        /*!< TSPI/SIO error (channel 2) interrupt                        */
+  INTT3RX_IRQn                  = 70,        /*!< TSPI/SIO reception (channel 3) interrupt                    */
+  INTT3TX_IRQn                  = 71,        /*!< TSPI/SIO transmit (channel 3) interrupt                     */
+  INTT3ERR_IRQn                 = 72,        /*!< TSPI/SIO error (channel 3) interrupt                        */
+  INTT4RX_IRQn                  = 73,        /*!< TSPI/SIO reception (channel 4) interrupt                    */
+  INTT4TX_IRQn                  = 74,        /*!< TSPI/SIO transmit (channel 4) interrupt                     */
+  INTT4ERR_IRQn                 = 75,        /*!< TSPI/SIO error (channel 4) interrupt                        */
+  INTSMI0_IRQn                  = 88,        /*!< Serial Memory Interface interrupt                           */
+  INTUART0RX_IRQn               = 89,        /*!< UART reception (channel 0) interrupt                        */
+  INTUART0TX_IRQn               = 90,        /*!< UART transmit (channel 0) interrupt                         */
+  INTUART0ERR_IRQn              = 91,        /*!< UART error (channel 0) interrupt                            */
+  INTUART1RX_IRQn               = 92,        /*!< UART reception (channel 1) interrupt                        */
+  INTUART1TX_IRQn               = 93,        /*!< UART transmit (channel 1) interrupt                         */
+  INTUART1ERR_IRQn              = 94,        /*!< UART error (channel 1) interrupt                            */
+  INTUART2RX_IRQn               = 95,        /*!< UART reception (channel 2) interrupt                        */
+  INTUART2TX_IRQn               = 96,        /*!< UART transmit (channel 2) interrupt                         */
+  INTUART2ERR_IRQn              = 97,        /*!< UART error (channel 2) interrupt                            */
+  INTFUART0_IRQn                = 107,       /*!< FUART interrupt(channel 0)                                  */
+  INTI2C0NST_IRQn               = 109,       /*!< I2C0 interrupt / EI2C0 status interrupt                     */
+  INTI2C0ATX_IRQn               = 110,       /*!< I2C0 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C0BRX_IRQn               = 111,       /*!< I2C0 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C0NA_IRQn                = 112,       /*!< I2C0 NACK detection interrupt                               */
+  INTI2C1NST_IRQn               = 113,       /*!< I2C1 interrupt / EI2C0 status interrupt                     */
+  INTI2C1ATX_IRQn               = 114,       /*!< I2C1 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C1BRX_IRQn               = 115,       /*!< I2C1 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C1NA_IRQn                = 116,       /*!< I2C1 NACK detection interrupt                               */
+  INTI2C2NST_IRQn               = 117,       /*!< I2C2 interrupt / EI2C0 status interrupt                     */
+  INTI2C2ATX_IRQn               = 118,       /*!< I2C2 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C2BRX_IRQn               = 119,       /*!< I2C2 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C2NA_IRQn                = 120,       /*!< I2C2 NACK detection interrupt                               */
+  INTADACP0_IRQn                = 129,       /*!< ADC conversion monitoring function interrupt 0              */
+  INTADACP1_IRQn                = 130,       /*!< ADC conversion monitoring function interrupt 1              */
+  INTADATRG_IRQn                = 131,       /*!< ADC conversion triggered by General purpose is finished     */
+  INTADASGL_IRQn                = 132,       /*!< ADC conversion triggered by Single program is finished      */
+  INTADACNT_IRQn                = 133,       /*!< ADC conversion triggered by Continuity program is finished  */
+  INTADAHP_IRQn                 = 134,       /*!< ADC high priority AD conversion interrupt                   */
+  INTFLDRDY_IRQn                = 135,       /*!< Data FLASH Ready interrupt                                  */
+  INTFLCRDY_IRQn                = 136,       /*!< Code FLASH Area0/1 Ready interrupt                          */
+  INTMDMAABERR_IRQn             = 139,       /*!< MDMA bus error(Unit A) interrupt                            */
+  INTMDMAADERR_IRQn             = 140,       /*!< MDMA descriptor error(Unit A) interrupt                     */
+  INTI2S0SI_IRQn                = 141,       /*!< I2S ch0 SI transfer end interrupt                           */
+  INTI2S0SIERR_IRQn             = 142,       /*!< I2S ch0 SI error interrupt                                  */
+  INTI2S0SO_IRQn                = 143,       /*!< I2S ch0 SO transfer end interrupt                           */
+  INTI2S0SOERR_IRQn             = 144,       /*!< I2S ch0 SO error interrupt                                  */
+  INTI2S1SI_IRQn                = 145,       /*!< I2S ch1 SI transfer end interrupt                           */
+  INTI2S1SIERR_IRQn             = 146,       /*!< I2S ch1 SI error interrupt                                  */
+  INTI2S1SO_IRQn                = 147,       /*!< I2S ch1 SO transfer end interrupt                           */
+  INTI2S1SOERR_IRQn             = 148,       /*!< I2S ch1 SO error interrupt                                  */
+  INTFIR0_IRQn                  = 149,       /*!< FIR ch0 interrupt                                           */
+  INTTSSI0RX_IRQn               = 150,       /*!< TSSI ch0 receive interrupt                                  */
+  INTTSSI0TX_IRQn               = 151,       /*!< TSSI ch0 transmission interrupt                             */
+  INTTSSI0ERR_IRQn              = 152,       /*!< TSSI ch0 error interrupt                                    */
+  INTEMA_IRQn                   = 156,       /*!< ETHM unit A interrupt                                       */
+  INTEMAMP_IRQn                 = 157,       /*!< ETHM unit A magic packet detection interrupt                */
+  INTCANARXD_IRQn               = 158,       /*!< CAN unit A receive interrupt                                */
+  INTCANATXD_IRQn               = 159,       /*!< CAN unit A transmission interrupt                           */
+  INTCANAGLB_IRQn               = 160,       /*!< CAN unit A Global interrupt                                 */
+  INTCANBRXD_IRQn               = 161,       /*!< CAN unit B receive interrupt                                */
+  INTCANBTXD_IRQn               = 162,       /*!< CAN unit B transmission interrupt                           */
+  INTCANBGLB_IRQn               = 163,       /*!< CAN unit B Global interrupt                                 */
+  INTUSBOTGA_IRQn               = 164,       /*!< USB OTG unit A interrupt                                    */
+  INTUSBOTGAWK_IRQn             = 165,       /*!< USB OTG unit A Wakeup interrupt                             */
+  INTT32A14_A_IRQn              = 168,       /*!< T32A14 TimerA all interrupt                                 */
+  INTT32A14_B_IRQn              = 169,       /*!< T32A14 TimerB all interrupt                                 */
+  INTT32A14_CT_IRQn             = 170,       /*!< T32A14 TimerC match, overflow, and underflow Interrupt      */
+  INTT32A15_A_IRQn              = 171,       /*!< T32A15 TimerA all interrupt                                 */
+  INTT32A15_B_IRQn              = 172,       /*!< T32A15 TimerB all interrupt                                 */
+  INTT32A15_C_IRQn              = 173,       /*!< T32A15 TimerC all interrupt                                 */
+  INTMDMAADISR_IRQn             = 174        /*!< MDMAC unit A Descriptor interrupt                           */
+} IRQn_Type;
+
+/** Processor and Core Peripheral Section */
+
+/* Configuration of the Cortex-M4 Processor and Core Peripherals */
+#define __CM4_REV 0x0001 /*!< Cortex-M4 Core Revision */
+#define __MPU_PRESENT 1 /*!< MPU present or not */
+#define __FPU_PRESENT 1 /*!< FPU present or not */
+#define __NVIC_PRIO_BITS 4 /*!< Number of Bits used for Priority Levels */
+#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
+/** @} */ /* End of group Configuration_of_CMSIS */
+
+#include "core_cm4.h"                       /* Cortex-M4 processor and core peripherals            */
+#include "system_TMPM4Nx.h"                 /* TMPM4Nx System                                      */
+
+/** @addtogroup Device_Peripheral_registers
+  * @{
+  */
+
+/** Device Specific Peripheral registers structures */
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __I  uint32_t INTSTATUS;         /*!< DMAC Interrupt Status Register               */
+  __I  uint32_t INTTCSTATUS;       /*!< DMAC Transfer Completion Interrupt Status Register*/
+  __O  uint32_t INTTCCLEAR;        /*!< DMAC Transfer Completion Interrupt Clear Register*/
+  __I  uint32_t INTERRORSTATUS;    /*!< DMAC Error Interrupt Status Register         */
+  __O  uint32_t INTERRCLR;         /*!< DMAC Error Interrupt Clear Register          */
+  __I  uint32_t RAWINTTCSTATUS;    /*!< DMAC Raw Transfer Completion Interrupt Status Register*/
+  __I  uint32_t RAWINTERRORSTATUS; /*!< DMAC Raw Error Interrupt Status Register     */
+  __I  uint32_t ENBLDCHNS;         /*!< DMAC Channel Enable Register                 */
+  __IO uint32_t SOFTBREQ;          /*!< DMAC Software Burst Transfer Request Register*/
+  __IO uint32_t SOFTSREQ;          /*!< DMAC Software Single Transfer Request Register*/
+       uint32_t RESERVED0[2];
+  __IO uint32_t CONFIGURATION;     /*!< DMAC Configuration Register                  */
+       uint32_t RESERVED1[51];
+  __IO uint32_t C0SRCADDR;         /*!< DMAC Channel 0 Transfer Source Address Register*/
+  __IO uint32_t C0DESTADDR;        /*!< DMAC Channel 0 Transfer Destination Address Register*/
+  __IO uint32_t C0LLI;             /*!< DMAC Channel 0 Linked List Item Register     */
+  __IO uint32_t C0CONTROL;         /*!< DMAC Channel 0 Control Register              */
+  __IO uint32_t C0CONFIGURATION;   /*!< DMAC Channel 0 Configuration Register        */
+       uint32_t RESERVED2[3];
+  __IO uint32_t C1SRCADDR;         /*!< DMAC Channel 1 Transfer Source Address Register*/
+  __IO uint32_t C1DESTADDR;        /*!< DMAC Channel 1 Transfer Destination Address Register*/
+  __IO uint32_t C1LLI;             /*!< DMAC Channel 1 Linked List Item Register     */
+  __IO uint32_t C1CONTROL;         /*!< DMAC Channel 1 Control Register              */
+  __IO uint32_t C1CONFIGURATION;   /*!< DMAC Channel 1 Configuration Register        */
+} TSB_DMAC_TypeDef;
+
+/**
+  * @brief CAN Controller Mailbox RAM (CANMB)
+  */
+typedef struct
+{
+  __IO uint32_t ID;                /*!< CAN Message ID Field Register                */
+       uint32_t RESERVED0;
+  __IO uint32_t TSVMCF;            /*!< CAN Time Stamp Values/ Message Control Filed Register*/
+       uint32_t RESERVED1;
+  __IO uint32_t DL;                /*!< CAN Data Filed Register (DL)                 */
+       uint32_t RESERVED2;
+  __IO uint32_t DH;                /*!< CAN Data Filed Register (DH)                 */
+} TSB_CANAMB_TypeDef;
+
+/**
+  * @brief CAN Controller Mailbox RAM (CANMB)
+  */
+typedef struct
+{
+  __IO uint32_t ID;                /*!< CAN Message ID Field Register                */
+       uint32_t RESERVED0;
+  __IO uint32_t TSVMCF;            /*!< CAN Time Stamp Values/ Message Control Filed Register*/
+       uint32_t RESERVED1;
+  __IO uint32_t DL;                /*!< CAN Data Filed Register (DL)                 */
+       uint32_t RESERVED2;
+  __IO uint32_t DH;                /*!< CAN Data Filed Register (DH)                 */
+} TSB_CANBMB_TypeDef;
+
+/**
+  * @brief CAN Controller (CAN)
+  */
+typedef struct
+{
+  __IO uint32_t MC;                /*!< CAN Mailbox Configuration Register           */
+       uint32_t RESERVED0;
+  __IO uint32_t MD;                /*!< CAN Mailbox Direction Register               */
+       uint32_t RESERVED1;
+  __IO uint32_t TRS;               /*!< CAN Transmission Request Set Register        */
+       uint32_t RESERVED2;
+  __IO uint32_t TRR;               /*!< CAN Transmission Request Reset Register      */
+       uint32_t RESERVED3;
+  __IO uint32_t TA;                /*!< CAN Transmission Acknowledge Register        */
+       uint32_t RESERVED4;
+  __IO uint32_t AA;                /*!< CAN Abort Acknowledge Register               */
+       uint32_t RESERVED5;
+  __IO uint32_t RMP;               /*!< CAN Receive Message Pending Register         */
+       uint32_t RESERVED6;
+  __IO uint32_t RML;               /*!< CAN Receive Message Lost Register            */
+       uint32_t RESERVED7;
+  __IO uint32_t LAM;               /*!< CAN Local Acceptance Mask Register           */
+       uint32_t RESERVED8;
+  __IO uint32_t GAM;               /*!< CAN Global Acceptance Mask Register          */
+       uint32_t RESERVED9;
+  __IO uint32_t MCR;               /*!< CAN Master Control Register                  */
+       uint32_t RESERVED10;
+  __I  uint32_t GSR;               /*!< CAN Global Status Register                   */
+       uint32_t RESERVED11;
+  __IO uint32_t BCR1;              /*!< CAN Bit Configuration Register 1             */
+       uint32_t RESERVED12;
+  __IO uint32_t BCR2;              /*!< CAN Bit Configuration Register 2             */
+       uint32_t RESERVED13;
+  __IO uint32_t GIF;               /*!< CAN Global Interrupt Flag Register           */
+       uint32_t RESERVED14;
+  __IO uint32_t GIM;               /*!< CAN Global Interrupt Mask Register           */
+       uint32_t RESERVED15;
+  __IO uint32_t MBTIF;             /*!< CAN Mailbox Transmit Interrupt Flag Register */
+       uint32_t RESERVED16;
+  __IO uint32_t MBRIF;             /*!< CAN Mailbox Receive Interrupt Flag Register  */
+       uint32_t RESERVED17;
+  __IO uint32_t MBIM;              /*!< CAN Mailbox Interrupt Mask Register          */
+       uint32_t RESERVED18;
+  __IO uint32_t CDR;               /*!< CAN Change Data Request Register             */
+       uint32_t RESERVED19;
+  __IO uint32_t RFP;               /*!< CAN Remote Frame Pending Register            */
+       uint32_t RESERVED20;
+  __IO uint32_t CEC;               /*!< CAN Error Counter Register                   */
+       uint32_t RESERVED21;
+  __IO uint32_t TSP;               /*!< CAN Time Stamp Counter Prescaler Register    */
+       uint32_t RESERVED22;
+  __I  uint32_t TSC;               /*!< CAN Time Stamp Counter Register              */
+} TSB_CAN_TypeDef;
+
+/**
+  * @brief Ether Mac
+  */
+typedef struct
+{
+  __IO uint32_t TMAC_CONFIGURATION;/*!< TMAC Configuration Register                  */
+  __IO uint32_t TMAC_FRAME_FILTER; /*!< TMAC Frame Filter Register                   */
+  __IO uint32_t HASH_TABLE_HIGH;   /*!< Hash Table High Register                     */
+  __IO uint32_t HASH_TABLE_LOW;    /*!< Hash Table Low Register                      */
+  __IO uint32_t MII_ADDRESS;       /*!< MII Address Register                         */
+  __IO uint32_t MII_DATA;          /*!< MII Data Register                            */
+  __IO uint32_t FLOW_CONTROL;      /*!< Flow Control Register                        */
+  __IO uint32_t VLAN_TAG;          /*!< VLAN Tag Register                            */
+       uint32_t RESERVED0;
+  __I  uint32_t DEBUG;             /*!< Debug Register                               */
+  __IO uint32_t REMOTE_WAKE_UP_FRAME_FILTER;/*!< Remote Wake-Up Frame Filter Register         */
+  __IO uint32_t PMT_CONTROL_STATUS;/*!< PMT Control and Status Register              */
+       uint32_t RESERVED1[2];
+  __I  uint32_t INTERRUPT_STATUS;  /*!< Interrupt Status Register                    */
+  __IO uint32_t INTERRUPT_MASK;    /*!< Interrupt Mask Register                      */
+  __IO uint32_t MAC_ADDRESS0_HIGH; /*!< MAC Address0 High Register                   */
+  __IO uint32_t MAC_ADDRESS0_LOW;  /*!< MAC Address0 Low Register                    */
+  __IO uint32_t MAC_ADDRESS1_HIGH; /*!< MAC Address1 High Register                   */
+  __IO uint32_t MAC_ADDRESS1_LOW;  /*!< MAC Address1 Low Register                    */
+  __IO uint32_t MAC_ADDRESS2_HIGH; /*!< MAC Address2 High Register                   */
+  __IO uint32_t MAC_ADDRESS2_LOW;  /*!< MAC Address2 Low Register                    */
+  __IO uint32_t MAC_ADDRESS3_HIGH; /*!< MAC Address3 High Register                   */
+  __IO uint32_t MAC_ADDRESS3_LOW;  /*!< MAC Address3 Low Register                    */
+       uint32_t RESERVED2[31];
+  __IO uint32_t WDOG_TIMEOUT;      /*!< Watchdog Timeout Register                    */
+       uint32_t RESERVED3[8];
+  __IO uint32_t MMC_CONTROL;       /*!< MMC Control Register                         */
+  __I  uint32_t MMC_RECEIVE_INTERRUPT;/*!< MMC Receive Interrupt Register               */
+  __I  uint32_t MMC_TRANSMIT_INTERRUPT;/*!< MMC Transmit Interrupt Register              */
+  __IO uint32_t MMC_RECEIVE_INTERRUPT_MASK;/*!< MMC Receive Interrupt Mask Register          */
+  __IO uint32_t MMC_TRANSMIT_INTERRUPT_MASK;/*!< MMC Transmit Interrupt Mask Register         */
+       uint32_t RESERVED4;
+  __I  uint32_t TX_FRAME_COUNT_GOOD_BAD;/*!< Transmit Frame Count for Good and Bad Frames Register*/
+       uint32_t RESERVED5[11];
+  __I  uint32_t TX_UNDERFLOW_ERROR_FRAMES;/*!< Transmit Frame Count for Underflow Error Frames Register*/
+  __I  uint32_t TX_SINGLE_COLLISION_GOOD_FRAMES;/*!< Transmit Frame Count for Frames Transmitted after Single Collision Register*/
+  __I  uint32_t TX_MULTIPLE_COLLISION_GOOD_FRAMES;/*!< Transmit Frame Count for Frames Transmitted after Multiple Collision Register*/
+       uint32_t RESERVED6[5];
+  __I  uint32_t TX_FRAME_COUNT_GOOD;/*!< Transmit Frame Count for Good Frames Register*/
+       uint32_t RESERVED7[5];
+  __I  uint32_t RX_FRAMES_COUNT_GOOD_BAD;/*!< Receive Frame Count for Good and Bad Frames Register*/
+       uint32_t RESERVED8[4];
+  __I  uint32_t RX_CRC_ERROR_FRAMES;/*!< Receive Frame Count for CRC Error Frames Register*/
+  __I  uint32_t RX_ALIGNMENT_ERROR_FRAMES;/*!< Receive Frame Count for Alignment Error Frames Register*/
+       uint32_t RESERVED9[10];
+  __I  uint32_t RX_UNICAST_FRAMES_GOOD;/*!< Receive Frame Count for Good Unicast Frames Register*/
+       uint32_t RESERVED10[3];
+  __I  uint32_t RX_FIFO_OVERFLOW_FRAMES;/*!< Receive Frame Count for FIFO Overflow Frames Register*/
+       uint32_t RESERVED11[10];
+  __IO uint32_t MMC_IPC_RECEIVE_INTERRUPT_MASK;/*!< MMC Receive Checksum Offload Interrupt Mask Register*/
+       uint32_t RESERVED12;
+  __I  uint32_t MMC_IPC_RECEIVE_INTERRUPT;/*!< MMC Receive Checksum Offload Interrupt Register*/
+       uint32_t RESERVED13[13];
+  __I  uint32_t RXICMP_GOOD_FRAMES;/*!< Receive ICMP Good Frame Counter Register     */
+  __I  uint32_t RXICMP_ERROR_FRAMES;/*!< Receive ICMP Error Frame Counter Register    */
+       uint32_t RESERVED14[207];
+  __IO uint32_t VLAN_INCL_REG;     /*!< VLAN Tag Inclusion or Replacement Register   */
+  __IO uint32_t VLAN_HASH_TABLE_REG;/*!< VLAN Hash Table Register                     */
+       uint32_t RESERVED15[93];
+  __IO uint32_t TIMESTAMP_CONTROL; /*!< Timestamp Control Register                   */
+  __IO uint32_t SUB_SECOND_INCREMENT;/*!< Sub-Second Increment Register                */
+  __I  uint32_t SYSTEM_TIME_SECONDS;/*!< System Time - Seconds Register               */
+  __I  uint32_t SYSTEM_TIME_NANOSECONDS;/*!< System Time - Nanoseconds Register           */
+  __IO uint32_t SYSTEM_TIME_SECONDS_UPDATE;/*!< System Time - Seconds Update Register        */
+  __IO uint32_t SYSTEM_TIME_NANOSECONDS_UPDATE;/*!< System Time - Nanoseconds Update Register    */
+  __IO uint32_t TIMESTAMP_ADDEND;  /*!< Timestamp Addend Register                    */
+  __IO uint32_t TARGET_TIME_SECONDS;/*!< Target Time Seconds Register                 */
+  __IO uint32_t TARGET_TIME_NANOSECONDS;/*!< Target Time Nanoseconds Register             */
+  __IO uint32_t SYSTEM_TIME_HIGHER_WORD_SECONDS;/*!< System Time - Higher Word Seconds Register   */
+  __I  uint32_t TIMESTAMP_STATUS;  /*!< Timestamp Status Register                    */
+  __IO uint32_t PPS_CONTROL;       /*!< PPS Control Register                         */
+       uint32_t RESERVED16[12];
+  __IO uint32_t PPS0_INTERVAL;     /*!< PPS0 Interval Register                       */
+  __IO uint32_t PPS0_WIDTH;        /*!< PPS0 Width Register                          */
+       uint32_t RESERVED17[6];
+  __IO uint32_t PPS1_TARGET_TIME_SECONDS;/*!< PPS1 Target Time Seconds Register            */
+  __IO uint32_t PPS1_TARGET_TIME_NANOSECONDS;/*!< PPS1 Target Time NanoSeconds Register        */
+  __IO uint32_t PPS1_INTERVAL;     /*!< PPS1 Interval Register                       */
+  __IO uint32_t PPS1_WIDTH;        /*!< PPS1 Width Register                          */
+       uint32_t RESERVED18[540];
+  __IO uint32_t BUS_MODE;          /*!< Bus Mode Register                            */
+  __IO uint32_t TRANSMIT_POLL_DEMAND;/*!< Transmit Poll Demand Register                */
+  __IO uint32_t RECEIVE_POLL_DEMAND;/*!< Receive Poll Demand Register                 */
+  __IO uint32_t RECEIVE_DESCRIPTOR_LIST_ADDRESS;/*!< Receive Descriptor List Address Register     */
+  __IO uint32_t TRANSMIT_DESCRIPTOR_LIST_ADDRESS;/*!< Transmit Descriptor List Address Register    */
+  __IO uint32_t STATUS;            /*!< Status Register                              */
+  __IO uint32_t OPERATION_MODE;    /*!< Operation Mode Register                      */
+  __IO uint32_t INTERRUPT_ENABLE;  /*!< Interrupt Enable Register                    */
+  __I  uint32_t MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER;/*!< Missed Frame and Buffer Overflow Counter Register*/
+  __IO uint32_t RECEIVE_INTERRUPT_WATCHDOG_TIMER;/*!< Receive Interrupt Watchdog Timer Register    */
+       uint32_t RESERVED19;
+  __I  uint32_t AHB_STATUS;        /*!< AHB Status Register                          */
+       uint32_t RESERVED20[6];
+  __I  uint32_t CURRENT_HOST_TRANSMIT_DESCRIPTOR;/*!< Current Host Transmit Descriptor Register    */
+  __I  uint32_t CURRENT_HOST_RECEIVE_DESCRIPTOR;/*!< Current Host Receive Descriptor Register     */
+  __I  uint32_t CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS;/*!< Current Host Transmit Buffer Address Register*/
+  __I  uint32_t CURRENT_HOST_RECEIVE_BUFFER_ADDRESS;/*!< Current Host Receive Buffer Address Register */
+       uint32_t RESERVED21[490];
+  __IO uint32_t MAC_CTRL0;         /*!< Ether Mac Control Register 0                 */
+  __IO uint32_t MAC_CTRL1;         /*!< Ether Mac Control Register 1                 */
+  __IO uint32_t MAC_CTRL2;         /*!< Ether Mac Control Register 2                 */
+} TSB_EM_TypeDef;
+
+/**
+  * @brief SMIF
+  */
+typedef struct
+{
+  __IO uint32_t MAP0;              /*!< SMIF Address Map Control Register 0          */
+  __IO uint32_t MAP1;              /*!< SMIF Address Map Control Register 1          */
+  __IO uint32_t DACR0;             /*!< SMIF Direct Access Control Register 0        */
+  __IO uint32_t DACR1;             /*!< SMIF Direct Access Control Register 1        */
+  __IO uint32_t DRCR0;             /*!< SMIF Direct Read Control Register 0          */
+  __IO uint32_t DRCR1;             /*!< SMIF Direct Read Control Register 1          */
+  __IO uint32_t DWCR0;             /*!< SMIF Direct Write Control Register 0         */
+  __IO uint32_t DWCR1;             /*!< SMIF Direct Write Control Register 1         */
+       uint32_t RESERVED0[248];
+  __IO uint32_t RACR0;             /*!< SMIF Indirect Access Control Register 0      */
+  __IO uint32_t RACR1;             /*!< SMIF Indirect Access Control Register 1      */
+  __IO uint32_t IOCR;              /*!< SMIF Indirect Access I/O Control Register    */
+  __IO uint32_t OECR;              /*!< SMIF  Indirect Access Output Enable Register */
+       uint32_t RESERVED1[12];
+  __IO uint32_t INT;               /*!< SMIF Interrupt Control Register              */
+  __IO uint32_t STAT;              /*!< SMIF Status Register                         */
+       uint32_t RESERVED2[14];
+  __IO uint32_t SWR;               /*!< SMIF Software Reset Register                 */
+  __IO uint32_t ACKR;              /*!< SMIF Additional Clock Control Register       */
+  __IO uint32_t CCOR;              /*!< SMIF Serial Clock, CS pin Direction Control Register*/
+  __IO uint32_t STPR;              /*!< SMIF Forced Stop Control Register            */
+       uint32_t RESERVED3[28];
+  __IO uint32_t PBUF0;             /*!< SMIF  Indirect Access Primary Buffer Register 0*/
+  __IO uint32_t PBUF1;             /*!< SMIF Indirect Access Primary Buffer Register 1*/
+  __IO uint32_t PBUF2;             /*!< SMIF Indirect Access Primary Buffer Register 2*/
+  __IO uint32_t PBUF3;             /*!< SMIF Indirect Access Primary Buffer Register 3*/
+  __IO uint32_t PBUF4;             /*!< SMIF Indirect Access Primary Buffer Register 4*/
+  __IO uint32_t PBUF5;             /*!< SMIF Indirect Access Primary Buffer Register 5*/
+  __IO uint32_t PBUF6;             /*!< SMIF Indirect Access Primary Buffer Register 6*/
+  __IO uint32_t PBUF7;             /*!< SMIF Indirect Access Primary Buffer Register 7*/
+       uint32_t RESERVED4[56];
+  __IO uint32_t SBUF00;            /*!< SMIF Indirect Access Secondary Buffer Register 00*/
+  __IO uint32_t SBUF01;            /*!< SMIF Indirect Access Secondary Buffer Register 01*/
+  __IO uint32_t SBUF02;            /*!< SMIF Indirect Access Secondary Buffer Register 02*/
+  __IO uint32_t SBUF03;            /*!< SMIF Indirect Access Secondary Buffer Register 03*/
+  __IO uint32_t SBUF04;            /*!< SMIF Indirect Access Secondary Buffer Register 04*/
+  __IO uint32_t SBUF05;            /*!< SMIF Indirect Access Secondary Buffer Register 05*/
+  __IO uint32_t SBUF06;            /*!< SMIF Indirect Access Secondary Buffer Register 06*/
+  __IO uint32_t SBUF07;            /*!< SMIF Indirect Access Secondary Buffer Register 07*/
+  __IO uint32_t SBUF08;            /*!< SMIF Indirect Access Secondary Buffer Register 08*/
+  __IO uint32_t SBUF09;            /*!< SMIF Indirect Access Secondary Buffer Register 09*/
+  __IO uint32_t SBUF10;            /*!< SMIF Indirect Access Secondary Buffer Register 10*/
+  __IO uint32_t SBUF11;            /*!< SMIF Indirect Access Secondary Buffer Register 11*/
+  __IO uint32_t SBUF12;            /*!< SMIF Indirect Access Secondary Buffer Register 12*/
+  __IO uint32_t SBUF13;            /*!< SMIF Indirect Access Secondary Buffer Register 13*/
+  __IO uint32_t SBUF14;            /*!< SMIF Indirect Access Secondary Buffer Register 14*/
+  __IO uint32_t SBUF15;            /*!< SMIF Indirect Access Secondary Buffer Register 15*/
+  __IO uint32_t SBUF16;            /*!< SMIF Indirect Access Secondary Buffer Register 16*/
+  __IO uint32_t SBUF17;            /*!< SMIF Indirect Access Secondary Buffer Register 17*/
+  __IO uint32_t SBUF18;            /*!< SMIF Indirect Access Secondary Buffer Register 18*/
+  __IO uint32_t SBUF19;            /*!< SMIF Indirect Access Secondary Buffer Register 19*/
+  __IO uint32_t SBUF20;            /*!< SMIF Indirect Access Secondary Buffer Register 20*/
+  __IO uint32_t SBUF21;            /*!< SMIF Indirect Access Secondary Buffer Register 21*/
+  __IO uint32_t SBUF22;            /*!< SMIF Indirect Access Secondary Buffer Register 22*/
+  __IO uint32_t SBUF23;            /*!< SMIF Indirect Access Secondary Buffer Register 23*/
+  __IO uint32_t SBUF24;            /*!< SMIF Indirect Access Secondary Buffer Register 24*/
+  __IO uint32_t SBUF25;            /*!< SMIF Indirect Access Secondary Buffer Register 25*/
+  __IO uint32_t SBUF26;            /*!< SMIF Indirect Access Secondary Buffer Register 26*/
+  __IO uint32_t SBUF27;            /*!< SMIF Indirect Access Secondary Buffer Register 27*/
+  __IO uint32_t SBUF28;            /*!< SMIF Indirect Access Secondary Buffer Register 28*/
+  __IO uint32_t SBUF29;            /*!< SMIF Indirect Access Secondary Buffer Register 29*/
+  __IO uint32_t SBUF30;            /*!< SMIF Indirect Access Secondary Buffer Register 30*/
+  __IO uint32_t SBUF31;            /*!< SMIF Indirect Access Secondary Buffer Register 31*/
+  __IO uint32_t SBUF32;            /*!< SMIF Indirect Access Secondary Buffer Register 32*/
+  __IO uint32_t SBUF33;            /*!< SMIF Indirect Access Secondary Buffer Register 33*/
+  __IO uint32_t SBUF34;            /*!< SMIF Indirect Access Secondary Buffer Register 34*/
+  __IO uint32_t SBUF35;            /*!< SMIF Indirect Access Secondary Buffer Register 35*/
+  __IO uint32_t SBUF36;            /*!< SMIF Indirect Access Secondary Buffer Register 36*/
+  __IO uint32_t SBUF37;            /*!< SMIF Indirect Access Secondary Buffer Register 37*/
+  __IO uint32_t SBUF38;            /*!< SMIF Indirect Access Secondary Buffer Register 38*/
+  __IO uint32_t SBUF39;            /*!< SMIF Indirect Access Secondary Buffer Register 39*/
+  __IO uint32_t SBUF40;            /*!< SMIF Indirect Access Secondary Buffer Register 40*/
+  __IO uint32_t SBUF41;            /*!< SMIF Indirect Access Secondary Buffer Register 41*/
+  __IO uint32_t SBUF42;            /*!< SMIF Indirect Access Secondary Buffer Register 42*/
+  __IO uint32_t SBUF43;            /*!< SMIF Indirect Access Secondary Buffer Register 43*/
+  __IO uint32_t SBUF44;            /*!< SMIF Indirect Access Secondary Buffer Register 44*/
+  __IO uint32_t SBUF45;            /*!< SMIF Indirect Access Secondary Buffer Register 45*/
+  __IO uint32_t SBUF46;            /*!< SMIF Indirect Access Secondary Buffer Register 46*/
+  __IO uint32_t SBUF47;            /*!< SMIF Indirect Access Secondary Buffer Register 47*/
+  __IO uint32_t SBUF48;            /*!< SMIF Indirect Access Secondary Buffer Register 48*/
+  __IO uint32_t SBUF49;            /*!< SMIF Indirect Access Secondary Buffer Register 49*/
+  __IO uint32_t SBUF50;            /*!< SMIF Indirect Access Secondary Buffer Register 50*/
+  __IO uint32_t SBUF51;            /*!< SMIF Indirect Access Secondary Buffer Register 51*/
+  __IO uint32_t SBUF52;            /*!< SMIF Indirect Access Secondary Buffer Register 52*/
+  __IO uint32_t SBUF53;            /*!< SMIF Indirect Access Secondary Buffer Register 53*/
+  __IO uint32_t SBUF54;            /*!< SMIF Indirect Access Secondary Buffer Register 54*/
+  __IO uint32_t SBUF55;            /*!< SMIF Indirect Access Secondary Buffer Register 55*/
+  __IO uint32_t SBUF56;            /*!< SMIF Indirect Access Secondary Buffer Register 56*/
+  __IO uint32_t SBUF57;            /*!< SMIF Indirect Access Secondary Buffer Register 57*/
+  __IO uint32_t SBUF58;            /*!< SMIF Indirect Access Secondary Buffer Register 58*/
+  __IO uint32_t SBUF59;            /*!< SMIF Indirect Access Secondary Buffer Register 59*/
+  __IO uint32_t SBUF60;            /*!< SMIF Indirect Access Secondary Buffer Register 60*/
+  __IO uint32_t SBUF61;            /*!< SMIF Indirect Access Secondary Buffer Register 61*/
+  __IO uint32_t SBUF62;            /*!< SMIF Indirect Access Secondary Buffer Register 62*/
+  __IO uint32_t SBUF63;            /*!< SMIF Indirect Access Secondary Buffer Register 63*/
+} TSB_SMI_TypeDef;
+
+/**
+  * @brief Interrupt Control Registers A
+  */
+typedef struct
+{
+  __IO uint8_t  NIC00;             /*!< Non-maskable Interrupt A Control Register 00 */
+       uint8_t  RESERVED0[31];
+  __IO uint8_t  IMC00;             /*!< Interrupt A Mode Control Register 00         */
+  __IO uint8_t  IMC01;             /*!< Interrupt A Mode Control Register 01         */
+  __IO uint8_t  IMC02;             /*!< Interrupt A Mode Control Register 02         */
+       uint8_t  RESERVED1;
+  __IO uint8_t  IMC04;             /*!< Interrupt A Mode Control Register 04         */
+       uint8_t  RESERVED2[3];
+  __IO uint8_t  IMC08;             /*!< Interrupt A Mode Control Register 08         */
+  __IO uint8_t  IMC09;             /*!< Interrupt A Mode Control Register 09         */
+  __IO uint8_t  IMC10;             /*!< Interrupt A Mode Control Register 10         */
+  __IO uint8_t  IMC11;             /*!< Interrupt A Mode Control Register 11         */
+       uint8_t  RESERVED3[4];
+  __IO uint8_t  IMC16;             /*!< Interrupt A Mode Control Register 16         */
+       uint8_t  RESERVED4;
+  __IO uint8_t  IMC18;             /*!< Interrupt A Mode Control Register 18         */
+       uint8_t  RESERVED5;
+  __IO uint8_t  IMC20;             /*!< Interrupt A Mode Control Register 20         */
+  __IO uint8_t  IMC21;             /*!< Interrupt A Mode Control Register 21         */
+  __IO uint8_t  IMC22;             /*!< Interrupt A Mode Control Register 22         */
+  __IO uint8_t  IMC23;             /*!< Interrupt A Mode Control Register 23         */
+       uint8_t  RESERVED6[25];
+  __IO uint8_t  IMC49;             /*!< Interrupt A Mode Control Register 49         */
+       uint8_t  RESERVED7[2];
+  __IO uint8_t  IMC52;             /*!< Interrupt A Mode Control Register 52         */
+       uint8_t  RESERVED8[2];
+  __IO uint8_t  IMC55;             /*!< Interrupt A Mode Control Register 55         */
+       uint8_t  RESERVED9;
+  __IO uint8_t  IMC57;             /*!< Interrupt A Mode Control Register 57         */
+} TSB_IA_TypeDef;
+
+/**
+  * @brief Low speed oscillation/power control/reset
+  */
+typedef struct
+{
+  __IO uint8_t  LOSCCR;            /*!< Low speed oscillation and Internal High speed oscillation 2 clock control register*/
+  __IO uint8_t  SHTDNOP;           /*!< Power supply cut off control register        */
+  __IO uint8_t  RSTFLG0;           /*!< Reset flag register 0                        */
+  __IO uint8_t  RSTFLG1;           /*!< Reset flag register 1                        */
+       uint8_t  RESERVED0[11];
+  __IO uint8_t  PROTECT;           /*!< RLM write protection register                */
+} TSB_RLM_TypeDef;
+
+/**
+  * @brief LVD0
+  */
+typedef struct
+{
+  __IO uint8_t  CR1;               /*!< LVD Control Register1                        */
+  __IO uint8_t  CR2;               /*!< LVD Control Register2                        */
+  __IO uint8_t  LVL1;              /*!< LVD Detection Voltage Select Register 1      */
+       uint8_t  RESERVED0;
+  __I  uint8_t  SR;                /*!< LVD Status Register                          */
+} TSB_LVD_TypeDef;
+
+/**
+  * @brief TRGSEL
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TRGSEL Control register 0                    */
+  __IO uint32_t CR1;               /*!< TRGSEL Control register 1                    */
+  __IO uint32_t CR2;               /*!< TSEL Control register 2                      */
+  __IO uint32_t CR3;               /*!< TRGSEL Control register 3                    */
+  __IO uint32_t CR4;               /*!< TRGSEL Control register 4                    */
+  __IO uint32_t CR5;               /*!< TRGSEL Control register 5                    */
+  __IO uint32_t CR6;               /*!< TRGSEL Control register 6                    */
+  __IO uint32_t CR7;               /*!< TRGSEL Control register 7                    */
+  __IO uint32_t CR8;               /*!< TRGSEL Control register 8                    */
+  __IO uint32_t CR9;               /*!< TRGSEL Control register 9                    */
+  __IO uint32_t CR10;              /*!< TRGSEL Control register 10                   */
+  __IO uint32_t CR11;              /*!< TRGSEL Control register 11                   */
+  __IO uint32_t CR12;              /*!< TRGSEL Control register 12                   */
+  __IO uint32_t CR13;              /*!< TRGSEL Control register 13                   */
+  __IO uint32_t CR14;              /*!< TRGSEL Control register 14                   */
+} TSB_TSEL_TypeDef;
+
+/**
+  * @brief Long Term Timer(LTTMR)
+  */
+typedef struct
+{
+  __IO uint8_t  CR0;               /*!< LTTMR Control Register                       */
+  __IO uint8_t  VALL;              /*!< LTTMR Data Register (Lower)                  */
+  __IO uint8_t  VALH;              /*!< LTTMR Data Register (Upper)                  */
+} TSB_LTT_TypeDef;
+
+/**
+  * @brief Serial Interface (TSPI)
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TSPI Control Register 0                      */
+  __IO uint32_t CR1;               /*!< TSPI Control Register 1                      */
+  __IO uint32_t CR2;               /*!< TSPI Control Register 2                      */
+  __IO uint32_t CR3;               /*!< TSPI Control Register 3                      */
+  __IO uint32_t BR;                /*!< TSPI Baud Rate Register                      */
+  __IO uint32_t FMTR0;             /*!< TSPI Format Control Register 0               */
+  __IO uint32_t FMTR1;             /*!< TSPI Format Control Register 1               */
+  __IO uint32_t SECTCR0;           /*!< TSPI Sector mode Control Register 0          */
+  __IO uint32_t SECTCR1;           /*!< TSPI Sector mode Control Register 1          */
+       uint32_t RESERVED0[55];
+  __IO uint32_t DR;                /*!< TSPI Data Register                           */
+       uint32_t RESERVED1[63];
+  __IO uint32_t SR;                /*!< TSPI Status Register                         */
+  __IO uint32_t ERR;               /*!< TSPI Error Flag Register                     */
+} TSB_TSPI_TypeDef;
+
+/**
+  * @brief External Bus Interface(EXB)
+  */
+typedef struct
+{
+  __IO uint32_t MOD;               /*!< EBIF Mode Control Register                   */
+       uint32_t RESERVED0[3];
+  __IO uint32_t AS0;               /*!< EBIF Area and Start Address Configuration Register 0*/
+  __IO uint32_t AS1;               /*!< EBIF Area and Start Address Configuration Register 1*/
+  __IO uint32_t AS2;               /*!< EBIF Area and Start Address Configuration Register 2*/
+  __IO uint32_t AS3;               /*!< EBIF Area and Start Address Configuration Register 3*/
+       uint32_t RESERVED1[8];
+  __IO uint32_t CS0;               /*!< EBIF Chip Select Control Register 0          */
+  __IO uint32_t CS1;               /*!< EBIF Chip Select Control Register 1          */
+  __IO uint32_t CS2;               /*!< EBIF Chip Select Control Register 2          */
+  __IO uint32_t CS3;               /*!< EBIF Chip Select Control Register 3          */
+       uint32_t RESERVED2[4];
+  __IO uint32_t CLKCTL;            /*!< EBIF Clock Output Control Register           */
+} TSB_EXB_TypeDef;
+
+/**
+  * @brief Clock Generator (CG)
+  */
+typedef struct
+{
+  __IO uint32_t PROTECT;           /*!< CG write protection register                 */
+  __IO uint32_t OSCCR;             /*!< CG Oscillation control register              */
+  __IO uint32_t SYSCR;             /*!< CG System clock control register             */
+  __IO uint32_t STBYCR;            /*!< CG Standby control register                  */
+       uint32_t RESERVED0[4];
+  __IO uint32_t PLL0SEL;           /*!< CG PLL selection register for fsys           */
+       uint32_t RESERVED1[3];
+  __IO uint32_t WUPHCR;            /*!< CG High speed oscillation warming up register*/
+  __IO uint32_t WUPLCR;            /*!< CG Low speed oscillation warming up register */
+       uint32_t RESERVED2[3];
+  __IO uint32_t FSYSMENC;          /*!< CG Middle speed clock supply and stop register C for fsys*/
+  __IO uint32_t FSYSMENA;          /*!< CG Middle speed clock supply and stop register A for fsys*/
+  __IO uint32_t FSYSMENB;          /*!< CG Middle speed clock supply and stop register B for fsys*/
+  __IO uint32_t FSYSENA;           /*!< CG High speed clock supply and stop register A for fsys*/
+       uint32_t RESERVED3;
+  __IO uint32_t FCEN;              /*!< CG Clock supply and stop register for fc     */
+  __IO uint32_t SPCLKEN;           /*!< CG Clock supply for ADC and Trace Register   */
+       uint32_t RESERVED4[2];
+  __IO uint32_t EXTEND2;           /*!< CG Function extension register 2             */
+} TSB_CG_TypeDef;
+
+/**
+  * @brief Interrupt Control Register B
+  */
+typedef struct
+{
+       uint8_t  RESERVED0[16];
+  __IO uint8_t  NIC00;             /*!< Non-maskable Interrupt B Control Register 00 */
+       uint8_t  RESERVED1[79];
+  __IO uint8_t  IMC000;            /*!< Interrupt B Mode Control Register 000        */
+  __IO uint8_t  IMC001;            /*!< Interrupt B Mode Control Register 001        */
+  __IO uint8_t  IMC002;            /*!< Interrupt B Mode Control Register 002        */
+  __IO uint8_t  IMC003;            /*!< Interrupt B Mode Control Register 003        */
+  __IO uint8_t  IMC004;            /*!< Interrupt B Mode Control Register 004        */
+  __IO uint8_t  IMC005;            /*!< Interrupt B Mode Control Register 005        */
+  __IO uint8_t  IMC006;            /*!< Interrupt B Mode Control Register 006        */
+  __IO uint8_t  IMC007;            /*!< Interrupt B Mode Control Register 007        */
+  __IO uint8_t  IMC008;            /*!< Interrupt B Mode Control Register 008        */
+  __IO uint8_t  IMC009;            /*!< Interrupt B Mode Control Register 009        */
+  __IO uint8_t  IMC010;            /*!< Interrupt B Mode Control Register 010        */
+  __IO uint8_t  IMC011;            /*!< Interrupt B Mode Control Register 011        */
+  __IO uint8_t  IMC012;            /*!< Interrupt B Mode Control Register 012        */
+  __IO uint8_t  IMC013;            /*!< Interrupt B Mode Control Register 013        */
+  __IO uint8_t  IMC014;            /*!< Interrupt B Mode Control Register 014        */
+  __IO uint8_t  IMC015;            /*!< Interrupt B Mode Control Register 015        */
+  __IO uint8_t  IMC016;            /*!< Interrupt B Mode Control Register 016        */
+  __IO uint8_t  IMC017;            /*!< Interrupt B Mode Control Register 017        */
+  __IO uint8_t  IMC018;            /*!< Interrupt B Mode Control Register 018        */
+  __IO uint8_t  IMC019;            /*!< Interrupt B Mode Control Register 019        */
+  __IO uint8_t  IMC020;            /*!< Interrupt B Mode Control Register 020        */
+  __IO uint8_t  IMC021;            /*!< Interrupt B Mode Control Register 021        */
+  __IO uint8_t  IMC022;            /*!< Interrupt B Mode Control Register 022        */
+  __IO uint8_t  IMC023;            /*!< Interrupt B Mode Control Register 023        */
+  __IO uint8_t  IMC024;            /*!< Interrupt B Mode Control Register 024        */
+  __IO uint8_t  IMC025;            /*!< Interrupt B Mode Control Register 025        */
+  __IO uint8_t  IMC026;            /*!< Interrupt B Mode Control Register 026        */
+  __IO uint8_t  IMC027;            /*!< Interrupt B Mode Control Register 027        */
+  __IO uint8_t  IMC028;            /*!< Interrupt B Mode Control Register 028        */
+  __IO uint8_t  IMC029;            /*!< Interrupt B Mode Control Register 029        */
+  __IO uint8_t  IMC030;            /*!< Interrupt B Mode Control Register 030        */
+  __IO uint8_t  IMC031;            /*!< Interrupt B Mode Control Register 031        */
+  __IO uint8_t  IMC032;            /*!< Interrupt B Mode Control Register 032        */
+  __IO uint8_t  IMC033;            /*!< Interrupt B Mode Control Register 033        */
+  __IO uint8_t  IMC034;            /*!< Interrupt B Mode Control Register 034        */
+  __IO uint8_t  IMC035;            /*!< Interrupt B Mode Control Register 035        */
+  __IO uint8_t  IMC036;            /*!< Interrupt B Mode Control Register 036        */
+  __IO uint8_t  IMC037;            /*!< Interrupt B Mode Control Register 037        */
+  __IO uint8_t  IMC038;            /*!< Interrupt B Mode Control Register 038        */
+  __IO uint8_t  IMC039;            /*!< Interrupt B Mode Control Register 039        */
+  __IO uint8_t  IMC040;            /*!< Interrupt B Mode Control Register 040        */
+  __IO uint8_t  IMC041;            /*!< Interrupt B Mode Control Register 041        */
+  __IO uint8_t  IMC042;            /*!< Interrupt B Mode Control Register 042        */
+  __IO uint8_t  IMC043;            /*!< Interrupt B Mode Control Register 043        */
+  __IO uint8_t  IMC044;            /*!< Interrupt B Mode Control Register 044        */
+  __IO uint8_t  IMC045;            /*!< Interrupt B Mode Control Register 045        */
+  __IO uint8_t  IMC046;            /*!< Interrupt B Mode Control Register 046        */
+  __IO uint8_t  IMC047;            /*!< Interrupt B Mode Control Register 047        */
+  __IO uint8_t  IMC048;            /*!< Interrupt B Mode Control Register 048        */
+  __IO uint8_t  IMC049;            /*!< Interrupt B Mode Control Register 049        */
+  __IO uint8_t  IMC050;            /*!< Interrupt B Mode Control Register 050        */
+  __IO uint8_t  IMC051;            /*!< Interrupt B Mode Control Register 051        */
+  __IO uint8_t  IMC052;            /*!< Interrupt B Mode Control Register 052        */
+  __IO uint8_t  IMC053;            /*!< Interrupt B Mode Control Register 053        */
+  __IO uint8_t  IMC054;            /*!< Interrupt B Mode Control Register 054        */
+  __IO uint8_t  IMC055;            /*!< Interrupt B Mode Control Register 055        */
+  __IO uint8_t  IMC056;            /*!< Interrupt B Mode Control Register 056        */
+  __IO uint8_t  IMC057;            /*!< Interrupt B Mode Control Register 057        */
+  __IO uint8_t  IMC058;            /*!< Interrupt B Mode Control Register 058        */
+  __IO uint8_t  IMC059;            /*!< Interrupt B Mode Control Register 059        */
+  __IO uint8_t  IMC060;            /*!< Interrupt B Mode Control Register 060        */
+  __IO uint8_t  IMC061;            /*!< Interrupt B Mode Control Register 061        */
+  __IO uint8_t  IMC062;            /*!< Interrupt B Mode Control Register 062        */
+  __IO uint8_t  IMC063;            /*!< Interrupt B Mode Control Register 063        */
+  __IO uint8_t  IMC064;            /*!< Interrupt B Mode Control Register 064        */
+  __IO uint8_t  IMC065;            /*!< Interrupt B Mode Control Register 065        */
+  __IO uint8_t  IMC066;            /*!< Interrupt B Mode Control Register 066        */
+  __IO uint8_t  IMC067;            /*!< Interrupt B Mode Control Register 067        */
+  __IO uint8_t  IMC068;            /*!< Interrupt B Mode Control Register 068        */
+  __IO uint8_t  IMC069;            /*!< Interrupt B Mode Control Register 069        */
+  __IO uint8_t  IMC070;            /*!< Interrupt B Mode Control Register 070        */
+  __IO uint8_t  IMC071;            /*!< Interrupt B Mode Control Register 071        */
+  __IO uint8_t  IMC072;            /*!< Interrupt B Mode Control Register 072        */
+  __IO uint8_t  IMC073;            /*!< Interrupt B Mode Control Register 073        */
+  __IO uint8_t  IMC074;            /*!< Interrupt B Mode Control Register 074        */
+  __IO uint8_t  IMC075;            /*!< Interrupt B Mode Control Register 075        */
+  __IO uint8_t  IMC076;            /*!< Interrupt B Mode Control Register 076        */
+  __IO uint8_t  IMC077;            /*!< Interrupt B Mode Control Register 077        */
+  __IO uint8_t  IMC078;            /*!< Interrupt B Mode Control Register 078        */
+  __IO uint8_t  IMC079;            /*!< Interrupt B Mode Control Register 079        */
+  __IO uint8_t  IMC080;            /*!< Interrupt B Mode Control Register 080        */
+  __IO uint8_t  IMC081;            /*!< Interrupt B Mode Control Register 081        */
+  __IO uint8_t  IMC082;            /*!< Interrupt B Mode Control Register 082        */
+  __IO uint8_t  IMC083;            /*!< Interrupt B Mode Control Register 083        */
+  __IO uint8_t  IMC084;            /*!< Interrupt B Mode Control Register 084        */
+  __IO uint8_t  IMC085;            /*!< Interrupt B Mode Control Register 085        */
+  __IO uint8_t  IMC086;            /*!< Interrupt B Mode Control Register 086        */
+  __IO uint8_t  IMC087;            /*!< Interrupt B Mode Control Register 087        */
+  __IO uint8_t  IMC088;            /*!< Interrupt B Mode Control Register 088        */
+  __IO uint8_t  IMC089;            /*!< Interrupt B Mode Control Register 089        */
+  __IO uint8_t  IMC090;            /*!< Interrupt B Mode Control Register 090        */
+  __IO uint8_t  IMC091;            /*!< Interrupt B Mode Control Register 091        */
+  __IO uint8_t  IMC092;            /*!< Interrupt B Mode Control Register 092        */
+  __IO uint8_t  IMC093;            /*!< Interrupt B Mode Control Register 093        */
+  __IO uint8_t  IMC094;            /*!< Interrupt B Mode Control Register 094        */
+  __IO uint8_t  IMC095;            /*!< Interrupt B Mode Control Register 095        */
+  __IO uint8_t  IMC096;            /*!< Interrupt B Mode Control Register 096        */
+  __IO uint8_t  IMC097;            /*!< Interrupt B Mode Control Register 097        */
+  __IO uint8_t  IMC098;            /*!< Interrupt B Mode Control Register 098        */
+  __IO uint8_t  IMC099;            /*!< Interrupt B Mode Control Register 099        */
+  __IO uint8_t  IMC100;            /*!< Interrupt B Mode Control Register 100        */
+  __IO uint8_t  IMC101;            /*!< Interrupt B Mode Control Register 101        */
+  __IO uint8_t  IMC102;            /*!< Interrupt B Mode Control Register 102        */
+  __IO uint8_t  IMC103;            /*!< Interrupt B Mode Control Register 103        */
+  __IO uint8_t  IMC104;            /*!< Interrupt B Mode Control Register 104        */
+  __IO uint8_t  IMC105;            /*!< Interrupt B Mode Control Register 105        */
+  __IO uint8_t  IMC106;            /*!< Interrupt B Mode Control Register 106        */
+  __IO uint8_t  IMC107;            /*!< Interrupt B Mode Control Register 107        */
+  __IO uint8_t  IMC108;            /*!< Interrupt B Mode Control Register 108        */
+  __IO uint8_t  IMC109;            /*!< Interrupt B Mode Control Register 109        */
+  __IO uint8_t  IMC110;            /*!< Interrupt B Mode Control Register 110        */
+  __IO uint8_t  IMC111;            /*!< Interrupt B Mode Control Register 111        */
+  __IO uint8_t  IMC112;            /*!< Interrupt B Mode Control Register 112        */
+  __IO uint8_t  IMC113;            /*!< Interrupt B Mode Control Register 113        */
+  __IO uint8_t  IMC114;            /*!< Interrupt B Mode Control Register 114        */
+  __IO uint8_t  IMC115;            /*!< Interrupt B Mode Control Register 115        */
+  __IO uint8_t  IMC116;            /*!< Interrupt B Mode Control Register 116        */
+  __IO uint8_t  IMC117;            /*!< Interrupt B Mode Control Register 117        */
+  __IO uint8_t  IMC118;            /*!< Interrupt B Mode Control Register 118        */
+  __IO uint8_t  IMC119;            /*!< Interrupt B Mode Control Register 119        */
+  __IO uint8_t  IMC120;            /*!< Interrupt B Mode Control Register 120        */
+  __IO uint8_t  IMC121;            /*!< Interrupt B Mode Control Register 121        */
+  __IO uint8_t  IMC122;            /*!< Interrupt B Mode Control Register 122        */
+  __IO uint8_t  IMC123;            /*!< Interrupt B Mode Control Register 123        */
+  __IO uint8_t  IMC124;            /*!< Interrupt B Mode Control Register 124        */
+  __IO uint8_t  IMC125;            /*!< Interrupt B Mode Control Register 125        */
+  __IO uint8_t  IMC126;            /*!< Interrupt B Mode Control Register 126        */
+  __IO uint8_t  IMC127;            /*!< Interrupt B Mode Control Register 127        */
+  __IO uint8_t  IMC128;            /*!< Interrupt B Mode Control Register 128        */
+  __IO uint8_t  IMC129;            /*!< Interrupt B Mode Control Register 129        */
+  __IO uint8_t  IMC130;            /*!< Interrupt B Mode Control Register 130        */
+  __IO uint8_t  IMC131;            /*!< Interrupt B Mode Control Register 131        */
+  __IO uint8_t  IMC132;            /*!< Interrupt B Mode Control Register 132        */
+  __IO uint8_t  IMC133;            /*!< Interrupt B Mode Control Register 133        */
+  __IO uint8_t  IMC134;            /*!< Interrupt B Mode Control Register 134        */
+  __IO uint8_t  IMC135;            /*!< Interrupt B Mode Control Register 135        */
+  __IO uint8_t  IMC136;            /*!< Interrupt B Mode Control Register 136        */
+  __IO uint8_t  IMC137;            /*!< Interrupt B Mode Control Register 137        */
+  __IO uint8_t  IMC138;            /*!< Interrupt B Mode Control Register 138        */
+  __IO uint8_t  IMC139;            /*!< Interrupt B Mode Control Register 139        */
+  __IO uint8_t  IMC140;            /*!< Interrupt B Mode Control Register 140        */
+  __IO uint8_t  IMC141;            /*!< Interrupt B Mode Control Register 141        */
+  __IO uint8_t  IMC142;            /*!< Interrupt B Mode Control Register 142        */
+  __IO uint8_t  IMC143;            /*!< Interrupt B Mode Control Register 143        */
+  __IO uint8_t  IMC144;            /*!< Interrupt B Mode Control Register 144        */
+  __IO uint8_t  IMC145;            /*!< Interrupt B Mode Control Register 145        */
+  __IO uint8_t  IMC146;            /*!< Interrupt B Mode Control Register 146        */
+  __IO uint8_t  IMC147;            /*!< Interrupt B Mode Control Register 147        */
+  __IO uint8_t  IMC148;            /*!< Interrupt B Mode Control Register 148        */
+  __IO uint8_t  IMC149;            /*!< Interrupt B Mode Control Register 149        */
+  __IO uint8_t  IMC150;            /*!< Interrupt B Mode Control Register 150        */
+  __IO uint8_t  IMC151;            /*!< Interrupt B Mode Control Register 151        */
+  __IO uint8_t  IMC152;            /*!< Interrupt B Mode Control Register 152        */
+  __IO uint8_t  IMC153;            /*!< Interrupt B Mode Control Register 153        */
+  __IO uint8_t  IMC154;            /*!< Interrupt B Mode Control Register 154        */
+  __IO uint8_t  IMC155;            /*!< Interrupt B Mode Control Register 155        */
+  __IO uint8_t  IMC156;            /*!< Interrupt B Mode Control Register 156        */
+  __IO uint8_t  IMC157;            /*!< Interrupt B Mode Control Register 157        */
+  __IO uint8_t  IMC158;            /*!< Interrupt B Mode Control Register 158        */
+  __IO uint8_t  IMC159;            /*!< Interrupt B Mode Control Register 159        */
+} TSB_IB_TypeDef;
+
+/**
+  * @brief Interrupt Monitor Register
+  */
+typedef struct
+{
+  __I  uint32_t FLGNMI;            /*!< Non-maskable Interrupt Monitor Flag Register Register*/
+  __I  uint32_t FLG1;              /*!< Interrupt Monitor Flag Register 1 (032 - 063)*/
+  __I  uint32_t FLG2;              /*!< Interrupt Monitor Flag Register 2 (064 - 095)*/
+  __I  uint32_t FLG3;              /*!< Interrupt Monitor Flag Register 3 (096 - 127)*/
+  __I  uint32_t FLG4;              /*!< Interrupt Monitor Flag Register 4 (128 - 159)*/
+  __I  uint32_t FLG5;              /*!< Interrupt Monitor Flag Register 5 (160 - 191)*/
+  __I  uint32_t FLG6;              /*!< Interrupt Monitor Flag Register 6 (192 - 223)*/
+  __I  uint32_t FLG7;              /*!< Interrupt Monitor Flag Register 7 (224 - 255)*/
+} TSB_IMN_TypeDef;
+
+/**
+  * @brief DNF
+  */
+typedef struct
+{
+  __IO uint32_t CKCR;              /*!< DNF Unit A Noise Filter Control Register     */
+  __IO uint32_t ENCR;              /*!< DNF Unit A Noise Filter Enable Register      */
+} TSB_DNF_TypeDef;
+
+/**
+  * @brief Watchdog Timer (SIWDT)
+  */
+typedef struct
+{
+  __IO uint32_t PRO;               /*!< SIWDT Protect Register                       */
+  __IO uint32_t EN;                /*!< SIWDT Enable Register                        */
+  __O  uint32_t CR;                /*!< SIWDT Control Register                       */
+  __IO uint32_t MOD;               /*!< SIWDT Mode Register                          */
+  __I  uint32_t MONI;              /*!< SIWDT Count Monitor Register                 */
+} TSB_SIWD_TypeDef;
+
+/**
+  * @brief NBDIF
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< NBDIF control register 0                     */
+  __IO uint32_t CR1;               /*!< NBDIF control register 1                     */
+} TSB_NBD_TypeDef;
+
+/**
+  * @brief Malti Porpose Direct Memory Accsess(MDMA)
+  */
+typedef struct
+{
+       uint32_t RESERVED0;
+  __IO uint32_t CEN;               /*!< MDMA Transfer Channel Enable Register        */
+  __IO uint32_t REQ;               /*!< MDMA Transfer Request Register               */
+  __IO uint32_t SUS;               /*!< MDMA Transfer Suspension Register            */
+  __IO uint32_t ACT;               /*!< MDMA Transfer Active Register                */
+  __IO uint32_t END;               /*!< MDMA Transfer End Register                   */
+  __IO uint32_t PRI;               /*!< MDMA Transfer Priority Setting Register      */
+  __IO uint32_t ENE;               /*!< MDMA Transfer Completion Interrupt Enable Register*/
+  __IO uint32_t DTAB;              /*!< MDMA Transfer Descriptor Table Start Address Register*/
+       uint32_t RESERVED1;
+  __I  uint32_t CHN;               /*!< MDMA Transfer Execution Channel Number Register*/
+  __I  uint32_t XFTYP;             /*!< MDMA Transfer Type Register                  */
+  __I  uint32_t XFSAD;             /*!< MDMA Transfer Source Address Register        */
+  __I  uint32_t XFDAD;             /*!< MDMA Transfer Destination Address Register   */
+  __I  uint32_t XFSIZ;             /*!< MDMA Transfer Size Register                  */
+  __I  uint32_t DSADS;             /*!< MDMA Transfer Descriptor Storage Address Register*/
+  __I  uint32_t DSNUM;             /*!< MDMA Transfer Descriptor Count Register      */
+       uint32_t RESERVED2;
+  __IO uint32_t DEND;              /*!< MDMA Descriptor End Register                 */
+  __IO uint32_t DENE;              /*!< MDMA Descriptor Completion Interrupt Enable Register*/
+  __I  uint32_t C00XFTYP;          /*!< MDMA ch 00 Transfer Type Saving Register     */
+  __I  uint32_t C00XFSAD;          /*!< MDMA ch 00 Transfer Source Address Saving Register*/
+  __I  uint32_t C00XFDAD;          /*!< MDMA ch 00 Transfer Destination Address Saving Register*/
+  __I  uint32_t C00XFSIZ;          /*!< MDMA ch 00 Transfer Size Saving Register     */
+  __I  uint32_t C00DSADS;          /*!< MDMA ch 00 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C00DSNUM;          /*!< MDMA ch 00 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED3[2];
+  __I  uint32_t C01XFTYP;          /*!< MDMA ch 01 Transfer Type Saving Register     */
+  __I  uint32_t C01XFSAD;          /*!< MDMA ch 01 Transfer Source Address Saving Register*/
+  __I  uint32_t C01XFDAD;          /*!< MDMA ch 01 Transfer Destination Address Saving Register*/
+  __I  uint32_t C01XFSIZ;          /*!< MDMA ch 01 Transfer Size Saving Register     */
+  __I  uint32_t C01DSADS;          /*!< MDMA ch 01 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C01DSNUM;          /*!< MDMA ch 01 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED4[2];
+  __I  uint32_t C02XFTYP;          /*!< MDMA ch 02 Transfer Type Saving Register     */
+  __I  uint32_t C02XFSAD;          /*!< MDMA ch 02 Transfer Source Address Saving Register*/
+  __I  uint32_t C02XFDAD;          /*!< MDMA ch 02 Transfer Destination Address Saving Register*/
+  __I  uint32_t C02XFSIZ;          /*!< MDMA ch 02 Transfer Size Saving Register     */
+  __I  uint32_t C02DSADS;          /*!< MDMA ch 02 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C02DSNUM;          /*!< MDMA ch 02 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED5[2];
+  __I  uint32_t C03XFTYP;          /*!< MDMA ch 03 Transfer Type Saving Register     */
+  __I  uint32_t C03XFSAD;          /*!< MDMA ch 03 Transfer Source Address Saving Register*/
+  __I  uint32_t C03XFDAD;          /*!< MDMA ch 03 Transfer Destination Address Saving Register*/
+  __I  uint32_t C03XFSIZ;          /*!< MDMA ch 03 Transfer Size Saving Register     */
+  __I  uint32_t C03DSADS;          /*!< MDMA ch 03 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C03DSNUM;          /*!< MDMA ch 03 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED6[2];
+  __I  uint32_t C04XFTYP;          /*!< MDMA ch 04 Transfer Type Saving Register     */
+  __I  uint32_t C04XFSAD;          /*!< MDMA ch 04 Transfer Source Address Saving Register*/
+  __I  uint32_t C04XFDAD;          /*!< MDMA ch 04 Transfer Destination Address Saving Register*/
+  __I  uint32_t C04XFSIZ;          /*!< MDMA ch 04 Transfer Size Saving Register     */
+  __I  uint32_t C04DSADS;          /*!< MDMA ch 04 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C04DSNUM;          /*!< MDMA ch 04 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED7[2];
+  __I  uint32_t C05XFTYP;          /*!< MDMA ch 05 Transfer Type Saving Register     */
+  __I  uint32_t C05XFSAD;          /*!< MDMA ch 05 Transfer Source Address Saving Register*/
+  __I  uint32_t C05XFDAD;          /*!< MDMA ch 05 Transfer Destination Address Saving Register*/
+  __I  uint32_t C05XFSIZ;          /*!< MDMA ch 05 Transfer Size Saving Register     */
+  __I  uint32_t C05DSADS;          /*!< MDMA ch 05 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C05DSNUM;          /*!< MDMA ch 05 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED8[2];
+  __I  uint32_t C06XFTYP;          /*!< MDMA ch 06 Transfer Type Saving Register     */
+  __I  uint32_t C06XFSAD;          /*!< MDMA ch 06 Transfer Source Address Saving Register*/
+  __I  uint32_t C06XFDAD;          /*!< MDMA ch 06 Transfer Destination Address Saving Register*/
+  __I  uint32_t C06XFSIZ;          /*!< MDMA ch 06 Transfer Size Saving Register     */
+  __I  uint32_t C06DSADS;          /*!< MDMA ch 06 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C06DSNUM;          /*!< MDMA ch 06 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED9[2];
+  __I  uint32_t C07XFTYP;          /*!< MDMA ch 07 Transfer Type Saving Register     */
+  __I  uint32_t C07XFSAD;          /*!< MDMA ch 07 Transfer Source Address Saving Register*/
+  __I  uint32_t C07XFDAD;          /*!< MDMA ch 07 Transfer Destination Address Saving Register*/
+  __I  uint32_t C07XFSIZ;          /*!< MDMA ch 07 Transfer Size Saving Register     */
+  __I  uint32_t C07DSADS;          /*!< MDMA ch 07 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C07DSNUM;          /*!< MDMA ch 07 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED10[2];
+  __I  uint32_t C08XFTYP;          /*!< MDMA ch 08 Transfer Type Saving Register     */
+  __I  uint32_t C08XFSAD;          /*!< MDMA ch 08 Transfer Source Address Saving Register*/
+  __I  uint32_t C08XFDAD;          /*!< MDMA ch 08 Transfer Destination Address Saving Register*/
+  __I  uint32_t C08XFSIZ;          /*!< MDMA ch 08 Transfer Size Saving Register     */
+  __I  uint32_t C08DSADS;          /*!< MDMA ch 08 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C08DSNUM;          /*!< MDMA ch 08 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED11[2];
+  __I  uint32_t C09XFTYP;          /*!< MDMA ch n Transfer Type Saving Register      */
+  __I  uint32_t C09XFSAD;          /*!< MDMA ch n Transfer Source Address Saving Register*/
+  __I  uint32_t C09XFDAD;          /*!< MDMA ch n Transfer Destination Address Saving Register*/
+  __I  uint32_t C09XFSIZ;          /*!< MDMA ch n Transfer Size Saving Register      */
+  __I  uint32_t C09DSADS;          /*!< MDMA ch n Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C09DSNUM;          /*!< MDMA ch n Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED12[2];
+  __I  uint32_t C10XFTYP;          /*!< MDMA ch 10 Transfer Type Saving Register     */
+  __I  uint32_t C10XFSAD;          /*!< MDMA ch 10 Transfer Source Address Saving Register*/
+  __I  uint32_t C10XFDAD;          /*!< MDMA ch 10 Transfer Destination Address Saving Register*/
+  __I  uint32_t C10XFSIZ;          /*!< MDMA ch 10 Transfer Size Saving Register     */
+  __I  uint32_t C10DSADS;          /*!< MDMA ch 10 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C10DSNUM;          /*!< MDMA ch 10 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED13[2];
+  __I  uint32_t C11XFTYP;          /*!< MDMA ch 11 Transfer Type Saving Register     */
+  __I  uint32_t C11XFSAD;          /*!< MDMA ch 11 Transfer Source Address Saving Register*/
+  __I  uint32_t C11XFDAD;          /*!< MDMA ch 11 Transfer Destination Address Saving Register*/
+  __I  uint32_t C11XFSIZ;          /*!< MDMA ch 11 Transfer Size Saving Register     */
+  __I  uint32_t C11DSADS;          /*!< MDMA ch 11 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C11DSNUM;          /*!< MDMA ch 11 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED14[2];
+  __I  uint32_t C12XFTYP;          /*!< MDMA ch 12 Transfer Type Saving Register     */
+  __I  uint32_t C12XFSAD;          /*!< MDMA ch 12 Transfer Source Address Saving Register*/
+  __I  uint32_t C12XFDAD;          /*!< MDMA ch 12 Transfer Destination Address Saving Register*/
+  __I  uint32_t C12XFSIZ;          /*!< MDMA ch 12 Transfer Size Saving Register     */
+  __I  uint32_t C12DSADS;          /*!< MDMA ch 12 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C12DSNUM;          /*!< MDMA ch 12 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED15[2];
+  __I  uint32_t C13XFTYP;          /*!< MDMA ch 13 Transfer Type Saving Register     */
+  __I  uint32_t C13XFSAD;          /*!< MDMA ch 13 Transfer Source Address Saving Register*/
+  __I  uint32_t C13XFDAD;          /*!< MDMA ch 13 Transfer Destination Address Saving Register*/
+  __I  uint32_t C13XFSIZ;          /*!< MDMA ch 13 Transfer Size Saving Register     */
+  __I  uint32_t C13DSADS;          /*!< MDMA ch 13 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C13DSNUM;          /*!< MDMA ch 13 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED16[2];
+  __I  uint32_t C14XFTYP;          /*!< MDMA ch 14 Transfer Type Saving Register     */
+  __I  uint32_t C14XFSAD;          /*!< MDMA ch 14 Transfer Source Address Saving Register*/
+  __I  uint32_t C14XFDAD;          /*!< MDMA ch 14 Transfer Destination Address Saving Register*/
+  __I  uint32_t C14XFSIZ;          /*!< MDMA ch 14 Transfer Size Saving Register     */
+  __I  uint32_t C14DSADS;          /*!< MDMA ch 14 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C14DSNUM;          /*!< MDMA ch 14 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED17[2];
+  __I  uint32_t C15XFTYP;          /*!< MDMA ch 15 Transfer Type Saving Register     */
+  __I  uint32_t C15XFSAD;          /*!< MDMA ch 15 Transfer Source Address Saving Register*/
+  __I  uint32_t C15XFDAD;          /*!< MDMA ch 15 Transfer Destination Address Saving Register*/
+  __I  uint32_t C15XFSIZ;          /*!< MDMA ch 15 Transfer Size Saving Register     */
+  __I  uint32_t C15DSADS;          /*!< MDMA ch 15 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C15DSNUM;          /*!< MDMA ch 15 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED18[2];
+  __I  uint32_t C16XFTYP;          /*!< MDMA ch 16 Transfer Type Saving Register     */
+  __I  uint32_t C16XFSAD;          /*!< MDMA ch 16 Transfer Source Address Saving Register*/
+  __I  uint32_t C16XFDAD;          /*!< MDMA ch 16 Transfer Destination Address Saving Register*/
+  __I  uint32_t C16XFSIZ;          /*!< MDMA ch 16 Transfer Size Saving Register     */
+  __I  uint32_t C16DSADS;          /*!< MDMA ch 16 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C16DSNUM;          /*!< MDMA ch 16 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED19[2];
+  __I  uint32_t C17XFTYP;          /*!< MDMA ch 17 Transfer Type Saving Register     */
+  __I  uint32_t C17XFSAD;          /*!< MDMA ch 17 Transfer Source Address Saving Register*/
+  __I  uint32_t C17XFDAD;          /*!< MDMA ch 17 Transfer Destination Address Saving Register*/
+  __I  uint32_t C17XFSIZ;          /*!< MDMA ch 17 Transfer Size Saving Register     */
+  __I  uint32_t C17DSADS;          /*!< MDMA ch 17 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C17DSNUM;          /*!< MDMA ch 17 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED20[2];
+  __I  uint32_t C18XFTYP;          /*!< MDMA ch 18 Transfer Type Saving Register     */
+  __I  uint32_t C18XFSAD;          /*!< MDMA ch 18 Transfer Source Address Saving Register*/
+  __I  uint32_t C18XFDAD;          /*!< MDMA ch 18 Transfer Destination Address Saving Register*/
+  __I  uint32_t C18XFSIZ;          /*!< MDMA ch 18 Transfer Size Saving Register     */
+  __I  uint32_t C18DSADS;          /*!< MDMA ch 18 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C18DSNUM;          /*!< MDMA ch 18 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED21[2];
+  __I  uint32_t C19XFTYP;          /*!< MDMA ch 19 Transfer Type Saving Register     */
+  __I  uint32_t C19XFSAD;          /*!< MDMA ch 19 Transfer Source Address Saving Register*/
+  __I  uint32_t C19XFDAD;          /*!< MDMA ch 19 Transfer Destination Address Saving Register*/
+  __I  uint32_t C19XFSIZ;          /*!< MDMA ch 19 Transfer Size Saving Register     */
+  __I  uint32_t C19DSADS;          /*!< MDMA ch 19 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C19DSNUM;          /*!< MDMA ch 19 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED22[2];
+  __I  uint32_t C20XFTYP;          /*!< MDMA ch 20 Transfer Type Saving Register     */
+  __I  uint32_t C20XFSAD;          /*!< MDMA ch 20 Transfer Source Address Saving Register*/
+  __I  uint32_t C20XFDAD;          /*!< MDMA ch 20 Transfer Destination Address Saving Register*/
+  __I  uint32_t C20XFSIZ;          /*!< MDMA ch 20 Transfer Size Saving Register     */
+  __I  uint32_t C20DSADS;          /*!< MDMA ch 20 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C20DSNUM;          /*!< MDMA ch 20 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED23[2];
+  __I  uint32_t C21XFTYP;          /*!< MDMA ch 21 Transfer Type Saving Register     */
+  __I  uint32_t C21XFSAD;          /*!< MDMA ch 21 Transfer Source Address Saving Register*/
+  __I  uint32_t C21XFDAD;          /*!< MDMA ch 21 Transfer Destination Address Saving Register*/
+  __I  uint32_t C21XFSIZ;          /*!< MDMA ch 21 Transfer Size Saving Register     */
+  __I  uint32_t C21DSADS;          /*!< MDMA ch 21 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C21DSNUM;          /*!< MDMA ch 21 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED24[2];
+  __I  uint32_t C22XFTYP;          /*!< MDMA ch 22 Transfer Type Saving Register     */
+  __I  uint32_t C22XFSAD;          /*!< MDMA ch 22 Transfer Source Address Saving Register*/
+  __I  uint32_t C22XFDAD;          /*!< MDMA ch 22 Transfer Destination Address Saving Register*/
+  __I  uint32_t C22XFSIZ;          /*!< MDMA ch 22 Transfer Size Saving Register     */
+  __I  uint32_t C22DSADS;          /*!< MDMA ch 22 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C22DSNUM;          /*!< MDMA ch 22 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED25[2];
+  __I  uint32_t C23XFTYP;          /*!< MDMA ch 23 Transfer Type Saving Register     */
+  __I  uint32_t C23XFSAD;          /*!< MDMA ch 23 Transfer Source Address Saving Register*/
+  __I  uint32_t C23XFDAD;          /*!< MDMA ch 23 Transfer Destination Address Saving Register*/
+  __I  uint32_t C23XFSIZ;          /*!< MDMA ch 23 Transfer Size Saving Register     */
+  __I  uint32_t C23DSADS;          /*!< MDMA ch 23 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C23DSNUM;          /*!< MDMA ch 23 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED26[2];
+  __I  uint32_t C24XFTYP;          /*!< MDMA ch 24 Transfer Type Saving Register     */
+  __I  uint32_t C24XFSAD;          /*!< MDMA ch 24 Transfer Source Address Saving Register*/
+  __I  uint32_t C24XFDAD;          /*!< MDMA ch 24 Transfer Destination Address Saving Register*/
+  __I  uint32_t C24XFSIZ;          /*!< MDMA ch 24 Transfer Size Saving Register     */
+  __I  uint32_t C24DSADS;          /*!< MDMA ch 24 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C24DSNUM;          /*!< MDMA ch 24 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED27[2];
+  __I  uint32_t C25XFTYP;          /*!< MDMA ch 25 Transfer Type Saving Register     */
+  __I  uint32_t C25XFSAD;          /*!< MDMA ch 25 Transfer Source Address Saving Register*/
+  __I  uint32_t C25XFDAD;          /*!< MDMA ch 25 Transfer Destination Address Saving Register*/
+  __I  uint32_t C25XFSIZ;          /*!< MDMA ch 25 Transfer Size Saving Register     */
+  __I  uint32_t C25DSADS;          /*!< MDMA ch 25 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C25DSNUM;          /*!< MDMA ch 25 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED28[2];
+  __I  uint32_t C26XFTYP;          /*!< MDMA ch 26 Transfer Type Saving Register     */
+  __I  uint32_t C26XFSAD;          /*!< MDMA ch 26 Transfer Source Address Saving Register*/
+  __I  uint32_t C26XFDAD;          /*!< MDMA ch 26 Transfer Destination Address Saving Register*/
+  __I  uint32_t C26XFSIZ;          /*!< MDMA ch 26 Transfer Size Saving Register     */
+  __I  uint32_t C26DSADS;          /*!< MDMA ch 26 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C26DSNUM;          /*!< MDMA ch 26 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED29[2];
+  __I  uint32_t C27XFTYP;          /*!< MDMA ch 27 Transfer Type Saving Register     */
+  __I  uint32_t C27XFSAD;          /*!< MDMA ch 27 Transfer Source Address Saving Register*/
+  __I  uint32_t C27XFDAD;          /*!< MDMA ch 27 Transfer Destination Address Saving Register*/
+  __I  uint32_t C27XFSIZ;          /*!< MDMA ch 27 Transfer Size Saving Register     */
+  __I  uint32_t C27DSADS;          /*!< MDMA ch 27 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C27DSNUM;          /*!< MDMA ch 27 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED30[2];
+  __I  uint32_t C28XFTYP;          /*!< MDMA ch 28 Transfer Type Saving Register     */
+  __I  uint32_t C28XFSAD;          /*!< MDMA ch 28 Transfer Source Address Saving Register*/
+  __I  uint32_t C28XFDAD;          /*!< MDMA ch 28 Transfer Destination Address Saving Register*/
+  __I  uint32_t C28XFSIZ;          /*!< MDMA ch 28 Transfer Size Saving Register     */
+  __I  uint32_t C28DSADS;          /*!< MDMA ch 28 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C28DSNUM;          /*!< MDMA ch 28 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED31[2];
+  __I  uint32_t C29XFTYP;          /*!< MDMA ch 29 Transfer Type Saving Register     */
+  __I  uint32_t C29XFSAD;          /*!< MDMA ch 29 Transfer Source Address Saving Register*/
+  __I  uint32_t C29XFDAD;          /*!< MDMA ch 29 Transfer Destination Address Saving Register*/
+  __I  uint32_t C29XFSIZ;          /*!< MDMA ch 29 Transfer Size Saving Register     */
+  __I  uint32_t C29DSADS;          /*!< MDMA ch 29 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C29DSNUM;          /*!< MDMA ch 29 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED32[2];
+  __I  uint32_t C30XFTYP;          /*!< MDMA ch 30 Transfer Type Saving Register     */
+  __I  uint32_t C30XFSAD;          /*!< MDMA ch 30 Transfer Source Address Saving Register*/
+  __I  uint32_t C30XFDAD;          /*!< MDMA ch 30 Transfer Destination Address Saving Register*/
+  __I  uint32_t C30XFSIZ;          /*!< MDMA ch 30 Transfer Size Saving Register     */
+  __I  uint32_t C30DSADS;          /*!< MDMA ch 30 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C30DSNUM;          /*!< MDMA ch 30 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED33[2];
+  __I  uint32_t C31XFTYP;          /*!< MDMA ch 31 Transfer Type Saving Register     */
+  __I  uint32_t C31XFSAD;          /*!< MDMA ch 31 Transfer Source Address Saving Register*/
+  __I  uint32_t C31XFDAD;          /*!< MDMA ch 31 Transfer Destination Address Saving Register*/
+  __I  uint32_t C31XFSIZ;          /*!< MDMA ch 31 Transfer Size Saving Register     */
+  __I  uint32_t C31DSADS;          /*!< MDMA ch 31 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C31DSNUM;          /*!< MDMA ch 31 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED34[238];
+  __IO uint32_t MSK;               /*!< MDMA Transfer Request Mask Register          */
+} TSB_MDMA_TypeDef;
+
+#if defined ( __CC_ARM   )           /* RealView Compiler */
+#pragma anon_unions
+#elif (defined (__ICCARM__))         /*  ICC Compiler     */
+#pragma language=extended
+#endif
+
+/**
+  * @brief ARM Prime Cell PL011
+  */
+typedef struct
+{
+  __IO uint32_t DR;                /*!< FUART Data Register                          */
+union {
+  __I  uint32_t RSR;               /*!< FUART Receive Status Register                */
+  __O  uint32_t ECR;               /*!< FUART Error Clear Register                   */
+  };
+       uint32_t RESERVED0[4];
+  __I  uint32_t FR;                /*!< FUART Flag Register                          */
+       uint32_t RESERVED1;
+  __IO uint32_t ILPR;              /*!< FUART IrDA Low-power Counter register        */
+  __IO uint32_t BRD;               /*!< FUART Integer Baud Rate Register             */
+  __IO uint32_t FBRD;              /*!< FUART Fractional Baud Rate Register          */
+  __IO uint32_t LCR_H;             /*!< FUART Line Control Register                  */
+  __IO uint32_t CR;                /*!< FUART Cntrol Register                        */
+  __IO uint32_t IFLS;              /*!< FUART Interrupt FIFO Level Select Register   */
+  __IO uint32_t IMSC;              /*!< FUART Interrupt Mask Set/Clear Register      */
+  __I  uint32_t RIS;               /*!< FUART Raw Interrupt Status Register          */
+  __I  uint32_t MIS;               /*!< FUART Masked Interrupt Status Register       */
+  __O  uint32_t ICR;               /*!< FUART Interrupt Clear Register               */
+  __IO uint32_t DMACR;             /*!< FUART DMA Control Register                   */
+} TSB_FURT_TypeDef;
+
+/**
+  * @brief ADC
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< AD Control Register 0                        */
+  __IO uint32_t CR1;               /*!< AD Control Register 1                        */
+  __I  uint32_t ST;                /*!< AD Status Register                           */
+  __IO uint32_t CLK;               /*!< AD Conversion Clock Setting Register         */
+  __IO uint32_t MOD0;              /*!< AD Mode Setting Register 0                   */
+  __IO uint32_t MOD1;              /*!< AD Mode Setting Register 1                   */
+  __IO uint32_t MOD2;              /*!< AD Mode Setting Register 2                   */
+       uint32_t RESERVED0;
+  __IO uint32_t CMPEN;             /*!< Monitor function Enable Register             */
+  __IO uint32_t CMPCR0;            /*!< AD Monitor function Setting Register 0       */
+  __IO uint32_t CMPCR1;            /*!< AD Monitor function Setting Register 1       */
+  __IO uint32_t CMP0;              /*!< AD Conversion Result Comparison Register 0   */
+  __IO uint32_t CMP1;              /*!< AD Conversion Result Comparison Register 1   */
+       uint32_t RESERVED1[34];
+  __IO uint32_t EXAZSEL;           /*!< AD External AIN sampling period selection Register*/
+  __IO uint32_t TSET0;             /*!< AD Start-up Factor Program Register 0        */
+  __IO uint32_t TSET1;             /*!< AD Start-up Factor Program Register 1        */
+  __IO uint32_t TSET2;             /*!< AD Start-up Factor Program Register 2        */
+  __IO uint32_t TSET3;             /*!< AD Start-up Factor Program Register 3        */
+  __IO uint32_t TSET4;             /*!< AD Start-up Factor Program Register 4        */
+  __IO uint32_t TSET5;             /*!< AD Start-up Factor Program Register 5        */
+  __IO uint32_t TSET6;             /*!< AD Start-up Factor Program Register 6        */
+  __IO uint32_t TSET7;             /*!< AD Start-up Factor Program Register 7        */
+  __IO uint32_t TSET8;             /*!< AD Start-up Factor Program Register 8        */
+  __IO uint32_t TSET9;             /*!< AD Start-up Factor Program Register 9        */
+  __IO uint32_t TSET10;            /*!< AD Start-up Factor Program Register 10       */
+  __IO uint32_t TSET11;            /*!< AD Start-up Factor Program Register 11       */
+  __IO uint32_t TSET12;            /*!< AD Start-up Factor Program Register 12       */
+  __IO uint32_t TSET13;            /*!< AD Start-up Factor Program Register 13       */
+  __IO uint32_t TSET14;            /*!< AD Start-up Factor Program Register 14       */
+  __IO uint32_t TSET15;            /*!< AD Start-up Factor Program Register 15       */
+  __IO uint32_t TSET16;            /*!< AD Start-up Factor Program Register 16       */
+  __IO uint32_t TSET17;            /*!< AD Start-up Factor Program Register 17       */
+  __IO uint32_t TSET18;            /*!< AD Start-up Factor Program Register 18       */
+  __IO uint32_t TSET19;            /*!< AD Start-up Factor Program Register 19       */
+  __IO uint32_t TSET20;            /*!< AD Start-up Factor Program Register 20       */
+  __IO uint32_t TSET21;            /*!< AD Start-up Factor Program Register 21       */
+  __IO uint32_t TSET22;            /*!< AD Start-up Factor Program Register 22       */
+  __IO uint32_t TSET23;            /*!< AD Start-up Factor Program Register 23       */
+       uint32_t RESERVED2[8];
+  __I  uint32_t REG0;              /*!< AD Conversion Result Storage Register 0      */
+  __I  uint32_t REG1;              /*!< AD Conversion Result Storage Register 1      */
+  __I  uint32_t REG2;              /*!< AD Conversion Result Storage Register 2      */
+  __I  uint32_t REG3;              /*!< AD Conversion Result Storage Register 3      */
+  __I  uint32_t REG4;              /*!< AD Conversion Result Storage Register 4      */
+  __I  uint32_t REG5;              /*!< AD Conversion Result Storage Register 5      */
+  __I  uint32_t REG6;              /*!< AD Conversion Result Storage Register 6      */
+  __I  uint32_t REG7;              /*!< AD Conversion Result Storage Register 7      */
+  __I  uint32_t REG8;              /*!< AD Conversion Result Storage Register 8      */
+  __I  uint32_t REG9;              /*!< AD Conversion Result Storage Register 9      */
+  __I  uint32_t REG10;             /*!< AD Conversion Result Storage Register 10     */
+  __I  uint32_t REG11;             /*!< AD Conversion Result Storage Register 11     */
+  __I  uint32_t REG12;             /*!< AD Conversion Result Storage Register 12     */
+  __I  uint32_t REG13;             /*!< AD Conversion Result Storage Register 13     */
+  __I  uint32_t REG14;             /*!< AD Conversion Result Storage Register 14     */
+  __I  uint32_t REG15;             /*!< AD Conversion Result Storage Register 15     */
+  __I  uint32_t REG16;             /*!< AD Conversion Result Storage Register 16     */
+  __I  uint32_t REG17;             /*!< AD Conversion Result Storage Register 17     */
+  __I  uint32_t REG18;             /*!< AD Conversion Result Storage Register 18     */
+  __I  uint32_t REG19;             /*!< AD Conversion Result Storage Register 19     */
+  __I  uint32_t REG20;             /*!< AD Conversion Result Storage Register 20     */
+  __I  uint32_t REG21;             /*!< AD Conversion Result Storage Register 21     */
+  __I  uint32_t REG22;             /*!< AD Conversion Result Storage Register 22     */
+  __I  uint32_t REG23;             /*!< AD Conversion Result Storage Register 23     */
+} TSB_AD_TypeDef;
+
+/**
+  * @brief Digital analog converter (DAC)
+  */
+typedef struct
+{
+  __IO uint32_t CR;                /*!< DAC Control Register                         */
+  __IO uint32_t REG;               /*!< DAC Converted Value Setting Register         */
+} TSB_DA_TypeDef;
+
+/**
+  * @brief 16-bit Timer/Event Counter (TB)
+  */
+typedef struct
+{
+  __IO uint32_t MOD;               /*!< T32A Mode Register                           */
+       uint32_t RESERVED0[15];
+  __IO uint32_t RUNA;              /*!< T32A Run Register A                          */
+  __IO uint32_t CRA;               /*!< T32A Counter Control Register A              */
+  __IO uint32_t CAPCRA;            /*!< T32A Capture Control Register A              */
+  __O  uint32_t OUTCRA0;           /*!< T32A Output Control Register A0              */
+  __IO uint32_t OUTCRA1;           /*!< T32A Output Control Register A1              */
+  __IO uint32_t STA;               /*!< T32A Status Register A                       */
+  __IO uint32_t IMA;               /*!< T32A Interrupt Mask Register A               */
+  __I  uint32_t TMRA;              /*!< T32A Counter Capture Register A              */
+  __IO uint32_t RELDA;             /*!< T32A Counter Reload Register A               */
+  __IO uint32_t RGA0;              /*!< T32A Timer Register A0                       */
+  __IO uint32_t RGA1;              /*!< T32A Timer Register A1                       */
+  __I  uint32_t CAPA0;             /*!< T32A Timer Capture A0 Register               */
+  __I  uint32_t CAPA1;             /*!< T32A Timer Cupture A1 Register               */
+  __IO uint32_t DMAA;              /*!< T32A DMA Request Enable Register A           */
+       uint32_t RESERVED1[2];
+  __IO uint32_t RUNB;              /*!< T32A Run Register B                          */
+  __IO uint32_t CRB;               /*!< T32A Counter Control Register B              */
+  __IO uint32_t CAPCRB;            /*!< T32A Capture Control Register B              */
+  __O  uint32_t OUTCRB0;           /*!< T32A Output Control Register B0              */
+  __IO uint32_t OUTCRB1;           /*!< T32A Output Control Register B1              */
+  __IO uint32_t STB;               /*!< T32A Status Register B                       */
+  __IO uint32_t IMB;               /*!< T32A Interrupt Mask Register B               */
+  __I  uint32_t TMRB;              /*!< T32A Counter Capture Register B              */
+  __IO uint32_t RELDB;             /*!< T32A Counter Reload Register B               */
+  __IO uint32_t RGB0;              /*!< T32A Timer Register B0                       */
+  __IO uint32_t RGB1;              /*!< T32A Timer Register B1                       */
+  __I  uint32_t CAPB0;             /*!< T32A Timer Capture B0 Register               */
+  __I  uint32_t CAPB1;             /*!< T32A Timer Capture B1 Register               */
+  __IO uint32_t DMAB;              /*!< T32A DMA Request Enable Register B           */
+       uint32_t RESERVED2[2];
+  __IO uint32_t RUNC;              /*!< T32A Run Register C                          */
+  __IO uint32_t CRC;               /*!< T32A Counter Control Register C              */
+  __IO uint32_t CAPCRC;            /*!< T32A Capture Control Register C              */
+  __O  uint32_t OUTCRC0;           /*!< T32A Output Control Register C0              */
+  __IO uint32_t OUTCRC1;           /*!< T32A Output Control Register C1              */
+  __IO uint32_t STC;               /*!< T32A Status Register C                       */
+  __IO uint32_t IMC;               /*!< T32A Interrupt Mask Register C               */
+  __I  uint32_t TMRC;              /*!< T32A Counter Capture Register C              */
+  __IO uint32_t RELDC;             /*!< T32A Counter Reload Register C               */
+  __IO uint32_t RGC0;              /*!< T32A Timer Register C0                       */
+  __IO uint32_t RGC1;              /*!< T32A Timer Register C1                       */
+  __I  uint32_t CAPC0;             /*!< T32A Timer Capture C0 Register               */
+  __I  uint32_t CAPC1;             /*!< T32A Capture Register C1                     */
+  __IO uint32_t DMAC;              /*!< T32A DMA Request Enable Register C           */
+  __IO uint32_t PLSCR;             /*!< T32A Pulse Count Control Register            */
+} TSB_T32A_TypeDef;
+
+/**
+  * @brief TSSI
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TSSI Control Register 0                      */
+  __IO uint32_t CR1;               /*!< TSSI Control Register 1                      */
+       uint32_t RESERVED0[2];
+  __IO uint32_t CPR;               /*!< TSSI Clock Divider Register                  */
+       uint32_t RESERVED1[11];
+  __IO uint32_t RCMR;              /*!< TSSI Receive Clock / Mode Control Register   */
+  __IO uint32_t RFMR;              /*!< TSSI Receive Data Frame Control Register     */
+  __IO uint32_t RCR;               /*!< TSSI Receive Data Comparison Register        */
+  __IO uint32_t RDMACR;            /*!< TSSI Receive DMA Control Register            */
+       uint32_t RESERVED2[4];
+  __IO uint32_t RSR;               /*!< TSSI Reception Status Register               */
+  __IO uint32_t RIER;              /*!< TSSI Receive Interrupt Enable Register       */
+       uint32_t RESERVED3[2];
+  __IO uint32_t RFTLR;             /*!< TSSI Receive FIFO Threshold Register         */
+  __I  uint32_t RFLR;              /*!< TSSI Receive FIFO Entry Register             */
+       uint32_t RESERVED4[2];
+  __I  uint32_t RDR0;              /*!< TSSI Receive Data Register 0                 */
+  __I  uint32_t RDR1;              /*!< TSSI Receive Data Register 1                 */
+  __I  uint32_t RDR2;              /*!< TSSI Receive Data Register 2                 */
+  __I  uint32_t RDR3;              /*!< TSSI Receive Data Register 3                 */
+       uint32_t RESERVED5[4];
+  __IO uint32_t TCMR;              /*!< TSSI Transmit Clock / Mode Control Register  */
+  __IO uint32_t TFMR;              /*!< TSSI Transmit Data Frame Control Register    */
+       uint32_t RESERVED6;
+  __IO uint32_t TDMACR;            /*!< TSSI Transmit DMA Control Register           */
+       uint32_t RESERVED7[4];
+  __IO uint32_t TSR;               /*!< TSSI Transmission Status Register            */
+  __IO uint32_t TIER;              /*!< TSSI Transmission Interrupt Enable Register  */
+       uint32_t RESERVED8[2];
+  __IO uint32_t TFTLR;             /*!< TSSI Transmit FIFO Threshold Register        */
+  __I  uint32_t TFLR;              /*!< TSSI Transmit FIFO Entry Register            */
+       uint32_t RESERVED9[2];
+  __O  uint32_t TDR0;              /*!< TSSI Transmission Data Register 0            */
+  __O  uint32_t TDR1;              /*!< TSSI Transmission Data Register 1            */
+  __O  uint32_t TDR2;              /*!< TSSI Transmission Data Register 2            */
+  __O  uint32_t TDR3;              /*!< TSSI Transmission Data Register 3            */
+} TSB_TSSI_TypeDef;
+
+/**
+  * @brief UART
+  */
+typedef struct
+{
+  __IO uint32_t SWRST;             /*!< UART Software Reset Register                 */
+  __IO uint32_t CR0;               /*!< UART Control Register 0                      */
+  __IO uint32_t CR1;               /*!< UART Control Register 1                      */
+  __IO uint32_t CLK;               /*!< UART Clock Control Register                  */
+  __IO uint32_t BRD;               /*!< UART Baud Rate Register                      */
+  __IO uint32_t TRANS;             /*!< UART Transfer Enable Register                */
+  __IO uint32_t DR;                /*!< UART Data Register                           */
+  __IO uint32_t SR;                /*!< UART Status Register                         */
+  __O  uint32_t FIFOCLR;           /*!< UART FIFO Clear Register                     */
+  __IO uint32_t ERR;               /*!< UART Error Register                          */
+} TSB_UART_TypeDef;
+
+/**
+  * @brief I2S interface
+  */
+typedef struct
+{
+       uint32_t RESERVED0;
+  __IO uint32_t CSTART;            /*!< I2S Clock LRCK Generation Start Register     */
+  __I  uint32_t CBUSY;             /*!< I2S Clock LRCK Generation Status Register    */
+  __IO uint32_t CSTOP;             /*!< I2S Clock LRCK Generation Stop Register      */
+  __IO uint32_t CAUDIOSET;         /*!< I2S Clock AUDIOSET Register                  */
+       uint32_t RESERVED1[11];
+  __I  uint32_t CREGBUSY;          /*!< I2S Clock REGBUSY Register                   */
+       uint32_t RESERVED2[45];
+  __IO uint32_t CMODESET;          /*!< I2S Clock Audio Data Format Setting Register */
+       uint32_t RESERVED3[65];
+  __IO uint32_t CMS_SEL;           /*!< I2S Clock Master/Slave Select Register       */
+  __IO uint32_t CMCLK_IO_SEL;      /*!< I2S Clock MCLK pin input/output Selection Register*/
+       uint32_t RESERVED4[3];
+  __IO uint32_t CPHT_DIV;          /*!< I2S Clock Phi T0 Frequency Division Setting Register*/
+  __IO uint32_t CPHT_DIVOUT_EN;    /*!< I2S Clock Phi T0 Divided Clock Output Enable Register*/
+       uint32_t RESERVED5;
+  __IO uint32_t CBCK_SRC_SEL;      /*!< I2S Clock BCK Source Clock Select Register   */
+  __IO uint32_t CBCK_DIV;          /*!< I2S Clock BCK Frequency Division Setting Register*/
+  __IO uint32_t CBCK_DIVOUT_EN;    /*!< I2S Clock BCK Output Enable Register         */
+       uint32_t RESERVED6[118];
+  __IO uint32_t ISTART;            /*!< I2S Receive Control Start Register           */
+  __I  uint32_t IBUSY;             /*!< I2S Receive Operation Status Register        */
+  __IO uint32_t ISTOP;             /*!< I2S Data Receive Stop Register               */
+  __IO uint32_t IAUDIOSET;         /*!< I2S Receive AUDIOSET Register                */
+  __I  uint32_t IINTSTAT;          /*!< I2S Receive Control Interrupt Status Register*/
+  __IO uint32_t IINTMASK;          /*!< I2S Receive Control Interrupt Mask Register  */
+  __IO uint32_t IINTCLR;           /*!< I2S Receive Control Interrupt Clear Register */
+       uint32_t RESERVED7;
+  __IO uint32_t IMUTE;             /*!< I2S Receive Mute Setting Register            */
+  __I  uint32_t IEPTR;             /*!< I2S Receive Control Error Occurrence Address Storage Register*/
+       uint32_t RESERVED8[5];
+  __I  uint32_t IREGBUSY;          /*!< I2S Receive REGBUSY register                 */
+       uint32_t RESERVED9[3];
+  __IO uint32_t ITHRESHOLD;        /*!< I2S Receive Threshold Setting Register       */
+  __I  uint32_t IFIFO_STS;         /*!< I2S Receive FIFO Status Register             */
+       uint32_t RESERVED10[40];
+  __IO uint32_t IMODESET;          /*!< I2S Receive Audio Data Format Setting Register*/
+       uint32_t RESERVED11;
+  __I  uint32_t ILMEM00;           /*!< I2S Receive Data Storage Register 00         */
+  __I  uint32_t ILMEM01;           /*!< I2S Receive Data Storage Register 01         */
+  __I  uint32_t ILMEM02;           /*!< I2S Receive Data Storage Register 02         */
+  __I  uint32_t ILMEM03;           /*!< I2S Receive Data Storage Register 03         */
+  __I  uint32_t ILMEM04;           /*!< I2S Receive Data Storage Register 04         */
+  __I  uint32_t ILMEM05;           /*!< I2S Receive Data Storage Register 05         */
+  __I  uint32_t ILMEM06;           /*!< I2S Receive Data Storage Register 06         */
+  __I  uint32_t ILMEM07;           /*!< I2S Receive Data Storage Register 07         */
+  __I  uint32_t ILMEM08;           /*!< I2S Receive Data Storage Register 08         */
+  __I  uint32_t ILMEM09;           /*!< I2S Receive Data Storage Register 09         */
+  __I  uint32_t ILMEM10;           /*!< I2S Receive Data Storage Register 10         */
+  __I  uint32_t ILMEM11;           /*!< I2S Receive Data Storage Register 11         */
+  __I  uint32_t ILMEM12;           /*!< I2S Receive Data Storage Register 12         */
+  __I  uint32_t ILMEM13;           /*!< I2S Receive Data Storage Register 13         */
+  __I  uint32_t ILMEM14;           /*!< I2S Receive Data Storage Register 14         */
+  __I  uint32_t ILMEM15;           /*!< I2S Receive Data Storage Register 15         */
+  __I  uint32_t ILMEM16;           /*!< I2S Receive Data Storage Register 16         */
+  __I  uint32_t ILMEM17;           /*!< I2S Receive Data Storage Register 17         */
+  __I  uint32_t ILMEM18;           /*!< I2S Receive Data Storage Register 18         */
+  __I  uint32_t ILMEM19;           /*!< I2S Receive Data Storage Register 19         */
+  __I  uint32_t ILMEM20;           /*!< I2S Receive Data Storage Register 20         */
+  __I  uint32_t ILMEM21;           /*!< I2S Receive Data Storage Register 21         */
+  __I  uint32_t ILMEM22;           /*!< I2S Receive Data Storage Register 22         */
+  __I  uint32_t ILMEM23;           /*!< I2S Receive Data Storage Register 23         */
+  __I  uint32_t ILMEM24;           /*!< I2S Receive Data Storage Register 24         */
+  __I  uint32_t ILMEM25;           /*!< I2S Receive Data Storage Register 25         */
+  __I  uint32_t ILMEM26;           /*!< I2S Receive Data Storage Register 26         */
+  __I  uint32_t ILMEM27;           /*!< I2S Receive Data Storage Register 27         */
+  __I  uint32_t ILMEM28;           /*!< I2S Receive Data Storage Register 28         */
+  __I  uint32_t ILMEM29;           /*!< I2S Receive Data Storage Register 29         */
+  __I  uint32_t ILMEM30;           /*!< I2S Receive Data Storage Register 30         */
+  __I  uint32_t ILMEM31;           /*!< I2S Receive Data Storage Register 31         */
+  __I  uint32_t ILMEM32;           /*!< I2S Receive Data Storage Register 32         */
+  __I  uint32_t ILMEM33;           /*!< I2S Receive Data Storage Register 33         */
+  __I  uint32_t ILMEM34;           /*!< I2S Receive Data Storage Register 34         */
+  __I  uint32_t ILMEM35;           /*!< I2S Receive Data Storage Register 35         */
+  __I  uint32_t ILMEM36;           /*!< I2S Receive Data Storage Register 36         */
+  __I  uint32_t ILMEM37;           /*!< I2S Receive Data Storage Register 37         */
+  __I  uint32_t ILMEM38;           /*!< I2S Receive Data Storage Register 38         */
+  __I  uint32_t ILMEM39;           /*!< I2S Receive Data Storage Register 39         */
+  __I  uint32_t ILMEM40;           /*!< I2S Receive Data Storage Register 40         */
+  __I  uint32_t ILMEM41;           /*!< I2S Receive Data Storage Register 41         */
+  __I  uint32_t ILMEM42;           /*!< I2S Receive Data Storage Register 42         */
+  __I  uint32_t ILMEM43;           /*!< I2S Receive Data Storage Register 43         */
+  __I  uint32_t ILMEM44;           /*!< I2S Receive Data Storage Register 44         */
+  __I  uint32_t ILMEM45;           /*!< I2S Receive Data Storage Register 45         */
+  __I  uint32_t ILMEM46;           /*!< I2S Receive Data Storage Register 46         */
+  __I  uint32_t ILMEM47;           /*!< I2S Receive Data Storage Register 47         */
+  __I  uint32_t ILMEM48;           /*!< I2S Receive Data Storage Register 48         */
+  __I  uint32_t ILMEM49;           /*!< I2S Receive Data Storage Register 49         */
+  __I  uint32_t ILMEM50;           /*!< I2S Receive Data Storage Register 50         */
+  __I  uint32_t ILMEM51;           /*!< I2S Receive Data Storage Register 51         */
+  __I  uint32_t ILMEM52;           /*!< I2S Receive Data Storage Register 52         */
+  __I  uint32_t ILMEM53;           /*!< I2S Receive Data Storage Register 53         */
+  __I  uint32_t ILMEM54;           /*!< I2S Receive Data Storage Register 54         */
+  __I  uint32_t ILMEM55;           /*!< I2S Receive Data Storage Register 55         */
+  __I  uint32_t ILMEM56;           /*!< I2S Receive Data Storage Register 56         */
+  __I  uint32_t ILMEM57;           /*!< I2S Receive Data Storage Register 57         */
+  __I  uint32_t ILMEM58;           /*!< I2S Receive Data Storage Register 58         */
+  __I  uint32_t ILMEM59;           /*!< I2S Receive Data Storage Register 59         */
+  __I  uint32_t ILMEM60;           /*!< I2S Receive Data Storage Register 60         */
+  __I  uint32_t ILMEM61;           /*!< I2S Receive Data Storage Register 61         */
+  __I  uint32_t ILMEM62;           /*!< I2S Receive Data Storage Register 62         */
+  __I  uint32_t ILMEM63;           /*!< I2S Receive Data Storage Register 63         */
+       uint32_t RESERVED12;
+  __IO uint32_t OSTART;            /*!< I2S Transmit Control Start Register          */
+  __I  uint32_t OBUSY;             /*!< I2S Transmit Operation Status Register       */
+  __IO uint32_t OSTOP;             /*!< I2S Data Transmit Stop Register              */
+  __IO uint32_t OAUDIOSET;         /*!< I2S Transmit AUDIOSET Register               */
+  __I  uint32_t OINTSTAT;          /*!< I2S Transmit Control Interrupt Status Register*/
+  __IO uint32_t OINTMASK;          /*!< I2S Transmit Control Interrupt Mask Register */
+  __IO uint32_t OINTCLR;           /*!< I2S Transmit Control Interrupt Clear Register*/
+       uint32_t RESERVED13;
+  __IO uint32_t OMUTE;             /*!< I2S Transmit Mute Setting Register           */
+  __I  uint32_t OEPTR;             /*!< I2S Transmit Control Error Occurrence Address Storage Register*/
+       uint32_t RESERVED14;
+  __IO uint32_t OTX_SSIZE;         /*!< I2S TX_SSIZE Register                        */
+       uint32_t RESERVED15[3];
+  __I  uint32_t OREGBUSY;          /*!< I2S Transmit  REGBUSY Register               */
+       uint32_t RESERVED16[3];
+  __IO uint32_t OTHRESHOLD;        /*!< I2S Transmit Threshold Setting Register      */
+  __I  uint32_t OFIFO_STS;         /*!< I2S Transmit FIFO Status Register            */
+       uint32_t RESERVED17[40];
+  __IO uint32_t OMODESET;          /*!< I2S Transmit Audio Data Format Setting Register*/
+       uint32_t RESERVED18;
+  __O  uint32_t OLMEM00;           /*!< I2S Transmit Data Storage Register 00        */
+  __O  uint32_t OLMEM01;           /*!< I2S Transmit Data Storage Register 01        */
+  __O  uint32_t OLMEM02;           /*!< I2S Transmit Data Storage Register 02        */
+  __O  uint32_t OLMEM03;           /*!< I2S Transmit Data Storage Register 03        */
+  __O  uint32_t OLMEM04;           /*!< I2S Transmit Data Storage Register 04        */
+  __O  uint32_t OLMEM05;           /*!< I2S Transmit Data Storage Register 05        */
+  __O  uint32_t OLMEM06;           /*!< I2S Transmit Data Storage Register 06        */
+  __O  uint32_t OLMEM07;           /*!< I2S Transmit Data Storage Register 07        */
+  __O  uint32_t OLMEM08;           /*!< I2S Transmit Data Storage Register 08        */
+  __O  uint32_t OLMEM09;           /*!< I2S Transmit Data Storage Register 09        */
+  __O  uint32_t OLMEM10;           /*!< I2S Transmit Data Storage Register 10        */
+  __O  uint32_t OLMEM11;           /*!< I2S Transmit Data Storage Register 11        */
+  __O  uint32_t OLMEM12;           /*!< I2S Transmit Data Storage Register 12        */
+  __O  uint32_t OLMEM13;           /*!< I2S Transmit Data Storage Register 13        */
+  __O  uint32_t OLMEM14;           /*!< I2S Transmit Data Storage Register 14        */
+  __O  uint32_t OLMEM15;           /*!< I2S Transmit Data Storage Register 15        */
+  __O  uint32_t OLMEM16;           /*!< I2S Transmit Data Storage Register 16        */
+  __O  uint32_t OLMEM17;           /*!< I2S Transmit Data Storage Register 17        */
+  __O  uint32_t OLMEM18;           /*!< I2S Transmit Data Storage Register 18        */
+  __O  uint32_t OLMEM19;           /*!< I2S Transmit Data Storage Register 19        */
+  __O  uint32_t OLMEM20;           /*!< I2S Transmit Data Storage Register 20        */
+  __O  uint32_t OLMEM21;           /*!< I2S Transmit Data Storage Register 21        */
+  __O  uint32_t OLMEM22;           /*!< I2S Transmit Data Storage Register 22        */
+  __O  uint32_t OLMEM23;           /*!< I2S Transmit Data Storage Register 23        */
+  __O  uint32_t OLMEM24;           /*!< I2S Transmit Data Storage Register 24        */
+  __O  uint32_t OLMEM25;           /*!< I2S Transmit Data Storage Register 25        */
+  __O  uint32_t OLMEM26;           /*!< I2S Transmit Data Storage Register 26        */
+  __O  uint32_t OLMEM27;           /*!< I2S Transmit Data Storage Register 27        */
+  __O  uint32_t OLMEM28;           /*!< I2S Transmit Data Storage Register 28        */
+  __O  uint32_t OLMEM29;           /*!< I2S Transmit Data Storage Register 29        */
+  __O  uint32_t OLMEM30;           /*!< I2S Transmit Data Storage Register 30        */
+  __O  uint32_t OLMEM31;           /*!< I2S Transmit Data Storage Register 31        */
+  __O  uint32_t OLMEM32;           /*!< I2S Transmit Data Storage Register 32        */
+  __O  uint32_t OLMEM33;           /*!< I2S Transmit Data Storage Register 33        */
+  __O  uint32_t OLMEM34;           /*!< I2S Transmit Data Storage Register 34        */
+  __O  uint32_t OLMEM35;           /*!< I2S Transmit Data Storage Register 35        */
+  __O  uint32_t OLMEM36;           /*!< I2S Transmit Data Storage Register 36        */
+  __O  uint32_t OLMEM37;           /*!< I2S Transmit Data Storage Register 37        */
+  __O  uint32_t OLMEM38;           /*!< I2S Transmit Data Storage Register 38        */
+  __O  uint32_t OLMEM39;           /*!< I2S Transmit Data Storage Register 39        */
+  __O  uint32_t OLMEM40;           /*!< I2S Transmit Data Storage Register 40        */
+  __O  uint32_t OLMEM41;           /*!< I2S Transmit Data Storage Register 41        */
+  __O  uint32_t OLMEM42;           /*!< I2S Transmit Data Storage Register 42        */
+  __O  uint32_t OLMEM43;           /*!< I2S Transmit Data Storage Register 43        */
+  __O  uint32_t OLMEM44;           /*!< I2S Transmit Data Storage Register 44        */
+  __O  uint32_t OLMEM45;           /*!< I2S Transmit Data Storage Register 45        */
+  __O  uint32_t OLMEM46;           /*!< I2S Transmit Data Storage Register 46        */
+  __O  uint32_t OLMEM47;           /*!< I2S Transmit Data Storage Register 47        */
+  __O  uint32_t OLMEM48;           /*!< I2S Transmit Data Storage Register 48        */
+  __O  uint32_t OLMEM49;           /*!< I2S Transmit Data Storage Register 49        */
+  __O  uint32_t OLMEM50;           /*!< I2S Transmit Data Storage Register 50        */
+  __O  uint32_t OLMEM51;           /*!< I2S Transmit Data Storage Register 51        */
+  __O  uint32_t OLMEM52;           /*!< I2S Transmit Data Storage Register 52        */
+  __O  uint32_t OLMEM53;           /*!< I2S Transmit Data Storage Register 53        */
+  __O  uint32_t OLMEM54;           /*!< I2S Transmit Data Storage Register 54        */
+  __O  uint32_t OLMEM55;           /*!< I2S Transmit Data Storage Register 55        */
+  __O  uint32_t OLMEM56;           /*!< I2S Transmit Data Storage Register 56        */
+  __O  uint32_t OLMEM57;           /*!< I2S Transmit Data Storage Register 57        */
+  __O  uint32_t OLMEM58;           /*!< I2S Transmit Data Storage Register 58        */
+  __O  uint32_t OLMEM59;           /*!< I2S Transmit Data Storage Register 59        */
+  __O  uint32_t OLMEM60;           /*!< I2S Transmit Data Storage Register 60        */
+  __O  uint32_t OLMEM61;           /*!< I2S Transmit Data Storage Register 61        */
+  __O  uint32_t OLMEM62;           /*!< I2S Transmit Data Storage Register 62        */
+  __O  uint32_t OLMEM63;           /*!< I2S Transmit Data Storage Register 63        */
+} TSB_I2S_TypeDef;
+
+/**
+  * @brief I2C
+  */
+typedef struct
+{
+  __IO uint32_t CR1;               /*!< I2C Control Register 1                       */
+  __IO uint32_t DBR;               /*!< I2C Data Buffer Register                     */
+  __IO uint32_t AR;                /*!< I2C Bus address Register                     */
+union {
+  __O  uint32_t CR2;               /*!< I2C Control Register 2                       */
+  __I  uint32_t SR;                /*!< I2C Status Register                          */
+  };
+  __IO uint32_t PRS;               /*!< I2C Prescaler clcok setting Register         */
+  __IO uint32_t IE;                /*!< I2C Interrupt Enable Register                */
+  __IO uint32_t ST;                /*!< I2C Interruption Status Register             */
+  __IO uint32_t OP;                /*!< I2C Expanded function setting Register       */
+  __I  uint32_t PM;                /*!< I2C Bus pin Monitor Register                 */
+  __IO uint32_t AR2;               /*!< I2C 2nd address Register                     */
+} TSB_I2C_TypeDef;
+
+/**
+  * @brief EI2C
+  */
+typedef struct
+{
+  __IO uint32_t ARST;              /*!< I2C Reset Register                           */
+  __IO uint32_t AEN;               /*!< I2C Bus Enable Register                      */
+  __IO uint32_t ACR0;              /*!< I2C Control Register 0                       */
+  __IO uint32_t ACR1;              /*!< I2C Control Register 1                       */
+  __IO uint32_t ADBRT;             /*!< I2C Transmit Data Buffer Register            */
+  __I  uint32_t ADBRR;             /*!< I2C Receive Data Buffer Register             */
+  __I  uint32_t ASR0;              /*!< I2C Status Register 0                        */
+  __IO uint32_t ASR1;              /*!< I2C Status Register 1                        */
+  __IO uint32_t APRS;              /*!< I2C Prescaler Clock Setting Register         */
+  __IO uint32_t ASCL;              /*!< I2C SCL Wdth Setting Register                */
+  __IO uint32_t AAR1;              /*!< I2C 1st Slave Address Register               */
+  __IO uint32_t AAR2;              /*!< I2C 2nd Slave Address Register               */
+  __IO uint32_t AIE;               /*!< I2C Interrupt DMA Setting Register           */
+  __I  uint32_t APM;               /*!< I2C Bus Terminal Monitor Setting Register    */
+} TSB_EI2C_TypeDef;
+
+/**
+  * @brief Finite Impulse Response
+  */
+typedef struct
+{
+  __IO uint32_t START;             /*!< FIR Start Register                           */
+  __IO uint32_t CTRL;              /*!< FIR Control Register                         */
+  __IO uint32_t INITIALIZE;        /*!< FIR Initialize Register                      */
+  __IO uint32_t INITDATA;          /*!< FIR Init data Register                       */
+  __IO uint32_t INTEN;             /*!< FIR Interrupt Enable Register                */
+  __IO uint32_t DMAEN;             /*!< FIR DMA Enable Register                      */
+  __IO uint32_t RAWINTSTAT;        /*!< FIR Raw Interrupt Status Register            */
+  __I  uint32_t SEQSTAT;           /*!< FIR Sequencer Status Register                */
+  __IO uint32_t DBUFWPTR;          /*!< FIR Data Buffer Write Pointer Register       */
+  __IO uint32_t DBUFRPTR;          /*!< FIR Data Buffer Read Pointer Register        */
+       uint32_t RESERVED0[2];
+  __IO uint32_t IDATA;             /*!< FIR Input Data Register                      */
+  __I  uint32_t ODATA;             /*!< FIR Output Data Register                     */
+       uint32_t RESERVED1[2];
+  __IO uint32_t COEF0;             /*!< FIR Coefficient Register0                    */
+  __IO uint32_t COEF1;             /*!< FIR Coefficient Register1                    */
+  __IO uint32_t COEF2;             /*!< FIR Coefficient Register2                    */
+  __IO uint32_t COEF3;             /*!< FIR Coefficient Register3                    */
+  __IO uint32_t COEF4;             /*!< FIR Coefficient Register4                    */
+  __IO uint32_t COEF5;             /*!< FIR Coefficient Register5                    */
+  __IO uint32_t COEF6;             /*!< FIR Coefficient Register6                    */
+  __IO uint32_t COEF7;             /*!< FIR Coefficient Register7                    */
+  __IO uint32_t COEF8;             /*!< FIR Coefficient Register8                    */
+  __IO uint32_t COEF9;             /*!< FIR Coefficient Register9                    */
+  __IO uint32_t COEF10;            /*!< FIR Coefficient Register10                   */
+  __IO uint32_t COEF11;            /*!< FIR Coefficient Register11                   */
+  __IO uint32_t COEF12;            /*!< FIR Coefficient Register12                   */
+  __IO uint32_t COEF13;            /*!< FIR Coefficient Register13                   */
+  __IO uint32_t COEF14;            /*!< FIR Coefficient Register14                   */
+  __IO uint32_t COEF15;            /*!< FIR Coefficient Register15                   */
+  __IO uint32_t COEF16;            /*!< FIR Coefficient Register16                   */
+  __IO uint32_t COEF17;            /*!< FIR Coefficient Register17                   */
+  __IO uint32_t COEF18;            /*!< FIR Coefficient Register18                   */
+  __IO uint32_t COEF19;            /*!< FIR Coefficient Register19                   */
+  __IO uint32_t COEF20;            /*!< FIR Coefficient Register20                   */
+  __IO uint32_t COEF21;            /*!< FIR Coefficient Register21                   */
+  __IO uint32_t COEF22;            /*!< FIR Coefficient Register22                   */
+  __IO uint32_t COEF23;            /*!< FIR Coefficient Register23                   */
+  __IO uint32_t COEF24;            /*!< FIR Coefficient Register24                   */
+  __IO uint32_t COEF25;            /*!< FIR Coefficient Register25                   */
+  __IO uint32_t COEF26;            /*!< FIR Coefficient Register26                   */
+  __IO uint32_t COEF27;            /*!< FIR Coefficient Register27                   */
+  __IO uint32_t COEF28;            /*!< FIR Coefficient Register28                   */
+  __IO uint32_t COEF29;            /*!< FIR Coefficient Register29                   */
+  __IO uint32_t COEF30;            /*!< FIR Coefficient Register30                   */
+  __IO uint32_t COEF31;            /*!< FIR Coefficient Register31                   */
+  __IO uint32_t COEF32;            /*!< FIR Coefficient Register32                   */
+  __IO uint32_t COEF33;            /*!< FIR Coefficient Register33                   */
+  __IO uint32_t COEF34;            /*!< FIR Coefficient Register34                   */
+  __IO uint32_t COEF35;            /*!< FIR Coefficient Register35                   */
+  __IO uint32_t COEF36;            /*!< FIR Coefficient Register36                   */
+  __IO uint32_t COEF37;            /*!< FIR Coefficient Register37                   */
+  __IO uint32_t COEF38;            /*!< FIR Coefficient Register38                   */
+  __IO uint32_t COEF39;            /*!< FIR Coefficient Register39                   */
+  __IO uint32_t COEF40;            /*!< FIR Coefficient Register40                   */
+  __IO uint32_t COEF41;            /*!< FIR Coefficient Register41                   */
+  __IO uint32_t COEF42;            /*!< FIR Coefficient Register42                   */
+  __IO uint32_t COEF43;            /*!< FIR Coefficient Register43                   */
+  __IO uint32_t COEF44;            /*!< FIR Coefficient Register44                   */
+  __IO uint32_t COEF45;            /*!< FIR Coefficient Register45                   */
+  __IO uint32_t COEF46;            /*!< FIR Coefficient Register46                   */
+  __IO uint32_t COEF47;            /*!< FIR Coefficient Register47                   */
+  __IO uint32_t COEF48;            /*!< FIR Coefficient Register48                   */
+  __IO uint32_t COEF49;            /*!< FIR Coefficient Register49                   */
+  __IO uint32_t COEF50;            /*!< FIR Coefficient Register50                   */
+  __IO uint32_t COEF51;            /*!< FIR Coefficient Register51                   */
+  __IO uint32_t COEF52;            /*!< FIR Coefficient Register52                   */
+  __IO uint32_t COEF53;            /*!< FIR Coefficient Register53                   */
+  __IO uint32_t COEF54;            /*!< FIR Coefficient Register54                   */
+  __IO uint32_t COEF55;            /*!< FIR Coefficient Register55                   */
+  __IO uint32_t COEF56;            /*!< FIR Coefficient Register56                   */
+  __IO uint32_t COEF57;            /*!< FIR Coefficient Register57                   */
+  __IO uint32_t COEF58;            /*!< FIR Coefficient Register58                   */
+  __IO uint32_t COEF59;            /*!< FIR Coefficient Register59                   */
+  __IO uint32_t COEF60;            /*!< FIR Coefficient Register60                   */
+  __IO uint32_t COEF61;            /*!< FIR Coefficient Register61                   */
+  __IO uint32_t COEF62;            /*!< FIR Coefficient Register62                   */
+  __IO uint32_t COEF63;            /*!< FIR Coefficient Register63                   */
+  __IO uint32_t COEF64;            /*!< FIR Coefficient Register64                   */
+  __IO uint32_t COEF65;            /*!< FIR Coefficient Register65                   */
+  __IO uint32_t COEF66;            /*!< FIR Coefficient Register66                   */
+  __IO uint32_t COEF67;            /*!< FIR Coefficient Register67                   */
+  __IO uint32_t COEF68;            /*!< FIR Coefficient Register68                   */
+  __IO uint32_t COEF69;            /*!< FIR Coefficient Register69                   */
+  __IO uint32_t COEF70;            /*!< FIR Coefficient Register70                   */
+  __IO uint32_t COEF71;            /*!< FIR Coefficient Register71                   */
+  __IO uint32_t COEF72;            /*!< FIR Coefficient Register72                   */
+  __IO uint32_t COEF73;            /*!< FIR Coefficient Register73                   */
+  __IO uint32_t COEF74;            /*!< FIR Coefficient Register74                   */
+  __IO uint32_t COEF75;            /*!< FIR Coefficient Register75                   */
+  __IO uint32_t COEF76;            /*!< FIR Coefficient Register76                   */
+  __IO uint32_t COEF77;            /*!< FIR Coefficient Register77                   */
+  __IO uint32_t COEF78;            /*!< FIR Coefficient Register78                   */
+  __IO uint32_t COEF79;            /*!< FIR Coefficient Register79                   */
+  __IO uint32_t COEF80;            /*!< FIR Coefficient Register80                   */
+  __IO uint32_t COEF81;            /*!< FIR Coefficient Register81                   */
+  __IO uint32_t COEF82;            /*!< FIR Coefficient Register82                   */
+  __IO uint32_t COEF83;            /*!< FIR Coefficient Register83                   */
+  __IO uint32_t COEF84;            /*!< FIR Coefficient Register84                   */
+  __IO uint32_t COEF85;            /*!< FIR Coefficient Register85                   */
+  __IO uint32_t COEF86;            /*!< FIR Coefficient Register86                   */
+  __IO uint32_t COEF87;            /*!< FIR Coefficient Register87                   */
+  __IO uint32_t COEF88;            /*!< FIR Coefficient Register88                   */
+  __IO uint32_t COEF89;            /*!< FIR Coefficient Register89                   */
+  __IO uint32_t COEF90;            /*!< FIR Coefficient Register90                   */
+  __IO uint32_t COEF91;            /*!< FIR Coefficient Register91                   */
+  __IO uint32_t COEF92;            /*!< FIR Coefficient Register92                   */
+  __IO uint32_t COEF93;            /*!< FIR Coefficient Register93                   */
+  __IO uint32_t COEF94;            /*!< FIR Coefficient Register94                   */
+  __IO uint32_t COEF95;            /*!< FIR Coefficient Register95                   */
+  __IO uint32_t COEF96;            /*!< FIR Coefficient Register96                   */
+  __IO uint32_t COEF97;            /*!< FIR Coefficient Register97                   */
+  __IO uint32_t COEF98;            /*!< FIR Coefficient Register98                   */
+  __IO uint32_t COEF99;            /*!< FIR Coefficient Register99                   */
+  __IO uint32_t COEF100;           /*!< FIR Coefficient Register100                  */
+  __IO uint32_t COEF101;           /*!< FIR Coefficient Register101                  */
+  __IO uint32_t COEF102;           /*!< FIR Coefficient Register102                  */
+  __IO uint32_t COEF103;           /*!< FIR Coefficient Register103                  */
+  __IO uint32_t COEF104;           /*!< FIR Coefficient Register104                  */
+  __IO uint32_t COEF105;           /*!< FIR Coefficient Register105                  */
+  __IO uint32_t COEF106;           /*!< FIR Coefficient Register106                  */
+  __IO uint32_t COEF107;           /*!< FIR Coefficient Register107                  */
+  __IO uint32_t COEF108;           /*!< FIR Coefficient Register108                  */
+  __IO uint32_t COEF109;           /*!< FIR Coefficient Register109                  */
+  __IO uint32_t COEF110;           /*!< FIR Coefficient Register110                  */
+  __IO uint32_t COEF111;           /*!< FIR Coefficient Register111                  */
+  __IO uint32_t COEF112;           /*!< FIR Coefficient Register112                  */
+  __IO uint32_t COEF113;           /*!< FIR Coefficient Register113                  */
+  __IO uint32_t COEF114;           /*!< FIR Coefficient Register114                  */
+  __IO uint32_t COEF115;           /*!< FIR Coefficient Register115                  */
+  __IO uint32_t COEF116;           /*!< FIR Coefficient Register116                  */
+  __IO uint32_t COEF117;           /*!< FIR Coefficient Register117                  */
+  __IO uint32_t COEF118;           /*!< FIR Coefficient Register118                  */
+  __IO uint32_t COEF119;           /*!< FIR Coefficient Register119                  */
+  __IO uint32_t COEF120;           /*!< FIR Coefficient Register120                  */
+  __IO uint32_t COEF121;           /*!< FIR Coefficient Register121                  */
+  __IO uint32_t COEF122;           /*!< FIR Coefficient Register122                  */
+  __IO uint32_t COEF123;           /*!< FIR Coefficient Register123                  */
+  __IO uint32_t COEF124;           /*!< FIR Coefficient Register124                  */
+  __IO uint32_t COEF125;           /*!< FIR Coefficient Register125                  */
+  __IO uint32_t COEF126;           /*!< FIR Coefficient Register126                  */
+  __IO uint32_t COEF127;           /*!< FIR Coefficient Register127                  */
+} TSB_FIR_TypeDef;
+
+/**
+  * @brief Port A
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port A Data Register                         */
+  __IO uint32_t CR;                /*!< Port A Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port A Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port A Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port A Function Register 3                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR5;               /*!< Port A Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port A Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port A Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port A Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port A Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port A Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port A Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port A Input Control Register                */
+} TSB_PA_TypeDef;
+
+/**
+  * @brief Port B
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port B Data Register                         */
+  __IO uint32_t CR;                /*!< Port B Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port B Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port B Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port B Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port B Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port B Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port B Function Register 6                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t OD;                /*!< Port B Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port B Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port B Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port B Input Control Register                */
+} TSB_PB_TypeDef;
+
+/**
+  * @brief Port D
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port D Data Register                         */
+  __IO uint32_t CR;                /*!< Port D Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port D Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port D Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port D Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port D Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port D Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port D Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port D Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port D Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port D Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port D Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port D Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port D Input Control Register                */
+} TSB_PD_TypeDef;
+
+/**
+  * @brief Port E
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port E Data Register                         */
+  __IO uint32_t CR;                /*!< Port E Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port E Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port E Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port E Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port E Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port E Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port E Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port E Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port E Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port E Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port E Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port E Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port E Input Control Register                */
+} TSB_PE_TypeDef;
+
+/**
+  * @brief Port F
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port F Data Register                         */
+  __IO uint32_t CR;                /*!< Port F Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port F Function Register 1                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR4;               /*!< Port F Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port F Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port F Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port F Function Register 7                   */
+       uint32_t RESERVED1;
+  __IO uint32_t OD;                /*!< Port F Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port F Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port F Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port F Input Control Register                */
+} TSB_PF_TypeDef;
+
+/**
+  * @brief Port G
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port G Data Register                         */
+  __IO uint32_t CR;                /*!< Port G Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port G Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port G Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port G Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port G Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port G Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port G Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port G Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port G Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port G Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port G Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port G Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port G Input Control Register                */
+} TSB_PG_TypeDef;
+
+/**
+  * @brief Port H
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port H Data Register                         */
+  __IO uint32_t CR;                /*!< Port H Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port H Function Register 1                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR3;               /*!< Port H Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port H Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port H Function Register 5                   */
+       uint32_t RESERVED1[2];
+  __IO uint32_t FR8;               /*!< Port H Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port H Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port H Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port H Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port H Input Control Register                */
+} TSB_PH_TypeDef;
+
+/**
+  * @brief Port K
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port K Data Register                         */
+  __IO uint32_t CR;                /*!< Port K Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port K Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port K Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port K Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port K Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port K Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port K Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port K Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port K Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port K Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port K Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port K Pull-up Control Register              */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port K Input Control Register                */
+} TSB_PK_TypeDef;
+
+/**
+  * @brief Port L
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port L Data Register                         */
+  __IO uint32_t CR;                /*!< Port L Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port L Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port L Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port L Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port L Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port L Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port L Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port L Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port L Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port L Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port L Input Control Register                */
+} TSB_PL_TypeDef;
+
+/**
+  * @brief Port N
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port N Data Register                         */
+  __IO uint32_t CR;                /*!< Port N Output Control Register               */
+       uint32_t RESERVED0[8];
+  __IO uint32_t OD;                /*!< Port N Opend Drain Control Register          */
+  __IO uint32_t PUP;               /*!< Port N Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port N Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port N Input Control Register                */
+} TSB_PN_TypeDef;
+
+/**
+  * @brief Port P
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port P Data Register                         */
+  __IO uint32_t CR;                /*!< Port P Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port P Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port P Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port P Function Register 5                   */
+       uint32_t RESERVED2[3];
+  __IO uint32_t OD;                /*!< Port P Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port P Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port P Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port P Input Control Register                */
+} TSB_PP_TypeDef;
+
+/**
+  * @brief Port T
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port T Data Register                         */
+  __IO uint32_t CR;                /*!< Port T Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port T Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port T Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port T Function Register 3                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR6;               /*!< Port T Function Register 6                   */
+       uint32_t RESERVED1[2];
+  __IO uint32_t OD;                /*!< Port T Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port T Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port T Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port T Input Control Register                */
+} TSB_PT_TypeDef;
+
+/**
+  * @brief Port Y
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port Y Data Register                         */
+  __IO uint32_t CR;                /*!< Port Y OutPut Control Register               */
+  __IO uint32_t FR1;               /*!< Port Y Function Register 1                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR4;               /*!< Port Y Function Register 4                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR6;               /*!< Port Y Function Register 6                   */
+       uint32_t RESERVED2[2];
+  __IO uint32_t OD;                /*!< Port Y Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port Y Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port Y Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port Y InPut Control Register                */
+} TSB_PY_TypeDef;
+
+/**
+  * @brief Internal High-speed Oscillation Adjustment
+  */
+typedef struct
+{
+  __IO uint32_t OSCPRO;            /*!< TRM Protection Register                      */
+  __IO uint32_t OSCEN;             /*!< TRM User Trimming Value Enable Register      */
+       uint32_t RESERVED0[2];
+  __I  uint32_t OSCINIT0;          /*!< TRM Initial trimming level monitor register0 */
+  __I  uint32_t OSCINIT1;          /*!< TRM Initial trimming level monitor register1 */
+  __I  uint32_t OSCINIT2;          /*!< TRM Initial trimming level monitor register2 */
+       uint32_t RESERVED1;
+  __IO uint32_t OSCSET0;           /*!< TRM Trimming level setting register0 for User*/
+  __IO uint32_t OSCSET1;           /*!< TRM Trimming level setting register1 for User*/
+  __IO uint32_t OSCSET2;           /*!< TRM Trimming level setting register2 for User*/
+} TSB_TRM_TypeDef;
+
+/**
+  * @brief Oscillation Frequency Detector (OFD)
+  */
+typedef struct
+{
+  __IO uint32_t CR1;               /*!< OFD Frequency Detection Control Register 1   */
+  __IO uint32_t CR2;               /*!< OFD Frequency Detection Control Register 2   */
+  __IO uint32_t MN0;               /*!< OFD Minimum Detection Frequency Setting Register 0 (EHOSC)*/
+  __IO uint32_t MN1;               /*!< OFD Minimum Detection Frequency Setting Register 1 (fc)*/
+  __IO uint32_t MX0;               /*!< OFD Maximum Detection Frequency Setting Register 0 (EHOSC)*/
+  __IO uint32_t MX1;               /*!< OFD Maximum Detection Frequency Setting Register 1 (fc)*/
+  __IO uint32_t RST;               /*!< OFD Reset Control Register                   */
+  __I  uint32_t STAT;              /*!< OFD Status Register                          */
+  __IO uint32_t MON;               /*!< OFD Detection Target Clock 1 Monitor Setting Register*/
+} TSB_OFD_TypeDef;
+
+/**
+  * @brief Real Time Clock (RTC)
+  */
+typedef struct
+{
+  __IO uint8_t  SECR;              /*!< RTC Second column register (PAGE0)           */
+  __IO uint8_t  MINR;              /*!< RTC Minute column register (PAGE0/1)         */
+  __IO uint8_t  HOURR;             /*!< RTC Hour column register (PAGE0/1)           */
+       uint8_t  RESERVED0;
+  __IO uint8_t  DAYR;              /*!< RTC Day of the week column register (PAGE0/1)*/
+  __IO uint8_t  DATER;             /*!< RTC Day column register (PAGE0/1)            */
+  __IO uint8_t  MONTHR;            /*!< RTC Month column register (PAGE0)            */
+  __IO uint8_t  YEARR;             /*!< RTC Year column register (PAGE0)             */
+  __IO uint8_t  PAGER;             /*!< RTC PAGE register (PAGE0/1)                  */
+       uint8_t  RESERVED1[3];
+  __IO uint8_t  RESTR;             /*!< RTC Reset register (PAGE0/1)                 */
+       uint8_t  RESERVED2;
+  __IO uint8_t  PROTECT;           /*!< RTC Protect register                         */
+  __IO uint8_t  ADJCTL;            /*!< RTC Correction Function Control Register     */
+  __IO uint8_t  ADJDAT;            /*!< RTC Correction Value Register                */
+  __IO uint8_t  ADJSIGN;           /*!< RTC Correction Value sign Register           */
+} TSB_RTC_TypeDef;
+
+/**
+  * @brief Remote Control Signal Preprocessor (RMC)
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< RMC Enable Register                          */
+  __IO uint32_t REN;               /*!< RMC Receive Enable Register                  */
+  __I  uint32_t RBUF1;             /*!< RMC Receive Data Buffer Register 1           */
+  __I  uint32_t RBUF2;             /*!< RMC Receive Data Buffer Register 2           */
+  __I  uint32_t RBUF3;             /*!< RMC Receive Data Buffer Register 3           */
+  __IO uint32_t RCR1;              /*!< RMC Receive Control Register 1               */
+  __IO uint32_t RCR2;              /*!< RMC Receive Control Register 2               */
+  __IO uint32_t RCR3;              /*!< RMC Receive Control Register 3               */
+  __IO uint32_t RCR4;              /*!< RMC Receive Control Register 4               */
+  __I  uint32_t RSTAT;             /*!< RMC Receive Status Register                  */
+  __IO uint32_t END1;              /*!< RMC Receive End Bit Number Register 1        */
+  __IO uint32_t END2;              /*!< RMC Receive End Bit Number Register 2        */
+  __IO uint32_t END3;              /*!< RMC Receive End Bit Number Register 3        */
+  __IO uint32_t FSSEL;             /*!< RMC Sampling Clock Selection Register        */
+} TSB_RMC_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+  __IO uint32_t MDEN;              /*!< PMD Enable Register                          */
+  __IO uint32_t PORTMD;            /*!< PMD Port Output Mode Register                */
+  __IO uint32_t MDCR;              /*!< PMD Control Register                         */
+  __I  uint32_t CARSTA;            /*!< PWM Carrier Status Register                  */
+  __I  uint32_t BCARI;             /*!< PWM Basic Carrier Register                   */
+  __IO uint32_t RATE;              /*!< PWM Frequency Register                       */
+  __IO uint32_t CMPU;              /*!< PMD PWM duty comparison U Register           */
+  __IO uint32_t CMPV;              /*!< PMD PWM duty comparison V Register           */
+  __IO uint32_t CMPW;              /*!< PMD PWM duty comparison W Register           */
+  __IO uint32_t MODESEL;           /*!< PMD Mode Select Register                     */
+  __IO uint32_t MDOUT;             /*!< PMD Conduction Control Register              */
+  __IO uint32_t MDPOT;             /*!< PMD Output Setting Register                  */
+  __O  uint32_t EMGREL;            /*!< PMD EMG Release Register                     */
+  __IO uint32_t EMGCR;             /*!< PMD EMG Control Register                     */
+  __I  uint32_t EMGSTA;            /*!< PMD EMG Status Register                      */
+  __IO uint32_t OVVCR;             /*!< PMD OVV Control Register                     */
+  __I  uint32_t OVVSTA;            /*!< PMD OVV Status Register                      */
+  __IO uint32_t DTR;               /*!< PMD Dead Time Register                       */
+  __IO uint32_t TRGCMP0;           /*!< PMD Trigger comparison Register 0            */
+  __IO uint32_t TRGCMP1;           /*!< PMD Trigger comparison Register 1            */
+  __IO uint32_t TRGCMP2;           /*!< PMD Trigger comparison Register 2            */
+  __IO uint32_t TRGCMP3;           /*!< PMD Trigger comparison Register 3            */
+  __IO uint32_t TRGCR;             /*!< PMD Trigger Control Register                 */
+  __IO uint32_t TRGMD;             /*!< PMD Trigger Output Mode Setting Register     */
+  __IO uint32_t TRGSEL;            /*!< PMD Trigger Output Select Register           */
+  __IO uint32_t TRGSYNCR;          /*!< PMD Trigger Update Timing Setting Register   */
+  __IO uint32_t VPWMPH;            /*!< PMD V-phase phase difference register        */
+  __IO uint32_t WPWMPH;            /*!< PMD W-phase phase difference register        */
+  __IO uint32_t MBUFCR;            /*!< PMD Intermediate buffer control register     */
+  __IO uint32_t SYNCCR;            /*!< Synchronization control between the PMD channel*/
+} TSB_PMD_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< Interval Sencing Detector(ISD)               */
+  __IO uint32_t CLKCR;             /*!< ISD Clock Control Register                   */
+  __IO uint32_t OCR0;              /*!< ISD Output Control Register 0                */
+  __IO uint32_t OCR1;              /*!< ISD Output Control Register 1                */
+  __IO uint32_t ICR;               /*!< ISD Input Control Register                   */
+  __IO uint32_t CR;                /*!< ISD Control Register                         */
+  __I  uint32_t BR;                /*!< ISD Buffer Register                          */
+  __I  uint32_t SR;                /*!< ISD Status Register                          */
+  __IO uint32_t INTCR;             /*!< ISD Interrupt Control Register               */
+} TSB_ISD_TypeDef;
+
+/**
+  * @brief USB interface
+  */
+typedef struct
+{
+  __IO uint32_t GOTGCTL;           /*!< OTG Control and Status Register              */
+  __IO uint32_t GOTGINT;           /*!< OTG Interrupt Register                       */
+  __IO uint32_t GAHBCFG;           /*!< AHB Configuration Register                   */
+  __IO uint32_t GUSBCFG;           /*!< USB Configuration Register                   */
+  __IO uint32_t GRSTCTL;           /*!< Reset Register                               */
+  __IO uint32_t GINTSTS;           /*!< Interrupt Register                           */
+  __IO uint32_t GINTMSK;           /*!< Interrupt Mask Register                      */
+  __I  uint32_t GRXSTSR;           /*!< Receive Status Debug Read Register           */
+  __I  uint32_t GRXSTSP;           /*!< Receive Status Read/Pop Register             */
+  __IO uint32_t GRXFSIZ;           /*!< Receive FIFO Size Register                   */
+  __IO uint32_t GNPTXFSIZ;         /*!< Non-periodic Transmit FIFO Size Register     */
+  __I  uint32_t GNPTXSTS;          /*!< Non-periodic Transmit FIFO/Queue Status Register*/
+       uint32_t RESERVED0[5];
+  __I  uint32_t GHWCFG1;           /*!< User Hardware Configuration 1 Register       */
+  __I  uint32_t GHWCFG2;           /*!< User Hardware Configuration 2 Register       */
+  __I  uint32_t GHWCFG3;           /*!< User Hardware Configuration 3 Register       */
+  __I  uint32_t GHWCFG4;           /*!< User Hardware Configuration 4 Register       */
+       uint32_t RESERVED1[2];
+  __IO uint32_t GDFIFOCFG;         /*!< Global DFIFO Configuration Register          */
+       uint32_t RESERVED2[40];
+  __IO uint32_t HPTXFSIZ;          /*!< Host Periodic Transmit FIFO Size Register    */
+  __IO uint32_t DIEPTXF1;          /*!< Device IN Endpoint Transmit FIFO Size Register 1*/
+  __IO uint32_t DIEPTXF2;          /*!< Device IN Endpoint Transmit FIFO Size Register 2*/
+  __IO uint32_t DIEPTXF3;          /*!< Device IN Endpoint Transmit FIFO Size Register 3*/
+  __IO uint32_t DIEPTXF4;          /*!< Device IN Endpoint Transmit FIFO Size Register 4*/
+  __IO uint32_t DIEPTXF5;          /*!< Device IN Endpoint Transmit FIFO Size Register 5*/
+       uint32_t RESERVED3[186];
+  __IO uint32_t HCFG;              /*!< Host Configuration Register                  */
+  __IO uint32_t HFIR;              /*!< Host Frame Interval Register                 */
+  __I  uint32_t HFNUM;             /*!< Host Frame Number/Frame Time Remaining Register*/
+       uint32_t RESERVED4;
+  __I  uint32_t HPTXSTS;           /*!< Host Periodic Transmit FIFO/Queue Status Register*/
+  __I  uint32_t HAINT;             /*!< Host All Channels Interrupt Register         */
+  __IO uint32_t HAINTMSK;          /*!< Host All Channels Interrupt Mask Register    */
+  __IO uint32_t HFLBADDR;          /*!< Host Frame List Base Address Register        */
+       uint32_t RESERVED5[8];
+  __IO uint32_t HPRT;              /*!< Host Port Control and Status Register        */
+       uint32_t RESERVED6[47];
+  __IO uint32_t HCCHAR0;           /*!< Host Channel 0 Characteristics Register      */
+  __IO uint32_t HCSPLT0;           /*!< Host Channel 0 Split Control Register        */
+  __IO uint32_t HCINT0;            /*!< Host Channel 0 Interrupt Register            */
+  __IO uint32_t HCINTMSK0;         /*!< Host Channel 0 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ0;           /*!< Host Channel 0 Transfer Size Register        */
+  __IO uint32_t HCDMA0;            /*!< Host Channel 0 DMA Address Register          */
+       uint32_t RESERVED7;
+  __I  uint32_t HCDMAB0;           /*!< Host Channel 0 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR1;           /*!< Host Channel 1 Characteristics Register      */
+  __IO uint32_t HCSPLT1;           /*!< Host Channel 1 Split Control Register        */
+  __IO uint32_t HCINT1;            /*!< Host Channel 1 Interrupt Register            */
+  __IO uint32_t HCINTMSK1;         /*!< Host Channel 1 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ1;           /*!< Host Channel 1 Transfer Size Register        */
+  __IO uint32_t HCDMA1;            /*!< Host Channel 1 DMA Address Register          */
+       uint32_t RESERVED8;
+  __I  uint32_t HCDMAB1;           /*!< Host Channel 1 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR2;           /*!< Host Channel 2 Characteristics Register      */
+  __IO uint32_t HCSPLT2;           /*!< Host Channel 2 Split Control Register        */
+  __IO uint32_t HCINT2;            /*!< Host Channel 2 Interrupt Register            */
+  __IO uint32_t HCINTMSK2;         /*!< Host Channel 2 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ2;           /*!< Host Channel 2 Transfer Size Register        */
+  __IO uint32_t HCDMA2;            /*!< Host Channel 2 DMA Address Register          */
+       uint32_t RESERVED9;
+  __I  uint32_t HCDMAB2;           /*!< Host Channel 2 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR3;           /*!< Host Channel 3 Characteristics Register      */
+  __IO uint32_t HCSPLT3;           /*!< Host Channel 3 Split Control Register        */
+  __IO uint32_t HCINT3;            /*!< Host Channel 3 Interrupt Register            */
+  __IO uint32_t HCINTMSK3;         /*!< Host Channel 3 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ3;           /*!< Host Channel 3 Transfer Size Register        */
+  __IO uint32_t HCDMA3;            /*!< Host Channel 3 DMA Address Register          */
+       uint32_t RESERVED10;
+  __I  uint32_t HCDMAB3;           /*!< Host Channel 3 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR4;           /*!< Host Channel 4 Characteristics Register      */
+  __IO uint32_t HCSPLT4;           /*!< Host Channel 4 Split Control Register        */
+  __IO uint32_t HCINT4;            /*!< Host Channel 4 Interrupt Register            */
+  __IO uint32_t HCINTMSK4;         /*!< Host Channel 4 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ4;           /*!< Host Channel 4 Transfer Size Register        */
+  __IO uint32_t HCDMA4;            /*!< Host Channel 4 DMA Address Register          */
+       uint32_t RESERVED11;
+  __I  uint32_t HCDMAB4;           /*!< Host Channel 4 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR5;           /*!< Host Channel 5 Characteristics Register      */
+  __IO uint32_t HCSPLT5;           /*!< Host Channel 5 Split Control Register        */
+  __IO uint32_t HCINT5;            /*!< Host Channel 5 Interrupt Register            */
+  __IO uint32_t HCINTMSK5;         /*!< Host Channel 5 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ5;           /*!< Host Channel 5 Transfer Size Register        */
+  __IO uint32_t HCDMA5;            /*!< Host Channel 5 DMA Address Register          */
+       uint32_t RESERVED12;
+  __I  uint32_t HCDMAB5;           /*!< Host Channel 5 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR6;           /*!< Host Channel 6 Characteristics Register      */
+  __IO uint32_t HCSPLT6;           /*!< Host Channel 6 Split Control Register        */
+  __IO uint32_t HCINT6;            /*!< Host Channel 6 Interrupt Register            */
+  __IO uint32_t HCINTMSK6;         /*!< Host Channel 6 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ6;           /*!< Host Channel 6 Transfer Size Register        */
+  __IO uint32_t HCDMA6;            /*!< Host Channel 6 DMA Address Register          */
+       uint32_t RESERVED13;
+  __I  uint32_t HCDMAB6;           /*!< Host Channel 6 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR7;           /*!< Host Channel 7 Characteristics Register      */
+  __IO uint32_t HCSPLT7;           /*!< Host Channel 7 Split Control Register        */
+  __IO uint32_t HCINT7;            /*!< Host Channel 7 Interrupt Register            */
+  __IO uint32_t HCINTMSK7;         /*!< Host Channel 7 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ7;           /*!< Host Channel 7 Transfer Size Register        */
+  __IO uint32_t HCDMA7;            /*!< Host Channel 7 DMA Address Register          */
+       uint32_t RESERVED14;
+  __I  uint32_t HCDMAB7;           /*!< Host Channel 7 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR8;           /*!< Host Channel 8 Characteristics Register      */
+  __IO uint32_t HCSPLT8;           /*!< Host Channel 8 Split Control Register        */
+  __IO uint32_t HCINT8;            /*!< Host Channel 8 Interrupt Register            */
+  __IO uint32_t HCINTMSK8;         /*!< Host Channel 8 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ8;           /*!< Host Channel 8 Transfer Size Register        */
+  __IO uint32_t HCDMA8;            /*!< Host Channel 8 DMA Address Register          */
+       uint32_t RESERVED15;
+  __I  uint32_t HCDMAB8;           /*!< Host Channel 8 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR9;           /*!< Host Channel 9 Characteristics Register      */
+  __IO uint32_t HCSPLT9;           /*!< Host Channel 9 Split Control Register        */
+  __IO uint32_t HCINT9;            /*!< Host Channel 9 Interrupt Register            */
+  __IO uint32_t HCINTMSK9;         /*!< Host Channel 9 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ9;           /*!< Host Channel 9 Transfer Size Register        */
+  __IO uint32_t HCDMA9;            /*!< Host Channel 9 DMA Address Register          */
+       uint32_t RESERVED16;
+  __I  uint32_t HCDMAB9;           /*!< Host Channel 9 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR10;          /*!< Host Channel 10 Characteristics Register     */
+  __IO uint32_t HCSPLT10;          /*!< Host Channel 10 Split Control Register       */
+  __IO uint32_t HCINT10;           /*!< Host Channel 10 Interrupt Register           */
+  __IO uint32_t HCINTMSK10;        /*!< Host Channel 10 Interrupt Mask Register      */
+  __IO uint32_t HCTSIZ10;          /*!< Host Channel 10 Transfer Size Register       */
+  __IO uint32_t HCDMA10;           /*!< Host Channel 10 DMA Address Register         */
+       uint32_t RESERVED17;
+  __I  uint32_t HCDMAB10;          /*!< Host Channel 10 DMA Buffer Address Register  */
+  __IO uint32_t HCCHAR11;          /*!< Host Channel 11 Characteristics Register     */
+  __IO uint32_t HCSPLT11;          /*!< Host Channel 11 Split Control Register       */
+  __IO uint32_t HCINT11;           /*!< Host Channel 11 Interrupt Register           */
+  __IO uint32_t HCINTMSK11;        /*!< Host Channel 11 Interrupt Mask Register      */
+  __IO uint32_t HCTSIZ11;          /*!< Host Channel 11 Transfer Size Register       */
+  __IO uint32_t HCDMA11;           /*!< Host Channel 11 DMA Address Register         */
+       uint32_t RESERVED18;
+  __I  uint32_t HCDMAB11;          /*!< Host Channel 11 DMA Buffer Address Register  */
+       uint32_t RESERVED19[96];
+  __IO uint32_t DCFG;              /*!< Device Configuration Register                */
+  __IO uint32_t DCTL;              /*!< Device Control Register                      */
+  __I  uint32_t DSTS;              /*!< Device Status Register                       */
+       uint32_t RESERVED20;
+  __IO uint32_t DIEPMSK;           /*!< Device IN Endpoint Common Interrupt Mask Register*/
+  __IO uint32_t DOEPMSK;           /*!< Device OUT Endpoint Common Interrupt Mask Register*/
+  __I  uint32_t DAINT;             /*!< Device All Endpoints Interrupt Register      */
+  __IO uint32_t DAINTMSK;          /*!< Device All Endpoints Interrupt Mask Register */
+       uint32_t RESERVED21[2];
+  __IO uint32_t DVBUSDIS;          /*!< Device VBUS Discharge Time Register          */
+  __IO uint32_t DVBUSPULSE;        /*!< Device VBUS Pulsing Time Register            */
+  __IO uint32_t DTHRCTL;           /*!< Device Threshold Control Register            */
+  __IO uint32_t DIEPEMPMSK;        /*!< Device IN Endpoint FIFO Empty Interrupt Mask Register*/
+       uint32_t RESERVED22[50];
+  __IO uint32_t DIEPCTL0;          /*!< Device Control IN Endpoint 0 Control Register*/
+       uint32_t RESERVED23;
+  __IO uint32_t DIEPINT0;          /*!< Device IN Endpoint 0 Interrupt Register      */
+       uint32_t RESERVED24;
+  __IO uint32_t DIEPTSIZ0;         /*!< Device IN Endpoint 0 Transfer Size Register  */
+  __IO uint32_t DIEPDMA0;          /*!< Device IN Endpoint 0 DMA Address Register    */
+  __I  uint32_t DTXFSTS0;          /*!< Device IN Endpoint Transmit FIFO Status Register 0*/
+  __I  uint32_t DIEPDMAB0;         /*!< Device IN Endpoint 16 Buffer Address Register*/
+  __IO uint32_t DIEPCTL1;          /*!< Device Control IN Endpoint 1 Control Register*/
+       uint32_t RESERVED25;
+  __IO uint32_t DIEPINT1;          /*!< Device IN Endpoint 1 Interrupt Register      */
+       uint32_t RESERVED26;
+  __IO uint32_t DIEPTSIZ1;         /*!< Device IN Endpoint 1 Transfer Size Register. */
+  __IO uint32_t DIEPDMA1;          /*!< Device IN Endpoint 1 DMA Address Register    */
+  __I  uint32_t DTXFSTS1;          /*!< Device IN Endpoint Transmit FIFO Status Register 1*/
+  __I  uint32_t DIEPDMAB1;         /*!< Device IN Endpoint 1 Buffer Address Register */
+  __IO uint32_t DIEPCTL2;          /*!< Device Control IN Endpoint 2 Control Register*/
+       uint32_t RESERVED27;
+  __IO uint32_t DIEPINT2;          /*!< Device IN Endpoint 2 Interrupt Register      */
+       uint32_t RESERVED28;
+  __IO uint32_t DIEPTSIZ2;         /*!< Device IN Endpoint 2 Transfer Size Register. */
+  __IO uint32_t DIEPDMA2;          /*!< Device IN Endpoint 2 DMA Address Register    */
+  __I  uint32_t DTXFSTS2;          /*!< Device IN Endpoint Transmit FIFO Status Register 2*/
+  __I  uint32_t DIEPDMAB2;         /*!< Device IN Endpoint 2 Buffer Address Register */
+  __IO uint32_t DIEPCTL3;          /*!< Device Control IN Endpoint 3 Control Register*/
+       uint32_t RESERVED29;
+  __IO uint32_t DIEPINT3;          /*!< Device IN Endpoint 3 Interrupt Register      */
+       uint32_t RESERVED30;
+  __IO uint32_t DIEPTSIZ3;         /*!< Device IN Endpoint 3 Transfer Size Register. */
+  __IO uint32_t DIEPDMA3;          /*!< Device IN Endpoint 3 DMA Address Register    */
+  __I  uint32_t DTXFSTS3;          /*!< Device IN Endpoint Transmit FIFO Status Register 3*/
+  __I  uint32_t DIEPDMAB3;         /*!< Device IN Endpoint 3 Buffer Address Register */
+  __IO uint32_t DIEPCTL4;          /*!< Device Control IN Endpoint 4 Control Register*/
+       uint32_t RESERVED31;
+  __IO uint32_t DIEPINT4;          /*!< Device IN Endpoint 4 Interrupt Register      */
+       uint32_t RESERVED32;
+  __IO uint32_t DIEPTSIZ4;         /*!< Device IN Endpoint 4 Transfer Size Register. */
+  __IO uint32_t DIEPDMA4;          /*!< Device IN Endpoint 4 DMA Address Register    */
+  __I  uint32_t DTXFSTS4;          /*!< Device IN Endpoint Transmit FIFO Status Register 4*/
+  __I  uint32_t DIEPDMAB4;         /*!< Device IN Endpoint 4 Buffer Address Register */
+  __IO uint32_t DIEPCTL5;          /*!< Device Control IN Endpoint 5 Control Register*/
+       uint32_t RESERVED33;
+  __IO uint32_t DIEPINT5;          /*!< Device IN Endpoint 5 Interrupt Register      */
+       uint32_t RESERVED34;
+  __IO uint32_t DIEPTSIZ5;         /*!< Device IN Endpoint 5 Transfer Size Register. */
+  __IO uint32_t DIEPDMA5;          /*!< Device IN Endpoint 5 DMA Address Register    */
+  __I  uint32_t DTXFSTS5;          /*!< Device IN Endpoint Transmit FIFO Status Register 5*/
+  __I  uint32_t DIEPDMAB5;         /*!< Device IN Endpoint 5 Buffer Address Register */
+       uint32_t RESERVED35[80];
+  __IO uint32_t DOEPCTL0;          /*!< Device Control OUT Endpoint 0 Control Register*/
+       uint32_t RESERVED36;
+  __IO uint32_t DOEPINT0;          /*!< Device OUT Endpoint 0 Interrupt Register     */
+       uint32_t RESERVED37;
+  __IO uint32_t DOEPTSIZ0;         /*!< Device OUT Endpoint 0 Transfer Size Register */
+  __IO uint32_t DOEPDMA0;          /*!< Device OUT Endpoint 0 DMA Address Register   */
+       uint32_t RESERVED38;
+  __I  uint32_t DOEPDMAB0;         /*!< Device OUT Endpoint 16 Buffer Address Register*/
+  __IO uint32_t DOEPCTL1;          /*!< Device Control OUT Endpoint 1 Control Register*/
+       uint32_t RESERVED39;
+  __IO uint32_t DOEPINT1;          /*!< Device OUT Endpoint 1 Interrupt Register     */
+       uint32_t RESERVED40;
+  __IO uint32_t DOEPTSIZ1;         /*!< Device OUT Endpoint 1 Transfer Size Register */
+  __IO uint32_t DOEPDMA1;          /*!< Device OUT Endpoint 1 DMA Address Register   */
+       uint32_t RESERVED41;
+  __I  uint32_t DOEPDMAB1;         /*!< Device OUT Endpoint 1 Buffer Address Register*/
+  __IO uint32_t DOEPCTL2;          /*!< Device Control OUT Endpoint 2 Control Register*/
+       uint32_t RESERVED42;
+  __IO uint32_t DOEPINT2;          /*!< Device OUT Endpoint 2 Interrupt Register     */
+       uint32_t RESERVED43;
+  __IO uint32_t DOEPTSIZ2;         /*!< Device OUT Endpoint 2 Transfer Size Register */
+  __IO uint32_t DOEPDMA2;          /*!< Device OUT Endpoint 2 DMA Address Register   */
+       uint32_t RESERVED44;
+  __I  uint32_t DOEPDMAB2;         /*!< Device OUT Endpoint 2 Buffer Address Register*/
+  __IO uint32_t DOEPCTL3;          /*!< Device Control OUT Endpoint 3 Control Register*/
+       uint32_t RESERVED45;
+  __IO uint32_t DOEPINT3;          /*!< Device OUT Endpoint 3 Interrupt Register     */
+       uint32_t RESERVED46;
+  __IO uint32_t DOEPTSIZ3;         /*!< Device OUT Endpoint 3 Transfer Size Register */
+  __IO uint32_t DOEPDMA3;          /*!< Device OUT Endpoint 3 DMA Address Register   */
+       uint32_t RESERVED47;
+  __I  uint32_t DOEPDMAB3;         /*!< Device OUT Endpoint 3 Buffer Address Register*/
+  __IO uint32_t DOEPCTL4;          /*!< Device Control OUT Endpoint 4 Control Register*/
+       uint32_t RESERVED48;
+  __IO uint32_t DOEPINT4;          /*!< Device OUT Endpoint 4 Interrupt Register     */
+       uint32_t RESERVED49;
+  __IO uint32_t DOEPTSIZ4;         /*!< Device OUT Endpoint 4 Transfer Size Register */
+  __IO uint32_t DOEPDMA4;          /*!< Device OUT Endpoint 4 DMA Address Register   */
+       uint32_t RESERVED50;
+  __I  uint32_t DOEPDMAB4;         /*!< Device OUT Endpoint 4 Buffer Address Register*/
+  __IO uint32_t DOEPCTL5;          /*!< Device Control OUT Endpoint 5 Control Register*/
+       uint32_t RESERVED51;
+  __IO uint32_t DOEPINT5;          /*!< Device OUT Endpoint 5 Interrupt Register     */
+       uint32_t RESERVED52;
+  __IO uint32_t DOEPTSIZ5;         /*!< Device OUT Endpoint 5 Transfer Size Register */
+  __IO uint32_t DOEPDMA5;          /*!< Device OUT Endpoint 5 DMA Address Register   */
+       uint32_t RESERVED53;
+  __I  uint32_t DOEPDMAB5;         /*!< Device OUT Endpoint 5 Buffer Address Register*/
+       uint32_t RESERVED54[144];
+  __IO uint32_t PCGCCTL;           /*!< Power and Clock Gating Control Register      */
+       uint32_t RESERVED55[127];
+  __IO uint32_t DFIFO_0;           /*!< Data FIFO Access Register Map 0              */
+       uint32_t RESERVED56[1023];
+  __IO uint32_t DFIFO_1;           /*!< Data FIFO Access Register Map 1              */
+       uint32_t RESERVED57[1023];
+  __IO uint32_t DFIFO_2;           /*!< Data FIFO Access Register Map 2              */
+       uint32_t RESERVED58[1023];
+  __IO uint32_t DFIFO_3;           /*!< Data FIFO Access Register Map 3              */
+       uint32_t RESERVED59[1023];
+  __IO uint32_t DFIFO_4;           /*!< Data FIFO Access Register Map 4              */
+       uint32_t RESERVED60[1023];
+  __IO uint32_t DFIFO_5;           /*!< Data FIFO Access Register Map 5              */
+       uint32_t RESERVED61[11263];
+  __IO uint32_t PHY_CTRL;          /*!< PHY (USBIO) Control Register                 */
+  __IO uint32_t PHY_CTRL_SET;      /*!< PHY (USBIO) Control Register                 */
+  __IO uint32_t PHY_CTRL_CLR;      /*!< PHY (USBIO) Control Clear Register           */
+       uint32_t RESERVED62;
+  __IO uint32_t MAC_CTRL0;         /*!< MAC Control Register 0                       */
+  __IO uint32_t MAC_CTRL1;         /*!< MAC Control Register 1                       */
+  __IO uint32_t MAC_CTRL2;         /*!< MAC Control Register 2                       */
+       uint32_t RESERVED63;
+  __IO uint32_t WKUP_CTRL0;        /*!< Wakeup Control Register 0                    */
+  __IO uint32_t WKUP_CTRL1;        /*!< Wakeup Control Register 1                    */
+  __IO uint32_t WKUP_INTEN;        /*!< Wakeup Interrupt Enable Register             */
+  __I  uint32_t WKUP_INTFLAG;      /*!< Wakeup Interrupt detection Flag Register     */
+  __I  uint32_t WKUP_INTSTS;       /*!< Wakeup Interrupt detection Status Register   */
+  __I  uint32_t WKUP_SIGMON;       /*!< Wakeup Interrupt factor Signal monitor Register*/
+       uint32_t RESERVED64[2];
+  __IO uint32_t VBUS_SIGMON_CTRL;  /*!< VBUS signal monitor Control Register         */
+} TSB_USB_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+       uint32_t RESERVED0[4];
+  __IO uint32_t SBMR;              /*!< Flash Security Bit Mask Register             */
+  __IO uint32_t SSR;               /*!< Flash Security Status Register               */
+  __O  uint32_t KCR;               /*!< Flash Key Code Register                      */
+       uint32_t RESERVED1;
+  __IO uint32_t SR0;               /*!< Flash Status Register 0                      */
+       uint32_t RESERVED2[3];
+  __I  uint32_t PSR0;              /*!< Flash Protect Status Register 0              */
+  __I  uint32_t PSR1;              /*!< Flash Protect Status Register 1              */
+  __I  uint32_t PSR2;              /*!< Flash Protect Status Register 2              */
+       uint32_t RESERVED3[3];
+  __I  uint32_t PSR6;              /*!< Flash Protect Status Register 6              */
+       uint32_t RESERVED4;
+  __IO uint32_t PMR0;              /*!< Flash Protect Mask Register 0                */
+  __IO uint32_t PMR1;              /*!< Flash Protect Mask Register 1                */
+  __IO uint32_t PMR2;              /*!< Flash Protect Mask Register 2                */
+       uint32_t RESERVED5[3];
+  __IO uint32_t PMR6;              /*!< Flash Protect Mask Register 6                */
+       uint32_t RESERVED6[37];
+  __I  uint32_t SR1;               /*!< Flash Status Register 1                      */
+  __I  uint32_t SWPSR;             /*!< Flash Memory SWP Status Register             */
+       uint32_t RESERVED7[14];
+  __IO uint32_t AREASEL;           /*!< Flash Area Selection Register                */
+       uint32_t RESERVED8;
+  __IO uint32_t CR;                /*!< Flash Control Register                       */
+  __IO uint32_t STSCLR;            /*!< Flash Status Clear Register                  */
+  __IO uint32_t BNKCR;             /*!< Flash Bank Change Register                   */
+  __IO uint32_t ACCR;              /*!< Flash Access Control Register                */
+  __IO uint32_t BUFDISCLR;         /*!< Flash Buffer Disable and Clear Register      */
+       uint32_t RESERVED9[1071];
+  __IO uint32_t RACCR;             /*!< RAM Access Control Register                  */
+} TSB_FC_TypeDef;
+
+
+/* Memory map */
+#define FLASH_BASE            (0x00000000UL)
+#define RAM_BASE              (0x20000000UL)
+#define PERI_BASE             (0x40000000UL)
+
+
+#define TSB_DMACA_BASE             (PERI_BASE  + 0x0000000UL)
+#define TSB_DMACB_BASE             (PERI_BASE  + 0x0001000UL)
+#define TSB_CANAMB0_BASE           (PERI_BASE  + 0x0005000UL)
+#define TSB_CANAMB1_BASE           (PERI_BASE  + 0x0005020UL)
+#define TSB_CANAMB2_BASE           (PERI_BASE  + 0x0005040UL)
+#define TSB_CANAMB3_BASE           (PERI_BASE  + 0x0005060UL)
+#define TSB_CANAMB4_BASE           (PERI_BASE  + 0x0005080UL)
+#define TSB_CANAMB5_BASE           (PERI_BASE  + 0x00050A0UL)
+#define TSB_CANAMB6_BASE           (PERI_BASE  + 0x00050C0UL)
+#define TSB_CANAMB7_BASE           (PERI_BASE  + 0x00050E0UL)
+#define TSB_CANAMB8_BASE           (PERI_BASE  + 0x0005100UL)
+#define TSB_CANAMB9_BASE           (PERI_BASE  + 0x0005120UL)
+#define TSB_CANAMB10_BASE          (PERI_BASE  + 0x0005140UL)
+#define TSB_CANAMB11_BASE          (PERI_BASE  + 0x0005160UL)
+#define TSB_CANAMB12_BASE          (PERI_BASE  + 0x0005180UL)
+#define TSB_CANAMB13_BASE          (PERI_BASE  + 0x00051A0UL)
+#define TSB_CANAMB14_BASE          (PERI_BASE  + 0x00051C0UL)
+#define TSB_CANAMB15_BASE          (PERI_BASE  + 0x00051E0UL)
+#define TSB_CANAMB16_BASE          (PERI_BASE  + 0x0005200UL)
+#define TSB_CANAMB17_BASE          (PERI_BASE  + 0x0005220UL)
+#define TSB_CANAMB18_BASE          (PERI_BASE  + 0x0005240UL)
+#define TSB_CANAMB19_BASE          (PERI_BASE  + 0x0005260UL)
+#define TSB_CANAMB20_BASE          (PERI_BASE  + 0x0005280UL)
+#define TSB_CANAMB21_BASE          (PERI_BASE  + 0x00052A0UL)
+#define TSB_CANAMB22_BASE          (PERI_BASE  + 0x00052C0UL)
+#define TSB_CANAMB23_BASE          (PERI_BASE  + 0x00052E0UL)
+#define TSB_CANAMB24_BASE          (PERI_BASE  + 0x0005300UL)
+#define TSB_CANAMB25_BASE          (PERI_BASE  + 0x0005320UL)
+#define TSB_CANAMB26_BASE          (PERI_BASE  + 0x0005340UL)
+#define TSB_CANAMB27_BASE          (PERI_BASE  + 0x0005360UL)
+#define TSB_CANAMB28_BASE          (PERI_BASE  + 0x0005380UL)
+#define TSB_CANAMB29_BASE          (PERI_BASE  + 0x00053A0UL)
+#define TSB_CANAMB30_BASE          (PERI_BASE  + 0x00053C0UL)
+#define TSB_CANAMB31_BASE          (PERI_BASE  + 0x00053E0UL)
+#define TSB_CANBMB0_BASE           (PERI_BASE  + 0x0006000UL)
+#define TSB_CANBMB1_BASE           (PERI_BASE  + 0x0006020UL)
+#define TSB_CANBMB2_BASE           (PERI_BASE  + 0x0006040UL)
+#define TSB_CANBMB3_BASE           (PERI_BASE  + 0x0006060UL)
+#define TSB_CANBMB4_BASE           (PERI_BASE  + 0x0006080UL)
+#define TSB_CANBMB5_BASE           (PERI_BASE  + 0x00060A0UL)
+#define TSB_CANBMB6_BASE           (PERI_BASE  + 0x00060C0UL)
+#define TSB_CANBMB7_BASE           (PERI_BASE  + 0x00060E0UL)
+#define TSB_CANBMB8_BASE           (PERI_BASE  + 0x0006100UL)
+#define TSB_CANBMB9_BASE           (PERI_BASE  + 0x0006120UL)
+#define TSB_CANBMB10_BASE          (PERI_BASE  + 0x0006140UL)
+#define TSB_CANBMB11_BASE          (PERI_BASE  + 0x0006160UL)
+#define TSB_CANBMB12_BASE          (PERI_BASE  + 0x0006180UL)
+#define TSB_CANBMB13_BASE          (PERI_BASE  + 0x00061A0UL)
+#define TSB_CANBMB14_BASE          (PERI_BASE  + 0x00061C0UL)
+#define TSB_CANBMB15_BASE          (PERI_BASE  + 0x00061E0UL)
+#define TSB_CANBMB16_BASE          (PERI_BASE  + 0x0006200UL)
+#define TSB_CANBMB17_BASE          (PERI_BASE  + 0x0006220UL)
+#define TSB_CANBMB18_BASE          (PERI_BASE  + 0x0006240UL)
+#define TSB_CANBMB19_BASE          (PERI_BASE  + 0x0006260UL)
+#define TSB_CANBMB20_BASE          (PERI_BASE  + 0x0006280UL)
+#define TSB_CANBMB21_BASE          (PERI_BASE  + 0x00062A0UL)
+#define TSB_CANBMB22_BASE          (PERI_BASE  + 0x00062C0UL)
+#define TSB_CANBMB23_BASE          (PERI_BASE  + 0x00062E0UL)
+#define TSB_CANBMB24_BASE          (PERI_BASE  + 0x0006300UL)
+#define TSB_CANBMB25_BASE          (PERI_BASE  + 0x0006320UL)
+#define TSB_CANBMB26_BASE          (PERI_BASE  + 0x0006340UL)
+#define TSB_CANBMB27_BASE          (PERI_BASE  + 0x0006360UL)
+#define TSB_CANBMB28_BASE          (PERI_BASE  + 0x0006380UL)
+#define TSB_CANBMB29_BASE          (PERI_BASE  + 0x00063A0UL)
+#define TSB_CANBMB30_BASE          (PERI_BASE  + 0x00063C0UL)
+#define TSB_CANBMB31_BASE          (PERI_BASE  + 0x00063E0UL)
+#define TSB_CANA_BASE              (PERI_BASE  + 0x0005400UL)
+#define TSB_CANB_BASE              (PERI_BASE  + 0x0006400UL)
+#define TSB_EMA_BASE               (PERI_BASE  + 0x000A000UL)
+#define TSB_SMI0_BASE              (PERI_BASE  + 0x000C000UL)
+#define TSB_IA_BASE                (PERI_BASE  + 0x003E000UL)
+#define TSB_RLM_BASE               (PERI_BASE  + 0x003E400UL)
+#define TSB_LVD_BASE               (PERI_BASE  + 0x003EC00UL)
+#define TSB_TSEL0_BASE             (PERI_BASE  + 0x00A0400UL)
+#define TSB_LTT0_BASE              (PERI_BASE  + 0x003FF00UL)
+#define TSB_TSPI0_BASE             (PERI_BASE  + 0x006A000UL)
+#define TSB_TSPI1_BASE             (PERI_BASE  + 0x006A400UL)
+#define TSB_TSPI2_BASE             (PERI_BASE  + 0x006A800UL)
+#define TSB_TSPI3_BASE             (PERI_BASE  + 0x006AC00UL)
+#define TSB_TSPI4_BASE             (PERI_BASE  + 0x006B000UL)
+#define TSB_EXB_BASE               (PERI_BASE  + 0x0076000UL)
+#define TSB_CG_BASE                (PERI_BASE  + 0x0083000UL)
+#define TSB_IB_BASE                (PERI_BASE  + 0x0083200UL)
+#define TSB_IMN_BASE               (PERI_BASE  + 0x0083300UL)
+#define TSB_DNFA_BASE              (PERI_BASE  + 0x00A0200UL)
+#define TSB_DNFB_BASE              (PERI_BASE  + 0x00A0300UL)
+#define TSB_SIWD0_BASE             (PERI_BASE  + 0x00A0600UL)
+#define TSB_NBD_BASE               (PERI_BASE  + 0x00A2000UL)
+#define TSB_MDMAA_BASE             (PERI_BASE  + 0x00A4000UL)
+#define TSB_FURT0_BASE             (PERI_BASE  + 0x00A8000UL)
+#define TSB_ADA_BASE               (PERI_BASE  + 0x00BA000UL)
+#define TSB_DA0_BASE               (PERI_BASE  + 0x00BC800UL)
+#define TSB_DA1_BASE               (PERI_BASE  + 0x00BC900UL)
+#define TSB_T32A0_BASE             (PERI_BASE  + 0x00C1000UL)
+#define TSB_T32A1_BASE             (PERI_BASE  + 0x00C1400UL)
+#define TSB_T32A2_BASE             (PERI_BASE  + 0x00C1800UL)
+#define TSB_T32A3_BASE             (PERI_BASE  + 0x00C1C00UL)
+#define TSB_T32A4_BASE             (PERI_BASE  + 0x00C2000UL)
+#define TSB_T32A5_BASE             (PERI_BASE  + 0x00C2400UL)
+#define TSB_T32A6_BASE             (PERI_BASE  + 0x00C2800UL)
+#define TSB_T32A7_BASE             (PERI_BASE  + 0x00C2C00UL)
+#define TSB_T32A8_BASE             (PERI_BASE  + 0x00C3000UL)
+#define TSB_T32A9_BASE             (PERI_BASE  + 0x00C3400UL)
+#define TSB_T32A10_BASE            (PERI_BASE  + 0x00C3800UL)
+#define TSB_T32A11_BASE            (PERI_BASE  + 0x00C3C00UL)
+#define TSB_T32A12_BASE            (PERI_BASE  + 0x00C4000UL)
+#define TSB_T32A13_BASE            (PERI_BASE  + 0x00C4400UL)
+#define TSB_T32A14_BASE            (PERI_BASE  + 0x00C4800UL)
+#define TSB_T32A15_BASE            (PERI_BASE  + 0x00C4C00UL)
+#define TSB_TSSI0_BASE             (PERI_BASE  + 0x00CD000UL)
+#define TSB_UART0_BASE             (PERI_BASE  + 0x00CE000UL)
+#define TSB_UART1_BASE             (PERI_BASE  + 0x00CE400UL)
+#define TSB_UART2_BASE             (PERI_BASE  + 0x00CE800UL)
+#define TSB_I2S0_BASE              (PERI_BASE  + 0x00D0000UL)
+#define TSB_I2S1_BASE              (PERI_BASE  + 0x00D0800UL)
+#define TSB_I2C0_BASE              (PERI_BASE  + 0x00D1000UL)
+#define TSB_I2C1_BASE              (PERI_BASE  + 0x00D2000UL)
+#define TSB_I2C2_BASE              (PERI_BASE  + 0x00D3000UL)
+#define TSB_EI2C0_BASE             (PERI_BASE  + 0x00D8000UL)
+#define TSB_EI2C1_BASE             (PERI_BASE  + 0x00D9000UL)
+#define TSB_EI2C2_BASE             (PERI_BASE  + 0x00DA000UL)
+#define TSB_FIRnore_BASE           (PERI_BASE  + 0x00DD000UL)
+#define TSB_PA_BASE                (PERI_BASE  + 0x00E0000UL)
+#define TSB_PB_BASE                (PERI_BASE  + 0x00E0100UL)
+#define TSB_PC_BASE                (PERI_BASE  + 0x00E0200UL)
+#define TSB_PD_BASE                (PERI_BASE  + 0x00E0300UL)
+#define TSB_PE_BASE                (PERI_BASE  + 0x00E0400UL)
+#define TSB_PF_BASE                (PERI_BASE  + 0x00E0500UL)
+#define TSB_PG_BASE                (PERI_BASE  + 0x00E0600UL)
+#define TSB_PH_BASE                (PERI_BASE  + 0x00E0700UL)
+#define TSB_PK_BASE                (PERI_BASE  + 0x00E0900UL)
+#define TSB_PL_BASE                (PERI_BASE  + 0x00E0A00UL)
+#define TSB_PN_BASE                (PERI_BASE  + 0x00E0C00UL)
+#define TSB_PP_BASE                (PERI_BASE  + 0x00E0D00UL)
+#define TSB_PR_BASE                (PERI_BASE  + 0x00E0E00UL)
+#define TSB_PT_BASE                (PERI_BASE  + 0x00E0F00UL)
+#define TSB_PY_BASE                (PERI_BASE  + 0x00E1300UL)
+#define TSB_TRM_BASE               (PERI_BASE  + 0x00E3100UL)
+#define TSB_OFD_BASE               (PERI_BASE  + 0x00E4000UL)
+#define TSB_RTC_BASE               (PERI_BASE  + 0x00E4800UL)
+#define TSB_RMC0_BASE              (PERI_BASE  + 0x00E8100UL)
+#define TSB_PMD0_BASE              (PERI_BASE  + 0x00E9000UL)
+#define TSB_ISDA_BASE              (PERI_BASE  + 0x00F0000UL)
+#define TSB_USBA_BASE              (PERI_BASE  + 0x0100000UL)
+#define TSB_FC_BASE                (PERI_BASE  + 0x1DFF0000UL)
+
+
+/* Peripheral declaration */
+#define TSB_DMACA                  ((   TSB_DMAC_TypeDef *) TSB_DMACA_BASE)
+#define TSB_DMACB                  ((   TSB_DMAC_TypeDef *) TSB_DMACB_BASE)
+#define TSB_CANAMB0                (( TSB_CANAMB_TypeDef *)TSB_CANAMB0_BASE)
+#define TSB_CANAMB1                (( TSB_CANAMB_TypeDef *)TSB_CANAMB1_BASE)
+#define TSB_CANAMB2                (( TSB_CANAMB_TypeDef *)TSB_CANAMB2_BASE)
+#define TSB_CANAMB3                (( TSB_CANAMB_TypeDef *)TSB_CANAMB3_BASE)
+#define TSB_CANAMB4                (( TSB_CANAMB_TypeDef *)TSB_CANAMB4_BASE)
+#define TSB_CANAMB5                (( TSB_CANAMB_TypeDef *)TSB_CANAMB5_BASE)
+#define TSB_CANAMB6                (( TSB_CANAMB_TypeDef *)TSB_CANAMB6_BASE)
+#define TSB_CANAMB7                (( TSB_CANAMB_TypeDef *)TSB_CANAMB7_BASE)
+#define TSB_CANAMB8                (( TSB_CANAMB_TypeDef *)TSB_CANAMB8_BASE)
+#define TSB_CANAMB9                (( TSB_CANAMB_TypeDef *)TSB_CANAMB9_BASE)
+#define TSB_CANAMB10               (( TSB_CANAMB_TypeDef *)TSB_CANAMB10_BASE)
+#define TSB_CANAMB11               (( TSB_CANAMB_TypeDef *)TSB_CANAMB11_BASE)
+#define TSB_CANAMB12               (( TSB_CANAMB_TypeDef *)TSB_CANAMB12_BASE)
+#define TSB_CANAMB13               (( TSB_CANAMB_TypeDef *)TSB_CANAMB13_BASE)
+#define TSB_CANAMB14               (( TSB_CANAMB_TypeDef *)TSB_CANAMB14_BASE)
+#define TSB_CANAMB15               (( TSB_CANAMB_TypeDef *)TSB_CANAMB15_BASE)
+#define TSB_CANAMB16               (( TSB_CANAMB_TypeDef *)TSB_CANAMB16_BASE)
+#define TSB_CANAMB17               (( TSB_CANAMB_TypeDef *)TSB_CANAMB17_BASE)
+#define TSB_CANAMB18               (( TSB_CANAMB_TypeDef *)TSB_CANAMB18_BASE)
+#define TSB_CANAMB19               (( TSB_CANAMB_TypeDef *)TSB_CANAMB19_BASE)
+#define TSB_CANAMB20               (( TSB_CANAMB_TypeDef *)TSB_CANAMB20_BASE)
+#define TSB_CANAMB21               (( TSB_CANAMB_TypeDef *)TSB_CANAMB21_BASE)
+#define TSB_CANAMB22               (( TSB_CANAMB_TypeDef *)TSB_CANAMB22_BASE)
+#define TSB_CANAMB23               (( TSB_CANAMB_TypeDef *)TSB_CANAMB23_BASE)
+#define TSB_CANAMB24               (( TSB_CANAMB_TypeDef *)TSB_CANAMB24_BASE)
+#define TSB_CANAMB25               (( TSB_CANAMB_TypeDef *)TSB_CANAMB25_BASE)
+#define TSB_CANAMB26               (( TSB_CANAMB_TypeDef *)TSB_CANAMB26_BASE)
+#define TSB_CANAMB27               (( TSB_CANAMB_TypeDef *)TSB_CANAMB27_BASE)
+#define TSB_CANAMB28               (( TSB_CANAMB_TypeDef *)TSB_CANAMB28_BASE)
+#define TSB_CANAMB29               (( TSB_CANAMB_TypeDef *)TSB_CANAMB29_BASE)
+#define TSB_CANAMB30               (( TSB_CANAMB_TypeDef *)TSB_CANAMB30_BASE)
+#define TSB_CANAMB31               (( TSB_CANAMB_TypeDef *)TSB_CANAMB31_BASE)
+#define TSB_CANBMB0                (( TSB_CANBMB_TypeDef *)TSB_CANBMB0_BASE)
+#define TSB_CANBMB1                (( TSB_CANBMB_TypeDef *)TSB_CANBMB1_BASE)
+#define TSB_CANBMB2                (( TSB_CANBMB_TypeDef *)TSB_CANBMB2_BASE)
+#define TSB_CANBMB3                (( TSB_CANBMB_TypeDef *)TSB_CANBMB3_BASE)
+#define TSB_CANBMB4                (( TSB_CANBMB_TypeDef *)TSB_CANBMB4_BASE)
+#define TSB_CANBMB5                (( TSB_CANBMB_TypeDef *)TSB_CANBMB5_BASE)
+#define TSB_CANBMB6                (( TSB_CANBMB_TypeDef *)TSB_CANBMB6_BASE)
+#define TSB_CANBMB7                (( TSB_CANBMB_TypeDef *)TSB_CANBMB7_BASE)
+#define TSB_CANBMB8                (( TSB_CANBMB_TypeDef *)TSB_CANBMB8_BASE)
+#define TSB_CANBMB9                (( TSB_CANBMB_TypeDef *)TSB_CANBMB9_BASE)
+#define TSB_CANBMB10               (( TSB_CANBMB_TypeDef *)TSB_CANBMB10_BASE)
+#define TSB_CANBMB11               (( TSB_CANBMB_TypeDef *)TSB_CANBMB11_BASE)
+#define TSB_CANBMB12               (( TSB_CANBMB_TypeDef *)TSB_CANBMB12_BASE)
+#define TSB_CANBMB13               (( TSB_CANBMB_TypeDef *)TSB_CANBMB13_BASE)
+#define TSB_CANBMB14               (( TSB_CANBMB_TypeDef *)TSB_CANBMB14_BASE)
+#define TSB_CANBMB15               (( TSB_CANBMB_TypeDef *)TSB_CANBMB15_BASE)
+#define TSB_CANBMB16               (( TSB_CANBMB_TypeDef *)TSB_CANBMB16_BASE)
+#define TSB_CANBMB17               (( TSB_CANBMB_TypeDef *)TSB_CANBMB17_BASE)
+#define TSB_CANBMB18               (( TSB_CANBMB_TypeDef *)TSB_CANBMB18_BASE)
+#define TSB_CANBMB19               (( TSB_CANBMB_TypeDef *)TSB_CANBMB19_BASE)
+#define TSB_CANBMB20               (( TSB_CANBMB_TypeDef *)TSB_CANBMB20_BASE)
+#define TSB_CANBMB21               (( TSB_CANBMB_TypeDef *)TSB_CANBMB21_BASE)
+#define TSB_CANBMB22               (( TSB_CANBMB_TypeDef *)TSB_CANBMB22_BASE)
+#define TSB_CANBMB23               (( TSB_CANBMB_TypeDef *)TSB_CANBMB23_BASE)
+#define TSB_CANBMB24               (( TSB_CANBMB_TypeDef *)TSB_CANBMB24_BASE)
+#define TSB_CANBMB25               (( TSB_CANBMB_TypeDef *)TSB_CANBMB25_BASE)
+#define TSB_CANBMB26               (( TSB_CANBMB_TypeDef *)TSB_CANBMB26_BASE)
+#define TSB_CANBMB27               (( TSB_CANBMB_TypeDef *)TSB_CANBMB27_BASE)
+#define TSB_CANBMB28               (( TSB_CANBMB_TypeDef *)TSB_CANBMB28_BASE)
+#define TSB_CANBMB29               (( TSB_CANBMB_TypeDef *)TSB_CANBMB29_BASE)
+#define TSB_CANBMB30               (( TSB_CANBMB_TypeDef *)TSB_CANBMB30_BASE)
+#define TSB_CANBMB31               (( TSB_CANBMB_TypeDef *)TSB_CANBMB31_BASE)
+#define TSB_CANA                   ((    TSB_CAN_TypeDef *)  TSB_CANA_BASE)
+#define TSB_CANB                   ((    TSB_CAN_TypeDef *)  TSB_CANB_BASE)
+#define TSB_EMA                    ((     TSB_EM_TypeDef *)   TSB_EMA_BASE)
+#define TSB_SMI0                   ((    TSB_SMI_TypeDef *)  TSB_SMI0_BASE)
+#define TSB_IA                     ((     TSB_IA_TypeDef *)    TSB_IA_BASE)
+#define TSB_RLM                    ((    TSB_RLM_TypeDef *)   TSB_RLM_BASE)
+#define TSB_LVD                    ((    TSB_LVD_TypeDef *)   TSB_LVD_BASE)
+#define TSB_TSEL0                  ((   TSB_TSEL_TypeDef *) TSB_TSEL0_BASE)
+#define TSB_LTT0                   ((    TSB_LTT_TypeDef *)  TSB_LTT0_BASE)
+#define TSB_TSPI0                  ((   TSB_TSPI_TypeDef *) TSB_TSPI0_BASE)
+#define TSB_TSPI1                  ((   TSB_TSPI_TypeDef *) TSB_TSPI1_BASE)
+#define TSB_TSPI2                  ((   TSB_TSPI_TypeDef *) TSB_TSPI2_BASE)
+#define TSB_TSPI3                  ((   TSB_TSPI_TypeDef *) TSB_TSPI3_BASE)
+#define TSB_TSPI4                  ((   TSB_TSPI_TypeDef *) TSB_TSPI4_BASE)
+#define TSB_EXB                    ((    TSB_EXB_TypeDef *)   TSB_EXB_BASE)
+#define TSB_CG                     ((     TSB_CG_TypeDef *)    TSB_CG_BASE)
+#define TSB_IB                     ((     TSB_IB_TypeDef *)    TSB_IB_BASE)
+#define TSB_IMN                    ((    TSB_IMN_TypeDef *)   TSB_IMN_BASE)
+#define TSB_DNFA                   ((    TSB_DNF_TypeDef *)  TSB_DNFA_BASE)
+#define TSB_DNFB                   ((    TSB_DNF_TypeDef *)  TSB_DNFB_BASE)
+#define TSB_SIWD0                  ((   TSB_SIWD_TypeDef *) TSB_SIWD0_BASE)
+#define TSB_NBD                    ((    TSB_NBD_TypeDef *)   TSB_NBD_BASE)
+#define TSB_MDMAA                  ((   TSB_MDMA_TypeDef *) TSB_MDMAA_BASE)
+#define TSB_FURT0                  ((   TSB_FURT_TypeDef *) TSB_FURT0_BASE)
+#define TSB_ADA                    ((     TSB_AD_TypeDef *)   TSB_ADA_BASE)
+#define TSB_DA0                    ((     TSB_DA_TypeDef *)   TSB_DA0_BASE)
+#define TSB_DA1                    ((     TSB_DA_TypeDef *)   TSB_DA1_BASE)
+#define TSB_T32A0                  ((   TSB_T32A_TypeDef *) TSB_T32A0_BASE)
+#define TSB_T32A1                  ((   TSB_T32A_TypeDef *) TSB_T32A1_BASE)
+#define TSB_T32A2                  ((   TSB_T32A_TypeDef *) TSB_T32A2_BASE)
+#define TSB_T32A3                  ((   TSB_T32A_TypeDef *) TSB_T32A3_BASE)
+#define TSB_T32A4                  ((   TSB_T32A_TypeDef *) TSB_T32A4_BASE)
+#define TSB_T32A5                  ((   TSB_T32A_TypeDef *) TSB_T32A5_BASE)
+#define TSB_T32A6                  ((   TSB_T32A_TypeDef *) TSB_T32A6_BASE)
+#define TSB_T32A7                  ((   TSB_T32A_TypeDef *) TSB_T32A7_BASE)
+#define TSB_T32A8                  ((   TSB_T32A_TypeDef *) TSB_T32A8_BASE)
+#define TSB_T32A9                  ((   TSB_T32A_TypeDef *) TSB_T32A9_BASE)
+#define TSB_T32A10                 ((   TSB_T32A_TypeDef *)TSB_T32A10_BASE)
+#define TSB_T32A11                 ((   TSB_T32A_TypeDef *)TSB_T32A11_BASE)
+#define TSB_T32A12                 ((   TSB_T32A_TypeDef *)TSB_T32A12_BASE)
+#define TSB_T32A13                 ((   TSB_T32A_TypeDef *)TSB_T32A13_BASE)
+#define TSB_T32A14                 ((   TSB_T32A_TypeDef *)TSB_T32A14_BASE)
+#define TSB_T32A15                 ((   TSB_T32A_TypeDef *)TSB_T32A15_BASE)
+#define TSB_TSSI0                  ((   TSB_TSSI_TypeDef *) TSB_TSSI0_BASE)
+#define TSB_UART0                  ((   TSB_UART_TypeDef *) TSB_UART0_BASE)
+#define TSB_UART1                  ((   TSB_UART_TypeDef *) TSB_UART1_BASE)
+#define TSB_UART2                  ((   TSB_UART_TypeDef *) TSB_UART2_BASE)
+#define TSB_I2S0                   ((    TSB_I2S_TypeDef *)  TSB_I2S0_BASE)
+#define TSB_I2S1                   ((    TSB_I2S_TypeDef *)  TSB_I2S1_BASE)
+#define TSB_I2C0                   ((    TSB_I2C_TypeDef *)  TSB_I2C0_BASE)
+#define TSB_I2C1                   ((    TSB_I2C_TypeDef *)  TSB_I2C1_BASE)
+#define TSB_I2C2                   ((    TSB_I2C_TypeDef *)  TSB_I2C2_BASE)
+#define TSB_EI2C0                  ((   TSB_EI2C_TypeDef *) TSB_EI2C0_BASE)
+#define TSB_EI2C1                  ((   TSB_EI2C_TypeDef *) TSB_EI2C1_BASE)
+#define TSB_EI2C2                  ((   TSB_EI2C_TypeDef *) TSB_EI2C2_BASE)
+#define TSB_FIRnore                ((    TSB_FIR_TypeDef *)TSB_FIRnore_BASE)
+#define TSB_PA                     ((     TSB_PA_TypeDef *)    TSB_PA_BASE)
+#define TSB_PB                     ((     TSB_PB_TypeDef *)    TSB_PB_BASE)
+#define TSB_PC                     ((     TSB_PC_TypeDef *)    TSB_PC_BASE)
+#define TSB_PD                     ((     TSB_PD_TypeDef *)    TSB_PD_BASE)
+#define TSB_PE                     ((     TSB_PE_TypeDef *)    TSB_PE_BASE)
+#define TSB_PF                     ((     TSB_PF_TypeDef *)    TSB_PF_BASE)
+#define TSB_PG                     ((     TSB_PG_TypeDef *)    TSB_PG_BASE)
+#define TSB_PH                     ((     TSB_PH_TypeDef *)    TSB_PH_BASE)
+#define TSB_PK                     ((     TSB_PK_TypeDef *)    TSB_PK_BASE)
+#define TSB_PL                     ((     TSB_PL_TypeDef *)    TSB_PL_BASE)
+#define TSB_PN                     ((     TSB_PN_TypeDef *)    TSB_PN_BASE)
+#define TSB_PP                     ((     TSB_PP_TypeDef *)    TSB_PP_BASE)
+#define TSB_PR                     ((     TSB_PR_TypeDef *)    TSB_PR_BASE)
+#define TSB_PT                     ((     TSB_PT_TypeDef *)    TSB_PT_BASE)
+#define TSB_PY                     ((     TSB_PY_TypeDef *)    TSB_PY_BASE)
+#define TSB_TRM                    ((    TSB_TRM_TypeDef *)   TSB_TRM_BASE)
+#define TSB_OFD                    ((    TSB_OFD_TypeDef *)   TSB_OFD_BASE)
+#define TSB_RTC                    ((    TSB_RTC_TypeDef *)   TSB_RTC_BASE)
+#define TSB_RMC0                   ((    TSB_RMC_TypeDef *)  TSB_RMC0_BASE)
+#define TSB_PMD0                   ((    TSB_PMD_TypeDef *)  TSB_PMD0_BASE)
+#define TSB_ISDA                   ((    TSB_ISD_TypeDef *)  TSB_ISDA_BASE)
+#define TSB_USBA                   ((    TSB_USB_TypeDef *)  TSB_USBA_BASE)
+#define TSB_FC                     ((     TSB_FC_TypeDef *)    TSB_FC_BASE)
+
+
+/* Bit-Band for Device Specific Peripheral Registers */
+#define BITBAND_OFFSET (0x02000000UL)
+#define BITBAND_PERI_BASE (PERI_BASE + BITBAND_OFFSET)
+#define BITBAND_PERI(addr, bitnum) (BITBAND_PERI_BASE + (((uint32_t)(addr) - PERI_BASE) << 5) + ((uint32_t)(bitnum) << 2))
+
+
+
+/* DMA Controller */
+#define TSB_DMACA_INTSTATUS_INTSTATUS0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTSTATUS,0)))
+#define TSB_DMACA_INTSTATUS_INTSTATUS1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTSTATUS,1)))
+#define TSB_DMACA_INTTCSTATUS_INTTCSTATUS0        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTTCSTATUS,0)))
+#define TSB_DMACA_INTTCSTATUS_INTTCSTATUS1        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTTCSTATUS,1)))
+#define TSB_DMACA_INTERRORSTATUS_INTERRSTATUS0    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTERRORSTATUS,0)))
+#define TSB_DMACA_INTERRORSTATUS_INTERRSTATUS1    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTERRORSTATUS,1)))
+#define TSB_DMACA_RAWINTTCSTATUS_RAWINTTCS0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTTCSTATUS,0)))
+#define TSB_DMACA_RAWINTTCSTATUS_RAWINTTCS1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTTCSTATUS,1)))
+#define TSB_DMACA_RAWINTERRORSTATUS_RAWINTERRS0   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTERRORSTATUS,0)))
+#define TSB_DMACA_RAWINTERRORSTATUS_RAWINTERRS1   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTERRORSTATUS,1)))
+#define TSB_DMACA_ENBLDCHNS_ENABLEDCH0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->ENBLDCHNS,0)))
+#define TSB_DMACA_ENBLDCHNS_ENABLEDCH1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->ENBLDCHNS,1)))
+#define TSB_DMACA_CONFIGURATION_E                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->CONFIGURATION,0)))
+#define TSB_DMACA_C0CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,26)))
+#define TSB_DMACA_C0CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,27)))
+#define TSB_DMACA_C0CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,31)))
+#define TSB_DMACA_C0CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,0)))
+#define TSB_DMACA_C0CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,14)))
+#define TSB_DMACA_C0CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,15)))
+#define TSB_DMACA_C0CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,16)))
+#define TSB_DMACA_C0CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,17)))
+#define TSB_DMACA_C0CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,18)))
+#define TSB_DMACA_C1CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,26)))
+#define TSB_DMACA_C1CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,27)))
+#define TSB_DMACA_C1CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,31)))
+#define TSB_DMACA_C1CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,0)))
+#define TSB_DMACA_C1CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,14)))
+#define TSB_DMACA_C1CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,15)))
+#define TSB_DMACA_C1CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,16)))
+#define TSB_DMACA_C1CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,17)))
+#define TSB_DMACA_C1CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,18)))
+
+#define TSB_DMACB_INTSTATUS_INTSTATUS0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTSTATUS,0)))
+#define TSB_DMACB_INTSTATUS_INTSTATUS1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTSTATUS,1)))
+#define TSB_DMACB_INTTCSTATUS_INTTCSTATUS0        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTTCSTATUS,0)))
+#define TSB_DMACB_INTTCSTATUS_INTTCSTATUS1        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTTCSTATUS,1)))
+#define TSB_DMACB_INTERRORSTATUS_INTERRSTATUS0    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTERRORSTATUS,0)))
+#define TSB_DMACB_INTERRORSTATUS_INTERRSTATUS1    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTERRORSTATUS,1)))
+#define TSB_DMACB_RAWINTTCSTATUS_RAWINTTCS0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTTCSTATUS,0)))
+#define TSB_DMACB_RAWINTTCSTATUS_RAWINTTCS1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTTCSTATUS,1)))
+#define TSB_DMACB_RAWINTERRORSTATUS_RAWINTERRS0   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTERRORSTATUS,0)))
+#define TSB_DMACB_RAWINTERRORSTATUS_RAWINTERRS1   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTERRORSTATUS,1)))
+#define TSB_DMACB_ENBLDCHNS_ENABLEDCH0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->ENBLDCHNS,0)))
+#define TSB_DMACB_ENBLDCHNS_ENABLEDCH1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->ENBLDCHNS,1)))
+#define TSB_DMACB_CONFIGURATION_E                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->CONFIGURATION,0)))
+#define TSB_DMACB_C0CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,26)))
+#define TSB_DMACB_C0CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,27)))
+#define TSB_DMACB_C0CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,31)))
+#define TSB_DMACB_C0CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,0)))
+#define TSB_DMACB_C0CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,14)))
+#define TSB_DMACB_C0CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,15)))
+#define TSB_DMACB_C0CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,16)))
+#define TSB_DMACB_C0CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,17)))
+#define TSB_DMACB_C0CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,18)))
+#define TSB_DMACB_C1CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,26)))
+#define TSB_DMACB_C1CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,27)))
+#define TSB_DMACB_C1CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,31)))
+#define TSB_DMACB_C1CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,0)))
+#define TSB_DMACB_C1CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,14)))
+#define TSB_DMACB_C1CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,15)))
+#define TSB_DMACB_C1CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,16)))
+#define TSB_DMACB_C1CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,17)))
+#define TSB_DMACB_C1CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,18)))
+
+
+/* CAN Controller Mailbox RAM (CANMB) */
+#define TSB_CANAMB0_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,29)))
+#define TSB_CANAMB0_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,30)))
+#define TSB_CANAMB0_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,31)))
+#define TSB_CANAMB0_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->TSVMCF,4)))
+
+#define TSB_CANAMB1_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,29)))
+#define TSB_CANAMB1_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,30)))
+#define TSB_CANAMB1_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,31)))
+#define TSB_CANAMB1_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->TSVMCF,4)))
+
+#define TSB_CANAMB2_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,29)))
+#define TSB_CANAMB2_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,30)))
+#define TSB_CANAMB2_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,31)))
+#define TSB_CANAMB2_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->TSVMCF,4)))
+
+#define TSB_CANAMB3_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,29)))
+#define TSB_CANAMB3_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,30)))
+#define TSB_CANAMB3_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,31)))
+#define TSB_CANAMB3_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->TSVMCF,4)))
+
+#define TSB_CANAMB4_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,29)))
+#define TSB_CANAMB4_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,30)))
+#define TSB_CANAMB4_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,31)))
+#define TSB_CANAMB4_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->TSVMCF,4)))
+
+#define TSB_CANAMB5_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,29)))
+#define TSB_CANAMB5_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,30)))
+#define TSB_CANAMB5_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,31)))
+#define TSB_CANAMB5_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->TSVMCF,4)))
+
+#define TSB_CANAMB6_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,29)))
+#define TSB_CANAMB6_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,30)))
+#define TSB_CANAMB6_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,31)))
+#define TSB_CANAMB6_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->TSVMCF,4)))
+
+#define TSB_CANAMB7_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,29)))
+#define TSB_CANAMB7_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,30)))
+#define TSB_CANAMB7_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,31)))
+#define TSB_CANAMB7_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->TSVMCF,4)))
+
+#define TSB_CANAMB8_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,29)))
+#define TSB_CANAMB8_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,30)))
+#define TSB_CANAMB8_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,31)))
+#define TSB_CANAMB8_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->TSVMCF,4)))
+
+#define TSB_CANAMB9_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,29)))
+#define TSB_CANAMB9_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,30)))
+#define TSB_CANAMB9_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,31)))
+#define TSB_CANAMB9_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->TSVMCF,4)))
+
+#define TSB_CANAMB10_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,29)))
+#define TSB_CANAMB10_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,30)))
+#define TSB_CANAMB10_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,31)))
+#define TSB_CANAMB10_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->TSVMCF,4)))
+
+#define TSB_CANAMB11_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,29)))
+#define TSB_CANAMB11_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,30)))
+#define TSB_CANAMB11_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,31)))
+#define TSB_CANAMB11_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->TSVMCF,4)))
+
+#define TSB_CANAMB12_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,29)))
+#define TSB_CANAMB12_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,30)))
+#define TSB_CANAMB12_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,31)))
+#define TSB_CANAMB12_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->TSVMCF,4)))
+
+#define TSB_CANAMB13_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,29)))
+#define TSB_CANAMB13_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,30)))
+#define TSB_CANAMB13_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,31)))
+#define TSB_CANAMB13_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->TSVMCF,4)))
+
+#define TSB_CANAMB14_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,29)))
+#define TSB_CANAMB14_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,30)))
+#define TSB_CANAMB14_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,31)))
+#define TSB_CANAMB14_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->TSVMCF,4)))
+
+#define TSB_CANAMB15_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,29)))
+#define TSB_CANAMB15_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,30)))
+#define TSB_CANAMB15_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,31)))
+#define TSB_CANAMB15_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->TSVMCF,4)))
+
+#define TSB_CANAMB16_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,29)))
+#define TSB_CANAMB16_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,30)))
+#define TSB_CANAMB16_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,31)))
+#define TSB_CANAMB16_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->TSVMCF,4)))
+
+#define TSB_CANAMB17_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,29)))
+#define TSB_CANAMB17_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,30)))
+#define TSB_CANAMB17_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,31)))
+#define TSB_CANAMB17_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->TSVMCF,4)))
+
+#define TSB_CANAMB18_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,29)))
+#define TSB_CANAMB18_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,30)))
+#define TSB_CANAMB18_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,31)))
+#define TSB_CANAMB18_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->TSVMCF,4)))
+
+#define TSB_CANAMB19_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,29)))
+#define TSB_CANAMB19_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,30)))
+#define TSB_CANAMB19_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,31)))
+#define TSB_CANAMB19_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->TSVMCF,4)))
+
+#define TSB_CANAMB20_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,29)))
+#define TSB_CANAMB20_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,30)))
+#define TSB_CANAMB20_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,31)))
+#define TSB_CANAMB20_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->TSVMCF,4)))
+
+#define TSB_CANAMB21_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,29)))
+#define TSB_CANAMB21_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,30)))
+#define TSB_CANAMB21_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,31)))
+#define TSB_CANAMB21_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->TSVMCF,4)))
+
+#define TSB_CANAMB22_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,29)))
+#define TSB_CANAMB22_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,30)))
+#define TSB_CANAMB22_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,31)))
+#define TSB_CANAMB22_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->TSVMCF,4)))
+
+#define TSB_CANAMB23_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,29)))
+#define TSB_CANAMB23_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,30)))
+#define TSB_CANAMB23_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,31)))
+#define TSB_CANAMB23_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->TSVMCF,4)))
+
+#define TSB_CANAMB24_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,29)))
+#define TSB_CANAMB24_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,30)))
+#define TSB_CANAMB24_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,31)))
+#define TSB_CANAMB24_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->TSVMCF,4)))
+
+#define TSB_CANAMB25_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,29)))
+#define TSB_CANAMB25_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,30)))
+#define TSB_CANAMB25_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,31)))
+#define TSB_CANAMB25_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->TSVMCF,4)))
+
+#define TSB_CANAMB26_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,29)))
+#define TSB_CANAMB26_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,30)))
+#define TSB_CANAMB26_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,31)))
+#define TSB_CANAMB26_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->TSVMCF,4)))
+
+#define TSB_CANAMB27_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,29)))
+#define TSB_CANAMB27_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,30)))
+#define TSB_CANAMB27_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,31)))
+#define TSB_CANAMB27_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->TSVMCF,4)))
+
+#define TSB_CANAMB28_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,29)))
+#define TSB_CANAMB28_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,30)))
+#define TSB_CANAMB28_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,31)))
+#define TSB_CANAMB28_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->TSVMCF,4)))
+
+#define TSB_CANAMB29_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,29)))
+#define TSB_CANAMB29_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,30)))
+#define TSB_CANAMB29_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,31)))
+#define TSB_CANAMB29_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->TSVMCF,4)))
+
+#define TSB_CANAMB30_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,29)))
+#define TSB_CANAMB30_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,30)))
+#define TSB_CANAMB30_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,31)))
+#define TSB_CANAMB30_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->TSVMCF,4)))
+
+#define TSB_CANAMB31_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,29)))
+#define TSB_CANAMB31_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,30)))
+#define TSB_CANAMB31_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,31)))
+#define TSB_CANAMB31_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->TSVMCF,4)))
+
+
+/* CAN Controller Mailbox RAM (CANMB) */
+#define TSB_CANBMB0_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,29)))
+#define TSB_CANBMB0_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,30)))
+#define TSB_CANBMB0_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,31)))
+#define TSB_CANBMB0_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->TSVMCF,4)))
+
+#define TSB_CANBMB1_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,29)))
+#define TSB_CANBMB1_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,30)))
+#define TSB_CANBMB1_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,31)))
+#define TSB_CANBMB1_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->TSVMCF,4)))
+
+#define TSB_CANBMB2_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,29)))
+#define TSB_CANBMB2_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,30)))
+#define TSB_CANBMB2_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,31)))
+#define TSB_CANBMB2_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->TSVMCF,4)))
+
+#define TSB_CANBMB3_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,29)))
+#define TSB_CANBMB3_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,30)))
+#define TSB_CANBMB3_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,31)))
+#define TSB_CANBMB3_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->TSVMCF,4)))
+
+#define TSB_CANBMB4_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,29)))
+#define TSB_CANBMB4_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,30)))
+#define TSB_CANBMB4_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,31)))
+#define TSB_CANBMB4_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->TSVMCF,4)))
+
+#define TSB_CANBMB5_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,29)))
+#define TSB_CANBMB5_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,30)))
+#define TSB_CANBMB5_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,31)))
+#define TSB_CANBMB5_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->TSVMCF,4)))
+
+#define TSB_CANBMB6_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,29)))
+#define TSB_CANBMB6_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,30)))
+#define TSB_CANBMB6_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,31)))
+#define TSB_CANBMB6_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->TSVMCF,4)))
+
+#define TSB_CANBMB7_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,29)))
+#define TSB_CANBMB7_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,30)))
+#define TSB_CANBMB7_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,31)))
+#define TSB_CANBMB7_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->TSVMCF,4)))
+
+#define TSB_CANBMB8_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,29)))
+#define TSB_CANBMB8_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,30)))
+#define TSB_CANBMB8_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,31)))
+#define TSB_CANBMB8_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->TSVMCF,4)))
+
+#define TSB_CANBMB9_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,29)))
+#define TSB_CANBMB9_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,30)))
+#define TSB_CANBMB9_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,31)))
+#define TSB_CANBMB9_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->TSVMCF,4)))
+
+#define TSB_CANBMB10_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,29)))
+#define TSB_CANBMB10_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,30)))
+#define TSB_CANBMB10_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,31)))
+#define TSB_CANBMB10_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->TSVMCF,4)))
+
+#define TSB_CANBMB11_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,29)))
+#define TSB_CANBMB11_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,30)))
+#define TSB_CANBMB11_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,31)))
+#define TSB_CANBMB11_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->TSVMCF,4)))
+
+#define TSB_CANBMB12_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,29)))
+#define TSB_CANBMB12_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,30)))
+#define TSB_CANBMB12_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,31)))
+#define TSB_CANBMB12_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->TSVMCF,4)))
+
+#define TSB_CANBMB13_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,29)))
+#define TSB_CANBMB13_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,30)))
+#define TSB_CANBMB13_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,31)))
+#define TSB_CANBMB13_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->TSVMCF,4)))
+
+#define TSB_CANBMB14_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,29)))
+#define TSB_CANBMB14_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,30)))
+#define TSB_CANBMB14_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,31)))
+#define TSB_CANBMB14_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->TSVMCF,4)))
+
+#define TSB_CANBMB15_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,29)))
+#define TSB_CANBMB15_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,30)))
+#define TSB_CANBMB15_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,31)))
+#define TSB_CANBMB15_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->TSVMCF,4)))
+
+#define TSB_CANBMB16_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,29)))
+#define TSB_CANBMB16_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,30)))
+#define TSB_CANBMB16_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,31)))
+#define TSB_CANBMB16_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->TSVMCF,4)))
+
+#define TSB_CANBMB17_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,29)))
+#define TSB_CANBMB17_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,30)))
+#define TSB_CANBMB17_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,31)))
+#define TSB_CANBMB17_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->TSVMCF,4)))
+
+#define TSB_CANBMB18_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,29)))
+#define TSB_CANBMB18_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,30)))
+#define TSB_CANBMB18_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,31)))
+#define TSB_CANBMB18_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->TSVMCF,4)))
+
+#define TSB_CANBMB19_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,29)))
+#define TSB_CANBMB19_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,30)))
+#define TSB_CANBMB19_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,31)))
+#define TSB_CANBMB19_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->TSVMCF,4)))
+
+#define TSB_CANBMB20_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,29)))
+#define TSB_CANBMB20_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,30)))
+#define TSB_CANBMB20_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,31)))
+#define TSB_CANBMB20_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->TSVMCF,4)))
+
+#define TSB_CANBMB21_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,29)))
+#define TSB_CANBMB21_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,30)))
+#define TSB_CANBMB21_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,31)))
+#define TSB_CANBMB21_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->TSVMCF,4)))
+
+#define TSB_CANBMB22_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,29)))
+#define TSB_CANBMB22_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,30)))
+#define TSB_CANBMB22_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,31)))
+#define TSB_CANBMB22_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->TSVMCF,4)))
+
+#define TSB_CANBMB23_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,29)))
+#define TSB_CANBMB23_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,30)))
+#define TSB_CANBMB23_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,31)))
+#define TSB_CANBMB23_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->TSVMCF,4)))
+
+#define TSB_CANBMB24_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,29)))
+#define TSB_CANBMB24_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,30)))
+#define TSB_CANBMB24_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,31)))
+#define TSB_CANBMB24_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->TSVMCF,4)))
+
+#define TSB_CANBMB25_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,29)))
+#define TSB_CANBMB25_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,30)))
+#define TSB_CANBMB25_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,31)))
+#define TSB_CANBMB25_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->TSVMCF,4)))
+
+#define TSB_CANBMB26_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,29)))
+#define TSB_CANBMB26_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,30)))
+#define TSB_CANBMB26_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,31)))
+#define TSB_CANBMB26_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->TSVMCF,4)))
+
+#define TSB_CANBMB27_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,29)))
+#define TSB_CANBMB27_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,30)))
+#define TSB_CANBMB27_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,31)))
+#define TSB_CANBMB27_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->TSVMCF,4)))
+
+#define TSB_CANBMB28_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,29)))
+#define TSB_CANBMB28_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,30)))
+#define TSB_CANBMB28_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,31)))
+#define TSB_CANBMB28_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->TSVMCF,4)))
+
+#define TSB_CANBMB29_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,29)))
+#define TSB_CANBMB29_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,30)))
+#define TSB_CANBMB29_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,31)))
+#define TSB_CANBMB29_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->TSVMCF,4)))
+
+#define TSB_CANBMB30_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,29)))
+#define TSB_CANBMB30_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,30)))
+#define TSB_CANBMB30_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,31)))
+#define TSB_CANBMB30_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->TSVMCF,4)))
+
+#define TSB_CANBMB31_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,29)))
+#define TSB_CANBMB31_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,30)))
+#define TSB_CANBMB31_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,31)))
+#define TSB_CANBMB31_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->TSVMCF,4)))
+
+
+/* CAN Controller (CAN) */
+#define TSB_CANA_MC_MC0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,0)))
+#define TSB_CANA_MC_MC1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,1)))
+#define TSB_CANA_MC_MC2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,2)))
+#define TSB_CANA_MC_MC3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,3)))
+#define TSB_CANA_MC_MC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,4)))
+#define TSB_CANA_MC_MC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,5)))
+#define TSB_CANA_MC_MC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,6)))
+#define TSB_CANA_MC_MC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,7)))
+#define TSB_CANA_MC_MC8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,8)))
+#define TSB_CANA_MC_MC9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,9)))
+#define TSB_CANA_MC_MC10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,10)))
+#define TSB_CANA_MC_MC11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,11)))
+#define TSB_CANA_MC_MC12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,12)))
+#define TSB_CANA_MC_MC13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,13)))
+#define TSB_CANA_MC_MC14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,14)))
+#define TSB_CANA_MC_MC15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,15)))
+#define TSB_CANA_MC_MC16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,16)))
+#define TSB_CANA_MC_MC17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,17)))
+#define TSB_CANA_MC_MC18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,18)))
+#define TSB_CANA_MC_MC19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,19)))
+#define TSB_CANA_MC_MC20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,20)))
+#define TSB_CANA_MC_MC21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,21)))
+#define TSB_CANA_MC_MC22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,22)))
+#define TSB_CANA_MC_MC23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,23)))
+#define TSB_CANA_MC_MC24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,24)))
+#define TSB_CANA_MC_MC25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,25)))
+#define TSB_CANA_MC_MC26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,26)))
+#define TSB_CANA_MC_MC27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,27)))
+#define TSB_CANA_MC_MC28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,28)))
+#define TSB_CANA_MC_MC29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,29)))
+#define TSB_CANA_MC_MC30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,30)))
+#define TSB_CANA_MC_MC31                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,31)))
+#define TSB_CANA_MD_MD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,0)))
+#define TSB_CANA_MD_MD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,1)))
+#define TSB_CANA_MD_MD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,2)))
+#define TSB_CANA_MD_MD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,3)))
+#define TSB_CANA_MD_MD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,4)))
+#define TSB_CANA_MD_MD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,5)))
+#define TSB_CANA_MD_MD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,6)))
+#define TSB_CANA_MD_MD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,7)))
+#define TSB_CANA_MD_MD8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,8)))
+#define TSB_CANA_MD_MD9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,9)))
+#define TSB_CANA_MD_MD10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,10)))
+#define TSB_CANA_MD_MD11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,11)))
+#define TSB_CANA_MD_MD12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,12)))
+#define TSB_CANA_MD_MD13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,13)))
+#define TSB_CANA_MD_MD14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,14)))
+#define TSB_CANA_MD_MD15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,15)))
+#define TSB_CANA_MD_MD16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,16)))
+#define TSB_CANA_MD_MD17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,17)))
+#define TSB_CANA_MD_MD18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,18)))
+#define TSB_CANA_MD_MD19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,19)))
+#define TSB_CANA_MD_MD20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,20)))
+#define TSB_CANA_MD_MD21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,21)))
+#define TSB_CANA_MD_MD22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,22)))
+#define TSB_CANA_MD_MD23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,23)))
+#define TSB_CANA_MD_MD24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,24)))
+#define TSB_CANA_MD_MD25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,25)))
+#define TSB_CANA_MD_MD26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,26)))
+#define TSB_CANA_MD_MD27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,27)))
+#define TSB_CANA_MD_MD28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,28)))
+#define TSB_CANA_MD_MD29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,29)))
+#define TSB_CANA_MD_MD30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,30)))
+#define TSB_CANA_MD_MD31                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->MD,31)))
+#define TSB_CANA_TRS_TRS0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,0)))
+#define TSB_CANA_TRS_TRS1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,1)))
+#define TSB_CANA_TRS_TRS2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,2)))
+#define TSB_CANA_TRS_TRS3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,3)))
+#define TSB_CANA_TRS_TRS4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,4)))
+#define TSB_CANA_TRS_TRS5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,5)))
+#define TSB_CANA_TRS_TRS6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,6)))
+#define TSB_CANA_TRS_TRS7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,7)))
+#define TSB_CANA_TRS_TRS8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,8)))
+#define TSB_CANA_TRS_TRS9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,9)))
+#define TSB_CANA_TRS_TRS10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,10)))
+#define TSB_CANA_TRS_TRS11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,11)))
+#define TSB_CANA_TRS_TRS12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,12)))
+#define TSB_CANA_TRS_TRS13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,13)))
+#define TSB_CANA_TRS_TRS14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,14)))
+#define TSB_CANA_TRS_TRS15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,15)))
+#define TSB_CANA_TRS_TRS16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,16)))
+#define TSB_CANA_TRS_TRS17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,17)))
+#define TSB_CANA_TRS_TRS18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,18)))
+#define TSB_CANA_TRS_TRS19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,19)))
+#define TSB_CANA_TRS_TRS20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,20)))
+#define TSB_CANA_TRS_TRS21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,21)))
+#define TSB_CANA_TRS_TRS22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,22)))
+#define TSB_CANA_TRS_TRS23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,23)))
+#define TSB_CANA_TRS_TRS24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,24)))
+#define TSB_CANA_TRS_TRS25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,25)))
+#define TSB_CANA_TRS_TRS26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,26)))
+#define TSB_CANA_TRS_TRS27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,27)))
+#define TSB_CANA_TRS_TRS28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,28)))
+#define TSB_CANA_TRS_TRS29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,29)))
+#define TSB_CANA_TRS_TRS30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,30)))
+#define TSB_CANA_TRR_TRR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,0)))
+#define TSB_CANA_TRR_TRR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,1)))
+#define TSB_CANA_TRR_TRR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,2)))
+#define TSB_CANA_TRR_TRR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,3)))
+#define TSB_CANA_TRR_TRR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,4)))
+#define TSB_CANA_TRR_TRR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,5)))
+#define TSB_CANA_TRR_TRR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,6)))
+#define TSB_CANA_TRR_TRR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,7)))
+#define TSB_CANA_TRR_TRR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,8)))
+#define TSB_CANA_TRR_TRR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,9)))
+#define TSB_CANA_TRR_TRR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,10)))
+#define TSB_CANA_TRR_TRR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,11)))
+#define TSB_CANA_TRR_TRR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,12)))
+#define TSB_CANA_TRR_TRR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,13)))
+#define TSB_CANA_TRR_TRR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,14)))
+#define TSB_CANA_TRR_TRR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,15)))
+#define TSB_CANA_TRR_TRR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,16)))
+#define TSB_CANA_TRR_TRR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,17)))
+#define TSB_CANA_TRR_TRR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,18)))
+#define TSB_CANA_TRR_TRR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,19)))
+#define TSB_CANA_TRR_TRR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,20)))
+#define TSB_CANA_TRR_TRR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,21)))
+#define TSB_CANA_TRR_TRR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,22)))
+#define TSB_CANA_TRR_TRR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,23)))
+#define TSB_CANA_TRR_TRR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,24)))
+#define TSB_CANA_TRR_TRR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,25)))
+#define TSB_CANA_TRR_TRR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,26)))
+#define TSB_CANA_TRR_TRR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,27)))
+#define TSB_CANA_TRR_TRR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,28)))
+#define TSB_CANA_TRR_TRR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,29)))
+#define TSB_CANA_TRR_TRR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,30)))
+#define TSB_CANA_TA_TA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,0)))
+#define TSB_CANA_TA_TA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,1)))
+#define TSB_CANA_TA_TA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,2)))
+#define TSB_CANA_TA_TA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,3)))
+#define TSB_CANA_TA_TA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,4)))
+#define TSB_CANA_TA_TA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,5)))
+#define TSB_CANA_TA_TA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,6)))
+#define TSB_CANA_TA_TA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,7)))
+#define TSB_CANA_TA_TA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,8)))
+#define TSB_CANA_TA_TA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,9)))
+#define TSB_CANA_TA_TA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,10)))
+#define TSB_CANA_TA_TA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,11)))
+#define TSB_CANA_TA_TA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,12)))
+#define TSB_CANA_TA_TA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,13)))
+#define TSB_CANA_TA_TA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,14)))
+#define TSB_CANA_TA_TA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,15)))
+#define TSB_CANA_TA_TA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,16)))
+#define TSB_CANA_TA_TA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,17)))
+#define TSB_CANA_TA_TA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,18)))
+#define TSB_CANA_TA_TA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,19)))
+#define TSB_CANA_TA_TA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,20)))
+#define TSB_CANA_TA_TA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,21)))
+#define TSB_CANA_TA_TA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,22)))
+#define TSB_CANA_TA_TA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,23)))
+#define TSB_CANA_TA_TA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,24)))
+#define TSB_CANA_TA_TA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,25)))
+#define TSB_CANA_TA_TA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,26)))
+#define TSB_CANA_TA_TA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,27)))
+#define TSB_CANA_TA_TA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,28)))
+#define TSB_CANA_TA_TA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,29)))
+#define TSB_CANA_TA_TA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,30)))
+#define TSB_CANA_AA_AA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,0)))
+#define TSB_CANA_AA_AA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,1)))
+#define TSB_CANA_AA_AA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,2)))
+#define TSB_CANA_AA_AA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,3)))
+#define TSB_CANA_AA_AA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,4)))
+#define TSB_CANA_AA_AA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,5)))
+#define TSB_CANA_AA_AA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,6)))
+#define TSB_CANA_AA_AA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,7)))
+#define TSB_CANA_AA_AA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,8)))
+#define TSB_CANA_AA_AA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,9)))
+#define TSB_CANA_AA_AA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,10)))
+#define TSB_CANA_AA_AA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,11)))
+#define TSB_CANA_AA_AA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,12)))
+#define TSB_CANA_AA_AA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,13)))
+#define TSB_CANA_AA_AA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,14)))
+#define TSB_CANA_AA_AA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,15)))
+#define TSB_CANA_AA_AA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,16)))
+#define TSB_CANA_AA_AA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,17)))
+#define TSB_CANA_AA_AA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,18)))
+#define TSB_CANA_AA_AA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,19)))
+#define TSB_CANA_AA_AA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,20)))
+#define TSB_CANA_AA_AA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,21)))
+#define TSB_CANA_AA_AA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,22)))
+#define TSB_CANA_AA_AA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,23)))
+#define TSB_CANA_AA_AA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,24)))
+#define TSB_CANA_AA_AA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,25)))
+#define TSB_CANA_AA_AA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,26)))
+#define TSB_CANA_AA_AA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,27)))
+#define TSB_CANA_AA_AA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,28)))
+#define TSB_CANA_AA_AA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,29)))
+#define TSB_CANA_AA_AA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,30)))
+#define TSB_CANA_RMP_RMP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,0)))
+#define TSB_CANA_RMP_RMP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,1)))
+#define TSB_CANA_RMP_RMP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,2)))
+#define TSB_CANA_RMP_RMP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,3)))
+#define TSB_CANA_RMP_RMP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,4)))
+#define TSB_CANA_RMP_RMP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,5)))
+#define TSB_CANA_RMP_RMP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,6)))
+#define TSB_CANA_RMP_RMP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,7)))
+#define TSB_CANA_RMP_RMP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,8)))
+#define TSB_CANA_RMP_RMP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,9)))
+#define TSB_CANA_RMP_RMP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,10)))
+#define TSB_CANA_RMP_RMP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,11)))
+#define TSB_CANA_RMP_RMP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,12)))
+#define TSB_CANA_RMP_RMP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,13)))
+#define TSB_CANA_RMP_RMP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,14)))
+#define TSB_CANA_RMP_RMP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,15)))
+#define TSB_CANA_RMP_RMP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,16)))
+#define TSB_CANA_RMP_RMP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,17)))
+#define TSB_CANA_RMP_RMP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,18)))
+#define TSB_CANA_RMP_RMP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,19)))
+#define TSB_CANA_RMP_RMP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,20)))
+#define TSB_CANA_RMP_RMP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,21)))
+#define TSB_CANA_RMP_RMP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,22)))
+#define TSB_CANA_RMP_RMP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,23)))
+#define TSB_CANA_RMP_RMP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,24)))
+#define TSB_CANA_RMP_RMP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,25)))
+#define TSB_CANA_RMP_RMP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,26)))
+#define TSB_CANA_RMP_RMP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,27)))
+#define TSB_CANA_RMP_RMP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,28)))
+#define TSB_CANA_RMP_RMP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,29)))
+#define TSB_CANA_RMP_RMP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,30)))
+#define TSB_CANA_RMP_RMP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,31)))
+#define TSB_CANA_RML_RML0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,0)))
+#define TSB_CANA_RML_RML1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,1)))
+#define TSB_CANA_RML_RML2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,2)))
+#define TSB_CANA_RML_RML3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,3)))
+#define TSB_CANA_RML_RML4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,4)))
+#define TSB_CANA_RML_RML5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,5)))
+#define TSB_CANA_RML_RML6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,6)))
+#define TSB_CANA_RML_RML7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,7)))
+#define TSB_CANA_RML_RML8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,8)))
+#define TSB_CANA_RML_RML9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,9)))
+#define TSB_CANA_RML_RML10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,10)))
+#define TSB_CANA_RML_RML11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,11)))
+#define TSB_CANA_RML_RML12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,12)))
+#define TSB_CANA_RML_RML13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,13)))
+#define TSB_CANA_RML_RML14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,14)))
+#define TSB_CANA_RML_RML15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,15)))
+#define TSB_CANA_RML_RML16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,16)))
+#define TSB_CANA_RML_RML17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,17)))
+#define TSB_CANA_RML_RML18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,18)))
+#define TSB_CANA_RML_RML19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,19)))
+#define TSB_CANA_RML_RML20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,20)))
+#define TSB_CANA_RML_RML21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,21)))
+#define TSB_CANA_RML_RML22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,22)))
+#define TSB_CANA_RML_RML23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,23)))
+#define TSB_CANA_RML_RML24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,24)))
+#define TSB_CANA_RML_RML25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,25)))
+#define TSB_CANA_RML_RML26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,26)))
+#define TSB_CANA_RML_RML27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,27)))
+#define TSB_CANA_RML_RML28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,28)))
+#define TSB_CANA_RML_RML29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,29)))
+#define TSB_CANA_RML_RML30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,30)))
+#define TSB_CANA_RML_RML31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,31)))
+#define TSB_CANA_LAM_LAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->LAM,31)))
+#define TSB_CANA_GAM_GAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GAM,31)))
+#define TSB_CANA_MCR_SRES                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,0)))
+#define TSB_CANA_MCR_TSCC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,1)))
+#define TSB_CANA_MCR_MTOS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,3)))
+#define TSB_CANA_MCR_WUBA                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,4)))
+#define TSB_CANA_MCR_SMR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,6)))
+#define TSB_CANA_MCR_CCR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,7)))
+#define TSB_CANA_MCR_TSTERR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,8)))
+#define TSB_CANA_MCR_TSTLB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,9)))
+#define TSB_CANA_MCR_SUR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,11)))
+#define TSB_CANA_GSR_EW                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,0)))
+#define TSB_CANA_GSR_EP                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,1)))
+#define TSB_CANA_GSR_BO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,2)))
+#define TSB_CANA_GSR_TSO                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,3)))
+#define TSB_CANA_GSR_SMA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,6)))
+#define TSB_CANA_GSR_CCE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,7)))
+#define TSB_CANA_GSR_SUA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,8)))
+#define TSB_CANA_GSR_TM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,10)))
+#define TSB_CANA_GSR_RM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,11)))
+#define TSB_CANA_BCR2_SAM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->BCR2,7)))
+#define TSB_CANA_GIF_WLIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,0)))
+#define TSB_CANA_GIF_EPIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,1)))
+#define TSB_CANA_GIF_BOIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,2)))
+#define TSB_CANA_GIF_TSOIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,3)))
+#define TSB_CANA_GIF_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,4)))
+#define TSB_CANA_GIF_RMLIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,5)))
+#define TSB_CANA_GIF_WUIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,6)))
+#define TSB_CANA_GIF_RFPF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,7)))
+#define TSB_CANA_GIM_WLIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,0)))
+#define TSB_CANA_GIM_EPIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,1)))
+#define TSB_CANA_GIM_BOIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,2)))
+#define TSB_CANA_GIM_TSOIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,3)))
+#define TSB_CANA_GIM_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,4)))
+#define TSB_CANA_GIM_RMLIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,5)))
+#define TSB_CANA_GIM_WUIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,6)))
+#define TSB_CANA_GIM_RFPM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,7)))
+#define TSB_CANA_MBTIF_MBTIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,0)))
+#define TSB_CANA_MBTIF_MBTIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,1)))
+#define TSB_CANA_MBTIF_MBTIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,2)))
+#define TSB_CANA_MBTIF_MBTIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,3)))
+#define TSB_CANA_MBTIF_MBTIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,4)))
+#define TSB_CANA_MBTIF_MBTIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,5)))
+#define TSB_CANA_MBTIF_MBTIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,6)))
+#define TSB_CANA_MBTIF_MBTIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,7)))
+#define TSB_CANA_MBTIF_MBTIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,8)))
+#define TSB_CANA_MBTIF_MBTIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,9)))
+#define TSB_CANA_MBTIF_MBTIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,10)))
+#define TSB_CANA_MBTIF_MBTIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,11)))
+#define TSB_CANA_MBTIF_MBTIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,12)))
+#define TSB_CANA_MBTIF_MBTIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,13)))
+#define TSB_CANA_MBTIF_MBTIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,14)))
+#define TSB_CANA_MBTIF_MBTIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,15)))
+#define TSB_CANA_MBTIF_MBTIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,16)))
+#define TSB_CANA_MBTIF_MBTIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,17)))
+#define TSB_CANA_MBTIF_MBTIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,18)))
+#define TSB_CANA_MBTIF_MBTIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,19)))
+#define TSB_CANA_MBTIF_MBTIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,20)))
+#define TSB_CANA_MBTIF_MBTIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,21)))
+#define TSB_CANA_MBTIF_MBTIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,22)))
+#define TSB_CANA_MBTIF_MBTIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,23)))
+#define TSB_CANA_MBTIF_MBTIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,24)))
+#define TSB_CANA_MBTIF_MBTIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,25)))
+#define TSB_CANA_MBTIF_MBTIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,26)))
+#define TSB_CANA_MBTIF_MBTIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,27)))
+#define TSB_CANA_MBTIF_MBTIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,28)))
+#define TSB_CANA_MBTIF_MBTIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,29)))
+#define TSB_CANA_MBTIF_MBTIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,30)))
+#define TSB_CANA_MBRIF_MBRIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,0)))
+#define TSB_CANA_MBRIF_MBRIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,1)))
+#define TSB_CANA_MBRIF_MBRIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,2)))
+#define TSB_CANA_MBRIF_MBRIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,3)))
+#define TSB_CANA_MBRIF_MBRIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,4)))
+#define TSB_CANA_MBRIF_MBRIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,5)))
+#define TSB_CANA_MBRIF_MBRIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,6)))
+#define TSB_CANA_MBRIF_MBRIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,7)))
+#define TSB_CANA_MBRIF_MBRIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,8)))
+#define TSB_CANA_MBRIF_MBRIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,9)))
+#define TSB_CANA_MBRIF_MBRIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,10)))
+#define TSB_CANA_MBRIF_MBRIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,11)))
+#define TSB_CANA_MBRIF_MBRIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,12)))
+#define TSB_CANA_MBRIF_MBRIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,13)))
+#define TSB_CANA_MBRIF_MBRIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,14)))
+#define TSB_CANA_MBRIF_MBRIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,15)))
+#define TSB_CANA_MBRIF_MBRIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,16)))
+#define TSB_CANA_MBRIF_MBRIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,17)))
+#define TSB_CANA_MBRIF_MBRIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,18)))
+#define TSB_CANA_MBRIF_MBRIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,19)))
+#define TSB_CANA_MBRIF_MBRIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,20)))
+#define TSB_CANA_MBRIF_MBRIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,21)))
+#define TSB_CANA_MBRIF_MBRIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,22)))
+#define TSB_CANA_MBRIF_MBRIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,23)))
+#define TSB_CANA_MBRIF_MBRIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,24)))
+#define TSB_CANA_MBRIF_MBRIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,25)))
+#define TSB_CANA_MBRIF_MBRIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,26)))
+#define TSB_CANA_MBRIF_MBRIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,27)))
+#define TSB_CANA_MBRIF_MBRIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,28)))
+#define TSB_CANA_MBRIF_MBRIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,29)))
+#define TSB_CANA_MBRIF_MBRIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,30)))
+#define TSB_CANA_MBRIF_MBRIF31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,31)))
+#define TSB_CANA_MBIM_MBIM0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,0)))
+#define TSB_CANA_MBIM_MBIM1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,1)))
+#define TSB_CANA_MBIM_MBIM2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,2)))
+#define TSB_CANA_MBIM_MBIM3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,3)))
+#define TSB_CANA_MBIM_MBIM4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,4)))
+#define TSB_CANA_MBIM_MBIM5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,5)))
+#define TSB_CANA_MBIM_MBIM6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,6)))
+#define TSB_CANA_MBIM_MBIM7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,7)))
+#define TSB_CANA_MBIM_MBIM8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,8)))
+#define TSB_CANA_MBIM_MBIM9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,9)))
+#define TSB_CANA_MBIM_MBIM10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,10)))
+#define TSB_CANA_MBIM_MBIM11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,11)))
+#define TSB_CANA_MBIM_MBIM12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,12)))
+#define TSB_CANA_MBIM_MBIM13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,13)))
+#define TSB_CANA_MBIM_MBIM14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,14)))
+#define TSB_CANA_MBIM_MBIM15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,15)))
+#define TSB_CANA_MBIM_MBIM16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,16)))
+#define TSB_CANA_MBIM_MBIM17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,17)))
+#define TSB_CANA_MBIM_MBIM18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,18)))
+#define TSB_CANA_MBIM_MBIM19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,19)))
+#define TSB_CANA_MBIM_MBIM20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,20)))
+#define TSB_CANA_MBIM_MBIM21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,21)))
+#define TSB_CANA_MBIM_MBIM22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,22)))
+#define TSB_CANA_MBIM_MBIM23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,23)))
+#define TSB_CANA_MBIM_MBIM24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,24)))
+#define TSB_CANA_MBIM_MBIM25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,25)))
+#define TSB_CANA_MBIM_MBIM26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,26)))
+#define TSB_CANA_MBIM_MBIM27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,27)))
+#define TSB_CANA_MBIM_MBIM28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,28)))
+#define TSB_CANA_MBIM_MBIM29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,29)))
+#define TSB_CANA_MBIM_MBIM30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,30)))
+#define TSB_CANA_MBIM_MBIM31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,31)))
+#define TSB_CANA_CDR_CDR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,0)))
+#define TSB_CANA_CDR_CDR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,1)))
+#define TSB_CANA_CDR_CDR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,2)))
+#define TSB_CANA_CDR_CDR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,3)))
+#define TSB_CANA_CDR_CDR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,4)))
+#define TSB_CANA_CDR_CDR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,5)))
+#define TSB_CANA_CDR_CDR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,6)))
+#define TSB_CANA_CDR_CDR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,7)))
+#define TSB_CANA_CDR_CDR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,8)))
+#define TSB_CANA_CDR_CDR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,9)))
+#define TSB_CANA_CDR_CDR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,10)))
+#define TSB_CANA_CDR_CDR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,11)))
+#define TSB_CANA_CDR_CDR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,12)))
+#define TSB_CANA_CDR_CDR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,13)))
+#define TSB_CANA_CDR_CDR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,14)))
+#define TSB_CANA_CDR_CDR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,15)))
+#define TSB_CANA_CDR_CDR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,16)))
+#define TSB_CANA_CDR_CDR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,17)))
+#define TSB_CANA_CDR_CDR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,18)))
+#define TSB_CANA_CDR_CDR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,19)))
+#define TSB_CANA_CDR_CDR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,20)))
+#define TSB_CANA_CDR_CDR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,21)))
+#define TSB_CANA_CDR_CDR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,22)))
+#define TSB_CANA_CDR_CDR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,23)))
+#define TSB_CANA_CDR_CDR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,24)))
+#define TSB_CANA_CDR_CDR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,25)))
+#define TSB_CANA_CDR_CDR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,26)))
+#define TSB_CANA_CDR_CDR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,27)))
+#define TSB_CANA_CDR_CDR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,28)))
+#define TSB_CANA_CDR_CDR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,29)))
+#define TSB_CANA_CDR_CDR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,30)))
+#define TSB_CANA_RFP_RFP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,0)))
+#define TSB_CANA_RFP_RFP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,1)))
+#define TSB_CANA_RFP_RFP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,2)))
+#define TSB_CANA_RFP_RFP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,3)))
+#define TSB_CANA_RFP_RFP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,4)))
+#define TSB_CANA_RFP_RFP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,5)))
+#define TSB_CANA_RFP_RFP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,6)))
+#define TSB_CANA_RFP_RFP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,7)))
+#define TSB_CANA_RFP_RFP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,8)))
+#define TSB_CANA_RFP_RFP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,9)))
+#define TSB_CANA_RFP_RFP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,10)))
+#define TSB_CANA_RFP_RFP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,11)))
+#define TSB_CANA_RFP_RFP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,12)))
+#define TSB_CANA_RFP_RFP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,13)))
+#define TSB_CANA_RFP_RFP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,14)))
+#define TSB_CANA_RFP_RFP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,15)))
+#define TSB_CANA_RFP_RFP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,16)))
+#define TSB_CANA_RFP_RFP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,17)))
+#define TSB_CANA_RFP_RFP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,18)))
+#define TSB_CANA_RFP_RFP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,19)))
+#define TSB_CANA_RFP_RFP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,20)))
+#define TSB_CANA_RFP_RFP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,21)))
+#define TSB_CANA_RFP_RFP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,22)))
+#define TSB_CANA_RFP_RFP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,23)))
+#define TSB_CANA_RFP_RFP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,24)))
+#define TSB_CANA_RFP_RFP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,25)))
+#define TSB_CANA_RFP_RFP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,26)))
+#define TSB_CANA_RFP_RFP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,27)))
+#define TSB_CANA_RFP_RFP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,28)))
+#define TSB_CANA_RFP_RFP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,29)))
+#define TSB_CANA_RFP_RFP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,30)))
+#define TSB_CANA_RFP_RFP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,31)))
+
+#define TSB_CANB_MC_MC0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,0)))
+#define TSB_CANB_MC_MC1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,1)))
+#define TSB_CANB_MC_MC2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,2)))
+#define TSB_CANB_MC_MC3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,3)))
+#define TSB_CANB_MC_MC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,4)))
+#define TSB_CANB_MC_MC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,5)))
+#define TSB_CANB_MC_MC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,6)))
+#define TSB_CANB_MC_MC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,7)))
+#define TSB_CANB_MC_MC8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,8)))
+#define TSB_CANB_MC_MC9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,9)))
+#define TSB_CANB_MC_MC10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,10)))
+#define TSB_CANB_MC_MC11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,11)))
+#define TSB_CANB_MC_MC12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,12)))
+#define TSB_CANB_MC_MC13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,13)))
+#define TSB_CANB_MC_MC14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,14)))
+#define TSB_CANB_MC_MC15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,15)))
+#define TSB_CANB_MC_MC16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,16)))
+#define TSB_CANB_MC_MC17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,17)))
+#define TSB_CANB_MC_MC18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,18)))
+#define TSB_CANB_MC_MC19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,19)))
+#define TSB_CANB_MC_MC20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,20)))
+#define TSB_CANB_MC_MC21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,21)))
+#define TSB_CANB_MC_MC22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,22)))
+#define TSB_CANB_MC_MC23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,23)))
+#define TSB_CANB_MC_MC24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,24)))
+#define TSB_CANB_MC_MC25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,25)))
+#define TSB_CANB_MC_MC26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,26)))
+#define TSB_CANB_MC_MC27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,27)))
+#define TSB_CANB_MC_MC28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,28)))
+#define TSB_CANB_MC_MC29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,29)))
+#define TSB_CANB_MC_MC30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,30)))
+#define TSB_CANB_MC_MC31                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,31)))
+#define TSB_CANB_MD_MD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,0)))
+#define TSB_CANB_MD_MD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,1)))
+#define TSB_CANB_MD_MD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,2)))
+#define TSB_CANB_MD_MD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,3)))
+#define TSB_CANB_MD_MD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,4)))
+#define TSB_CANB_MD_MD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,5)))
+#define TSB_CANB_MD_MD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,6)))
+#define TSB_CANB_MD_MD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,7)))
+#define TSB_CANB_MD_MD8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,8)))
+#define TSB_CANB_MD_MD9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,9)))
+#define TSB_CANB_MD_MD10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,10)))
+#define TSB_CANB_MD_MD11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,11)))
+#define TSB_CANB_MD_MD12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,12)))
+#define TSB_CANB_MD_MD13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,13)))
+#define TSB_CANB_MD_MD14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,14)))
+#define TSB_CANB_MD_MD15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,15)))
+#define TSB_CANB_MD_MD16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,16)))
+#define TSB_CANB_MD_MD17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,17)))
+#define TSB_CANB_MD_MD18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,18)))
+#define TSB_CANB_MD_MD19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,19)))
+#define TSB_CANB_MD_MD20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,20)))
+#define TSB_CANB_MD_MD21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,21)))
+#define TSB_CANB_MD_MD22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,22)))
+#define TSB_CANB_MD_MD23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,23)))
+#define TSB_CANB_MD_MD24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,24)))
+#define TSB_CANB_MD_MD25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,25)))
+#define TSB_CANB_MD_MD26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,26)))
+#define TSB_CANB_MD_MD27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,27)))
+#define TSB_CANB_MD_MD28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,28)))
+#define TSB_CANB_MD_MD29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,29)))
+#define TSB_CANB_MD_MD30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,30)))
+#define TSB_CANB_MD_MD31                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->MD,31)))
+#define TSB_CANB_TRS_TRS0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,0)))
+#define TSB_CANB_TRS_TRS1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,1)))
+#define TSB_CANB_TRS_TRS2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,2)))
+#define TSB_CANB_TRS_TRS3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,3)))
+#define TSB_CANB_TRS_TRS4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,4)))
+#define TSB_CANB_TRS_TRS5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,5)))
+#define TSB_CANB_TRS_TRS6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,6)))
+#define TSB_CANB_TRS_TRS7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,7)))
+#define TSB_CANB_TRS_TRS8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,8)))
+#define TSB_CANB_TRS_TRS9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,9)))
+#define TSB_CANB_TRS_TRS10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,10)))
+#define TSB_CANB_TRS_TRS11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,11)))
+#define TSB_CANB_TRS_TRS12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,12)))
+#define TSB_CANB_TRS_TRS13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,13)))
+#define TSB_CANB_TRS_TRS14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,14)))
+#define TSB_CANB_TRS_TRS15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,15)))
+#define TSB_CANB_TRS_TRS16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,16)))
+#define TSB_CANB_TRS_TRS17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,17)))
+#define TSB_CANB_TRS_TRS18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,18)))
+#define TSB_CANB_TRS_TRS19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,19)))
+#define TSB_CANB_TRS_TRS20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,20)))
+#define TSB_CANB_TRS_TRS21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,21)))
+#define TSB_CANB_TRS_TRS22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,22)))
+#define TSB_CANB_TRS_TRS23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,23)))
+#define TSB_CANB_TRS_TRS24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,24)))
+#define TSB_CANB_TRS_TRS25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,25)))
+#define TSB_CANB_TRS_TRS26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,26)))
+#define TSB_CANB_TRS_TRS27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,27)))
+#define TSB_CANB_TRS_TRS28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,28)))
+#define TSB_CANB_TRS_TRS29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,29)))
+#define TSB_CANB_TRS_TRS30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,30)))
+#define TSB_CANB_TRR_TRR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,0)))
+#define TSB_CANB_TRR_TRR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,1)))
+#define TSB_CANB_TRR_TRR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,2)))
+#define TSB_CANB_TRR_TRR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,3)))
+#define TSB_CANB_TRR_TRR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,4)))
+#define TSB_CANB_TRR_TRR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,5)))
+#define TSB_CANB_TRR_TRR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,6)))
+#define TSB_CANB_TRR_TRR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,7)))
+#define TSB_CANB_TRR_TRR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,8)))
+#define TSB_CANB_TRR_TRR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,9)))
+#define TSB_CANB_TRR_TRR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,10)))
+#define TSB_CANB_TRR_TRR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,11)))
+#define TSB_CANB_TRR_TRR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,12)))
+#define TSB_CANB_TRR_TRR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,13)))
+#define TSB_CANB_TRR_TRR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,14)))
+#define TSB_CANB_TRR_TRR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,15)))
+#define TSB_CANB_TRR_TRR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,16)))
+#define TSB_CANB_TRR_TRR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,17)))
+#define TSB_CANB_TRR_TRR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,18)))
+#define TSB_CANB_TRR_TRR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,19)))
+#define TSB_CANB_TRR_TRR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,20)))
+#define TSB_CANB_TRR_TRR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,21)))
+#define TSB_CANB_TRR_TRR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,22)))
+#define TSB_CANB_TRR_TRR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,23)))
+#define TSB_CANB_TRR_TRR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,24)))
+#define TSB_CANB_TRR_TRR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,25)))
+#define TSB_CANB_TRR_TRR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,26)))
+#define TSB_CANB_TRR_TRR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,27)))
+#define TSB_CANB_TRR_TRR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,28)))
+#define TSB_CANB_TRR_TRR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,29)))
+#define TSB_CANB_TRR_TRR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,30)))
+#define TSB_CANB_TA_TA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,0)))
+#define TSB_CANB_TA_TA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,1)))
+#define TSB_CANB_TA_TA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,2)))
+#define TSB_CANB_TA_TA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,3)))
+#define TSB_CANB_TA_TA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,4)))
+#define TSB_CANB_TA_TA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,5)))
+#define TSB_CANB_TA_TA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,6)))
+#define TSB_CANB_TA_TA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,7)))
+#define TSB_CANB_TA_TA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,8)))
+#define TSB_CANB_TA_TA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,9)))
+#define TSB_CANB_TA_TA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,10)))
+#define TSB_CANB_TA_TA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,11)))
+#define TSB_CANB_TA_TA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,12)))
+#define TSB_CANB_TA_TA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,13)))
+#define TSB_CANB_TA_TA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,14)))
+#define TSB_CANB_TA_TA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,15)))
+#define TSB_CANB_TA_TA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,16)))
+#define TSB_CANB_TA_TA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,17)))
+#define TSB_CANB_TA_TA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,18)))
+#define TSB_CANB_TA_TA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,19)))
+#define TSB_CANB_TA_TA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,20)))
+#define TSB_CANB_TA_TA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,21)))
+#define TSB_CANB_TA_TA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,22)))
+#define TSB_CANB_TA_TA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,23)))
+#define TSB_CANB_TA_TA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,24)))
+#define TSB_CANB_TA_TA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,25)))
+#define TSB_CANB_TA_TA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,26)))
+#define TSB_CANB_TA_TA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,27)))
+#define TSB_CANB_TA_TA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,28)))
+#define TSB_CANB_TA_TA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,29)))
+#define TSB_CANB_TA_TA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,30)))
+#define TSB_CANB_AA_AA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,0)))
+#define TSB_CANB_AA_AA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,1)))
+#define TSB_CANB_AA_AA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,2)))
+#define TSB_CANB_AA_AA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,3)))
+#define TSB_CANB_AA_AA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,4)))
+#define TSB_CANB_AA_AA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,5)))
+#define TSB_CANB_AA_AA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,6)))
+#define TSB_CANB_AA_AA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,7)))
+#define TSB_CANB_AA_AA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,8)))
+#define TSB_CANB_AA_AA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,9)))
+#define TSB_CANB_AA_AA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,10)))
+#define TSB_CANB_AA_AA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,11)))
+#define TSB_CANB_AA_AA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,12)))
+#define TSB_CANB_AA_AA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,13)))
+#define TSB_CANB_AA_AA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,14)))
+#define TSB_CANB_AA_AA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,15)))
+#define TSB_CANB_AA_AA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,16)))
+#define TSB_CANB_AA_AA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,17)))
+#define TSB_CANB_AA_AA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,18)))
+#define TSB_CANB_AA_AA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,19)))
+#define TSB_CANB_AA_AA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,20)))
+#define TSB_CANB_AA_AA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,21)))
+#define TSB_CANB_AA_AA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,22)))
+#define TSB_CANB_AA_AA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,23)))
+#define TSB_CANB_AA_AA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,24)))
+#define TSB_CANB_AA_AA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,25)))
+#define TSB_CANB_AA_AA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,26)))
+#define TSB_CANB_AA_AA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,27)))
+#define TSB_CANB_AA_AA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,28)))
+#define TSB_CANB_AA_AA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,29)))
+#define TSB_CANB_AA_AA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,30)))
+#define TSB_CANB_RMP_RMP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,0)))
+#define TSB_CANB_RMP_RMP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,1)))
+#define TSB_CANB_RMP_RMP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,2)))
+#define TSB_CANB_RMP_RMP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,3)))
+#define TSB_CANB_RMP_RMP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,4)))
+#define TSB_CANB_RMP_RMP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,5)))
+#define TSB_CANB_RMP_RMP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,6)))
+#define TSB_CANB_RMP_RMP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,7)))
+#define TSB_CANB_RMP_RMP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,8)))
+#define TSB_CANB_RMP_RMP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,9)))
+#define TSB_CANB_RMP_RMP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,10)))
+#define TSB_CANB_RMP_RMP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,11)))
+#define TSB_CANB_RMP_RMP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,12)))
+#define TSB_CANB_RMP_RMP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,13)))
+#define TSB_CANB_RMP_RMP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,14)))
+#define TSB_CANB_RMP_RMP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,15)))
+#define TSB_CANB_RMP_RMP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,16)))
+#define TSB_CANB_RMP_RMP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,17)))
+#define TSB_CANB_RMP_RMP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,18)))
+#define TSB_CANB_RMP_RMP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,19)))
+#define TSB_CANB_RMP_RMP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,20)))
+#define TSB_CANB_RMP_RMP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,21)))
+#define TSB_CANB_RMP_RMP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,22)))
+#define TSB_CANB_RMP_RMP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,23)))
+#define TSB_CANB_RMP_RMP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,24)))
+#define TSB_CANB_RMP_RMP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,25)))
+#define TSB_CANB_RMP_RMP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,26)))
+#define TSB_CANB_RMP_RMP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,27)))
+#define TSB_CANB_RMP_RMP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,28)))
+#define TSB_CANB_RMP_RMP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,29)))
+#define TSB_CANB_RMP_RMP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,30)))
+#define TSB_CANB_RMP_RMP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,31)))
+#define TSB_CANB_RML_RML0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,0)))
+#define TSB_CANB_RML_RML1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,1)))
+#define TSB_CANB_RML_RML2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,2)))
+#define TSB_CANB_RML_RML3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,3)))
+#define TSB_CANB_RML_RML4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,4)))
+#define TSB_CANB_RML_RML5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,5)))
+#define TSB_CANB_RML_RML6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,6)))
+#define TSB_CANB_RML_RML7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,7)))
+#define TSB_CANB_RML_RML8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,8)))
+#define TSB_CANB_RML_RML9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,9)))
+#define TSB_CANB_RML_RML10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,10)))
+#define TSB_CANB_RML_RML11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,11)))
+#define TSB_CANB_RML_RML12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,12)))
+#define TSB_CANB_RML_RML13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,13)))
+#define TSB_CANB_RML_RML14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,14)))
+#define TSB_CANB_RML_RML15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,15)))
+#define TSB_CANB_RML_RML16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,16)))
+#define TSB_CANB_RML_RML17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,17)))
+#define TSB_CANB_RML_RML18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,18)))
+#define TSB_CANB_RML_RML19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,19)))
+#define TSB_CANB_RML_RML20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,20)))
+#define TSB_CANB_RML_RML21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,21)))
+#define TSB_CANB_RML_RML22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,22)))
+#define TSB_CANB_RML_RML23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,23)))
+#define TSB_CANB_RML_RML24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,24)))
+#define TSB_CANB_RML_RML25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,25)))
+#define TSB_CANB_RML_RML26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,26)))
+#define TSB_CANB_RML_RML27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,27)))
+#define TSB_CANB_RML_RML28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,28)))
+#define TSB_CANB_RML_RML29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,29)))
+#define TSB_CANB_RML_RML30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,30)))
+#define TSB_CANB_RML_RML31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,31)))
+#define TSB_CANB_LAM_LAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->LAM,31)))
+#define TSB_CANB_GAM_GAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GAM,31)))
+#define TSB_CANB_MCR_SRES                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,0)))
+#define TSB_CANB_MCR_TSCC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,1)))
+#define TSB_CANB_MCR_MTOS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,3)))
+#define TSB_CANB_MCR_WUBA                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,4)))
+#define TSB_CANB_MCR_SMR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,6)))
+#define TSB_CANB_MCR_CCR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,7)))
+#define TSB_CANB_MCR_TSTERR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,8)))
+#define TSB_CANB_MCR_TSTLB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,9)))
+#define TSB_CANB_MCR_SUR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,11)))
+#define TSB_CANB_GSR_EW                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,0)))
+#define TSB_CANB_GSR_EP                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,1)))
+#define TSB_CANB_GSR_BO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,2)))
+#define TSB_CANB_GSR_TSO                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,3)))
+#define TSB_CANB_GSR_SMA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,6)))
+#define TSB_CANB_GSR_CCE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,7)))
+#define TSB_CANB_GSR_SUA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,8)))
+#define TSB_CANB_GSR_TM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,10)))
+#define TSB_CANB_GSR_RM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,11)))
+#define TSB_CANB_BCR2_SAM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->BCR2,7)))
+#define TSB_CANB_GIF_WLIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,0)))
+#define TSB_CANB_GIF_EPIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,1)))
+#define TSB_CANB_GIF_BOIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,2)))
+#define TSB_CANB_GIF_TSOIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,3)))
+#define TSB_CANB_GIF_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,4)))
+#define TSB_CANB_GIF_RMLIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,5)))
+#define TSB_CANB_GIF_WUIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,6)))
+#define TSB_CANB_GIF_RFPF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,7)))
+#define TSB_CANB_GIM_WLIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,0)))
+#define TSB_CANB_GIM_EPIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,1)))
+#define TSB_CANB_GIM_BOIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,2)))
+#define TSB_CANB_GIM_TSOIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,3)))
+#define TSB_CANB_GIM_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,4)))
+#define TSB_CANB_GIM_RMLIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,5)))
+#define TSB_CANB_GIM_WUIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,6)))
+#define TSB_CANB_GIM_RFPM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,7)))
+#define TSB_CANB_MBTIF_MBTIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,0)))
+#define TSB_CANB_MBTIF_MBTIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,1)))
+#define TSB_CANB_MBTIF_MBTIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,2)))
+#define TSB_CANB_MBTIF_MBTIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,3)))
+#define TSB_CANB_MBTIF_MBTIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,4)))
+#define TSB_CANB_MBTIF_MBTIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,5)))
+#define TSB_CANB_MBTIF_MBTIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,6)))
+#define TSB_CANB_MBTIF_MBTIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,7)))
+#define TSB_CANB_MBTIF_MBTIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,8)))
+#define TSB_CANB_MBTIF_MBTIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,9)))
+#define TSB_CANB_MBTIF_MBTIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,10)))
+#define TSB_CANB_MBTIF_MBTIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,11)))
+#define TSB_CANB_MBTIF_MBTIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,12)))
+#define TSB_CANB_MBTIF_MBTIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,13)))
+#define TSB_CANB_MBTIF_MBTIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,14)))
+#define TSB_CANB_MBTIF_MBTIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,15)))
+#define TSB_CANB_MBTIF_MBTIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,16)))
+#define TSB_CANB_MBTIF_MBTIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,17)))
+#define TSB_CANB_MBTIF_MBTIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,18)))
+#define TSB_CANB_MBTIF_MBTIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,19)))
+#define TSB_CANB_MBTIF_MBTIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,20)))
+#define TSB_CANB_MBTIF_MBTIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,21)))
+#define TSB_CANB_MBTIF_MBTIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,22)))
+#define TSB_CANB_MBTIF_MBTIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,23)))
+#define TSB_CANB_MBTIF_MBTIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,24)))
+#define TSB_CANB_MBTIF_MBTIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,25)))
+#define TSB_CANB_MBTIF_MBTIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,26)))
+#define TSB_CANB_MBTIF_MBTIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,27)))
+#define TSB_CANB_MBTIF_MBTIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,28)))
+#define TSB_CANB_MBTIF_MBTIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,29)))
+#define TSB_CANB_MBTIF_MBTIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,30)))
+#define TSB_CANB_MBRIF_MBRIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,0)))
+#define TSB_CANB_MBRIF_MBRIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,1)))
+#define TSB_CANB_MBRIF_MBRIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,2)))
+#define TSB_CANB_MBRIF_MBRIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,3)))
+#define TSB_CANB_MBRIF_MBRIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,4)))
+#define TSB_CANB_MBRIF_MBRIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,5)))
+#define TSB_CANB_MBRIF_MBRIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,6)))
+#define TSB_CANB_MBRIF_MBRIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,7)))
+#define TSB_CANB_MBRIF_MBRIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,8)))
+#define TSB_CANB_MBRIF_MBRIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,9)))
+#define TSB_CANB_MBRIF_MBRIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,10)))
+#define TSB_CANB_MBRIF_MBRIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,11)))
+#define TSB_CANB_MBRIF_MBRIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,12)))
+#define TSB_CANB_MBRIF_MBRIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,13)))
+#define TSB_CANB_MBRIF_MBRIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,14)))
+#define TSB_CANB_MBRIF_MBRIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,15)))
+#define TSB_CANB_MBRIF_MBRIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,16)))
+#define TSB_CANB_MBRIF_MBRIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,17)))
+#define TSB_CANB_MBRIF_MBRIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,18)))
+#define TSB_CANB_MBRIF_MBRIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,19)))
+#define TSB_CANB_MBRIF_MBRIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,20)))
+#define TSB_CANB_MBRIF_MBRIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,21)))
+#define TSB_CANB_MBRIF_MBRIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,22)))
+#define TSB_CANB_MBRIF_MBRIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,23)))
+#define TSB_CANB_MBRIF_MBRIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,24)))
+#define TSB_CANB_MBRIF_MBRIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,25)))
+#define TSB_CANB_MBRIF_MBRIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,26)))
+#define TSB_CANB_MBRIF_MBRIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,27)))
+#define TSB_CANB_MBRIF_MBRIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,28)))
+#define TSB_CANB_MBRIF_MBRIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,29)))
+#define TSB_CANB_MBRIF_MBRIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,30)))
+#define TSB_CANB_MBRIF_MBRIF31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,31)))
+#define TSB_CANB_MBIM_MBIM0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,0)))
+#define TSB_CANB_MBIM_MBIM1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,1)))
+#define TSB_CANB_MBIM_MBIM2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,2)))
+#define TSB_CANB_MBIM_MBIM3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,3)))
+#define TSB_CANB_MBIM_MBIM4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,4)))
+#define TSB_CANB_MBIM_MBIM5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,5)))
+#define TSB_CANB_MBIM_MBIM6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,6)))
+#define TSB_CANB_MBIM_MBIM7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,7)))
+#define TSB_CANB_MBIM_MBIM8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,8)))
+#define TSB_CANB_MBIM_MBIM9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,9)))
+#define TSB_CANB_MBIM_MBIM10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,10)))
+#define TSB_CANB_MBIM_MBIM11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,11)))
+#define TSB_CANB_MBIM_MBIM12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,12)))
+#define TSB_CANB_MBIM_MBIM13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,13)))
+#define TSB_CANB_MBIM_MBIM14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,14)))
+#define TSB_CANB_MBIM_MBIM15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,15)))
+#define TSB_CANB_MBIM_MBIM16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,16)))
+#define TSB_CANB_MBIM_MBIM17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,17)))
+#define TSB_CANB_MBIM_MBIM18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,18)))
+#define TSB_CANB_MBIM_MBIM19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,19)))
+#define TSB_CANB_MBIM_MBIM20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,20)))
+#define TSB_CANB_MBIM_MBIM21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,21)))
+#define TSB_CANB_MBIM_MBIM22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,22)))
+#define TSB_CANB_MBIM_MBIM23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,23)))
+#define TSB_CANB_MBIM_MBIM24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,24)))
+#define TSB_CANB_MBIM_MBIM25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,25)))
+#define TSB_CANB_MBIM_MBIM26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,26)))
+#define TSB_CANB_MBIM_MBIM27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,27)))
+#define TSB_CANB_MBIM_MBIM28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,28)))
+#define TSB_CANB_MBIM_MBIM29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,29)))
+#define TSB_CANB_MBIM_MBIM30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,30)))
+#define TSB_CANB_MBIM_MBIM31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,31)))
+#define TSB_CANB_CDR_CDR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,0)))
+#define TSB_CANB_CDR_CDR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,1)))
+#define TSB_CANB_CDR_CDR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,2)))
+#define TSB_CANB_CDR_CDR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,3)))
+#define TSB_CANB_CDR_CDR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,4)))
+#define TSB_CANB_CDR_CDR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,5)))
+#define TSB_CANB_CDR_CDR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,6)))
+#define TSB_CANB_CDR_CDR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,7)))
+#define TSB_CANB_CDR_CDR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,8)))
+#define TSB_CANB_CDR_CDR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,9)))
+#define TSB_CANB_CDR_CDR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,10)))
+#define TSB_CANB_CDR_CDR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,11)))
+#define TSB_CANB_CDR_CDR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,12)))
+#define TSB_CANB_CDR_CDR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,13)))
+#define TSB_CANB_CDR_CDR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,14)))
+#define TSB_CANB_CDR_CDR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,15)))
+#define TSB_CANB_CDR_CDR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,16)))
+#define TSB_CANB_CDR_CDR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,17)))
+#define TSB_CANB_CDR_CDR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,18)))
+#define TSB_CANB_CDR_CDR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,19)))
+#define TSB_CANB_CDR_CDR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,20)))
+#define TSB_CANB_CDR_CDR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,21)))
+#define TSB_CANB_CDR_CDR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,22)))
+#define TSB_CANB_CDR_CDR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,23)))
+#define TSB_CANB_CDR_CDR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,24)))
+#define TSB_CANB_CDR_CDR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,25)))
+#define TSB_CANB_CDR_CDR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,26)))
+#define TSB_CANB_CDR_CDR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,27)))
+#define TSB_CANB_CDR_CDR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,28)))
+#define TSB_CANB_CDR_CDR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,29)))
+#define TSB_CANB_CDR_CDR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,30)))
+#define TSB_CANB_RFP_RFP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,0)))
+#define TSB_CANB_RFP_RFP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,1)))
+#define TSB_CANB_RFP_RFP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,2)))
+#define TSB_CANB_RFP_RFP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,3)))
+#define TSB_CANB_RFP_RFP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,4)))
+#define TSB_CANB_RFP_RFP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,5)))
+#define TSB_CANB_RFP_RFP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,6)))
+#define TSB_CANB_RFP_RFP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,7)))
+#define TSB_CANB_RFP_RFP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,8)))
+#define TSB_CANB_RFP_RFP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,9)))
+#define TSB_CANB_RFP_RFP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,10)))
+#define TSB_CANB_RFP_RFP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,11)))
+#define TSB_CANB_RFP_RFP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,12)))
+#define TSB_CANB_RFP_RFP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,13)))
+#define TSB_CANB_RFP_RFP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,14)))
+#define TSB_CANB_RFP_RFP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,15)))
+#define TSB_CANB_RFP_RFP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,16)))
+#define TSB_CANB_RFP_RFP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,17)))
+#define TSB_CANB_RFP_RFP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,18)))
+#define TSB_CANB_RFP_RFP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,19)))
+#define TSB_CANB_RFP_RFP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,20)))
+#define TSB_CANB_RFP_RFP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,21)))
+#define TSB_CANB_RFP_RFP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,22)))
+#define TSB_CANB_RFP_RFP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,23)))
+#define TSB_CANB_RFP_RFP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,24)))
+#define TSB_CANB_RFP_RFP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,25)))
+#define TSB_CANB_RFP_RFP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,26)))
+#define TSB_CANB_RFP_RFP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,27)))
+#define TSB_CANB_RFP_RFP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,28)))
+#define TSB_CANB_RFP_RFP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,29)))
+#define TSB_CANB_RFP_RFP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,30)))
+#define TSB_CANB_RFP_RFP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,31)))
+
+
+/* Ether Mac */
+#define TSB_EMA_TMAC_CONFIGURATION_RE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,2)))
+#define TSB_EMA_TMAC_CONFIGURATION_TE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,3)))
+#define TSB_EMA_TMAC_CONFIGURATION_DC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,4)))
+#define TSB_EMA_TMAC_CONFIGURATION_ACS            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,7)))
+#define TSB_EMA_TMAC_CONFIGURATION_DR             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,9)))
+#define TSB_EMA_TMAC_CONFIGURATION_IPC            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,10)))
+#define TSB_EMA_TMAC_CONFIGURATION_DM             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,11)))
+#define TSB_EMA_TMAC_CONFIGURATION_LM             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,12)))
+#define TSB_EMA_TMAC_CONFIGURATION_DO             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,13)))
+#define TSB_EMA_TMAC_CONFIGURATION_FES            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,14)))
+#define TSB_EMA_TMAC_CONFIGURATION_DCRS           (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,16)))
+#define TSB_EMA_TMAC_CONFIGURATION_JE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,20)))
+#define TSB_EMA_TMAC_CONFIGURATION_JD             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,22)))
+#define TSB_EMA_TMAC_CONFIGURATION_WD             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,23)))
+#define TSB_EMA_TMAC_CONFIGURATION_CST            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,25)))
+#define TSB_EMA_TMAC_CONFIGURATION_TWOKPE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,27)))
+#define TSB_EMA_TMAC_FRAME_FILTER_PR              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,0)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HUC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,1)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HMC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,2)))
+#define TSB_EMA_TMAC_FRAME_FILTER_DAIF            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,3)))
+#define TSB_EMA_TMAC_FRAME_FILTER_PM              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,4)))
+#define TSB_EMA_TMAC_FRAME_FILTER_DBF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,5)))
+#define TSB_EMA_TMAC_FRAME_FILTER_SAIF            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,8)))
+#define TSB_EMA_TMAC_FRAME_FILTER_SAF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,9)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HPF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,10)))
+#define TSB_EMA_TMAC_FRAME_FILTER_VTFE            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,16)))
+#define TSB_EMA_TMAC_FRAME_FILTER_RA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,31)))
+#define TSB_EMA_MII_ADDRESS_GB                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MII_ADDRESS,0)))
+#define TSB_EMA_MII_ADDRESS_GW                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MII_ADDRESS,1)))
+#define TSB_EMA_FLOW_CONTROL_FCA_BPA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,0)))
+#define TSB_EMA_FLOW_CONTROL_TFE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,1)))
+#define TSB_EMA_FLOW_CONTROL_RFE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,2)))
+#define TSB_EMA_FLOW_CONTROL_UP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,3)))
+#define TSB_EMA_FLOW_CONTROL_DZPQ                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,7)))
+#define TSB_EMA_VLAN_TAG_ETV                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,16)))
+#define TSB_EMA_VLAN_TAG_VTIM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,17)))
+#define TSB_EMA_VLAN_TAG_ESVL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,18)))
+#define TSB_EMA_VLAN_TAG_VTHM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,19)))
+#define TSB_EMA_DEBUG_RPESTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,0)))
+#define TSB_EMA_DEBUG_RWCSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,4)))
+#define TSB_EMA_DEBUG_TPESTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,16)))
+#define TSB_EMA_DEBUG_TXPAUSED                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,19)))
+#define TSB_EMA_DEBUG_TWCSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,22)))
+#define TSB_EMA_DEBUG_TXFSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,24)))
+#define TSB_EMA_PMT_CONTROL_STATUS_PWRDWN         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,0)))
+#define TSB_EMA_PMT_CONTROL_STATUS_MGKPKTEN       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,1)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPKTEN       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,2)))
+#define TSB_EMA_PMT_CONTROL_STATUS_MGKPRCVD       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,5)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPRCVD       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,6)))
+#define TSB_EMA_PMT_CONTROL_STATUS_GLBLUCAST      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,9)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPFE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,10)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKFILTRST     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,31)))
+#define TSB_EMA_INTERRUPT_STATUS_PMTIS            (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,3)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCIS            (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,4)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCRXIS          (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,5)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCTXIS          (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,6)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCRXIPIS        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,7)))
+#define TSB_EMA_INTERRUPT_STATUS_TSIS             (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,9)))
+#define TSB_EMA_INTERRUPT_MASK_PMTIM              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_MASK,3)))
+#define TSB_EMA_INTERRUPT_MASK_TSIM               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_MASK,9)))
+#define TSB_EMA_MAC_ADDRESS0_HIGH_AE              (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS0_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS1_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS1_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS1_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS1_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS2_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS2_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS2_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS2_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS3_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS3_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS3_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS3_HIGH,31)))
+#define TSB_EMA_WDOG_TIMEOUT_PWE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->WDOG_TIMEOUT,16)))
+#define TSB_EMA_MMC_CONTROL_CNTRST                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,0)))
+#define TSB_EMA_MMC_CONTROL_CNTSTOPRO             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,1)))
+#define TSB_EMA_MMC_CONTROL_RSTONRD               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,2)))
+#define TSB_EMA_MMC_CONTROL_CNTFREEZ              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,3)))
+#define TSB_EMA_MMC_CONTROL_CNTPRST               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,4)))
+#define TSB_EMA_MMC_CONTROL_CNTPRSTLVL            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,5)))
+#define TSB_EMA_MMC_CONTROL_UCDBC                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,8)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXGBFRMIS   (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,0)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXCRCERFIS  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,5)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXALGNERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,6)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXUCGFIS    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,17)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXFOVFIS    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,21)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXUFLOWERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,13)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXSCOLGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,14)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXMCOLGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,15)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXGFRMIS   (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,21)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXGBFRMIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,0)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXCRCERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,5)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXALGNERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,6)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXUCGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,17)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXFOVFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,21)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXUFLOWERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,13)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXSCOLGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,14)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXMCOLGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,15)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXGFRMIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,21)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_MASK_RXICMPGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT_MASK,12)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_MASK_RXICMPERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT_MASK,13)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_RXICMPGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT,12)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_RXICMPERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT,13)))
+#define TSB_EMA_VLAN_INCL_REG_VLP                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_INCL_REG,18)))
+#define TSB_EMA_VLAN_INCL_REG_CSVL                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_INCL_REG,19)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENA           (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,0)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSCFUPDT        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,1)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSINIT          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,2)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSUPDT          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,3)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSTRIG          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,4)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSADDREG        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,5)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENALL         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,8)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSCTRLSSR       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,9)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSVER2ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,10)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPENA         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,11)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPV6ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,12)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPV4ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,13)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSEVNTENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,14)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSMSTRENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,15)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENMACADDR     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,18)))
+#define TSB_EMA_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->SYSTEM_TIME_NANOSECONDS_UPDATE,31)))
+#define TSB_EMA_TARGET_TIME_NANOSECONDS_TRGTBUSY  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TARGET_TIME_NANOSECONDS,31)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSSOVF           (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,0)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTARGT0         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,1)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTRGTERR0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,3)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTARGT1         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,4)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTRGTERR1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,5)))
+#define TSB_EMA_PPS_CONTROL_PPSEN0                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PPS_CONTROL,4)))
+#define TSB_EMA_PPS1_TARGET_TIME_NANOSECONDS_TRGTBUSY1 (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PPS1_TARGET_TIME_NANOSECONDS,31)))
+#define TSB_EMA_BUS_MODE_SWR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,0)))
+#define TSB_EMA_BUS_MODE_DA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,1)))
+#define TSB_EMA_BUS_MODE_ATDS                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,7)))
+#define TSB_EMA_BUS_MODE_FB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,16)))
+#define TSB_EMA_BUS_MODE_USP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,23)))
+#define TSB_EMA_BUS_MODE_PBLX8                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,24)))
+#define TSB_EMA_BUS_MODE_AAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,25)))
+#define TSB_EMA_BUS_MODE_MB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,26)))
+#define TSB_EMA_BUS_MODE_TXPR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,27)))
+#define TSB_EMA_STATUS_TI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,0)))
+#define TSB_EMA_STATUS_TPS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,1)))
+#define TSB_EMA_STATUS_TU                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,2)))
+#define TSB_EMA_STATUS_TJT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,3)))
+#define TSB_EMA_STATUS_OVF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,4)))
+#define TSB_EMA_STATUS_UNF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,5)))
+#define TSB_EMA_STATUS_RI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,6)))
+#define TSB_EMA_STATUS_RU                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,7)))
+#define TSB_EMA_STATUS_RPS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,8)))
+#define TSB_EMA_STATUS_RWT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,9)))
+#define TSB_EMA_STATUS_ETI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,10)))
+#define TSB_EMA_STATUS_FBI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,13)))
+#define TSB_EMA_STATUS_ERI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,14)))
+#define TSB_EMA_STATUS_AIS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,15)))
+#define TSB_EMA_STATUS_NIS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,16)))
+#define TSB_EMA_STATUS_GMI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,27)))
+#define TSB_EMA_STATUS_GPI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,28)))
+#define TSB_EMA_STATUS_TTI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,29)))
+#define TSB_EMA_OPERATION_MODE_SR                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,1)))
+#define TSB_EMA_OPERATION_MODE_OSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,2)))
+#define TSB_EMA_OPERATION_MODE_DGF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,5)))
+#define TSB_EMA_OPERATION_MODE_FUF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,6)))
+#define TSB_EMA_OPERATION_MODE_FEF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,7)))
+#define TSB_EMA_OPERATION_MODE_ST                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,13)))
+#define TSB_EMA_OPERATION_MODE_FTF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,20)))
+#define TSB_EMA_OPERATION_MODE_TSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,21)))
+#define TSB_EMA_OPERATION_MODE_DFF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,24)))
+#define TSB_EMA_OPERATION_MODE_RSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,25)))
+#define TSB_EMA_OPERATION_MODE_DT                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,26)))
+#define TSB_EMA_INTERRUPT_ENABLE_TIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,0)))
+#define TSB_EMA_INTERRUPT_ENABLE_TSE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,1)))
+#define TSB_EMA_INTERRUPT_ENABLE_TUE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,2)))
+#define TSB_EMA_INTERRUPT_ENABLE_TJE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,3)))
+#define TSB_EMA_INTERRUPT_ENABLE_OVE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,4)))
+#define TSB_EMA_INTERRUPT_ENABLE_UNE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,5)))
+#define TSB_EMA_INTERRUPT_ENABLE_RIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,6)))
+#define TSB_EMA_INTERRUPT_ENABLE_RUE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,7)))
+#define TSB_EMA_INTERRUPT_ENABLE_RSE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,8)))
+#define TSB_EMA_INTERRUPT_ENABLE_RWE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,9)))
+#define TSB_EMA_INTERRUPT_ENABLE_ETE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,10)))
+#define TSB_EMA_INTERRUPT_ENABLE_FBE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,13)))
+#define TSB_EMA_INTERRUPT_ENABLE_ERE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,14)))
+#define TSB_EMA_INTERRUPT_ENABLE_AIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,15)))
+#define TSB_EMA_INTERRUPT_ENABLE_NIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,16)))
+#define TSB_EMA_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_MISCNTOVF (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER,16)))
+#define TSB_EMA_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_OVFCNTOVF (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER,28)))
+#define TSB_EMA_AHB_STATUS_AHSTS                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->AHB_STATUS,0)))
+#define TSB_EMA_MAC_CTRL0_CLK_LM                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL0,4)))
+#define TSB_EMA_MAC_CTRL1_TXCLKEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,0)))
+#define TSB_EMA_MAC_CTRL1_RXCLKEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,1)))
+#define TSB_EMA_MAC_CTRL1_RMIICLKEN               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,2)))
+#define TSB_EMA_MAC_CTRL2_SRST                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL2,0)))
+
+
+/* SMIF */
+#define TSB_SMI0_MAP0_RE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP0,0)))
+#define TSB_SMI0_MAP0_WE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP0,1)))
+#define TSB_SMI0_MAP1_RE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP1,0)))
+#define TSB_SMI0_DACR0_POLLWIP                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DACR0,6)))
+#define TSB_SMI0_DACR1_POLLWIP                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DACR1,6)))
+#define TSB_SMI0_DRCR0_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DRCR0,8)))
+#define TSB_SMI0_DRCR1_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DRCR1,8)))
+#define TSB_SMI0_DWCR0_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DWCR0,8)))
+#define TSB_SMI0_DWCR1_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DWCR1,8)))
+#define TSB_SMI0_RACR1_CYCGO                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,0)))
+#define TSB_SMI0_RACR1_CSNUM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,1)))
+#define TSB_SMI0_RACR1_PBUFEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,4)))
+#define TSB_SMI0_RACR1_SBUFEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,5)))
+#define TSB_SMI0_OECR_PBUFOCEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->OECR,0)))
+#define TSB_SMI0_INT_SCDINTEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->INT,0)))
+#define TSB_SMI0_INT_SDINTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->INT,4)))
+#define TSB_SMI0_STAT_CYCDONE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,0)))
+#define TSB_SMI0_STAT_CYCPROG                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,1)))
+#define TSB_SMI0_STAT_STPPROGDONE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,4)))
+#define TSB_SMI0_STAT_DIACCINPROG                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,6)))
+#define TSB_SMI0_SWR_RSTEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->SWR,0)))
+#define TSB_SMI0_ACKR_FRCCLKOUTEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->ACKR,0)))
+#define TSB_SMI0_ACKR_ADDCLKTGLEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->ACKR,8)))
+#define TSB_SMI0_CCOR_CLKOE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,0)))
+#define TSB_SMI0_CCOR_CS0OE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,4)))
+#define TSB_SMI0_CCOR_CS1OE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,5)))
+#define TSB_SMI0_STPR_STOPEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STPR,0)))
+
+
+
+/* Low speed oscillation/power control/reset */
+#define TSB_RLM_LOSCCR_DRCOSCL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RLM->LOSCCR,2)))
+
+
+/* LVD0 */
+#define TSB_LVD_CR1_LVDNEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR1,0)))
+#define TSB_LVD_CR1_LVDSEL                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR1,4)))
+#define TSB_LVD_CR2_LVDOEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR2,0)))
+#define TSB_LVD_SR_LVDNS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_LVD->SR,0)))
+
+
+/* TRGSEL */
+#define TSB_TSEL0_CR0_EN0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,0)))
+#define TSB_TSEL0_CR0_OUTSEL0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,1)))
+#define TSB_TSEL0_CR0_UPDN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,2)))
+#define TSB_TSEL0_CR0_EN1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,8)))
+#define TSB_TSEL0_CR0_OUTSEL1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,9)))
+#define TSB_TSEL0_CR0_UPDN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,10)))
+#define TSB_TSEL0_CR0_EN2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,16)))
+#define TSB_TSEL0_CR0_OUTSEL2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,17)))
+#define TSB_TSEL0_CR0_UPDN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,18)))
+#define TSB_TSEL0_CR0_EN3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,24)))
+#define TSB_TSEL0_CR0_OUTSEL3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,25)))
+#define TSB_TSEL0_CR0_UPDN3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,26)))
+#define TSB_TSEL0_CR1_EN4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,0)))
+#define TSB_TSEL0_CR1_OUTSEL4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,1)))
+#define TSB_TSEL0_CR1_UPDN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,2)))
+#define TSB_TSEL0_CR1_EN5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,8)))
+#define TSB_TSEL0_CR1_OUTSEL5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,9)))
+#define TSB_TSEL0_CR1_UPDN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,10)))
+#define TSB_TSEL0_CR1_EN6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,16)))
+#define TSB_TSEL0_CR1_OUTSEL6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,17)))
+#define TSB_TSEL0_CR1_UPDN6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,18)))
+#define TSB_TSEL0_CR1_EN7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,24)))
+#define TSB_TSEL0_CR1_OUTSEL7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,25)))
+#define TSB_TSEL0_CR1_UPDN7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,26)))
+#define TSB_TSEL0_CR2_EN8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,0)))
+#define TSB_TSEL0_CR2_OUTSEL8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,1)))
+#define TSB_TSEL0_CR2_UPDN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,2)))
+#define TSB_TSEL0_CR2_EN9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,8)))
+#define TSB_TSEL0_CR2_OUTSEL9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,9)))
+#define TSB_TSEL0_CR2_UPDN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,10)))
+#define TSB_TSEL0_CR2_EN10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,16)))
+#define TSB_TSEL0_CR2_OUTSEL10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,17)))
+#define TSB_TSEL0_CR2_UPDN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,18)))
+#define TSB_TSEL0_CR2_EN11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,24)))
+#define TSB_TSEL0_CR2_OUTSEL11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,25)))
+#define TSB_TSEL0_CR2_UPDN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,26)))
+#define TSB_TSEL0_CR3_EN12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,0)))
+#define TSB_TSEL0_CR3_OUTSEL12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,1)))
+#define TSB_TSEL0_CR3_UPDN12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,2)))
+#define TSB_TSEL0_CR3_EN13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,8)))
+#define TSB_TSEL0_CR3_OUTSEL13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,9)))
+#define TSB_TSEL0_CR3_UPDN13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,10)))
+#define TSB_TSEL0_CR3_EN14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,16)))
+#define TSB_TSEL0_CR3_OUTSEL14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,17)))
+#define TSB_TSEL0_CR3_UPDN14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,18)))
+#define TSB_TSEL0_CR3_EN15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,24)))
+#define TSB_TSEL0_CR3_OUTSEL15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,25)))
+#define TSB_TSEL0_CR3_UPDN15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,26)))
+#define TSB_TSEL0_CR4_EN16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,0)))
+#define TSB_TSEL0_CR4_OUTSEL16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,1)))
+#define TSB_TSEL0_CR4_UPDN16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,2)))
+#define TSB_TSEL0_CR4_EN17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,8)))
+#define TSB_TSEL0_CR4_OUTSEL17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,9)))
+#define TSB_TSEL0_CR4_UPDN17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,10)))
+#define TSB_TSEL0_CR4_EN18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,16)))
+#define TSB_TSEL0_CR4_OUTSEL18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,17)))
+#define TSB_TSEL0_CR4_UPDN18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,18)))
+#define TSB_TSEL0_CR4_EN19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,24)))
+#define TSB_TSEL0_CR4_OUTSEL19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,25)))
+#define TSB_TSEL0_CR4_UPDN19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,26)))
+#define TSB_TSEL0_CR5_EN20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,0)))
+#define TSB_TSEL0_CR5_OUTSEL20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,1)))
+#define TSB_TSEL0_CR5_UPDN20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,2)))
+#define TSB_TSEL0_CR5_EN21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,8)))
+#define TSB_TSEL0_CR5_OUTSEL21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,9)))
+#define TSB_TSEL0_CR5_UPDN21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,10)))
+#define TSB_TSEL0_CR5_EN22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,16)))
+#define TSB_TSEL0_CR5_OUTSEL22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,17)))
+#define TSB_TSEL0_CR5_UPDN22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,18)))
+#define TSB_TSEL0_CR5_EN23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,24)))
+#define TSB_TSEL0_CR5_OUTSEL23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,25)))
+#define TSB_TSEL0_CR5_UPDN23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,26)))
+#define TSB_TSEL0_CR6_EN24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,0)))
+#define TSB_TSEL0_CR6_OUTSEL24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,1)))
+#define TSB_TSEL0_CR6_UPDN24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,2)))
+#define TSB_TSEL0_CR6_EN25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,8)))
+#define TSB_TSEL0_CR6_OUTSEL25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,9)))
+#define TSB_TSEL0_CR6_UPDN25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,10)))
+#define TSB_TSEL0_CR6_EN26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,16)))
+#define TSB_TSEL0_CR6_OUTSEL26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,17)))
+#define TSB_TSEL0_CR6_UPDN26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,18)))
+#define TSB_TSEL0_CR6_EN27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,24)))
+#define TSB_TSEL0_CR6_OUTSEL27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,25)))
+#define TSB_TSEL0_CR6_UPDN27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,26)))
+#define TSB_TSEL0_CR7_EN28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,0)))
+#define TSB_TSEL0_CR7_OUTSEL28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,1)))
+#define TSB_TSEL0_CR7_UPDN28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,2)))
+#define TSB_TSEL0_CR7_EN29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,8)))
+#define TSB_TSEL0_CR7_OUTSEL29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,9)))
+#define TSB_TSEL0_CR7_UPDN29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,10)))
+#define TSB_TSEL0_CR7_EN30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,16)))
+#define TSB_TSEL0_CR7_OUTSEL30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,17)))
+#define TSB_TSEL0_CR7_UPDN30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,18)))
+#define TSB_TSEL0_CR7_EN31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,24)))
+#define TSB_TSEL0_CR7_OUTSEL31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,25)))
+#define TSB_TSEL0_CR7_UPDN31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,26)))
+#define TSB_TSEL0_CR8_EN32                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,0)))
+#define TSB_TSEL0_CR8_OUTSEL32                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,1)))
+#define TSB_TSEL0_CR8_UPDN32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,2)))
+#define TSB_TSEL0_CR8_EN33                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,8)))
+#define TSB_TSEL0_CR8_OUTSEL33                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,9)))
+#define TSB_TSEL0_CR8_UPDN33                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,10)))
+#define TSB_TSEL0_CR8_EN34                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,16)))
+#define TSB_TSEL0_CR8_OUTSEL34                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,17)))
+#define TSB_TSEL0_CR8_UPDN34                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,18)))
+#define TSB_TSEL0_CR8_EN35                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,24)))
+#define TSB_TSEL0_CR8_OUTSEL35                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,25)))
+#define TSB_TSEL0_CR8_UPDN35                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,26)))
+#define TSB_TSEL0_CR9_EN36                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,0)))
+#define TSB_TSEL0_CR9_OUTSEL36                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,1)))
+#define TSB_TSEL0_CR9_UPDN36                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,2)))
+#define TSB_TSEL0_CR9_EN37                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,8)))
+#define TSB_TSEL0_CR9_OUTSEL37                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,9)))
+#define TSB_TSEL0_CR9_UPDN37                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,10)))
+#define TSB_TSEL0_CR9_EN38                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,16)))
+#define TSB_TSEL0_CR9_OUTSEL38                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,17)))
+#define TSB_TSEL0_CR9_UPDN38                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,18)))
+#define TSB_TSEL0_CR9_EN39                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,24)))
+#define TSB_TSEL0_CR9_OUTSEL39                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,25)))
+#define TSB_TSEL0_CR9_UPDN39                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,26)))
+#define TSB_TSEL0_CR10_EN40                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,0)))
+#define TSB_TSEL0_CR10_OUTSEL40                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,1)))
+#define TSB_TSEL0_CR10_UPDN40                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,2)))
+#define TSB_TSEL0_CR10_EN41                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,8)))
+#define TSB_TSEL0_CR10_OUTSEL41                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,9)))
+#define TSB_TSEL0_CR10_UPDN41                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,10)))
+#define TSB_TSEL0_CR10_EN42                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,16)))
+#define TSB_TSEL0_CR10_OUTSEL42                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,17)))
+#define TSB_TSEL0_CR10_UPDN42                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,18)))
+#define TSB_TSEL0_CR10_EN43                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,24)))
+#define TSB_TSEL0_CR10_OUTSEL43                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,25)))
+#define TSB_TSEL0_CR10_UPDN43                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,26)))
+#define TSB_TSEL0_CR11_EN44                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,0)))
+#define TSB_TSEL0_CR11_OUTSEL44                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,1)))
+#define TSB_TSEL0_CR11_UPDN44                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,2)))
+#define TSB_TSEL0_CR11_EN45                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,8)))
+#define TSB_TSEL0_CR11_OUTSEL45                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,9)))
+#define TSB_TSEL0_CR11_UPDN45                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,10)))
+#define TSB_TSEL0_CR11_EN46                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,16)))
+#define TSB_TSEL0_CR11_OUTSEL46                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,17)))
+#define TSB_TSEL0_CR11_UPDN46                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,18)))
+#define TSB_TSEL0_CR11_EN47                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,24)))
+#define TSB_TSEL0_CR11_OUTSEL47                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,25)))
+#define TSB_TSEL0_CR11_UPDN47                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,26)))
+#define TSB_TSEL0_CR12_EN48                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,0)))
+#define TSB_TSEL0_CR12_OUTSEL48                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,1)))
+#define TSB_TSEL0_CR12_UPDN48                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,2)))
+#define TSB_TSEL0_CR12_EN49                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,8)))
+#define TSB_TSEL0_CR12_OUTSEL49                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,9)))
+#define TSB_TSEL0_CR12_UPDN49                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,10)))
+#define TSB_TSEL0_CR12_EN50                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,16)))
+#define TSB_TSEL0_CR12_OUTSEL50                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,17)))
+#define TSB_TSEL0_CR12_UPDN50                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,18)))
+#define TSB_TSEL0_CR12_EN51                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,24)))
+#define TSB_TSEL0_CR12_OUTSEL51                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,25)))
+#define TSB_TSEL0_CR12_UPDN51                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,26)))
+#define TSB_TSEL0_CR13_EN52                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,0)))
+#define TSB_TSEL0_CR13_OUTSEL52                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,1)))
+#define TSB_TSEL0_CR13_UPDN52                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,2)))
+#define TSB_TSEL0_CR13_EN53                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,8)))
+#define TSB_TSEL0_CR13_OUTSEL53                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,9)))
+#define TSB_TSEL0_CR13_UPDN53                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,10)))
+#define TSB_TSEL0_CR13_EN54                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,16)))
+#define TSB_TSEL0_CR13_OUTSEL54                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,17)))
+#define TSB_TSEL0_CR13_UPDN54                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,18)))
+#define TSB_TSEL0_CR13_EN55                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,24)))
+#define TSB_TSEL0_CR13_OUTSEL55                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,25)))
+#define TSB_TSEL0_CR13_UPDN55                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,26)))
+#define TSB_TSEL0_CR14_EN56                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,0)))
+#define TSB_TSEL0_CR14_OUTSEL56                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,1)))
+#define TSB_TSEL0_CR14_UPDN56                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,2)))
+
+
+
+/* Serial Interface (TSPI) */
+#define TSB_TSPI0_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR0,0)))
+#define TSB_TSPI0_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,12)))
+#define TSB_TSPI0_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,13)))
+#define TSB_TSPI0_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,14)))
+#define TSB_TSPI0_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,15)))
+#define TSB_TSPI0_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,16)))
+#define TSB_TSPI0_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,0)))
+#define TSB_TSPI0_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,1)))
+#define TSB_TSPI0_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,2)))
+#define TSB_TSPI0_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,4)))
+#define TSB_TSPI0_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,5)))
+#define TSB_TSPI0_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,6)))
+#define TSB_TSPI0_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,7)))
+#define TSB_TSPI0_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,21)))
+#define TSB_TSPI0_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR3,0)))
+#define TSB_TSPI0_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR3,1)))
+#define TSB_TSPI0_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,14)))
+#define TSB_TSPI0_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,15)))
+#define TSB_TSPI0_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,16)))
+#define TSB_TSPI0_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,17)))
+#define TSB_TSPI0_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,18)))
+#define TSB_TSPI0_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,19)))
+#define TSB_TSPI0_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,31)))
+#define TSB_TSPI0_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR1,0)))
+#define TSB_TSPI0_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR1,1)))
+#define TSB_TSPI0_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SECTCR0,0)))
+#define TSB_TSPI0_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,4)))
+#define TSB_TSPI0_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,5)))
+#define TSB_TSPI0_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,6)))
+#define TSB_TSPI0_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,7)))
+#define TSB_TSPI0_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,20)))
+#define TSB_TSPI0_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,21)))
+#define TSB_TSPI0_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,22)))
+#define TSB_TSPI0_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,23)))
+#define TSB_TSPI0_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,31)))
+#define TSB_TSPI0_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,0)))
+#define TSB_TSPI0_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,1)))
+#define TSB_TSPI0_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,2)))
+#define TSB_TSPI0_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,3)))
+
+#define TSB_TSPI1_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR0,0)))
+#define TSB_TSPI1_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,12)))
+#define TSB_TSPI1_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,13)))
+#define TSB_TSPI1_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,14)))
+#define TSB_TSPI1_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,15)))
+#define TSB_TSPI1_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,16)))
+#define TSB_TSPI1_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,0)))
+#define TSB_TSPI1_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,1)))
+#define TSB_TSPI1_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,2)))
+#define TSB_TSPI1_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,4)))
+#define TSB_TSPI1_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,5)))
+#define TSB_TSPI1_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,6)))
+#define TSB_TSPI1_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,7)))
+#define TSB_TSPI1_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,21)))
+#define TSB_TSPI1_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR3,0)))
+#define TSB_TSPI1_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR3,1)))
+#define TSB_TSPI1_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,14)))
+#define TSB_TSPI1_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,15)))
+#define TSB_TSPI1_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,16)))
+#define TSB_TSPI1_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,17)))
+#define TSB_TSPI1_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,18)))
+#define TSB_TSPI1_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,19)))
+#define TSB_TSPI1_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,31)))
+#define TSB_TSPI1_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR1,0)))
+#define TSB_TSPI1_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR1,1)))
+#define TSB_TSPI1_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SECTCR0,0)))
+#define TSB_TSPI1_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,4)))
+#define TSB_TSPI1_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,5)))
+#define TSB_TSPI1_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,6)))
+#define TSB_TSPI1_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,7)))
+#define TSB_TSPI1_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,20)))
+#define TSB_TSPI1_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,21)))
+#define TSB_TSPI1_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,22)))
+#define TSB_TSPI1_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,23)))
+#define TSB_TSPI1_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,31)))
+#define TSB_TSPI1_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,0)))
+#define TSB_TSPI1_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,1)))
+#define TSB_TSPI1_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,2)))
+#define TSB_TSPI1_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,3)))
+
+#define TSB_TSPI2_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR0,0)))
+#define TSB_TSPI2_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,12)))
+#define TSB_TSPI2_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,13)))
+#define TSB_TSPI2_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,14)))
+#define TSB_TSPI2_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,15)))
+#define TSB_TSPI2_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,16)))
+#define TSB_TSPI2_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,0)))
+#define TSB_TSPI2_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,1)))
+#define TSB_TSPI2_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,2)))
+#define TSB_TSPI2_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,4)))
+#define TSB_TSPI2_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,5)))
+#define TSB_TSPI2_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,6)))
+#define TSB_TSPI2_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,7)))
+#define TSB_TSPI2_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,21)))
+#define TSB_TSPI2_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR3,0)))
+#define TSB_TSPI2_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR3,1)))
+#define TSB_TSPI2_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,14)))
+#define TSB_TSPI2_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,15)))
+#define TSB_TSPI2_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,16)))
+#define TSB_TSPI2_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,17)))
+#define TSB_TSPI2_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,18)))
+#define TSB_TSPI2_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,19)))
+#define TSB_TSPI2_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,31)))
+#define TSB_TSPI2_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR1,0)))
+#define TSB_TSPI2_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR1,1)))
+#define TSB_TSPI2_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SECTCR0,0)))
+#define TSB_TSPI2_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,4)))
+#define TSB_TSPI2_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,5)))
+#define TSB_TSPI2_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,6)))
+#define TSB_TSPI2_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,7)))
+#define TSB_TSPI2_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,20)))
+#define TSB_TSPI2_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,21)))
+#define TSB_TSPI2_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,22)))
+#define TSB_TSPI2_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,23)))
+#define TSB_TSPI2_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,31)))
+#define TSB_TSPI2_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,0)))
+#define TSB_TSPI2_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,1)))
+#define TSB_TSPI2_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,2)))
+#define TSB_TSPI2_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,3)))
+
+#define TSB_TSPI3_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR0,0)))
+#define TSB_TSPI3_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,12)))
+#define TSB_TSPI3_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,13)))
+#define TSB_TSPI3_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,14)))
+#define TSB_TSPI3_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,15)))
+#define TSB_TSPI3_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,16)))
+#define TSB_TSPI3_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,0)))
+#define TSB_TSPI3_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,1)))
+#define TSB_TSPI3_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,2)))
+#define TSB_TSPI3_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,4)))
+#define TSB_TSPI3_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,5)))
+#define TSB_TSPI3_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,6)))
+#define TSB_TSPI3_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,7)))
+#define TSB_TSPI3_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,21)))
+#define TSB_TSPI3_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR3,0)))
+#define TSB_TSPI3_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR3,1)))
+#define TSB_TSPI3_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,14)))
+#define TSB_TSPI3_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,15)))
+#define TSB_TSPI3_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,16)))
+#define TSB_TSPI3_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,17)))
+#define TSB_TSPI3_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,18)))
+#define TSB_TSPI3_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,19)))
+#define TSB_TSPI3_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,31)))
+#define TSB_TSPI3_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR1,0)))
+#define TSB_TSPI3_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR1,1)))
+#define TSB_TSPI3_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SECTCR0,0)))
+#define TSB_TSPI3_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,4)))
+#define TSB_TSPI3_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,5)))
+#define TSB_TSPI3_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,6)))
+#define TSB_TSPI3_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,7)))
+#define TSB_TSPI3_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,20)))
+#define TSB_TSPI3_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,21)))
+#define TSB_TSPI3_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,22)))
+#define TSB_TSPI3_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,23)))
+#define TSB_TSPI3_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,31)))
+#define TSB_TSPI3_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,0)))
+#define TSB_TSPI3_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,1)))
+#define TSB_TSPI3_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,2)))
+#define TSB_TSPI3_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,3)))
+
+#define TSB_TSPI4_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR0,0)))
+#define TSB_TSPI4_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,12)))
+#define TSB_TSPI4_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,13)))
+#define TSB_TSPI4_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,14)))
+#define TSB_TSPI4_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,15)))
+#define TSB_TSPI4_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,16)))
+#define TSB_TSPI4_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,0)))
+#define TSB_TSPI4_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,1)))
+#define TSB_TSPI4_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,2)))
+#define TSB_TSPI4_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,4)))
+#define TSB_TSPI4_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,5)))
+#define TSB_TSPI4_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,6)))
+#define TSB_TSPI4_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,7)))
+#define TSB_TSPI4_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,21)))
+#define TSB_TSPI4_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR3,0)))
+#define TSB_TSPI4_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR3,1)))
+#define TSB_TSPI4_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,14)))
+#define TSB_TSPI4_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,15)))
+#define TSB_TSPI4_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,16)))
+#define TSB_TSPI4_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,17)))
+#define TSB_TSPI4_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,18)))
+#define TSB_TSPI4_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,19)))
+#define TSB_TSPI4_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,31)))
+#define TSB_TSPI4_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR1,0)))
+#define TSB_TSPI4_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR1,1)))
+#define TSB_TSPI4_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SECTCR0,0)))
+#define TSB_TSPI4_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,4)))
+#define TSB_TSPI4_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,5)))
+#define TSB_TSPI4_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,6)))
+#define TSB_TSPI4_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,7)))
+#define TSB_TSPI4_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,20)))
+#define TSB_TSPI4_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,21)))
+#define TSB_TSPI4_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,22)))
+#define TSB_TSPI4_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,23)))
+#define TSB_TSPI4_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,31)))
+#define TSB_TSPI4_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,0)))
+#define TSB_TSPI4_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,1)))
+#define TSB_TSPI4_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,2)))
+#define TSB_TSPI4_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,3)))
+
+
+/* External Bus Interface(EXB) */
+#define TSB_EXB_MOD_EXBSEL                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->MOD,0)))
+#define TSB_EXB_CS0_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,0)))
+#define TSB_EXB_CS0_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,12)))
+#define TSB_EXB_CS0_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,13)))
+#define TSB_EXB_CS1_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,0)))
+#define TSB_EXB_CS1_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,12)))
+#define TSB_EXB_CS1_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,13)))
+#define TSB_EXB_CS2_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,0)))
+#define TSB_EXB_CS2_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,12)))
+#define TSB_EXB_CS2_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,13)))
+#define TSB_EXB_CS3_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,0)))
+#define TSB_EXB_CS3_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,12)))
+#define TSB_EXB_CS3_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,13)))
+#define TSB_EXB_CLKCTL_CLKEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CLKCTL,0)))
+
+
+/* Clock Generator (CG) */
+#define TSB_CG_OSCCR_IHOSC1EN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,0)))
+#define TSB_CG_OSCCR_OSCSEL                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,8)))
+#define TSB_CG_OSCCR_OSCF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,9)))
+#define TSB_CG_OSCCR_IHOSC1F                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,16)))
+#define TSB_CG_PLL0SEL_PLL0ON                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,0)))
+#define TSB_CG_PLL0SEL_PLL0SEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,1)))
+#define TSB_CG_PLL0SEL_PLL0ST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,2)))
+#define TSB_CG_WUPHCR_WUON                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,0)))
+#define TSB_CG_WUPHCR_WUEF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,1)))
+#define TSB_CG_WUPHCR_WUCLK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,8)))
+#define TSB_CG_WUPLCR_WULON                       (*((__O  uint32_t *)BITBAND_PERI(&TSB_CG->WUPLCR,0)))
+#define TSB_CG_WUPLCR_WULEF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->WUPLCR,1)))
+#define TSB_CG_FSYSMENC_IPMENC00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,0)))
+#define TSB_CG_FSYSMENC_IPMENC01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,1)))
+#define TSB_CG_FSYSMENC_IPMENC02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,2)))
+#define TSB_CG_FSYSMENC_IPMENC03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,3)))
+#define TSB_CG_FSYSMENC_IPMENC05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,5)))
+#define TSB_CG_FSYSMENC_IPMENC06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,6)))
+#define TSB_CG_FSYSMENC_IPMENC07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,7)))
+#define TSB_CG_FSYSMENC_IPMENC10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,10)))
+#define TSB_CG_FSYSMENC_IPMENC11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,11)))
+#define TSB_CG_FSYSMENC_IPMENC12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,12)))
+#define TSB_CG_FSYSMENC_IPMENC13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,13)))
+#define TSB_CG_FSYSMENC_IPMENC15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,15)))
+#define TSB_CG_FSYSMENC_IPMENC16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,16)))
+#define TSB_CG_FSYSMENA_IPMENA00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,0)))
+#define TSB_CG_FSYSMENA_IPMENA01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,1)))
+#define TSB_CG_FSYSMENA_IPMENA03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,3)))
+#define TSB_CG_FSYSMENA_IPMENA04                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,4)))
+#define TSB_CG_FSYSMENA_IPMENA05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,5)))
+#define TSB_CG_FSYSMENA_IPMENA06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,6)))
+#define TSB_CG_FSYSMENA_IPMENA07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,7)))
+#define TSB_CG_FSYSMENA_IPMENA08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,8)))
+#define TSB_CG_FSYSMENA_IPMENA09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,9)))
+#define TSB_CG_FSYSMENA_IPMENA10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,10)))
+#define TSB_CG_FSYSMENA_IPMENA11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,11)))
+#define TSB_CG_FSYSMENA_IPMENA12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,12)))
+#define TSB_CG_FSYSMENA_IPMENA13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,13)))
+#define TSB_CG_FSYSMENA_IPMENA14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,14)))
+#define TSB_CG_FSYSMENA_IPMENA15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,15)))
+#define TSB_CG_FSYSMENA_IPMENA16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,16)))
+#define TSB_CG_FSYSMENA_IPMENA17                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,17)))
+#define TSB_CG_FSYSMENA_IPMENA18                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,18)))
+#define TSB_CG_FSYSMENA_IPMENA19                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,19)))
+#define TSB_CG_FSYSMENA_IPMENA23                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,23)))
+#define TSB_CG_FSYSMENA_IPMENA24                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,24)))
+#define TSB_CG_FSYSMENA_IPMENA25                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,25)))
+#define TSB_CG_FSYSMENA_IPMENA29                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,29)))
+#define TSB_CG_FSYSMENA_IPMENA30                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,30)))
+#define TSB_CG_FSYSMENA_IPMENA31                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,31)))
+#define TSB_CG_FSYSMENB_IPMENB02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,2)))
+#define TSB_CG_FSYSMENB_IPMENB03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,3)))
+#define TSB_CG_FSYSMENB_IPMENB05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,5)))
+#define TSB_CG_FSYSMENB_IPMENB06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,6)))
+#define TSB_CG_FSYSMENB_IPMENB07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,7)))
+#define TSB_CG_FSYSMENB_IPMENB08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,8)))
+#define TSB_CG_FSYSMENB_IPMENB09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,9)))
+#define TSB_CG_FSYSMENB_IPMENB11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,11)))
+#define TSB_CG_FSYSMENB_IPMENB12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,12)))
+#define TSB_CG_FSYSMENB_IPMENB14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,14)))
+#define TSB_CG_FSYSMENB_IPMENB15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,15)))
+#define TSB_CG_FSYSMENB_IPMENB17                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,17)))
+#define TSB_CG_FSYSMENB_IPMENB21                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,21)))
+#define TSB_CG_FSYSMENB_IPMENB22                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,22)))
+#define TSB_CG_FSYSMENB_IPMENB23                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,23)))
+#define TSB_CG_FSYSMENB_IPMENB24                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,24)))
+#define TSB_CG_FSYSMENB_IPMENB28                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,28)))
+#define TSB_CG_FSYSMENB_IPMENB29                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,29)))
+#define TSB_CG_FSYSMENB_IPMENB30                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,30)))
+#define TSB_CG_FSYSMENB_IPMENB31                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,31)))
+#define TSB_CG_FSYSENA_IPENA00                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,0)))
+#define TSB_CG_FSYSENA_IPENA01                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,1)))
+#define TSB_CG_FSYSENA_IPENA02                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,2)))
+#define TSB_CG_FSYSENA_IPENA03                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,3)))
+#define TSB_CG_FSYSENA_IPENA04                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,4)))
+#define TSB_CG_FSYSENA_IPENA05                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,5)))
+#define TSB_CG_FSYSENA_IPENA06                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,6)))
+#define TSB_CG_FSYSENA_IPENA07                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,7)))
+#define TSB_CG_FSYSENA_IPENA08                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,8)))
+#define TSB_CG_FCEN_FCIPEN23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,23)))
+#define TSB_CG_FCEN_FCIPEN26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,26)))
+#define TSB_CG_FCEN_FCIPEN27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,27)))
+#define TSB_CG_SPCLKEN_TRCKEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->SPCLKEN,0)))
+#define TSB_CG_SPCLKEN_ADCKEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->SPCLKEN,16)))
+#define TSB_CG_EXTEND2_RSV20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,0)))
+#define TSB_CG_EXTEND2_RSV21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,1)))
+#define TSB_CG_EXTEND2_RSV22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,2)))
+
+
+
+/* Interrupt Monitor Register */
+#define TSB_IMN_FLGNMI_INT000FLG                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLGNMI,0)))
+#define TSB_IMN_FLGNMI_INT016FLG                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLGNMI,16)))
+#define TSB_IMN_FLG1_INT032FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,0)))
+#define TSB_IMN_FLG1_INT033FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,1)))
+#define TSB_IMN_FLG1_INT034FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,2)))
+#define TSB_IMN_FLG1_INT036FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,4)))
+#define TSB_IMN_FLG1_INT040FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,8)))
+#define TSB_IMN_FLG1_INT041FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,9)))
+#define TSB_IMN_FLG1_INT042FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,10)))
+#define TSB_IMN_FLG1_INT043FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,11)))
+#define TSB_IMN_FLG1_INT048FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,16)))
+#define TSB_IMN_FLG1_INT050FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,18)))
+#define TSB_IMN_FLG1_INT052FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,20)))
+#define TSB_IMN_FLG1_INT053FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,21)))
+#define TSB_IMN_FLG1_INT054FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,22)))
+#define TSB_IMN_FLG1_INT055FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,23)))
+#define TSB_IMN_FLG2_INT081FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,17)))
+#define TSB_IMN_FLG2_INT082FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,18)))
+#define TSB_IMN_FLG2_INT083FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,19)))
+#define TSB_IMN_FLG2_INT084FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,20)))
+#define TSB_IMN_FLG2_INT085FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,21)))
+#define TSB_IMN_FLG2_INT086FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,22)))
+#define TSB_IMN_FLG2_INT087FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,23)))
+#define TSB_IMN_FLG2_INT088FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,24)))
+#define TSB_IMN_FLG2_INT089FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,25)))
+#define TSB_IMN_FLG3_INT096FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,0)))
+#define TSB_IMN_FLG3_INT097FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,1)))
+#define TSB_IMN_FLG3_INT098FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,2)))
+#define TSB_IMN_FLG3_INT099FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,3)))
+#define TSB_IMN_FLG3_INT100FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,4)))
+#define TSB_IMN_FLG3_INT101FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,5)))
+#define TSB_IMN_FLG3_INT102FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,6)))
+#define TSB_IMN_FLG3_INT103FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,7)))
+#define TSB_IMN_FLG3_INT104FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,8)))
+#define TSB_IMN_FLG3_INT105FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,9)))
+#define TSB_IMN_FLG3_INT106FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,10)))
+#define TSB_IMN_FLG3_INT107FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,11)))
+#define TSB_IMN_FLG3_INT108FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,12)))
+#define TSB_IMN_FLG3_INT109FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,13)))
+#define TSB_IMN_FLG3_INT110FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,14)))
+#define TSB_IMN_FLG3_INT111FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,15)))
+#define TSB_IMN_FLG3_INT112FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,16)))
+#define TSB_IMN_FLG3_INT113FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,17)))
+#define TSB_IMN_FLG3_INT114FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,18)))
+#define TSB_IMN_FLG3_INT115FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,19)))
+#define TSB_IMN_FLG3_INT116FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,20)))
+#define TSB_IMN_FLG3_INT117FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,21)))
+#define TSB_IMN_FLG3_INT118FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,22)))
+#define TSB_IMN_FLG3_INT119FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,23)))
+#define TSB_IMN_FLG3_INT120FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,24)))
+#define TSB_IMN_FLG3_INT121FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,25)))
+#define TSB_IMN_FLG3_INT122FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,26)))
+#define TSB_IMN_FLG3_INT123FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,27)))
+#define TSB_IMN_FLG3_INT124FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,28)))
+#define TSB_IMN_FLG3_INT125FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,29)))
+#define TSB_IMN_FLG3_INT126FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,30)))
+#define TSB_IMN_FLG3_INT127FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,31)))
+#define TSB_IMN_FLG4_INT128FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,0)))
+#define TSB_IMN_FLG4_INT129FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,1)))
+#define TSB_IMN_FLG4_INT130FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,2)))
+#define TSB_IMN_FLG4_INT131FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,3)))
+#define TSB_IMN_FLG4_INT132FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,4)))
+#define TSB_IMN_FLG4_INT133FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,5)))
+#define TSB_IMN_FLG4_INT134FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,6)))
+#define TSB_IMN_FLG4_INT135FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,7)))
+#define TSB_IMN_FLG4_INT136FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,8)))
+#define TSB_IMN_FLG4_INT137FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,9)))
+#define TSB_IMN_FLG4_INT138FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,10)))
+#define TSB_IMN_FLG4_INT139FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,11)))
+#define TSB_IMN_FLG4_INT140FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,12)))
+#define TSB_IMN_FLG4_INT141FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,13)))
+#define TSB_IMN_FLG4_INT142FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,14)))
+#define TSB_IMN_FLG4_INT143FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,15)))
+#define TSB_IMN_FLG4_INT144FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,16)))
+#define TSB_IMN_FLG4_INT145FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,17)))
+#define TSB_IMN_FLG4_INT146FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,18)))
+#define TSB_IMN_FLG4_INT147FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,19)))
+#define TSB_IMN_FLG4_INT148FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,20)))
+#define TSB_IMN_FLG4_INT149FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,21)))
+#define TSB_IMN_FLG4_INT150FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,22)))
+#define TSB_IMN_FLG4_INT151FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,23)))
+#define TSB_IMN_FLG4_INT152FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,24)))
+#define TSB_IMN_FLG4_INT153FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,25)))
+#define TSB_IMN_FLG4_INT154FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,26)))
+#define TSB_IMN_FLG4_INT155FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,27)))
+#define TSB_IMN_FLG4_INT156FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,28)))
+#define TSB_IMN_FLG4_INT157FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,29)))
+#define TSB_IMN_FLG4_INT158FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,30)))
+#define TSB_IMN_FLG4_INT159FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,31)))
+#define TSB_IMN_FLG5_INT160FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,0)))
+#define TSB_IMN_FLG5_INT161FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,1)))
+#define TSB_IMN_FLG5_INT162FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,2)))
+#define TSB_IMN_FLG5_INT163FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,3)))
+#define TSB_IMN_FLG5_INT164FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,4)))
+#define TSB_IMN_FLG5_INT165FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,5)))
+#define TSB_IMN_FLG5_INT166FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,6)))
+#define TSB_IMN_FLG5_INT167FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,7)))
+#define TSB_IMN_FLG5_INT168FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,8)))
+#define TSB_IMN_FLG5_INT169FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,9)))
+#define TSB_IMN_FLG5_INT170FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,10)))
+#define TSB_IMN_FLG5_INT171FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,11)))
+#define TSB_IMN_FLG5_INT172FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,12)))
+#define TSB_IMN_FLG5_INT173FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,13)))
+#define TSB_IMN_FLG5_INT174FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,14)))
+#define TSB_IMN_FLG5_INT175FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,15)))
+#define TSB_IMN_FLG5_INT176FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,16)))
+#define TSB_IMN_FLG5_INT177FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,17)))
+#define TSB_IMN_FLG5_INT178FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,18)))
+#define TSB_IMN_FLG5_INT179FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,19)))
+#define TSB_IMN_FLG5_INT180FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,20)))
+#define TSB_IMN_FLG5_INT181FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,21)))
+#define TSB_IMN_FLG5_INT182FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,22)))
+#define TSB_IMN_FLG5_INT183FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,23)))
+#define TSB_IMN_FLG5_INT184FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,24)))
+#define TSB_IMN_FLG5_INT185FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,25)))
+#define TSB_IMN_FLG5_INT186FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,26)))
+#define TSB_IMN_FLG5_INT187FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,27)))
+#define TSB_IMN_FLG5_INT188FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,28)))
+#define TSB_IMN_FLG5_INT189FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,29)))
+#define TSB_IMN_FLG5_INT190FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,30)))
+#define TSB_IMN_FLG5_INT191FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,31)))
+#define TSB_IMN_FLG6_INT192FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,0)))
+#define TSB_IMN_FLG6_INT193FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,1)))
+#define TSB_IMN_FLG6_INT194FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,2)))
+#define TSB_IMN_FLG6_INT195FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,3)))
+#define TSB_IMN_FLG6_INT196FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,4)))
+#define TSB_IMN_FLG6_INT197FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,5)))
+#define TSB_IMN_FLG6_INT198FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,6)))
+#define TSB_IMN_FLG6_INT199FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,7)))
+#define TSB_IMN_FLG6_INT200FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,8)))
+#define TSB_IMN_FLG6_INT201FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,9)))
+#define TSB_IMN_FLG6_INT202FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,10)))
+#define TSB_IMN_FLG6_INT203FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,11)))
+#define TSB_IMN_FLG6_INT204FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,12)))
+#define TSB_IMN_FLG6_INT205FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,13)))
+#define TSB_IMN_FLG6_INT206FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,14)))
+#define TSB_IMN_FLG6_INT207FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,15)))
+#define TSB_IMN_FLG6_INT208FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,16)))
+#define TSB_IMN_FLG6_INT209FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,17)))
+#define TSB_IMN_FLG6_INT210FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,18)))
+#define TSB_IMN_FLG6_INT211FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,19)))
+#define TSB_IMN_FLG6_INT212FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,20)))
+#define TSB_IMN_FLG6_INT213FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,21)))
+#define TSB_IMN_FLG6_INT214FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,22)))
+#define TSB_IMN_FLG6_INT215FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,23)))
+#define TSB_IMN_FLG6_INT216FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,24)))
+#define TSB_IMN_FLG6_INT217FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,25)))
+#define TSB_IMN_FLG6_INT218FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,26)))
+#define TSB_IMN_FLG6_INT219FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,27)))
+#define TSB_IMN_FLG6_INT220FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,28)))
+#define TSB_IMN_FLG6_INT221FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,29)))
+#define TSB_IMN_FLG6_INT222FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,30)))
+#define TSB_IMN_FLG6_INT223FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,31)))
+#define TSB_IMN_FLG7_INT224FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,0)))
+#define TSB_IMN_FLG7_INT225FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,1)))
+#define TSB_IMN_FLG7_INT226FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,2)))
+#define TSB_IMN_FLG7_INT227FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,3)))
+#define TSB_IMN_FLG7_INT228FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,4)))
+#define TSB_IMN_FLG7_INT229FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,5)))
+#define TSB_IMN_FLG7_INT230FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,6)))
+#define TSB_IMN_FLG7_INT231FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,7)))
+#define TSB_IMN_FLG7_INT232FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,8)))
+#define TSB_IMN_FLG7_INT233FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,9)))
+#define TSB_IMN_FLG7_INT234FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,10)))
+#define TSB_IMN_FLG7_INT235FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,11)))
+#define TSB_IMN_FLG7_INT236FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,12)))
+#define TSB_IMN_FLG7_INT237FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,13)))
+#define TSB_IMN_FLG7_INT238FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,14)))
+#define TSB_IMN_FLG7_INT239FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,15)))
+#define TSB_IMN_FLG7_INT241FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,17)))
+#define TSB_IMN_FLG7_INT242FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,18)))
+#define TSB_IMN_FLG7_INT243FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,19)))
+#define TSB_IMN_FLG7_INT244FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,20)))
+#define TSB_IMN_FLG7_INT245FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,21)))
+#define TSB_IMN_FLG7_INT246FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,22)))
+#define TSB_IMN_FLG7_INT247FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,23)))
+#define TSB_IMN_FLG7_INT248FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,24)))
+#define TSB_IMN_FLG7_INT249FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,25)))
+#define TSB_IMN_FLG7_INT250FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,26)))
+#define TSB_IMN_FLG7_INT251FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,27)))
+#define TSB_IMN_FLG7_INT252FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,28)))
+#define TSB_IMN_FLG7_INT253FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,29)))
+#define TSB_IMN_FLG7_INT254FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,30)))
+#define TSB_IMN_FLG7_INT255FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,31)))
+
+
+/* DNF */
+#define TSB_DNFA_ENCR_NFEN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,0)))
+#define TSB_DNFA_ENCR_NFEN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,1)))
+#define TSB_DNFA_ENCR_NFEN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,2)))
+#define TSB_DNFA_ENCR_NFEN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,4)))
+#define TSB_DNFA_ENCR_NFEN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,5)))
+#define TSB_DNFA_ENCR_NFEN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,8)))
+#define TSB_DNFA_ENCR_NFEN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,9)))
+#define TSB_DNFA_ENCR_NFEN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,10)))
+#define TSB_DNFA_ENCR_NFEN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,11)))
+
+#define TSB_DNFB_ENCR_NFEN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,0)))
+#define TSB_DNFB_ENCR_NFEN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,4)))
+#define TSB_DNFB_ENCR_NFEN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,5)))
+#define TSB_DNFB_ENCR_NFEN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,10)))
+#define TSB_DNFB_ENCR_NFEN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,11)))
+
+
+/* Watchdog Timer (SIWDT) */
+#define TSB_SIWD0_EN_WDTE                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->EN,0)))
+#define TSB_SIWD0_EN_WDTF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_SIWD0->EN,1)))
+#define TSB_SIWD0_MOD_RESCR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->MOD,0)))
+#define TSB_SIWD0_MOD_INTF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->MOD,1)))
+
+
+/* NBDIF */
+#define TSB_NBD_CR0_NBDEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_NBD->CR0,0)))
+
+
+/* Malti Porpose Direct Memory Accsess(MDMA) */
+#define TSB_MDMAA_XFTYP_UMODE                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->XFTYP,16)))
+#define TSB_MDMAA_XFTYP_DMODE                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->XFTYP,24)))
+#define TSB_MDMAA_DSNUM_DSINF                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->DSNUM,8)))
+#define TSB_MDMAA_C00XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00XFTYP,16)))
+#define TSB_MDMAA_C00XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00XFTYP,24)))
+#define TSB_MDMAA_C00DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00DSNUM,8)))
+#define TSB_MDMAA_C01XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01XFTYP,16)))
+#define TSB_MDMAA_C01XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01XFTYP,24)))
+#define TSB_MDMAA_C01DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01DSNUM,8)))
+#define TSB_MDMAA_C02XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02XFTYP,16)))
+#define TSB_MDMAA_C02XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02XFTYP,24)))
+#define TSB_MDMAA_C02DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02DSNUM,8)))
+#define TSB_MDMAA_C03XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03XFTYP,16)))
+#define TSB_MDMAA_C03XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03XFTYP,24)))
+#define TSB_MDMAA_C03DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03DSNUM,8)))
+#define TSB_MDMAA_C04XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04XFTYP,16)))
+#define TSB_MDMAA_C04XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04XFTYP,24)))
+#define TSB_MDMAA_C04DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04DSNUM,8)))
+#define TSB_MDMAA_C05XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05XFTYP,16)))
+#define TSB_MDMAA_C05XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05XFTYP,24)))
+#define TSB_MDMAA_C05DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05DSNUM,8)))
+#define TSB_MDMAA_C06XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06XFTYP,16)))
+#define TSB_MDMAA_C06XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06XFTYP,24)))
+#define TSB_MDMAA_C06DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06DSNUM,8)))
+#define TSB_MDMAA_C07XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07XFTYP,16)))
+#define TSB_MDMAA_C07XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07XFTYP,24)))
+#define TSB_MDMAA_C07DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07DSNUM,8)))
+#define TSB_MDMAA_C08XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08XFTYP,16)))
+#define TSB_MDMAA_C08XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08XFTYP,24)))
+#define TSB_MDMAA_C08DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08DSNUM,8)))
+#define TSB_MDMAA_C09XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09XFTYP,16)))
+#define TSB_MDMAA_C09XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09XFTYP,24)))
+#define TSB_MDMAA_C09DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09DSNUM,8)))
+#define TSB_MDMAA_C10XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10XFTYP,16)))
+#define TSB_MDMAA_C10XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10XFTYP,24)))
+#define TSB_MDMAA_C10DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10DSNUM,8)))
+#define TSB_MDMAA_C11XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11XFTYP,16)))
+#define TSB_MDMAA_C11XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11XFTYP,24)))
+#define TSB_MDMAA_C11DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11DSNUM,8)))
+#define TSB_MDMAA_C12XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12XFTYP,16)))
+#define TSB_MDMAA_C12XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12XFTYP,24)))
+#define TSB_MDMAA_C12DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12DSNUM,8)))
+#define TSB_MDMAA_C13XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13XFTYP,16)))
+#define TSB_MDMAA_C13XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13XFTYP,24)))
+#define TSB_MDMAA_C13DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13DSNUM,8)))
+#define TSB_MDMAA_C14XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14XFTYP,16)))
+#define TSB_MDMAA_C14XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14XFTYP,24)))
+#define TSB_MDMAA_C14DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14DSNUM,8)))
+#define TSB_MDMAA_C15XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15XFTYP,16)))
+#define TSB_MDMAA_C15XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15XFTYP,24)))
+#define TSB_MDMAA_C15DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15DSNUM,8)))
+#define TSB_MDMAA_C16XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16XFTYP,16)))
+#define TSB_MDMAA_C16XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16XFTYP,24)))
+#define TSB_MDMAA_C16DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16DSNUM,8)))
+#define TSB_MDMAA_C17XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17XFTYP,16)))
+#define TSB_MDMAA_C17XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17XFTYP,24)))
+#define TSB_MDMAA_C17DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17DSNUM,8)))
+#define TSB_MDMAA_C18XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18XFTYP,16)))
+#define TSB_MDMAA_C18XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18XFTYP,24)))
+#define TSB_MDMAA_C18DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18DSNUM,8)))
+#define TSB_MDMAA_C19XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19XFTYP,16)))
+#define TSB_MDMAA_C19XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19XFTYP,24)))
+#define TSB_MDMAA_C19DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19DSNUM,8)))
+#define TSB_MDMAA_C20XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20XFTYP,16)))
+#define TSB_MDMAA_C20XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20XFTYP,24)))
+#define TSB_MDMAA_C20DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20DSNUM,8)))
+#define TSB_MDMAA_C21XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21XFTYP,16)))
+#define TSB_MDMAA_C21XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21XFTYP,24)))
+#define TSB_MDMAA_C21DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21DSNUM,8)))
+#define TSB_MDMAA_C22XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22XFTYP,16)))
+#define TSB_MDMAA_C22XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22XFTYP,24)))
+#define TSB_MDMAA_C22DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22DSNUM,8)))
+#define TSB_MDMAA_C23XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23XFTYP,16)))
+#define TSB_MDMAA_C23XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23XFTYP,24)))
+#define TSB_MDMAA_C23DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23DSNUM,8)))
+#define TSB_MDMAA_C24XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24XFTYP,16)))
+#define TSB_MDMAA_C24XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24XFTYP,24)))
+#define TSB_MDMAA_C24DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24DSNUM,8)))
+#define TSB_MDMAA_C25XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25XFTYP,16)))
+#define TSB_MDMAA_C25XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25XFTYP,24)))
+#define TSB_MDMAA_C25DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25DSNUM,8)))
+#define TSB_MDMAA_C26XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26XFTYP,16)))
+#define TSB_MDMAA_C26XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26XFTYP,24)))
+#define TSB_MDMAA_C26DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26DSNUM,8)))
+#define TSB_MDMAA_C27XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27XFTYP,16)))
+#define TSB_MDMAA_C27XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27XFTYP,24)))
+#define TSB_MDMAA_C27DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27DSNUM,8)))
+#define TSB_MDMAA_C28XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28XFTYP,16)))
+#define TSB_MDMAA_C28XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28XFTYP,24)))
+#define TSB_MDMAA_C28DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28DSNUM,8)))
+#define TSB_MDMAA_C29XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29XFTYP,16)))
+#define TSB_MDMAA_C29XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29XFTYP,24)))
+#define TSB_MDMAA_C29DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29DSNUM,8)))
+#define TSB_MDMAA_C30XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30XFTYP,16)))
+#define TSB_MDMAA_C30XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30XFTYP,24)))
+#define TSB_MDMAA_C30DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30DSNUM,8)))
+#define TSB_MDMAA_C31XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31XFTYP,16)))
+#define TSB_MDMAA_C31XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31XFTYP,24)))
+#define TSB_MDMAA_C31DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31DSNUM,8)))
+#define TSB_MDMAA_MSK_MSK0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,0)))
+#define TSB_MDMAA_MSK_MSK1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,1)))
+#define TSB_MDMAA_MSK_MSK2                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,2)))
+#define TSB_MDMAA_MSK_MSK3                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,3)))
+#define TSB_MDMAA_MSK_MSK4                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,4)))
+#define TSB_MDMAA_MSK_MSK5                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,5)))
+#define TSB_MDMAA_MSK_MSK6                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,6)))
+#define TSB_MDMAA_MSK_MSK7                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,7)))
+#define TSB_MDMAA_MSK_MSK8                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,8)))
+#define TSB_MDMAA_MSK_MSK9                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,9)))
+#define TSB_MDMAA_MSK_MSK10                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,10)))
+#define TSB_MDMAA_MSK_MSK11                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,11)))
+#define TSB_MDMAA_MSK_MSK12                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,12)))
+#define TSB_MDMAA_MSK_MSK13                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,13)))
+#define TSB_MDMAA_MSK_MSK14                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,14)))
+#define TSB_MDMAA_MSK_MSK15                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,15)))
+#define TSB_MDMAA_MSK_MSK16                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,16)))
+#define TSB_MDMAA_MSK_MSK17                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,17)))
+#define TSB_MDMAA_MSK_MSK18                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,18)))
+#define TSB_MDMAA_MSK_MSK19                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,19)))
+#define TSB_MDMAA_MSK_MSK20                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,20)))
+#define TSB_MDMAA_MSK_MSK21                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,21)))
+#define TSB_MDMAA_MSK_MSK22                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,22)))
+#define TSB_MDMAA_MSK_MSK23                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,23)))
+#define TSB_MDMAA_MSK_MSK24                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,24)))
+#define TSB_MDMAA_MSK_MSK25                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,25)))
+#define TSB_MDMAA_MSK_MSK26                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,26)))
+#define TSB_MDMAA_MSK_MSK27                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,27)))
+#define TSB_MDMAA_MSK_MSK28                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,28)))
+#define TSB_MDMAA_MSK_MSK29                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,29)))
+#define TSB_MDMAA_MSK_MSK30                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,30)))
+#define TSB_MDMAA_MSK_MSK31                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,31)))
+
+
+/* ARM Prime Cell PL011 */
+#define TSB_FURT0_DR_FE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,8)))
+#define TSB_FURT0_DR_PE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,9)))
+#define TSB_FURT0_DR_BE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,10)))
+#define TSB_FURT0_DR_OE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,11)))
+#define TSB_FURT0_RSR_FE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,0)))
+#define TSB_FURT0_RSR_PE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,1)))
+#define TSB_FURT0_RSR_BE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,2)))
+#define TSB_FURT0_RSR_OE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,3)))
+#define TSB_FURT0_FR_CTS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,0)))
+#define TSB_FURT0_FR_BUSY                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,3)))
+#define TSB_FURT0_FR_RXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,4)))
+#define TSB_FURT0_FR_TXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,5)))
+#define TSB_FURT0_FR_RXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,6)))
+#define TSB_FURT0_FR_TXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,7)))
+#define TSB_FURT0_LCR_H_BRK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,0)))
+#define TSB_FURT0_LCR_H_PEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,1)))
+#define TSB_FURT0_LCR_H_EPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,2)))
+#define TSB_FURT0_LCR_H_STP2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,3)))
+#define TSB_FURT0_LCR_H_FEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,4)))
+#define TSB_FURT0_LCR_H_SPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,7)))
+#define TSB_FURT0_CR_UARTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,0)))
+#define TSB_FURT0_CR_SIREN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,1)))
+#define TSB_FURT0_CR_SIRLP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,2)))
+#define TSB_FURT0_CR_TXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,8)))
+#define TSB_FURT0_CR_RXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,9)))
+#define TSB_FURT0_CR_RTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,14)))
+#define TSB_FURT0_CR_CTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,15)))
+#define TSB_FURT0_IMSC_RXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,4)))
+#define TSB_FURT0_IMSC_TXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,5)))
+#define TSB_FURT0_IMSC_RTIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,6)))
+#define TSB_FURT0_IMSC_FEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,7)))
+#define TSB_FURT0_IMSC_PEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,8)))
+#define TSB_FURT0_IMSC_BEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,9)))
+#define TSB_FURT0_IMSC_OEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,10)))
+#define TSB_FURT0_RIS_RXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,4)))
+#define TSB_FURT0_RIS_TXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,5)))
+#define TSB_FURT0_RIS_RTRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,6)))
+#define TSB_FURT0_RIS_FERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,7)))
+#define TSB_FURT0_RIS_PERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,8)))
+#define TSB_FURT0_RIS_BERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,9)))
+#define TSB_FURT0_RIS_OERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,10)))
+#define TSB_FURT0_MIS_RXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,4)))
+#define TSB_FURT0_MIS_TXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,5)))
+#define TSB_FURT0_MIS_RTMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,6)))
+#define TSB_FURT0_MIS_FEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,7)))
+#define TSB_FURT0_MIS_PEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,8)))
+#define TSB_FURT0_MIS_BEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,9)))
+#define TSB_FURT0_MIS_OEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,10)))
+#define TSB_FURT0_ICR_RXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,4)))
+#define TSB_FURT0_ICR_TXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,5)))
+#define TSB_FURT0_ICR_RTIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,6)))
+#define TSB_FURT0_ICR_FEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,7)))
+#define TSB_FURT0_ICR_PEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,8)))
+#define TSB_FURT0_ICR_BEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,9)))
+#define TSB_FURT0_ICR_OEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,10)))
+#define TSB_FURT0_DMACR_RXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,0)))
+#define TSB_FURT0_DMACR_TXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,1)))
+#define TSB_FURT0_DMACR_DMAONERR                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,2)))
+
+
+/* ADC */
+#define TSB_ADA_CR0_CNT                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,0)))
+#define TSB_ADA_CR0_SGL                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,1)))
+#define TSB_ADA_CR0_HPSGL                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,2)))
+#define TSB_ADA_CR0_ADEN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,7)))
+#define TSB_ADA_CR1_TRGEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,0)))
+#define TSB_ADA_CR1_HPTRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,1)))
+#define TSB_ADA_CR1_TRGDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,4)))
+#define TSB_ADA_CR1_SGLDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,5)))
+#define TSB_ADA_CR1_CNTDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,6)))
+#define TSB_ADA_CR1_HPDMEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,7)))
+#define TSB_ADA_ST_HPF                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,0)))
+#define TSB_ADA_ST_TRGF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,1)))
+#define TSB_ADA_ST_SNGF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,2)))
+#define TSB_ADA_ST_CNTF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,3)))
+#define TSB_ADA_ST_ADBF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,7)))
+#define TSB_ADA_MOD0_DACON                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->MOD0,0)))
+#define TSB_ADA_MOD0_RCUT                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->MOD0,1)))
+#define TSB_ADA_CMPEN_CMP0EN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPEN,0)))
+#define TSB_ADA_CMPEN_CMP1EN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPEN,1)))
+#define TSB_ADA_CMPCR0_ADBIG0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR0,5)))
+#define TSB_ADA_CMPCR0_CMPCND0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR0,6)))
+#define TSB_ADA_CMPCR1_ADBIG1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR1,5)))
+#define TSB_ADA_CMPCR1_CMPCND1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR1,6)))
+#define TSB_ADA_TSET0_ENINT0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET0,7)))
+#define TSB_ADA_TSET1_ENINT1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET1,7)))
+#define TSB_ADA_TSET2_ENINT2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET2,7)))
+#define TSB_ADA_TSET3_ENINT3                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET3,7)))
+#define TSB_ADA_TSET4_ENINT4                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET4,7)))
+#define TSB_ADA_TSET5_ENINT5                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET5,7)))
+#define TSB_ADA_TSET6_ENINT6                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET6,7)))
+#define TSB_ADA_TSET7_ENINT7                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET7,7)))
+#define TSB_ADA_TSET8_ENINT8                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET8,7)))
+#define TSB_ADA_TSET9_ENINT9                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET9,7)))
+#define TSB_ADA_TSET10_ENINT10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET10,7)))
+#define TSB_ADA_TSET11_ENINT11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET11,7)))
+#define TSB_ADA_TSET12_ENINT12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET12,7)))
+#define TSB_ADA_TSET13_ENINT13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET13,7)))
+#define TSB_ADA_TSET14_ENINT14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET14,7)))
+#define TSB_ADA_TSET15_ENINT15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET15,7)))
+#define TSB_ADA_TSET16_ENINT16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET16,7)))
+#define TSB_ADA_TSET17_ENINT17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET17,7)))
+#define TSB_ADA_TSET18_ENINT18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET18,7)))
+#define TSB_ADA_TSET19_ENINT19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET19,7)))
+#define TSB_ADA_TSET20_ENINT20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET20,7)))
+#define TSB_ADA_TSET21_ENINT21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET21,7)))
+#define TSB_ADA_TSET22_ENINT22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET22,7)))
+#define TSB_ADA_TSET23_ENINT23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET23,7)))
+#define TSB_ADA_REG0_ADRF0                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,0)))
+#define TSB_ADA_REG0_ADOVRF0                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,1)))
+#define TSB_ADA_REG0_ADRF_M0                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,28)))
+#define TSB_ADA_REG0_ADOVRF_M0                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,29)))
+#define TSB_ADA_REG1_ADRF1                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,0)))
+#define TSB_ADA_REG1_ADOVRF1                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,1)))
+#define TSB_ADA_REG1_ADRF_M1                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,28)))
+#define TSB_ADA_REG1_ADOVRF_M1                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,29)))
+#define TSB_ADA_REG2_ADRF2                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,0)))
+#define TSB_ADA_REG2_ADOVRF2                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,1)))
+#define TSB_ADA_REG2_ADRF_M2                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,28)))
+#define TSB_ADA_REG2_ADOVRF_M2                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,29)))
+#define TSB_ADA_REG3_ADRF3                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,0)))
+#define TSB_ADA_REG3_ADOVRF3                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,1)))
+#define TSB_ADA_REG3_ADRF_M3                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,28)))
+#define TSB_ADA_REG3_ADOVRF_M3                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,29)))
+#define TSB_ADA_REG4_ADRF4                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,0)))
+#define TSB_ADA_REG4_ADOVRF4                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,1)))
+#define TSB_ADA_REG4_ADRF_M4                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,28)))
+#define TSB_ADA_REG4_ADOVRF_M4                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,29)))
+#define TSB_ADA_REG5_ADRF5                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,0)))
+#define TSB_ADA_REG5_ADOVRF5                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,1)))
+#define TSB_ADA_REG5_ADRF_M5                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,28)))
+#define TSB_ADA_REG5_ADOVRF_M5                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,29)))
+#define TSB_ADA_REG6_ADRF6                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,0)))
+#define TSB_ADA_REG6_ADOVRF6                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,1)))
+#define TSB_ADA_REG6_ADRF_M6                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,28)))
+#define TSB_ADA_REG6_ADOVRF_M6                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,29)))
+#define TSB_ADA_REG7_ADRF7                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,0)))
+#define TSB_ADA_REG7_ADOVRF7                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,1)))
+#define TSB_ADA_REG7_ADRF_M7                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,28)))
+#define TSB_ADA_REG7_ADOVRF_M7                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,29)))
+#define TSB_ADA_REG8_ADRF8                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,0)))
+#define TSB_ADA_REG8_ADOVRF8                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,1)))
+#define TSB_ADA_REG8_ADRF_M8                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,28)))
+#define TSB_ADA_REG8_ADOVRF_M8                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,29)))
+#define TSB_ADA_REG9_ADRF9                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,0)))
+#define TSB_ADA_REG9_ADOVRF9                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,1)))
+#define TSB_ADA_REG9_ADRF_M9                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,28)))
+#define TSB_ADA_REG9_ADOVRF_M9                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,29)))
+#define TSB_ADA_REG10_ADRF10                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,0)))
+#define TSB_ADA_REG10_ADOVRF10                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,1)))
+#define TSB_ADA_REG10_ADRF_M10                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,28)))
+#define TSB_ADA_REG10_ADOVRF_M10                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,29)))
+#define TSB_ADA_REG11_ADRF11                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,0)))
+#define TSB_ADA_REG11_ADOVRF11                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,1)))
+#define TSB_ADA_REG11_ADRF_M11                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,28)))
+#define TSB_ADA_REG11_ADOVRF_M11                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,29)))
+#define TSB_ADA_REG12_ADRF12                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,0)))
+#define TSB_ADA_REG12_ADOVRF12                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,1)))
+#define TSB_ADA_REG12_ADRF_M12                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,28)))
+#define TSB_ADA_REG12_ADOVRF_M12                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,29)))
+#define TSB_ADA_REG13_ADRF13                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,0)))
+#define TSB_ADA_REG13_ADOVRF13                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,1)))
+#define TSB_ADA_REG13_ADRF_M13                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,28)))
+#define TSB_ADA_REG13_ADOVRF_M13                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,29)))
+#define TSB_ADA_REG14_ADRF14                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,0)))
+#define TSB_ADA_REG14_ADOVRF14                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,1)))
+#define TSB_ADA_REG14_ADRF_M14                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,28)))
+#define TSB_ADA_REG14_ADOVRF_M14                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,29)))
+#define TSB_ADA_REG15_ADRF15                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,0)))
+#define TSB_ADA_REG15_ADOVRF15                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,1)))
+#define TSB_ADA_REG15_ADRF_M15                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,28)))
+#define TSB_ADA_REG15_ADOVRF_M15                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,29)))
+#define TSB_ADA_REG16_ADRF16                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,0)))
+#define TSB_ADA_REG16_ADOVRF16                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,1)))
+#define TSB_ADA_REG16_ADRF_M16                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,28)))
+#define TSB_ADA_REG16_ADOVRF_M16                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,29)))
+#define TSB_ADA_REG17_ADRF17                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,0)))
+#define TSB_ADA_REG17_ADOVRF17                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,1)))
+#define TSB_ADA_REG17_ADRF_M17                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,28)))
+#define TSB_ADA_REG17_ADOVRF_M17                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,29)))
+#define TSB_ADA_REG18_ADRF18                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,0)))
+#define TSB_ADA_REG18_ADOVRF18                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,1)))
+#define TSB_ADA_REG18_ADRF_M18                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,28)))
+#define TSB_ADA_REG18_ADOVRF_M18                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,29)))
+#define TSB_ADA_REG19_ADRF19                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,0)))
+#define TSB_ADA_REG19_ADOVRF19                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,1)))
+#define TSB_ADA_REG19_ADRF_M19                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,28)))
+#define TSB_ADA_REG19_ADOVRF_M19                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,29)))
+#define TSB_ADA_REG20_ADRF20                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,0)))
+#define TSB_ADA_REG20_ADOVRF20                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,1)))
+#define TSB_ADA_REG20_ADRF_M20                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,28)))
+#define TSB_ADA_REG20_ADOVRF_M20                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,29)))
+#define TSB_ADA_REG21_ADRF21                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,0)))
+#define TSB_ADA_REG21_ADOVRF21                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,1)))
+#define TSB_ADA_REG21_ADRF_M21                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,28)))
+#define TSB_ADA_REG21_ADOVRF_M21                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,29)))
+#define TSB_ADA_REG22_ADRF22                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,0)))
+#define TSB_ADA_REG22_ADOVRF22                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,1)))
+#define TSB_ADA_REG22_ADRF_M22                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,28)))
+#define TSB_ADA_REG22_ADOVRF_M22                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,29)))
+#define TSB_ADA_REG23_ADRF23                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,0)))
+#define TSB_ADA_REG23_ADOVRF23                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,1)))
+#define TSB_ADA_REG23_ADRF_M23                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,28)))
+#define TSB_ADA_REG23_ADOVRF_M23                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,29)))
+
+
+/* Digital analog converter (DAC) */
+#define TSB_DA0_CR_EN                             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DA0->CR,0)))
+
+#define TSB_DA1_CR_EN                             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DA1->CR,0)))
+
+
+/* 16-bit Timer/Event Counter (TB) */
+#define TSB_T32A0_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->MOD,0)))
+#define TSB_T32A0_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->MOD,1)))
+#define TSB_T32A0_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,0)))
+#define TSB_T32A0_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,1)))
+#define TSB_T32A0_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,2)))
+#define TSB_T32A0_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,4)))
+#define TSB_T32A0_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRA,20)))
+#define TSB_T32A0_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,0)))
+#define TSB_T32A0_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,1)))
+#define TSB_T32A0_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,2)))
+#define TSB_T32A0_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,3)))
+#define TSB_T32A0_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,0)))
+#define TSB_T32A0_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,1)))
+#define TSB_T32A0_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,2)))
+#define TSB_T32A0_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,3)))
+#define TSB_T32A0_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,0)))
+#define TSB_T32A0_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,1)))
+#define TSB_T32A0_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,2)))
+#define TSB_T32A0_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,0)))
+#define TSB_T32A0_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,1)))
+#define TSB_T32A0_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,2)))
+#define TSB_T32A0_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,4)))
+#define TSB_T32A0_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRB,20)))
+#define TSB_T32A0_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,0)))
+#define TSB_T32A0_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,1)))
+#define TSB_T32A0_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,2)))
+#define TSB_T32A0_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,3)))
+#define TSB_T32A0_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,0)))
+#define TSB_T32A0_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,1)))
+#define TSB_T32A0_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,2)))
+#define TSB_T32A0_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,3)))
+#define TSB_T32A0_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,0)))
+#define TSB_T32A0_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,1)))
+#define TSB_T32A0_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,2)))
+#define TSB_T32A0_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,0)))
+#define TSB_T32A0_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,1)))
+#define TSB_T32A0_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,2)))
+#define TSB_T32A0_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,4)))
+#define TSB_T32A0_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRC,20)))
+#define TSB_T32A0_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,0)))
+#define TSB_T32A0_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,1)))
+#define TSB_T32A0_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,2)))
+#define TSB_T32A0_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,3)))
+#define TSB_T32A0_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,4)))
+#define TSB_T32A0_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,0)))
+#define TSB_T32A0_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,1)))
+#define TSB_T32A0_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,2)))
+#define TSB_T32A0_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,3)))
+#define TSB_T32A0_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,4)))
+#define TSB_T32A0_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,0)))
+#define TSB_T32A0_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,1)))
+#define TSB_T32A0_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,2)))
+#define TSB_T32A0_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->PLSCR,0)))
+#define TSB_T32A0_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->PLSCR,1)))
+
+#define TSB_T32A1_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->MOD,0)))
+#define TSB_T32A1_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->MOD,1)))
+#define TSB_T32A1_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,0)))
+#define TSB_T32A1_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,1)))
+#define TSB_T32A1_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,2)))
+#define TSB_T32A1_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,4)))
+#define TSB_T32A1_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRA,20)))
+#define TSB_T32A1_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,0)))
+#define TSB_T32A1_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,1)))
+#define TSB_T32A1_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,2)))
+#define TSB_T32A1_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,3)))
+#define TSB_T32A1_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,0)))
+#define TSB_T32A1_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,1)))
+#define TSB_T32A1_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,2)))
+#define TSB_T32A1_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,3)))
+#define TSB_T32A1_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,0)))
+#define TSB_T32A1_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,1)))
+#define TSB_T32A1_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,2)))
+#define TSB_T32A1_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,0)))
+#define TSB_T32A1_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,1)))
+#define TSB_T32A1_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,2)))
+#define TSB_T32A1_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,4)))
+#define TSB_T32A1_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRB,20)))
+#define TSB_T32A1_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,0)))
+#define TSB_T32A1_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,1)))
+#define TSB_T32A1_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,2)))
+#define TSB_T32A1_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,3)))
+#define TSB_T32A1_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,0)))
+#define TSB_T32A1_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,1)))
+#define TSB_T32A1_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,2)))
+#define TSB_T32A1_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,3)))
+#define TSB_T32A1_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,0)))
+#define TSB_T32A1_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,1)))
+#define TSB_T32A1_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,2)))
+#define TSB_T32A1_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,0)))
+#define TSB_T32A1_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,1)))
+#define TSB_T32A1_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,2)))
+#define TSB_T32A1_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,4)))
+#define TSB_T32A1_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRC,20)))
+#define TSB_T32A1_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,0)))
+#define TSB_T32A1_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,1)))
+#define TSB_T32A1_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,2)))
+#define TSB_T32A1_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,3)))
+#define TSB_T32A1_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,4)))
+#define TSB_T32A1_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,0)))
+#define TSB_T32A1_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,1)))
+#define TSB_T32A1_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,2)))
+#define TSB_T32A1_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,3)))
+#define TSB_T32A1_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,4)))
+#define TSB_T32A1_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,0)))
+#define TSB_T32A1_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,1)))
+#define TSB_T32A1_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,2)))
+#define TSB_T32A1_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->PLSCR,0)))
+#define TSB_T32A1_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->PLSCR,1)))
+
+#define TSB_T32A2_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->MOD,0)))
+#define TSB_T32A2_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->MOD,1)))
+#define TSB_T32A2_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,0)))
+#define TSB_T32A2_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,1)))
+#define TSB_T32A2_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,2)))
+#define TSB_T32A2_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,4)))
+#define TSB_T32A2_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRA,20)))
+#define TSB_T32A2_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,0)))
+#define TSB_T32A2_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,1)))
+#define TSB_T32A2_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,2)))
+#define TSB_T32A2_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,3)))
+#define TSB_T32A2_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,0)))
+#define TSB_T32A2_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,1)))
+#define TSB_T32A2_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,2)))
+#define TSB_T32A2_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,3)))
+#define TSB_T32A2_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,0)))
+#define TSB_T32A2_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,1)))
+#define TSB_T32A2_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,2)))
+#define TSB_T32A2_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,0)))
+#define TSB_T32A2_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,1)))
+#define TSB_T32A2_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,2)))
+#define TSB_T32A2_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,4)))
+#define TSB_T32A2_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRB,20)))
+#define TSB_T32A2_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,0)))
+#define TSB_T32A2_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,1)))
+#define TSB_T32A2_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,2)))
+#define TSB_T32A2_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,3)))
+#define TSB_T32A2_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,0)))
+#define TSB_T32A2_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,1)))
+#define TSB_T32A2_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,2)))
+#define TSB_T32A2_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,3)))
+#define TSB_T32A2_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,0)))
+#define TSB_T32A2_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,1)))
+#define TSB_T32A2_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,2)))
+#define TSB_T32A2_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,0)))
+#define TSB_T32A2_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,1)))
+#define TSB_T32A2_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,2)))
+#define TSB_T32A2_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,4)))
+#define TSB_T32A2_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRC,20)))
+#define TSB_T32A2_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,0)))
+#define TSB_T32A2_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,1)))
+#define TSB_T32A2_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,2)))
+#define TSB_T32A2_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,3)))
+#define TSB_T32A2_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,4)))
+#define TSB_T32A2_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,0)))
+#define TSB_T32A2_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,1)))
+#define TSB_T32A2_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,2)))
+#define TSB_T32A2_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,3)))
+#define TSB_T32A2_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,4)))
+#define TSB_T32A2_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,0)))
+#define TSB_T32A2_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,1)))
+#define TSB_T32A2_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,2)))
+#define TSB_T32A2_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->PLSCR,0)))
+#define TSB_T32A2_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->PLSCR,1)))
+
+#define TSB_T32A3_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->MOD,0)))
+#define TSB_T32A3_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->MOD,1)))
+#define TSB_T32A3_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,0)))
+#define TSB_T32A3_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,1)))
+#define TSB_T32A3_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,2)))
+#define TSB_T32A3_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,4)))
+#define TSB_T32A3_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRA,20)))
+#define TSB_T32A3_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,0)))
+#define TSB_T32A3_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,1)))
+#define TSB_T32A3_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,2)))
+#define TSB_T32A3_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,3)))
+#define TSB_T32A3_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,0)))
+#define TSB_T32A3_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,1)))
+#define TSB_T32A3_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,2)))
+#define TSB_T32A3_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,3)))
+#define TSB_T32A3_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,0)))
+#define TSB_T32A3_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,1)))
+#define TSB_T32A3_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,2)))
+#define TSB_T32A3_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,0)))
+#define TSB_T32A3_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,1)))
+#define TSB_T32A3_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,2)))
+#define TSB_T32A3_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,4)))
+#define TSB_T32A3_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRB,20)))
+#define TSB_T32A3_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,0)))
+#define TSB_T32A3_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,1)))
+#define TSB_T32A3_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,2)))
+#define TSB_T32A3_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,3)))
+#define TSB_T32A3_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,0)))
+#define TSB_T32A3_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,1)))
+#define TSB_T32A3_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,2)))
+#define TSB_T32A3_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,3)))
+#define TSB_T32A3_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,0)))
+#define TSB_T32A3_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,1)))
+#define TSB_T32A3_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,2)))
+#define TSB_T32A3_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,0)))
+#define TSB_T32A3_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,1)))
+#define TSB_T32A3_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,2)))
+#define TSB_T32A3_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,4)))
+#define TSB_T32A3_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRC,20)))
+#define TSB_T32A3_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,0)))
+#define TSB_T32A3_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,1)))
+#define TSB_T32A3_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,2)))
+#define TSB_T32A3_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,3)))
+#define TSB_T32A3_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,4)))
+#define TSB_T32A3_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,0)))
+#define TSB_T32A3_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,1)))
+#define TSB_T32A3_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,2)))
+#define TSB_T32A3_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,3)))
+#define TSB_T32A3_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,4)))
+#define TSB_T32A3_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,0)))
+#define TSB_T32A3_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,1)))
+#define TSB_T32A3_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,2)))
+#define TSB_T32A3_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->PLSCR,0)))
+#define TSB_T32A3_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->PLSCR,1)))
+
+#define TSB_T32A4_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->MOD,0)))
+#define TSB_T32A4_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->MOD,1)))
+#define TSB_T32A4_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,0)))
+#define TSB_T32A4_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,1)))
+#define TSB_T32A4_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,2)))
+#define TSB_T32A4_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,4)))
+#define TSB_T32A4_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRA,20)))
+#define TSB_T32A4_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,0)))
+#define TSB_T32A4_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,1)))
+#define TSB_T32A4_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,2)))
+#define TSB_T32A4_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,3)))
+#define TSB_T32A4_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,0)))
+#define TSB_T32A4_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,1)))
+#define TSB_T32A4_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,2)))
+#define TSB_T32A4_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,3)))
+#define TSB_T32A4_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,0)))
+#define TSB_T32A4_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,1)))
+#define TSB_T32A4_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,2)))
+#define TSB_T32A4_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,0)))
+#define TSB_T32A4_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,1)))
+#define TSB_T32A4_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,2)))
+#define TSB_T32A4_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,4)))
+#define TSB_T32A4_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRB,20)))
+#define TSB_T32A4_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,0)))
+#define TSB_T32A4_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,1)))
+#define TSB_T32A4_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,2)))
+#define TSB_T32A4_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,3)))
+#define TSB_T32A4_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,0)))
+#define TSB_T32A4_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,1)))
+#define TSB_T32A4_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,2)))
+#define TSB_T32A4_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,3)))
+#define TSB_T32A4_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,0)))
+#define TSB_T32A4_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,1)))
+#define TSB_T32A4_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,2)))
+#define TSB_T32A4_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,0)))
+#define TSB_T32A4_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,1)))
+#define TSB_T32A4_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,2)))
+#define TSB_T32A4_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,4)))
+#define TSB_T32A4_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRC,20)))
+#define TSB_T32A4_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,0)))
+#define TSB_T32A4_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,1)))
+#define TSB_T32A4_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,2)))
+#define TSB_T32A4_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,3)))
+#define TSB_T32A4_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,4)))
+#define TSB_T32A4_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,0)))
+#define TSB_T32A4_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,1)))
+#define TSB_T32A4_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,2)))
+#define TSB_T32A4_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,3)))
+#define TSB_T32A4_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,4)))
+#define TSB_T32A4_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,0)))
+#define TSB_T32A4_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,1)))
+#define TSB_T32A4_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,2)))
+#define TSB_T32A4_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->PLSCR,0)))
+#define TSB_T32A4_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->PLSCR,1)))
+
+#define TSB_T32A5_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->MOD,0)))
+#define TSB_T32A5_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->MOD,1)))
+#define TSB_T32A5_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,0)))
+#define TSB_T32A5_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,1)))
+#define TSB_T32A5_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,2)))
+#define TSB_T32A5_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,4)))
+#define TSB_T32A5_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRA,20)))
+#define TSB_T32A5_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,0)))
+#define TSB_T32A5_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,1)))
+#define TSB_T32A5_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,2)))
+#define TSB_T32A5_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,3)))
+#define TSB_T32A5_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,0)))
+#define TSB_T32A5_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,1)))
+#define TSB_T32A5_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,2)))
+#define TSB_T32A5_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,3)))
+#define TSB_T32A5_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,0)))
+#define TSB_T32A5_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,1)))
+#define TSB_T32A5_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,2)))
+#define TSB_T32A5_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,0)))
+#define TSB_T32A5_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,1)))
+#define TSB_T32A5_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,2)))
+#define TSB_T32A5_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,4)))
+#define TSB_T32A5_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRB,20)))
+#define TSB_T32A5_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,0)))
+#define TSB_T32A5_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,1)))
+#define TSB_T32A5_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,2)))
+#define TSB_T32A5_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,3)))
+#define TSB_T32A5_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,0)))
+#define TSB_T32A5_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,1)))
+#define TSB_T32A5_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,2)))
+#define TSB_T32A5_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,3)))
+#define TSB_T32A5_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,0)))
+#define TSB_T32A5_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,1)))
+#define TSB_T32A5_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,2)))
+#define TSB_T32A5_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,0)))
+#define TSB_T32A5_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,1)))
+#define TSB_T32A5_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,2)))
+#define TSB_T32A5_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,4)))
+#define TSB_T32A5_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRC,20)))
+#define TSB_T32A5_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,0)))
+#define TSB_T32A5_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,1)))
+#define TSB_T32A5_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,2)))
+#define TSB_T32A5_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,3)))
+#define TSB_T32A5_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,4)))
+#define TSB_T32A5_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,0)))
+#define TSB_T32A5_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,1)))
+#define TSB_T32A5_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,2)))
+#define TSB_T32A5_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,3)))
+#define TSB_T32A5_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,4)))
+#define TSB_T32A5_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,0)))
+#define TSB_T32A5_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,1)))
+#define TSB_T32A5_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,2)))
+#define TSB_T32A5_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->PLSCR,0)))
+#define TSB_T32A5_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->PLSCR,1)))
+
+#define TSB_T32A6_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->MOD,0)))
+#define TSB_T32A6_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->MOD,1)))
+#define TSB_T32A6_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,0)))
+#define TSB_T32A6_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,1)))
+#define TSB_T32A6_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,2)))
+#define TSB_T32A6_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,4)))
+#define TSB_T32A6_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRA,20)))
+#define TSB_T32A6_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,0)))
+#define TSB_T32A6_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,1)))
+#define TSB_T32A6_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,2)))
+#define TSB_T32A6_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,3)))
+#define TSB_T32A6_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,0)))
+#define TSB_T32A6_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,1)))
+#define TSB_T32A6_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,2)))
+#define TSB_T32A6_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,3)))
+#define TSB_T32A6_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,0)))
+#define TSB_T32A6_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,1)))
+#define TSB_T32A6_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,2)))
+#define TSB_T32A6_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,0)))
+#define TSB_T32A6_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,1)))
+#define TSB_T32A6_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,2)))
+#define TSB_T32A6_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,4)))
+#define TSB_T32A6_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRB,20)))
+#define TSB_T32A6_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,0)))
+#define TSB_T32A6_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,1)))
+#define TSB_T32A6_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,2)))
+#define TSB_T32A6_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,3)))
+#define TSB_T32A6_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,0)))
+#define TSB_T32A6_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,1)))
+#define TSB_T32A6_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,2)))
+#define TSB_T32A6_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,3)))
+#define TSB_T32A6_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,0)))
+#define TSB_T32A6_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,1)))
+#define TSB_T32A6_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,2)))
+#define TSB_T32A6_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,0)))
+#define TSB_T32A6_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,1)))
+#define TSB_T32A6_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,2)))
+#define TSB_T32A6_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,4)))
+#define TSB_T32A6_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRC,20)))
+#define TSB_T32A6_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,0)))
+#define TSB_T32A6_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,1)))
+#define TSB_T32A6_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,2)))
+#define TSB_T32A6_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,3)))
+#define TSB_T32A6_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,4)))
+#define TSB_T32A6_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,0)))
+#define TSB_T32A6_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,1)))
+#define TSB_T32A6_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,2)))
+#define TSB_T32A6_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,3)))
+#define TSB_T32A6_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,4)))
+#define TSB_T32A6_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,0)))
+#define TSB_T32A6_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,1)))
+#define TSB_T32A6_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,2)))
+#define TSB_T32A6_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->PLSCR,0)))
+#define TSB_T32A6_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->PLSCR,1)))
+
+#define TSB_T32A7_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->MOD,0)))
+#define TSB_T32A7_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->MOD,1)))
+#define TSB_T32A7_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,0)))
+#define TSB_T32A7_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,1)))
+#define TSB_T32A7_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,2)))
+#define TSB_T32A7_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,4)))
+#define TSB_T32A7_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRA,20)))
+#define TSB_T32A7_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,0)))
+#define TSB_T32A7_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,1)))
+#define TSB_T32A7_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,2)))
+#define TSB_T32A7_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,3)))
+#define TSB_T32A7_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,0)))
+#define TSB_T32A7_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,1)))
+#define TSB_T32A7_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,2)))
+#define TSB_T32A7_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,3)))
+#define TSB_T32A7_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,0)))
+#define TSB_T32A7_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,1)))
+#define TSB_T32A7_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,2)))
+#define TSB_T32A7_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,0)))
+#define TSB_T32A7_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,1)))
+#define TSB_T32A7_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,2)))
+#define TSB_T32A7_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,4)))
+#define TSB_T32A7_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRB,20)))
+#define TSB_T32A7_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,0)))
+#define TSB_T32A7_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,1)))
+#define TSB_T32A7_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,2)))
+#define TSB_T32A7_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,3)))
+#define TSB_T32A7_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,0)))
+#define TSB_T32A7_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,1)))
+#define TSB_T32A7_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,2)))
+#define TSB_T32A7_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,3)))
+#define TSB_T32A7_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,0)))
+#define TSB_T32A7_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,1)))
+#define TSB_T32A7_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,2)))
+#define TSB_T32A7_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,0)))
+#define TSB_T32A7_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,1)))
+#define TSB_T32A7_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,2)))
+#define TSB_T32A7_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,4)))
+#define TSB_T32A7_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRC,20)))
+#define TSB_T32A7_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,0)))
+#define TSB_T32A7_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,1)))
+#define TSB_T32A7_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,2)))
+#define TSB_T32A7_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,3)))
+#define TSB_T32A7_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,4)))
+#define TSB_T32A7_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,0)))
+#define TSB_T32A7_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,1)))
+#define TSB_T32A7_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,2)))
+#define TSB_T32A7_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,3)))
+#define TSB_T32A7_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,4)))
+#define TSB_T32A7_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,0)))
+#define TSB_T32A7_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,1)))
+#define TSB_T32A7_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,2)))
+#define TSB_T32A7_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->PLSCR,0)))
+#define TSB_T32A7_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->PLSCR,1)))
+
+#define TSB_T32A8_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->MOD,0)))
+#define TSB_T32A8_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->MOD,1)))
+#define TSB_T32A8_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,0)))
+#define TSB_T32A8_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,1)))
+#define TSB_T32A8_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,2)))
+#define TSB_T32A8_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,4)))
+#define TSB_T32A8_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRA,20)))
+#define TSB_T32A8_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,0)))
+#define TSB_T32A8_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,1)))
+#define TSB_T32A8_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,2)))
+#define TSB_T32A8_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,3)))
+#define TSB_T32A8_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,0)))
+#define TSB_T32A8_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,1)))
+#define TSB_T32A8_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,2)))
+#define TSB_T32A8_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,3)))
+#define TSB_T32A8_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,0)))
+#define TSB_T32A8_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,1)))
+#define TSB_T32A8_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,2)))
+#define TSB_T32A8_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,0)))
+#define TSB_T32A8_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,1)))
+#define TSB_T32A8_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,2)))
+#define TSB_T32A8_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,4)))
+#define TSB_T32A8_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRB,20)))
+#define TSB_T32A8_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,0)))
+#define TSB_T32A8_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,1)))
+#define TSB_T32A8_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,2)))
+#define TSB_T32A8_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,3)))
+#define TSB_T32A8_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,0)))
+#define TSB_T32A8_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,1)))
+#define TSB_T32A8_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,2)))
+#define TSB_T32A8_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,3)))
+#define TSB_T32A8_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,0)))
+#define TSB_T32A8_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,1)))
+#define TSB_T32A8_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,2)))
+#define TSB_T32A8_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,0)))
+#define TSB_T32A8_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,1)))
+#define TSB_T32A8_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,2)))
+#define TSB_T32A8_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,4)))
+#define TSB_T32A8_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRC,20)))
+#define TSB_T32A8_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,0)))
+#define TSB_T32A8_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,1)))
+#define TSB_T32A8_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,2)))
+#define TSB_T32A8_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,3)))
+#define TSB_T32A8_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,4)))
+#define TSB_T32A8_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,0)))
+#define TSB_T32A8_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,1)))
+#define TSB_T32A8_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,2)))
+#define TSB_T32A8_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,3)))
+#define TSB_T32A8_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,4)))
+#define TSB_T32A8_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,0)))
+#define TSB_T32A8_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,1)))
+#define TSB_T32A8_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,2)))
+#define TSB_T32A8_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->PLSCR,0)))
+#define TSB_T32A8_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->PLSCR,1)))
+
+#define TSB_T32A9_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->MOD,0)))
+#define TSB_T32A9_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->MOD,1)))
+#define TSB_T32A9_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,0)))
+#define TSB_T32A9_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,1)))
+#define TSB_T32A9_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,2)))
+#define TSB_T32A9_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,4)))
+#define TSB_T32A9_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRA,20)))
+#define TSB_T32A9_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,0)))
+#define TSB_T32A9_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,1)))
+#define TSB_T32A9_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,2)))
+#define TSB_T32A9_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,3)))
+#define TSB_T32A9_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,0)))
+#define TSB_T32A9_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,1)))
+#define TSB_T32A9_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,2)))
+#define TSB_T32A9_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,3)))
+#define TSB_T32A9_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,0)))
+#define TSB_T32A9_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,1)))
+#define TSB_T32A9_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,2)))
+#define TSB_T32A9_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,0)))
+#define TSB_T32A9_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,1)))
+#define TSB_T32A9_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,2)))
+#define TSB_T32A9_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,4)))
+#define TSB_T32A9_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRB,20)))
+#define TSB_T32A9_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,0)))
+#define TSB_T32A9_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,1)))
+#define TSB_T32A9_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,2)))
+#define TSB_T32A9_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,3)))
+#define TSB_T32A9_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,0)))
+#define TSB_T32A9_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,1)))
+#define TSB_T32A9_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,2)))
+#define TSB_T32A9_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,3)))
+#define TSB_T32A9_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,0)))
+#define TSB_T32A9_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,1)))
+#define TSB_T32A9_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,2)))
+#define TSB_T32A9_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,0)))
+#define TSB_T32A9_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,1)))
+#define TSB_T32A9_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,2)))
+#define TSB_T32A9_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,4)))
+#define TSB_T32A9_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRC,20)))
+#define TSB_T32A9_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,0)))
+#define TSB_T32A9_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,1)))
+#define TSB_T32A9_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,2)))
+#define TSB_T32A9_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,3)))
+#define TSB_T32A9_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,4)))
+#define TSB_T32A9_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,0)))
+#define TSB_T32A9_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,1)))
+#define TSB_T32A9_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,2)))
+#define TSB_T32A9_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,3)))
+#define TSB_T32A9_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,4)))
+#define TSB_T32A9_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,0)))
+#define TSB_T32A9_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,1)))
+#define TSB_T32A9_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,2)))
+#define TSB_T32A9_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->PLSCR,0)))
+#define TSB_T32A9_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->PLSCR,1)))
+
+#define TSB_T32A10_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->MOD,0)))
+#define TSB_T32A10_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->MOD,1)))
+#define TSB_T32A10_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,0)))
+#define TSB_T32A10_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,1)))
+#define TSB_T32A10_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,2)))
+#define TSB_T32A10_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,4)))
+#define TSB_T32A10_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRA,20)))
+#define TSB_T32A10_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,0)))
+#define TSB_T32A10_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,1)))
+#define TSB_T32A10_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,2)))
+#define TSB_T32A10_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,3)))
+#define TSB_T32A10_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,0)))
+#define TSB_T32A10_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,1)))
+#define TSB_T32A10_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,2)))
+#define TSB_T32A10_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,3)))
+#define TSB_T32A10_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,0)))
+#define TSB_T32A10_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,1)))
+#define TSB_T32A10_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,2)))
+#define TSB_T32A10_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,0)))
+#define TSB_T32A10_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,1)))
+#define TSB_T32A10_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,2)))
+#define TSB_T32A10_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,4)))
+#define TSB_T32A10_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRB,20)))
+#define TSB_T32A10_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,0)))
+#define TSB_T32A10_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,1)))
+#define TSB_T32A10_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,2)))
+#define TSB_T32A10_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,3)))
+#define TSB_T32A10_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,0)))
+#define TSB_T32A10_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,1)))
+#define TSB_T32A10_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,2)))
+#define TSB_T32A10_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,3)))
+#define TSB_T32A10_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,0)))
+#define TSB_T32A10_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,1)))
+#define TSB_T32A10_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,2)))
+#define TSB_T32A10_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,0)))
+#define TSB_T32A10_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,1)))
+#define TSB_T32A10_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,2)))
+#define TSB_T32A10_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,4)))
+#define TSB_T32A10_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRC,20)))
+#define TSB_T32A10_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,0)))
+#define TSB_T32A10_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,1)))
+#define TSB_T32A10_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,2)))
+#define TSB_T32A10_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,3)))
+#define TSB_T32A10_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,4)))
+#define TSB_T32A10_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,0)))
+#define TSB_T32A10_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,1)))
+#define TSB_T32A10_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,2)))
+#define TSB_T32A10_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,3)))
+#define TSB_T32A10_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,4)))
+#define TSB_T32A10_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,0)))
+#define TSB_T32A10_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,1)))
+#define TSB_T32A10_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,2)))
+#define TSB_T32A10_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->PLSCR,0)))
+#define TSB_T32A10_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->PLSCR,1)))
+
+#define TSB_T32A11_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->MOD,0)))
+#define TSB_T32A11_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->MOD,1)))
+#define TSB_T32A11_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,0)))
+#define TSB_T32A11_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,1)))
+#define TSB_T32A11_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,2)))
+#define TSB_T32A11_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,4)))
+#define TSB_T32A11_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRA,20)))
+#define TSB_T32A11_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,0)))
+#define TSB_T32A11_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,1)))
+#define TSB_T32A11_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,2)))
+#define TSB_T32A11_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,3)))
+#define TSB_T32A11_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,0)))
+#define TSB_T32A11_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,1)))
+#define TSB_T32A11_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,2)))
+#define TSB_T32A11_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,3)))
+#define TSB_T32A11_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,0)))
+#define TSB_T32A11_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,1)))
+#define TSB_T32A11_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,2)))
+#define TSB_T32A11_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,0)))
+#define TSB_T32A11_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,1)))
+#define TSB_T32A11_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,2)))
+#define TSB_T32A11_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,4)))
+#define TSB_T32A11_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRB,20)))
+#define TSB_T32A11_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,0)))
+#define TSB_T32A11_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,1)))
+#define TSB_T32A11_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,2)))
+#define TSB_T32A11_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,3)))
+#define TSB_T32A11_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,0)))
+#define TSB_T32A11_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,1)))
+#define TSB_T32A11_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,2)))
+#define TSB_T32A11_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,3)))
+#define TSB_T32A11_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,0)))
+#define TSB_T32A11_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,1)))
+#define TSB_T32A11_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,2)))
+#define TSB_T32A11_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,0)))
+#define TSB_T32A11_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,1)))
+#define TSB_T32A11_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,2)))
+#define TSB_T32A11_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,4)))
+#define TSB_T32A11_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRC,20)))
+#define TSB_T32A11_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,0)))
+#define TSB_T32A11_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,1)))
+#define TSB_T32A11_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,2)))
+#define TSB_T32A11_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,3)))
+#define TSB_T32A11_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,4)))
+#define TSB_T32A11_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,0)))
+#define TSB_T32A11_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,1)))
+#define TSB_T32A11_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,2)))
+#define TSB_T32A11_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,3)))
+#define TSB_T32A11_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,4)))
+#define TSB_T32A11_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,0)))
+#define TSB_T32A11_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,1)))
+#define TSB_T32A11_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,2)))
+#define TSB_T32A11_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->PLSCR,0)))
+#define TSB_T32A11_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->PLSCR,1)))
+
+#define TSB_T32A12_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->MOD,0)))
+#define TSB_T32A12_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->MOD,1)))
+#define TSB_T32A12_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,0)))
+#define TSB_T32A12_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,1)))
+#define TSB_T32A12_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,2)))
+#define TSB_T32A12_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,4)))
+#define TSB_T32A12_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRA,20)))
+#define TSB_T32A12_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,0)))
+#define TSB_T32A12_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,1)))
+#define TSB_T32A12_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,2)))
+#define TSB_T32A12_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,3)))
+#define TSB_T32A12_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,0)))
+#define TSB_T32A12_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,1)))
+#define TSB_T32A12_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,2)))
+#define TSB_T32A12_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,3)))
+#define TSB_T32A12_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,0)))
+#define TSB_T32A12_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,1)))
+#define TSB_T32A12_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,2)))
+#define TSB_T32A12_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,0)))
+#define TSB_T32A12_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,1)))
+#define TSB_T32A12_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,2)))
+#define TSB_T32A12_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,4)))
+#define TSB_T32A12_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRB,20)))
+#define TSB_T32A12_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,0)))
+#define TSB_T32A12_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,1)))
+#define TSB_T32A12_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,2)))
+#define TSB_T32A12_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,3)))
+#define TSB_T32A12_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,0)))
+#define TSB_T32A12_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,1)))
+#define TSB_T32A12_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,2)))
+#define TSB_T32A12_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,3)))
+#define TSB_T32A12_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,0)))
+#define TSB_T32A12_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,1)))
+#define TSB_T32A12_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,2)))
+#define TSB_T32A12_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,0)))
+#define TSB_T32A12_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,1)))
+#define TSB_T32A12_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,2)))
+#define TSB_T32A12_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,4)))
+#define TSB_T32A12_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRC,20)))
+#define TSB_T32A12_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,0)))
+#define TSB_T32A12_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,1)))
+#define TSB_T32A12_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,2)))
+#define TSB_T32A12_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,3)))
+#define TSB_T32A12_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,4)))
+#define TSB_T32A12_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,0)))
+#define TSB_T32A12_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,1)))
+#define TSB_T32A12_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,2)))
+#define TSB_T32A12_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,3)))
+#define TSB_T32A12_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,4)))
+#define TSB_T32A12_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,0)))
+#define TSB_T32A12_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,1)))
+#define TSB_T32A12_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,2)))
+#define TSB_T32A12_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->PLSCR,0)))
+#define TSB_T32A12_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->PLSCR,1)))
+
+#define TSB_T32A13_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->MOD,0)))
+#define TSB_T32A13_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->MOD,1)))
+#define TSB_T32A13_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,0)))
+#define TSB_T32A13_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,1)))
+#define TSB_T32A13_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,2)))
+#define TSB_T32A13_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,4)))
+#define TSB_T32A13_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRA,20)))
+#define TSB_T32A13_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,0)))
+#define TSB_T32A13_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,1)))
+#define TSB_T32A13_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,2)))
+#define TSB_T32A13_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,3)))
+#define TSB_T32A13_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,0)))
+#define TSB_T32A13_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,1)))
+#define TSB_T32A13_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,2)))
+#define TSB_T32A13_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,3)))
+#define TSB_T32A13_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,0)))
+#define TSB_T32A13_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,1)))
+#define TSB_T32A13_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,2)))
+#define TSB_T32A13_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,0)))
+#define TSB_T32A13_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,1)))
+#define TSB_T32A13_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,2)))
+#define TSB_T32A13_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,4)))
+#define TSB_T32A13_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRB,20)))
+#define TSB_T32A13_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,0)))
+#define TSB_T32A13_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,1)))
+#define TSB_T32A13_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,2)))
+#define TSB_T32A13_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,3)))
+#define TSB_T32A13_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,0)))
+#define TSB_T32A13_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,1)))
+#define TSB_T32A13_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,2)))
+#define TSB_T32A13_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,3)))
+#define TSB_T32A13_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,0)))
+#define TSB_T32A13_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,1)))
+#define TSB_T32A13_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,2)))
+#define TSB_T32A13_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,0)))
+#define TSB_T32A13_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,1)))
+#define TSB_T32A13_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,2)))
+#define TSB_T32A13_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,4)))
+#define TSB_T32A13_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRC,20)))
+#define TSB_T32A13_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,0)))
+#define TSB_T32A13_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,1)))
+#define TSB_T32A13_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,2)))
+#define TSB_T32A13_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,3)))
+#define TSB_T32A13_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,4)))
+#define TSB_T32A13_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,0)))
+#define TSB_T32A13_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,1)))
+#define TSB_T32A13_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,2)))
+#define TSB_T32A13_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,3)))
+#define TSB_T32A13_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,4)))
+#define TSB_T32A13_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,0)))
+#define TSB_T32A13_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,1)))
+#define TSB_T32A13_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,2)))
+#define TSB_T32A13_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->PLSCR,0)))
+#define TSB_T32A13_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->PLSCR,1)))
+
+#define TSB_T32A14_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->MOD,0)))
+#define TSB_T32A14_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->MOD,1)))
+#define TSB_T32A14_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,0)))
+#define TSB_T32A14_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,1)))
+#define TSB_T32A14_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,2)))
+#define TSB_T32A14_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,4)))
+#define TSB_T32A14_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRA,20)))
+#define TSB_T32A14_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,0)))
+#define TSB_T32A14_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,1)))
+#define TSB_T32A14_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,2)))
+#define TSB_T32A14_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,3)))
+#define TSB_T32A14_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,0)))
+#define TSB_T32A14_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,1)))
+#define TSB_T32A14_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,2)))
+#define TSB_T32A14_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,3)))
+#define TSB_T32A14_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,0)))
+#define TSB_T32A14_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,1)))
+#define TSB_T32A14_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,2)))
+#define TSB_T32A14_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,0)))
+#define TSB_T32A14_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,1)))
+#define TSB_T32A14_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,2)))
+#define TSB_T32A14_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,4)))
+#define TSB_T32A14_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRB,20)))
+#define TSB_T32A14_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,0)))
+#define TSB_T32A14_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,1)))
+#define TSB_T32A14_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,2)))
+#define TSB_T32A14_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,3)))
+#define TSB_T32A14_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,0)))
+#define TSB_T32A14_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,1)))
+#define TSB_T32A14_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,2)))
+#define TSB_T32A14_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,3)))
+#define TSB_T32A14_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,0)))
+#define TSB_T32A14_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,1)))
+#define TSB_T32A14_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,2)))
+#define TSB_T32A14_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,0)))
+#define TSB_T32A14_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,1)))
+#define TSB_T32A14_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,2)))
+#define TSB_T32A14_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,4)))
+#define TSB_T32A14_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRC,20)))
+#define TSB_T32A14_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,0)))
+#define TSB_T32A14_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,1)))
+#define TSB_T32A14_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,2)))
+#define TSB_T32A14_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,3)))
+#define TSB_T32A14_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,4)))
+#define TSB_T32A14_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,0)))
+#define TSB_T32A14_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,1)))
+#define TSB_T32A14_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,2)))
+#define TSB_T32A14_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,3)))
+#define TSB_T32A14_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,4)))
+#define TSB_T32A14_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,0)))
+#define TSB_T32A14_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,1)))
+#define TSB_T32A14_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,2)))
+#define TSB_T32A14_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->PLSCR,0)))
+#define TSB_T32A14_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->PLSCR,1)))
+
+#define TSB_T32A15_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->MOD,0)))
+#define TSB_T32A15_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->MOD,1)))
+#define TSB_T32A15_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,0)))
+#define TSB_T32A15_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,1)))
+#define TSB_T32A15_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,2)))
+#define TSB_T32A15_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,4)))
+#define TSB_T32A15_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRA,20)))
+#define TSB_T32A15_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,0)))
+#define TSB_T32A15_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,1)))
+#define TSB_T32A15_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,2)))
+#define TSB_T32A15_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,3)))
+#define TSB_T32A15_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,0)))
+#define TSB_T32A15_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,1)))
+#define TSB_T32A15_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,2)))
+#define TSB_T32A15_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,3)))
+#define TSB_T32A15_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,0)))
+#define TSB_T32A15_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,1)))
+#define TSB_T32A15_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,2)))
+#define TSB_T32A15_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,0)))
+#define TSB_T32A15_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,1)))
+#define TSB_T32A15_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,2)))
+#define TSB_T32A15_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,4)))
+#define TSB_T32A15_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRB,20)))
+#define TSB_T32A15_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,0)))
+#define TSB_T32A15_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,1)))
+#define TSB_T32A15_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,2)))
+#define TSB_T32A15_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,3)))
+#define TSB_T32A15_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,0)))
+#define TSB_T32A15_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,1)))
+#define TSB_T32A15_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,2)))
+#define TSB_T32A15_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,3)))
+#define TSB_T32A15_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,0)))
+#define TSB_T32A15_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,1)))
+#define TSB_T32A15_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,2)))
+#define TSB_T32A15_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,0)))
+#define TSB_T32A15_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,1)))
+#define TSB_T32A15_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,2)))
+#define TSB_T32A15_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,4)))
+#define TSB_T32A15_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRC,20)))
+#define TSB_T32A15_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,0)))
+#define TSB_T32A15_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,1)))
+#define TSB_T32A15_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,2)))
+#define TSB_T32A15_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,3)))
+#define TSB_T32A15_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,4)))
+#define TSB_T32A15_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,0)))
+#define TSB_T32A15_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,1)))
+#define TSB_T32A15_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,2)))
+#define TSB_T32A15_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,3)))
+#define TSB_T32A15_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,4)))
+#define TSB_T32A15_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,0)))
+#define TSB_T32A15_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,1)))
+#define TSB_T32A15_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,2)))
+#define TSB_T32A15_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->PLSCR,0)))
+#define TSB_T32A15_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->PLSCR,1)))
+
+
+/* TSSI */
+#define TSB_TSSI0_CR0_RXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,6)))
+#define TSB_TSSI0_CR0_RXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,7)))
+#define TSB_TSSI0_CR0_TXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,14)))
+#define TSB_TSSI0_CR0_TXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,15)))
+#define TSB_TSSI0_CR0_SWRST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,31)))
+#define TSB_TSSI0_CR1_RXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR1,2)))
+#define TSB_TSSI0_CR1_TXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR1,10)))
+#define TSB_TSSI0_RDMACR_RDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RDMACR,0)))
+#define TSB_TSSI0_RSR_RBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,0)))
+#define TSB_TSSI0_RSR_RFNE                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,1)))
+#define TSB_TSSI0_RSR_RFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,2)))
+#define TSB_TSSI0_RSR_RFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,4)))
+#define TSB_TSSI0_RSR_RFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,5)))
+#define TSB_TSSI0_RIER_RFNEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,1)))
+#define TSB_TSSI0_RIER_RFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,2)))
+#define TSB_TSSI0_RIER_RCMIE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,3)))
+#define TSB_TSSI0_RIER_RFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,4)))
+#define TSB_TSSI0_RIER_RFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,5)))
+#define TSB_TSSI0_RIER_RFTEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,7)))
+#define TSB_TSSI0_TDMACR_TDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TDMACR,0)))
+#define TSB_TSSI0_TSR_TBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,0)))
+#define TSB_TSSI0_TSR_TFNF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,1)))
+#define TSB_TSSI0_TSR_TFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,2)))
+#define TSB_TSSI0_TSR_TFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,4)))
+#define TSB_TSSI0_TSR_TFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,5)))
+#define TSB_TSSI0_TIER_TFNFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,1)))
+#define TSB_TSSI0_TIER_TFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,2)))
+#define TSB_TSSI0_TIER_TFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,4)))
+#define TSB_TSSI0_TIER_TFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,5)))
+
+
+/* UART */
+#define TSB_UART0_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SWRST,7)))
+#define TSB_UART0_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,2)))
+#define TSB_UART0_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,3)))
+#define TSB_UART0_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,4)))
+#define TSB_UART0_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,5)))
+#define TSB_UART0_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,6)))
+#define TSB_UART0_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,8)))
+#define TSB_UART0_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,9)))
+#define TSB_UART0_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,10)))
+#define TSB_UART0_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,15)))
+#define TSB_UART0_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,16)))
+#define TSB_UART0_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,17)))
+#define TSB_UART0_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,18)))
+#define TSB_UART0_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,0)))
+#define TSB_UART0_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,1)))
+#define TSB_UART0_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,2)))
+#define TSB_UART0_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,4)))
+#define TSB_UART0_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,5)))
+#define TSB_UART0_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,6)))
+#define TSB_UART0_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,7)))
+#define TSB_UART0_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->BRD,23)))
+#define TSB_UART0_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,0)))
+#define TSB_UART0_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,1)))
+#define TSB_UART0_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,2)))
+#define TSB_UART0_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,3)))
+#define TSB_UART0_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,16)))
+#define TSB_UART0_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,17)))
+#define TSB_UART0_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,18)))
+#define TSB_UART0_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,5)))
+#define TSB_UART0_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,6)))
+#define TSB_UART0_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,7)))
+#define TSB_UART0_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,13)))
+#define TSB_UART0_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,14)))
+#define TSB_UART0_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,15)))
+#define TSB_UART0_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,31)))
+#define TSB_UART0_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART0->FIFOCLR,0)))
+#define TSB_UART0_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART0->FIFOCLR,1)))
+#define TSB_UART0_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,0)))
+#define TSB_UART0_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,1)))
+#define TSB_UART0_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,2)))
+#define TSB_UART0_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,3)))
+#define TSB_UART0_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,4)))
+
+#define TSB_UART1_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SWRST,7)))
+#define TSB_UART1_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,2)))
+#define TSB_UART1_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,3)))
+#define TSB_UART1_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,4)))
+#define TSB_UART1_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,5)))
+#define TSB_UART1_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,6)))
+#define TSB_UART1_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,8)))
+#define TSB_UART1_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,9)))
+#define TSB_UART1_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,10)))
+#define TSB_UART1_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,15)))
+#define TSB_UART1_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,16)))
+#define TSB_UART1_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,17)))
+#define TSB_UART1_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,18)))
+#define TSB_UART1_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,0)))
+#define TSB_UART1_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,1)))
+#define TSB_UART1_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,2)))
+#define TSB_UART1_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,4)))
+#define TSB_UART1_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,5)))
+#define TSB_UART1_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,6)))
+#define TSB_UART1_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,7)))
+#define TSB_UART1_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->BRD,23)))
+#define TSB_UART1_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,0)))
+#define TSB_UART1_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,1)))
+#define TSB_UART1_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,2)))
+#define TSB_UART1_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,3)))
+#define TSB_UART1_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,16)))
+#define TSB_UART1_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,17)))
+#define TSB_UART1_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,18)))
+#define TSB_UART1_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,5)))
+#define TSB_UART1_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,6)))
+#define TSB_UART1_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,7)))
+#define TSB_UART1_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,13)))
+#define TSB_UART1_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,14)))
+#define TSB_UART1_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,15)))
+#define TSB_UART1_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,31)))
+#define TSB_UART1_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART1->FIFOCLR,0)))
+#define TSB_UART1_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART1->FIFOCLR,1)))
+#define TSB_UART1_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,0)))
+#define TSB_UART1_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,1)))
+#define TSB_UART1_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,2)))
+#define TSB_UART1_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,3)))
+#define TSB_UART1_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,4)))
+
+#define TSB_UART2_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SWRST,7)))
+#define TSB_UART2_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,2)))
+#define TSB_UART2_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,3)))
+#define TSB_UART2_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,4)))
+#define TSB_UART2_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,5)))
+#define TSB_UART2_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,6)))
+#define TSB_UART2_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,8)))
+#define TSB_UART2_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,9)))
+#define TSB_UART2_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,10)))
+#define TSB_UART2_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,15)))
+#define TSB_UART2_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,16)))
+#define TSB_UART2_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,17)))
+#define TSB_UART2_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,18)))
+#define TSB_UART2_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,0)))
+#define TSB_UART2_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,1)))
+#define TSB_UART2_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,2)))
+#define TSB_UART2_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,4)))
+#define TSB_UART2_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,5)))
+#define TSB_UART2_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,6)))
+#define TSB_UART2_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,7)))
+#define TSB_UART2_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->BRD,23)))
+#define TSB_UART2_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,0)))
+#define TSB_UART2_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,1)))
+#define TSB_UART2_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,2)))
+#define TSB_UART2_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,3)))
+#define TSB_UART2_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,16)))
+#define TSB_UART2_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,17)))
+#define TSB_UART2_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,18)))
+#define TSB_UART2_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,5)))
+#define TSB_UART2_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,6)))
+#define TSB_UART2_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,7)))
+#define TSB_UART2_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,13)))
+#define TSB_UART2_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,14)))
+#define TSB_UART2_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,15)))
+#define TSB_UART2_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,31)))
+#define TSB_UART2_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART2->FIFOCLR,0)))
+#define TSB_UART2_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART2->FIFOCLR,1)))
+#define TSB_UART2_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,0)))
+#define TSB_UART2_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,1)))
+#define TSB_UART2_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,2)))
+#define TSB_UART2_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,3)))
+#define TSB_UART2_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,4)))
+
+
+/* I2S interface */
+#define TSB_I2S0_CSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CSTART,8)))
+#define TSB_I2S0_CBUSY_BUSY                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CBUSY,8)))
+#define TSB_I2S0_CSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CSTOP,0)))
+#define TSB_I2S0_CAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CAUDIOSET,8)))
+#define TSB_I2S0_CAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CAUDIOSET,11)))
+#define TSB_I2S0_CREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,0)))
+#define TSB_I2S0_CREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,3)))
+#define TSB_I2S0_CREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,16)))
+#define TSB_I2S0_CREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,19)))
+#define TSB_I2S0_CMS_SEL_SEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CMS_SEL,0)))
+#define TSB_I2S0_CMCLK_IO_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CMCLK_IO_SEL,0)))
+#define TSB_I2S0_CPHT_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CPHT_DIVOUT_EN,0)))
+#define TSB_I2S0_CBCK_SRC_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CBCK_SRC_SEL,0)))
+#define TSB_I2S0_CBCK_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CBCK_DIVOUT_EN,0)))
+#define TSB_I2S0_ISTART_MICSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTART,0)))
+#define TSB_I2S0_ISTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTART,8)))
+#define TSB_I2S0_IBUSY_MICBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,0)))
+#define TSB_I2S0_IBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,1)))
+#define TSB_I2S0_IBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,16)))
+#define TSB_I2S0_IBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,17)))
+#define TSB_I2S0_ISTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTOP,0)))
+#define TSB_I2S0_IAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,8)))
+#define TSB_I2S0_IAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,11)))
+#define TSB_I2S0_IAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,12)))
+#define TSB_I2S0_IAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,16)))
+#define TSB_I2S0_IINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,0)))
+#define TSB_I2S0_IINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,1)))
+#define TSB_I2S0_IINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,2)))
+#define TSB_I2S0_IINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,3)))
+#define TSB_I2S0_IINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,0)))
+#define TSB_I2S0_IINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,1)))
+#define TSB_I2S0_IINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,2)))
+#define TSB_I2S0_IINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,3)))
+#define TSB_I2S0_IINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,16)))
+#define TSB_I2S0_IINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,0)))
+#define TSB_I2S0_IINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,1)))
+#define TSB_I2S0_IINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,2)))
+#define TSB_I2S0_IINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,3)))
+#define TSB_I2S0_IMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IMUTE,0)))
+#define TSB_I2S0_IREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,0)))
+#define TSB_I2S0_IREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,1)))
+#define TSB_I2S0_IREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,3)))
+#define TSB_I2S0_IREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,16)))
+#define TSB_I2S0_IREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,17)))
+#define TSB_I2S0_IREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,19)))
+#define TSB_I2S0_OSTART_SPKSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTART,0)))
+#define TSB_I2S0_OSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTART,8)))
+#define TSB_I2S0_OBUSY_SPKBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,0)))
+#define TSB_I2S0_OBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,1)))
+#define TSB_I2S0_OBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,16)))
+#define TSB_I2S0_OBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,17)))
+#define TSB_I2S0_OSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTOP,0)))
+#define TSB_I2S0_OAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,8)))
+#define TSB_I2S0_OAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,11)))
+#define TSB_I2S0_OAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,12)))
+#define TSB_I2S0_OAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,16)))
+#define TSB_I2S0_OINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,0)))
+#define TSB_I2S0_OINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,1)))
+#define TSB_I2S0_OINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,2)))
+#define TSB_I2S0_OINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,3)))
+#define TSB_I2S0_OINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,0)))
+#define TSB_I2S0_OINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,1)))
+#define TSB_I2S0_OINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,2)))
+#define TSB_I2S0_OINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,3)))
+#define TSB_I2S0_OINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,16)))
+#define TSB_I2S0_OINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,0)))
+#define TSB_I2S0_OINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,1)))
+#define TSB_I2S0_OINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,2)))
+#define TSB_I2S0_OINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,3)))
+#define TSB_I2S0_OMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OMUTE,0)))
+#define TSB_I2S0_OREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,0)))
+#define TSB_I2S0_OREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,1)))
+#define TSB_I2S0_OREGBUSY_TXSSIZEBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,2)))
+#define TSB_I2S0_OREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,3)))
+#define TSB_I2S0_OREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,16)))
+#define TSB_I2S0_OREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,17)))
+#define TSB_I2S0_OREGBUSY_TXSSIZEPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,18)))
+#define TSB_I2S0_OREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,19)))
+
+#define TSB_I2S1_CSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CSTART,8)))
+#define TSB_I2S1_CBUSY_BUSY                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CBUSY,8)))
+#define TSB_I2S1_CSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CSTOP,0)))
+#define TSB_I2S1_CAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CAUDIOSET,8)))
+#define TSB_I2S1_CAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CAUDIOSET,11)))
+#define TSB_I2S1_CREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,0)))
+#define TSB_I2S1_CREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,3)))
+#define TSB_I2S1_CREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,16)))
+#define TSB_I2S1_CREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,19)))
+#define TSB_I2S1_CMS_SEL_SEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CMS_SEL,0)))
+#define TSB_I2S1_CMCLK_IO_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CMCLK_IO_SEL,0)))
+#define TSB_I2S1_CPHT_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CPHT_DIVOUT_EN,0)))
+#define TSB_I2S1_CBCK_SRC_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CBCK_SRC_SEL,0)))
+#define TSB_I2S1_CBCK_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CBCK_DIVOUT_EN,0)))
+#define TSB_I2S1_ISTART_MICSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTART,0)))
+#define TSB_I2S1_ISTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTART,8)))
+#define TSB_I2S1_IBUSY_MICBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,0)))
+#define TSB_I2S1_IBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,1)))
+#define TSB_I2S1_IBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,16)))
+#define TSB_I2S1_IBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,17)))
+#define TSB_I2S1_ISTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTOP,0)))
+#define TSB_I2S1_IAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,8)))
+#define TSB_I2S1_IAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,11)))
+#define TSB_I2S1_IAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,12)))
+#define TSB_I2S1_IAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,16)))
+#define TSB_I2S1_IINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,0)))
+#define TSB_I2S1_IINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,1)))
+#define TSB_I2S1_IINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,2)))
+#define TSB_I2S1_IINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,3)))
+#define TSB_I2S1_IINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,0)))
+#define TSB_I2S1_IINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,1)))
+#define TSB_I2S1_IINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,2)))
+#define TSB_I2S1_IINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,3)))
+#define TSB_I2S1_IINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,16)))
+#define TSB_I2S1_IINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,0)))
+#define TSB_I2S1_IINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,1)))
+#define TSB_I2S1_IINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,2)))
+#define TSB_I2S1_IINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,3)))
+#define TSB_I2S1_IMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IMUTE,0)))
+#define TSB_I2S1_IREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,0)))
+#define TSB_I2S1_IREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,1)))
+#define TSB_I2S1_IREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,3)))
+#define TSB_I2S1_IREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,16)))
+#define TSB_I2S1_IREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,17)))
+#define TSB_I2S1_IREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,19)))
+#define TSB_I2S1_OSTART_SPKSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTART,0)))
+#define TSB_I2S1_OSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTART,8)))
+#define TSB_I2S1_OBUSY_SPKBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,0)))
+#define TSB_I2S1_OBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,1)))
+#define TSB_I2S1_OBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,16)))
+#define TSB_I2S1_OBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,17)))
+#define TSB_I2S1_OSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTOP,0)))
+#define TSB_I2S1_OAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,8)))
+#define TSB_I2S1_OAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,11)))
+#define TSB_I2S1_OAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,12)))
+#define TSB_I2S1_OAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,16)))
+#define TSB_I2S1_OINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,0)))
+#define TSB_I2S1_OINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,1)))
+#define TSB_I2S1_OINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,2)))
+#define TSB_I2S1_OINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,3)))
+#define TSB_I2S1_OINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,0)))
+#define TSB_I2S1_OINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,1)))
+#define TSB_I2S1_OINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,2)))
+#define TSB_I2S1_OINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,3)))
+#define TSB_I2S1_OINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,16)))
+#define TSB_I2S1_OINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,0)))
+#define TSB_I2S1_OINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,1)))
+#define TSB_I2S1_OINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,2)))
+#define TSB_I2S1_OINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,3)))
+#define TSB_I2S1_OMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OMUTE,0)))
+#define TSB_I2S1_OREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,0)))
+#define TSB_I2S1_OREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,1)))
+#define TSB_I2S1_OREGBUSY_TXSSIZEBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,2)))
+#define TSB_I2S1_OREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,3)))
+#define TSB_I2S1_OREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,16)))
+#define TSB_I2S1_OREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,17)))
+#define TSB_I2S1_OREGBUSY_TXSSIZEPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,18)))
+#define TSB_I2S1_OREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,19)))
+
+
+/* I2C  */
+#define TSB_I2C0_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->CR1,3)))
+#define TSB_I2C0_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->CR1,4)))
+#define TSB_I2C0_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->AR,0)))
+#define TSB_I2C0_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,3)))
+#define TSB_I2C0_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,4)))
+#define TSB_I2C0_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,5)))
+#define TSB_I2C0_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,6)))
+#define TSB_I2C0_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,7)))
+#define TSB_I2C0_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,0)))
+#define TSB_I2C0_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,1)))
+#define TSB_I2C0_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,2)))
+#define TSB_I2C0_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,3)))
+#define TSB_I2C0_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,4)))
+#define TSB_I2C0_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,5)))
+#define TSB_I2C0_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,6)))
+#define TSB_I2C0_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,7)))
+#define TSB_I2C0_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,0)))
+#define TSB_I2C0_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,1)))
+#define TSB_I2C0_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,2)))
+#define TSB_I2C0_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,3)))
+#define TSB_I2C0_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,4)))
+#define TSB_I2C0_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,5)))
+#define TSB_I2C0_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,6)))
+#define TSB_I2C0_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,0)))
+#define TSB_I2C0_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,1)))
+#define TSB_I2C0_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,2)))
+#define TSB_I2C0_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,3)))
+#define TSB_I2C0_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,0)))
+#define TSB_I2C0_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,1)))
+#define TSB_I2C0_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,2)))
+#define TSB_I2C0_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,3)))
+#define TSB_I2C0_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,4)))
+#define TSB_I2C0_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,5)))
+#define TSB_I2C0_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,6)))
+#define TSB_I2C0_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,7)))
+#define TSB_I2C0_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->PM,0)))
+#define TSB_I2C0_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->PM,1)))
+#define TSB_I2C0_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->AR2,0)))
+
+#define TSB_I2C1_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->CR1,3)))
+#define TSB_I2C1_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->CR1,4)))
+#define TSB_I2C1_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->AR,0)))
+#define TSB_I2C1_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,3)))
+#define TSB_I2C1_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,4)))
+#define TSB_I2C1_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,5)))
+#define TSB_I2C1_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,6)))
+#define TSB_I2C1_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,7)))
+#define TSB_I2C1_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,0)))
+#define TSB_I2C1_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,1)))
+#define TSB_I2C1_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,2)))
+#define TSB_I2C1_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,3)))
+#define TSB_I2C1_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,4)))
+#define TSB_I2C1_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,5)))
+#define TSB_I2C1_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,6)))
+#define TSB_I2C1_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,7)))
+#define TSB_I2C1_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,0)))
+#define TSB_I2C1_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,1)))
+#define TSB_I2C1_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,2)))
+#define TSB_I2C1_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,3)))
+#define TSB_I2C1_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,4)))
+#define TSB_I2C1_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,5)))
+#define TSB_I2C1_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,6)))
+#define TSB_I2C1_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,0)))
+#define TSB_I2C1_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,1)))
+#define TSB_I2C1_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,2)))
+#define TSB_I2C1_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,3)))
+#define TSB_I2C1_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,0)))
+#define TSB_I2C1_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,1)))
+#define TSB_I2C1_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,2)))
+#define TSB_I2C1_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,3)))
+#define TSB_I2C1_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,4)))
+#define TSB_I2C1_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,5)))
+#define TSB_I2C1_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,6)))
+#define TSB_I2C1_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,7)))
+#define TSB_I2C1_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->PM,0)))
+#define TSB_I2C1_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->PM,1)))
+#define TSB_I2C1_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->AR2,0)))
+
+#define TSB_I2C2_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->CR1,3)))
+#define TSB_I2C2_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->CR1,4)))
+#define TSB_I2C2_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->AR,0)))
+#define TSB_I2C2_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,3)))
+#define TSB_I2C2_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,4)))
+#define TSB_I2C2_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,5)))
+#define TSB_I2C2_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,6)))
+#define TSB_I2C2_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,7)))
+#define TSB_I2C2_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,0)))
+#define TSB_I2C2_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,1)))
+#define TSB_I2C2_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,2)))
+#define TSB_I2C2_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,3)))
+#define TSB_I2C2_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,4)))
+#define TSB_I2C2_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,5)))
+#define TSB_I2C2_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,6)))
+#define TSB_I2C2_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,7)))
+#define TSB_I2C2_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,0)))
+#define TSB_I2C2_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,1)))
+#define TSB_I2C2_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,2)))
+#define TSB_I2C2_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,3)))
+#define TSB_I2C2_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,4)))
+#define TSB_I2C2_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,5)))
+#define TSB_I2C2_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,6)))
+#define TSB_I2C2_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,0)))
+#define TSB_I2C2_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,1)))
+#define TSB_I2C2_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,2)))
+#define TSB_I2C2_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,3)))
+#define TSB_I2C2_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,0)))
+#define TSB_I2C2_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,1)))
+#define TSB_I2C2_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,2)))
+#define TSB_I2C2_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,3)))
+#define TSB_I2C2_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,4)))
+#define TSB_I2C2_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,5)))
+#define TSB_I2C2_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,6)))
+#define TSB_I2C2_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,7)))
+#define TSB_I2C2_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->PM,0)))
+#define TSB_I2C2_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->PM,1)))
+#define TSB_I2C2_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->AR2,0)))
+
+
+/* EI2C */
+#define TSB_EI2C0_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AEN,0)))
+#define TSB_EI2C0_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,0)))
+#define TSB_EI2C0_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,1)))
+#define TSB_EI2C0_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,2)))
+#define TSB_EI2C0_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,3)))
+#define TSB_EI2C0_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,4)))
+#define TSB_EI2C0_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,8)))
+#define TSB_EI2C0_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,11)))
+#define TSB_EI2C0_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,0)))
+#define TSB_EI2C0_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,1)))
+#define TSB_EI2C0_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,2)))
+#define TSB_EI2C0_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,3)))
+#define TSB_EI2C0_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,4)))
+#define TSB_EI2C0_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,10)))
+#define TSB_EI2C0_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,0)))
+#define TSB_EI2C0_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,1)))
+#define TSB_EI2C0_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,2)))
+#define TSB_EI2C0_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,3)))
+#define TSB_EI2C0_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,0)))
+#define TSB_EI2C0_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,1)))
+#define TSB_EI2C0_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,2)))
+#define TSB_EI2C0_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,3)))
+#define TSB_EI2C0_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,4)))
+#define TSB_EI2C0_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,5)))
+#define TSB_EI2C0_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,6)))
+#define TSB_EI2C0_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,7)))
+#define TSB_EI2C0_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,8)))
+#define TSB_EI2C0_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,9)))
+#define TSB_EI2C0_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,10)))
+#define TSB_EI2C0_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,11)))
+#define TSB_EI2C0_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,12)))
+#define TSB_EI2C0_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,13)))
+#define TSB_EI2C0_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR1,0)))
+#define TSB_EI2C0_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR1,15)))
+#define TSB_EI2C0_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR2,0)))
+#define TSB_EI2C0_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR2,15)))
+#define TSB_EI2C0_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,0)))
+#define TSB_EI2C0_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,1)))
+#define TSB_EI2C0_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,2)))
+#define TSB_EI2C0_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,6)))
+#define TSB_EI2C0_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,7)))
+#define TSB_EI2C0_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,8)))
+#define TSB_EI2C0_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,9)))
+#define TSB_EI2C0_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,11)))
+#define TSB_EI2C0_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,12)))
+#define TSB_EI2C0_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,13)))
+#define TSB_EI2C0_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,14)))
+#define TSB_EI2C0_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,15)))
+#define TSB_EI2C0_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,0)))
+#define TSB_EI2C0_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,1)))
+#define TSB_EI2C0_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,2)))
+#define TSB_EI2C0_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,3)))
+
+#define TSB_EI2C1_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AEN,0)))
+#define TSB_EI2C1_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,0)))
+#define TSB_EI2C1_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,1)))
+#define TSB_EI2C1_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,2)))
+#define TSB_EI2C1_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,3)))
+#define TSB_EI2C1_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,4)))
+#define TSB_EI2C1_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,8)))
+#define TSB_EI2C1_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,11)))
+#define TSB_EI2C1_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,0)))
+#define TSB_EI2C1_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,1)))
+#define TSB_EI2C1_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,2)))
+#define TSB_EI2C1_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,3)))
+#define TSB_EI2C1_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,4)))
+#define TSB_EI2C1_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,10)))
+#define TSB_EI2C1_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,0)))
+#define TSB_EI2C1_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,1)))
+#define TSB_EI2C1_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,2)))
+#define TSB_EI2C1_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,3)))
+#define TSB_EI2C1_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,0)))
+#define TSB_EI2C1_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,1)))
+#define TSB_EI2C1_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,2)))
+#define TSB_EI2C1_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,3)))
+#define TSB_EI2C1_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,4)))
+#define TSB_EI2C1_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,5)))
+#define TSB_EI2C1_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,6)))
+#define TSB_EI2C1_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,7)))
+#define TSB_EI2C1_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,8)))
+#define TSB_EI2C1_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,9)))
+#define TSB_EI2C1_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,10)))
+#define TSB_EI2C1_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,11)))
+#define TSB_EI2C1_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,12)))
+#define TSB_EI2C1_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,13)))
+#define TSB_EI2C1_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR1,0)))
+#define TSB_EI2C1_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR1,15)))
+#define TSB_EI2C1_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR2,0)))
+#define TSB_EI2C1_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR2,15)))
+#define TSB_EI2C1_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,0)))
+#define TSB_EI2C1_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,1)))
+#define TSB_EI2C1_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,2)))
+#define TSB_EI2C1_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,6)))
+#define TSB_EI2C1_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,7)))
+#define TSB_EI2C1_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,8)))
+#define TSB_EI2C1_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,9)))
+#define TSB_EI2C1_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,11)))
+#define TSB_EI2C1_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,12)))
+#define TSB_EI2C1_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,13)))
+#define TSB_EI2C1_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,14)))
+#define TSB_EI2C1_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,15)))
+#define TSB_EI2C1_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,0)))
+#define TSB_EI2C1_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,1)))
+#define TSB_EI2C1_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,2)))
+#define TSB_EI2C1_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,3)))
+
+#define TSB_EI2C2_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AEN,0)))
+#define TSB_EI2C2_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,0)))
+#define TSB_EI2C2_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,1)))
+#define TSB_EI2C2_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,2)))
+#define TSB_EI2C2_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,3)))
+#define TSB_EI2C2_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,4)))
+#define TSB_EI2C2_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,8)))
+#define TSB_EI2C2_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,11)))
+#define TSB_EI2C2_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,0)))
+#define TSB_EI2C2_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,1)))
+#define TSB_EI2C2_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,2)))
+#define TSB_EI2C2_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,3)))
+#define TSB_EI2C2_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,4)))
+#define TSB_EI2C2_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,10)))
+#define TSB_EI2C2_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,0)))
+#define TSB_EI2C2_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,1)))
+#define TSB_EI2C2_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,2)))
+#define TSB_EI2C2_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,3)))
+#define TSB_EI2C2_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,0)))
+#define TSB_EI2C2_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,1)))
+#define TSB_EI2C2_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,2)))
+#define TSB_EI2C2_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,3)))
+#define TSB_EI2C2_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,4)))
+#define TSB_EI2C2_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,5)))
+#define TSB_EI2C2_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,6)))
+#define TSB_EI2C2_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,7)))
+#define TSB_EI2C2_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,8)))
+#define TSB_EI2C2_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,9)))
+#define TSB_EI2C2_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,10)))
+#define TSB_EI2C2_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,11)))
+#define TSB_EI2C2_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,12)))
+#define TSB_EI2C2_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,13)))
+#define TSB_EI2C2_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR1,0)))
+#define TSB_EI2C2_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR1,15)))
+#define TSB_EI2C2_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR2,0)))
+#define TSB_EI2C2_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR2,15)))
+#define TSB_EI2C2_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,0)))
+#define TSB_EI2C2_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,1)))
+#define TSB_EI2C2_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,2)))
+#define TSB_EI2C2_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,6)))
+#define TSB_EI2C2_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,7)))
+#define TSB_EI2C2_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,8)))
+#define TSB_EI2C2_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,9)))
+#define TSB_EI2C2_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,11)))
+#define TSB_EI2C2_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,12)))
+#define TSB_EI2C2_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,13)))
+#define TSB_EI2C2_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,14)))
+#define TSB_EI2C2_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,15)))
+#define TSB_EI2C2_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,0)))
+#define TSB_EI2C2_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,1)))
+#define TSB_EI2C2_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,2)))
+#define TSB_EI2C2_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,3)))
+
+
+/* Finite Impulse Response */
+#define TSB_FIRnore_START_START                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->START,0)))
+#define TSB_FIRnore_CTRL_ODATAFMT                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->CTRL,28)))
+#define TSB_FIRnore_INITIALIZE_INITIALIZE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INITIALIZE,0)))
+#define TSB_FIRnore_INTEN_IDATAWREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,0)))
+#define TSB_FIRnore_INTEN_ODATARREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,1)))
+#define TSB_FIRnore_INTEN_OVERFLOW                (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,2)))
+#define TSB_FIRnore_DMAEN_IDATAWREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->DMAEN,0)))
+#define TSB_FIRnore_DMAEN_ODATARREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->DMAEN,1)))
+#define TSB_FIRnore_RAWINTSTAT_IDATAWREQ          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,0)))
+#define TSB_FIRnore_RAWINTSTAT_ODATARREQ          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,1)))
+#define TSB_FIRnore_RAWINTSTAT_OVERFLOW           (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,2)))
+
+
+/* Port A */
+#define TSB_PA_DATA_PA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,0)))
+#define TSB_PA_DATA_PA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,1)))
+#define TSB_PA_DATA_PA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,2)))
+#define TSB_PA_DATA_PA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,3)))
+#define TSB_PA_DATA_PA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,4)))
+#define TSB_PA_DATA_PA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,5)))
+#define TSB_PA_DATA_PA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,6)))
+#define TSB_PA_CR_PA0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,0)))
+#define TSB_PA_CR_PA1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,1)))
+#define TSB_PA_CR_PA2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,2)))
+#define TSB_PA_CR_PA3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,3)))
+#define TSB_PA_CR_PA4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,4)))
+#define TSB_PA_CR_PA5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,5)))
+#define TSB_PA_CR_PA6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,6)))
+#define TSB_PA_FR1_PA0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,0)))
+#define TSB_PA_FR1_PA1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,1)))
+#define TSB_PA_FR1_PA2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,2)))
+#define TSB_PA_FR1_PA3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,3)))
+#define TSB_PA_FR1_PA4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,4)))
+#define TSB_PA_FR1_PA5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,5)))
+#define TSB_PA_FR1_PA6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,6)))
+#define TSB_PA_FR2_PA0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,0)))
+#define TSB_PA_FR2_PA3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,3)))
+#define TSB_PA_FR2_PA4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,4)))
+#define TSB_PA_FR3_PA0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,0)))
+#define TSB_PA_FR3_PA1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,1)))
+#define TSB_PA_FR3_PA2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,2)))
+#define TSB_PA_FR3_PA3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,3)))
+#define TSB_PA_FR3_PA4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,4)))
+#define TSB_PA_FR3_PA5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,5)))
+#define TSB_PA_FR3_PA6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,6)))
+#define TSB_PA_FR5_PA0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,0)))
+#define TSB_PA_FR5_PA1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,1)))
+#define TSB_PA_FR5_PA3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,3)))
+#define TSB_PA_FR5_PA4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,4)))
+#define TSB_PA_FR5_PA5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,5)))
+#define TSB_PA_FR6_PA0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,0)))
+#define TSB_PA_FR6_PA3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,3)))
+#define TSB_PA_FR6_PA4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,4)))
+#define TSB_PA_FR6_PA5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,5)))
+#define TSB_PA_FR6_PA6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,6)))
+#define TSB_PA_FR7_PA0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,0)))
+#define TSB_PA_FR7_PA1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,1)))
+#define TSB_PA_FR7_PA2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,2)))
+#define TSB_PA_FR7_PA3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,3)))
+#define TSB_PA_FR7_PA4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,4)))
+#define TSB_PA_FR7_PA5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,5)))
+#define TSB_PA_FR7_PA6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,6)))
+#define TSB_PA_FR8_PA2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR8,2)))
+#define TSB_PA_FR8_PA6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR8,6)))
+#define TSB_PA_OD_PA0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,0)))
+#define TSB_PA_OD_PA1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,1)))
+#define TSB_PA_OD_PA2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,2)))
+#define TSB_PA_OD_PA3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,3)))
+#define TSB_PA_OD_PA4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,4)))
+#define TSB_PA_OD_PA5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,5)))
+#define TSB_PA_OD_PA6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,6)))
+#define TSB_PA_PUP_PA0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,0)))
+#define TSB_PA_PUP_PA1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,1)))
+#define TSB_PA_PUP_PA2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,2)))
+#define TSB_PA_PUP_PA3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,3)))
+#define TSB_PA_PUP_PA4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,4)))
+#define TSB_PA_PUP_PA5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,5)))
+#define TSB_PA_PUP_PA6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,6)))
+#define TSB_PA_PDN_PA0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,0)))
+#define TSB_PA_PDN_PA1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,1)))
+#define TSB_PA_PDN_PA2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,2)))
+#define TSB_PA_PDN_PA3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,3)))
+#define TSB_PA_PDN_PA4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,4)))
+#define TSB_PA_PDN_PA5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,5)))
+#define TSB_PA_PDN_PA6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,6)))
+#define TSB_PA_IE_PA0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,0)))
+#define TSB_PA_IE_PA1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,1)))
+#define TSB_PA_IE_PA2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,2)))
+#define TSB_PA_IE_PA3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,3)))
+#define TSB_PA_IE_PA4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,4)))
+#define TSB_PA_IE_PA5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,5)))
+#define TSB_PA_IE_PA6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,6)))
+
+
+/* Port B */
+#define TSB_PB_DATA_PB0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,0)))
+#define TSB_PB_DATA_PB1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,1)))
+#define TSB_PB_DATA_PB2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,2)))
+#define TSB_PB_DATA_PB3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,3)))
+#define TSB_PB_CR_PB0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,0)))
+#define TSB_PB_CR_PB1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,1)))
+#define TSB_PB_CR_PB2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,2)))
+#define TSB_PB_CR_PB3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,3)))
+#define TSB_PB_FR1_PB0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,0)))
+#define TSB_PB_FR1_PB1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,1)))
+#define TSB_PB_FR1_PB2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,2)))
+#define TSB_PB_FR1_PB3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,3)))
+#define TSB_PB_FR2_PB0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR2,0)))
+#define TSB_PB_FR2_PB1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR2,1)))
+#define TSB_PB_FR3_PB0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,0)))
+#define TSB_PB_FR3_PB1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,1)))
+#define TSB_PB_FR3_PB2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,2)))
+#define TSB_PB_FR3_PB3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,3)))
+#define TSB_PB_FR4_PB0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR4,0)))
+#define TSB_PB_FR5_PB0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,0)))
+#define TSB_PB_FR5_PB1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,1)))
+#define TSB_PB_FR5_PB2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,2)))
+#define TSB_PB_FR6_PB0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,0)))
+#define TSB_PB_FR6_PB1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,1)))
+#define TSB_PB_FR6_PB2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,2)))
+#define TSB_PB_FR6_PB3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,3)))
+#define TSB_PB_OD_PB0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,0)))
+#define TSB_PB_OD_PB1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,1)))
+#define TSB_PB_OD_PB2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,2)))
+#define TSB_PB_OD_PB3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,3)))
+#define TSB_PB_PUP_PB0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,0)))
+#define TSB_PB_PUP_PB1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,1)))
+#define TSB_PB_PUP_PB2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,2)))
+#define TSB_PB_PUP_PB3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,3)))
+#define TSB_PB_PDN_PB0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,0)))
+#define TSB_PB_PDN_PB1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,1)))
+#define TSB_PB_PDN_PB2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,2)))
+#define TSB_PB_PDN_PB3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,3)))
+#define TSB_PB_IE_PB0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,0)))
+#define TSB_PB_IE_PB1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,1)))
+#define TSB_PB_IE_PB2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,2)))
+#define TSB_PB_IE_PB3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,3)))
+
+
+/* Port D */
+#define TSB_PD_DATA_PD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,0)))
+#define TSB_PD_DATA_PD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,1)))
+#define TSB_PD_DATA_PD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,2)))
+#define TSB_PD_DATA_PD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,3)))
+#define TSB_PD_DATA_PD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,4)))
+#define TSB_PD_DATA_PD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,5)))
+#define TSB_PD_DATA_PD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,6)))
+#define TSB_PD_DATA_PD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,7)))
+#define TSB_PD_CR_PD0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,0)))
+#define TSB_PD_CR_PD1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,1)))
+#define TSB_PD_CR_PD2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,2)))
+#define TSB_PD_CR_PD3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,3)))
+#define TSB_PD_CR_PD4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,4)))
+#define TSB_PD_CR_PD5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,5)))
+#define TSB_PD_CR_PD6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,6)))
+#define TSB_PD_CR_PD7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,7)))
+#define TSB_PD_FR1_PD0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,0)))
+#define TSB_PD_FR1_PD1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,1)))
+#define TSB_PD_FR1_PD2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,2)))
+#define TSB_PD_FR1_PD3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,3)))
+#define TSB_PD_FR1_PD4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,4)))
+#define TSB_PD_FR1_PD5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,5)))
+#define TSB_PD_FR1_PD6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,6)))
+#define TSB_PD_FR1_PD7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,7)))
+#define TSB_PD_FR2_PD0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,0)))
+#define TSB_PD_FR2_PD1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,1)))
+#define TSB_PD_FR2_PD6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,6)))
+#define TSB_PD_FR2_PD7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,7)))
+#define TSB_PD_FR3_PD0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,0)))
+#define TSB_PD_FR3_PD1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,1)))
+#define TSB_PD_FR3_PD2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,2)))
+#define TSB_PD_FR3_PD3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,3)))
+#define TSB_PD_FR3_PD4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,4)))
+#define TSB_PD_FR3_PD5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,5)))
+#define TSB_PD_FR3_PD6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,6)))
+#define TSB_PD_FR3_PD7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,7)))
+#define TSB_PD_FR4_PD0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,0)))
+#define TSB_PD_FR4_PD1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,1)))
+#define TSB_PD_FR4_PD2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,2)))
+#define TSB_PD_FR4_PD3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,3)))
+#define TSB_PD_FR5_PD0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,0)))
+#define TSB_PD_FR5_PD1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,1)))
+#define TSB_PD_FR5_PD2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,2)))
+#define TSB_PD_FR5_PD4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,4)))
+#define TSB_PD_FR5_PD6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,6)))
+#define TSB_PD_FR5_PD7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,7)))
+#define TSB_PD_FR6_PD0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,0)))
+#define TSB_PD_FR6_PD4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,4)))
+#define TSB_PD_FR6_PD5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,5)))
+#define TSB_PD_FR6_PD6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,6)))
+#define TSB_PD_FR6_PD7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,7)))
+#define TSB_PD_FR7_PD0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,0)))
+#define TSB_PD_FR7_PD1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,1)))
+#define TSB_PD_FR7_PD2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,2)))
+#define TSB_PD_FR7_PD3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,3)))
+#define TSB_PD_FR7_PD4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,4)))
+#define TSB_PD_FR7_PD5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,5)))
+#define TSB_PD_FR7_PD6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,6)))
+#define TSB_PD_FR7_PD7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,7)))
+#define TSB_PD_FR8_PD2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,2)))
+#define TSB_PD_FR8_PD3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,3)))
+#define TSB_PD_FR8_PD4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,4)))
+#define TSB_PD_FR8_PD5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,5)))
+#define TSB_PD_FR8_PD6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,6)))
+#define TSB_PD_FR8_PD7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,7)))
+#define TSB_PD_OD_PD0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,0)))
+#define TSB_PD_OD_PD1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,1)))
+#define TSB_PD_OD_PD2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,2)))
+#define TSB_PD_OD_PD3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,3)))
+#define TSB_PD_OD_PD4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,4)))
+#define TSB_PD_OD_PD5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,5)))
+#define TSB_PD_OD_PD6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,6)))
+#define TSB_PD_OD_PD7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,7)))
+#define TSB_PD_PUP_PD0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,0)))
+#define TSB_PD_PUP_PD1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,1)))
+#define TSB_PD_PUP_PD2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,2)))
+#define TSB_PD_PUP_PD3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,3)))
+#define TSB_PD_PUP_PD4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,4)))
+#define TSB_PD_PUP_PD5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,5)))
+#define TSB_PD_PUP_PD6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,6)))
+#define TSB_PD_PUP_PD7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,7)))
+#define TSB_PD_PDN_PD0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,0)))
+#define TSB_PD_PDN_PD1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,1)))
+#define TSB_PD_PDN_PD2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,2)))
+#define TSB_PD_PDN_PD3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,3)))
+#define TSB_PD_PDN_PD4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,4)))
+#define TSB_PD_PDN_PD5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,5)))
+#define TSB_PD_PDN_PD6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,6)))
+#define TSB_PD_PDN_PD7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,7)))
+#define TSB_PD_IE_PD0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,0)))
+#define TSB_PD_IE_PD1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,1)))
+#define TSB_PD_IE_PD2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,2)))
+#define TSB_PD_IE_PD3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,3)))
+#define TSB_PD_IE_PD4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,4)))
+#define TSB_PD_IE_PD5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,5)))
+#define TSB_PD_IE_PD6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,6)))
+#define TSB_PD_IE_PD7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,7)))
+
+
+/* Port E */
+#define TSB_PE_DATA_PE0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,0)))
+#define TSB_PE_DATA_PE1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,1)))
+#define TSB_PE_DATA_PE2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,2)))
+#define TSB_PE_DATA_PE3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,3)))
+#define TSB_PE_DATA_PE4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,4)))
+#define TSB_PE_DATA_PE5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,5)))
+#define TSB_PE_DATA_PE6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,6)))
+#define TSB_PE_DATA_PE7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,7)))
+#define TSB_PE_CR_PE0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,0)))
+#define TSB_PE_CR_PE1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,1)))
+#define TSB_PE_CR_PE2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,2)))
+#define TSB_PE_CR_PE3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,3)))
+#define TSB_PE_CR_PE4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,4)))
+#define TSB_PE_CR_PE5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,5)))
+#define TSB_PE_CR_PE6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,6)))
+#define TSB_PE_CR_PE7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,7)))
+#define TSB_PE_FR1_PE0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,0)))
+#define TSB_PE_FR1_PE1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,1)))
+#define TSB_PE_FR1_PE2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,2)))
+#define TSB_PE_FR1_PE3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,3)))
+#define TSB_PE_FR1_PE4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,4)))
+#define TSB_PE_FR1_PE5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,5)))
+#define TSB_PE_FR1_PE6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,6)))
+#define TSB_PE_FR1_PE7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,7)))
+#define TSB_PE_FR2_PE0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR2,0)))
+#define TSB_PE_FR2_PE7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR2,7)))
+#define TSB_PE_FR3_PE0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,0)))
+#define TSB_PE_FR3_PE1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,1)))
+#define TSB_PE_FR3_PE2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,2)))
+#define TSB_PE_FR3_PE3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,3)))
+#define TSB_PE_FR3_PE4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,4)))
+#define TSB_PE_FR3_PE5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,5)))
+#define TSB_PE_FR3_PE6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,6)))
+#define TSB_PE_FR3_PE7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,7)))
+#define TSB_PE_FR4_PE0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,0)))
+#define TSB_PE_FR4_PE1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,1)))
+#define TSB_PE_FR4_PE2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,2)))
+#define TSB_PE_FR4_PE3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,3)))
+#define TSB_PE_FR4_PE4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,4)))
+#define TSB_PE_FR4_PE5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,5)))
+#define TSB_PE_FR4_PE6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,6)))
+#define TSB_PE_FR4_PE7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,7)))
+#define TSB_PE_FR5_PE0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,0)))
+#define TSB_PE_FR5_PE1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,1)))
+#define TSB_PE_FR5_PE2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,2)))
+#define TSB_PE_FR5_PE3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,3)))
+#define TSB_PE_FR5_PE4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,4)))
+#define TSB_PE_FR5_PE5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,5)))
+#define TSB_PE_FR5_PE6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,6)))
+#define TSB_PE_FR5_PE7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,7)))
+#define TSB_PE_FR6_PE0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,0)))
+#define TSB_PE_FR6_PE1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,1)))
+#define TSB_PE_FR6_PE2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,2)))
+#define TSB_PE_FR6_PE3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,3)))
+#define TSB_PE_FR6_PE4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,4)))
+#define TSB_PE_FR6_PE5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,5)))
+#define TSB_PE_FR6_PE6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,6)))
+#define TSB_PE_FR6_PE7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,7)))
+#define TSB_PE_FR7_PE0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,0)))
+#define TSB_PE_FR7_PE1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,1)))
+#define TSB_PE_FR7_PE2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,2)))
+#define TSB_PE_FR7_PE3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,3)))
+#define TSB_PE_FR8_PE0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,0)))
+#define TSB_PE_FR8_PE1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,1)))
+#define TSB_PE_FR8_PE2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,2)))
+#define TSB_PE_FR8_PE3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,3)))
+#define TSB_PE_FR8_PE4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,4)))
+#define TSB_PE_FR8_PE5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,5)))
+#define TSB_PE_FR8_PE6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,6)))
+#define TSB_PE_FR8_PE7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,7)))
+#define TSB_PE_OD_PE0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,0)))
+#define TSB_PE_OD_PE1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,1)))
+#define TSB_PE_OD_PE2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,2)))
+#define TSB_PE_OD_PE3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,3)))
+#define TSB_PE_OD_PE4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,4)))
+#define TSB_PE_OD_PE5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,5)))
+#define TSB_PE_OD_PE6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,6)))
+#define TSB_PE_OD_PE7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,7)))
+#define TSB_PE_PUP_PE0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,0)))
+#define TSB_PE_PUP_PE1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,1)))
+#define TSB_PE_PUP_PE2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,2)))
+#define TSB_PE_PUP_PE3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,3)))
+#define TSB_PE_PUP_PE4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,4)))
+#define TSB_PE_PUP_PE5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,5)))
+#define TSB_PE_PUP_PE6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,6)))
+#define TSB_PE_PUP_PE7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,7)))
+#define TSB_PE_PDN_PE0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,0)))
+#define TSB_PE_PDN_PE1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,1)))
+#define TSB_PE_PDN_PE2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,2)))
+#define TSB_PE_PDN_PE3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,3)))
+#define TSB_PE_PDN_PE4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,4)))
+#define TSB_PE_PDN_PE5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,5)))
+#define TSB_PE_PDN_PE6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,6)))
+#define TSB_PE_PDN_PE7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,7)))
+#define TSB_PE_IE_PE0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,0)))
+#define TSB_PE_IE_PE1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,1)))
+#define TSB_PE_IE_PE2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,2)))
+#define TSB_PE_IE_PE3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,3)))
+#define TSB_PE_IE_PE4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,4)))
+#define TSB_PE_IE_PE5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,5)))
+#define TSB_PE_IE_PE6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,6)))
+#define TSB_PE_IE_PE7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,7)))
+
+
+/* Port F */
+#define TSB_PF_DATA_PF0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,0)))
+#define TSB_PF_DATA_PF1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,1)))
+#define TSB_PF_DATA_PF2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,2)))
+#define TSB_PF_DATA_PF3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,3)))
+#define TSB_PF_DATA_PF4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,4)))
+#define TSB_PF_DATA_PF6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,6)))
+#define TSB_PF_DATA_PF7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,7)))
+#define TSB_PF_CR_PF0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,0)))
+#define TSB_PF_CR_PF1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,1)))
+#define TSB_PF_CR_PF2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,2)))
+#define TSB_PF_CR_PF3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,3)))
+#define TSB_PF_CR_PF4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,4)))
+#define TSB_PF_CR_PF6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,6)))
+#define TSB_PF_CR_PF7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,7)))
+#define TSB_PF_FR1_PF0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,0)))
+#define TSB_PF_FR1_PF1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,1)))
+#define TSB_PF_FR1_PF4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,4)))
+#define TSB_PF_FR1_PF6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,6)))
+#define TSB_PF_FR1_PF7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,7)))
+#define TSB_PF_FR4_PF7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR4,7)))
+#define TSB_PF_FR5_PF7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR5,7)))
+#define TSB_PF_FR6_PF2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,2)))
+#define TSB_PF_FR6_PF3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,3)))
+#define TSB_PF_FR6_PF6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,6)))
+#define TSB_PF_FR6_PF7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,7)))
+#define TSB_PF_FR7_PF2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR7,2)))
+#define TSB_PF_FR7_PF3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR7,3)))
+#define TSB_PF_OD_PF0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,0)))
+#define TSB_PF_OD_PF1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,1)))
+#define TSB_PF_OD_PF2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,2)))
+#define TSB_PF_OD_PF3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,3)))
+#define TSB_PF_OD_PF4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,4)))
+#define TSB_PF_OD_PF6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,6)))
+#define TSB_PF_OD_PF7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,7)))
+#define TSB_PF_PUP_PF0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,0)))
+#define TSB_PF_PUP_PF1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,1)))
+#define TSB_PF_PUP_PF2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,2)))
+#define TSB_PF_PUP_PF3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,3)))
+#define TSB_PF_PUP_PF4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,4)))
+#define TSB_PF_PUP_PF6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,6)))
+#define TSB_PF_PUP_PF7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,7)))
+#define TSB_PF_PDN_PF0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,0)))
+#define TSB_PF_PDN_PF1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,1)))
+#define TSB_PF_PDN_PF2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,2)))
+#define TSB_PF_PDN_PF3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,3)))
+#define TSB_PF_PDN_PF4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,4)))
+#define TSB_PF_PDN_PF6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,6)))
+#define TSB_PF_PDN_PF7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,7)))
+#define TSB_PF_IE_PF0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,0)))
+#define TSB_PF_IE_PF1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,1)))
+#define TSB_PF_IE_PF2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,2)))
+#define TSB_PF_IE_PF3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,3)))
+#define TSB_PF_IE_PF4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,4)))
+#define TSB_PF_IE_PF6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,6)))
+#define TSB_PF_IE_PF7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,7)))
+
+
+/* Port G */
+#define TSB_PG_DATA_PG0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,0)))
+#define TSB_PG_DATA_PG1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,1)))
+#define TSB_PG_DATA_PG2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,2)))
+#define TSB_PG_DATA_PG3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,3)))
+#define TSB_PG_DATA_PG4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,4)))
+#define TSB_PG_DATA_PG5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,5)))
+#define TSB_PG_DATA_PG6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,6)))
+#define TSB_PG_DATA_PG7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,7)))
+#define TSB_PG_CR_PG0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,0)))
+#define TSB_PG_CR_PG1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,1)))
+#define TSB_PG_CR_PG2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,2)))
+#define TSB_PG_CR_PG3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,3)))
+#define TSB_PG_CR_PG4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,4)))
+#define TSB_PG_CR_PG5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,5)))
+#define TSB_PG_CR_PG6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,6)))
+#define TSB_PG_CR_PG7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,7)))
+#define TSB_PG_FR1_PG0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,0)))
+#define TSB_PG_FR1_PG1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,1)))
+#define TSB_PG_FR1_PG6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,6)))
+#define TSB_PG_FR1_PG7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,7)))
+#define TSB_PG_FR2_PG4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR2,4)))
+#define TSB_PG_FR2_PG5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR2,5)))
+#define TSB_PG_FR3_PG0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,0)))
+#define TSB_PG_FR3_PG1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,1)))
+#define TSB_PG_FR3_PG2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,2)))
+#define TSB_PG_FR3_PG3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,3)))
+#define TSB_PG_FR3_PG5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,5)))
+#define TSB_PG_FR4_PG2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,2)))
+#define TSB_PG_FR4_PG3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,3)))
+#define TSB_PG_FR4_PG4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,4)))
+#define TSB_PG_FR4_PG5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,5)))
+#define TSB_PG_FR4_PG6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,6)))
+#define TSB_PG_FR4_PG7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,7)))
+#define TSB_PG_FR5_PG0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,0)))
+#define TSB_PG_FR5_PG1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,1)))
+#define TSB_PG_FR5_PG2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,2)))
+#define TSB_PG_FR5_PG3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,3)))
+#define TSB_PG_FR5_PG4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,4)))
+#define TSB_PG_FR5_PG5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,5)))
+#define TSB_PG_FR5_PG6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,6)))
+#define TSB_PG_FR5_PG7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,7)))
+#define TSB_PG_FR6_PG2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,2)))
+#define TSB_PG_FR6_PG3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,3)))
+#define TSB_PG_FR6_PG4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,4)))
+#define TSB_PG_FR6_PG5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,5)))
+#define TSB_PG_FR6_PG6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,6)))
+#define TSB_PG_FR7_PG2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,2)))
+#define TSB_PG_FR7_PG3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,3)))
+#define TSB_PG_FR7_PG4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,4)))
+#define TSB_PG_FR7_PG5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,5)))
+#define TSB_PG_FR8_PG0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,0)))
+#define TSB_PG_FR8_PG1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,1)))
+#define TSB_PG_FR8_PG2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,2)))
+#define TSB_PG_FR8_PG3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,3)))
+#define TSB_PG_FR8_PG4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,4)))
+#define TSB_PG_FR8_PG5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,5)))
+#define TSB_PG_FR8_PG7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,7)))
+#define TSB_PG_OD_PG0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,0)))
+#define TSB_PG_OD_PG1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,1)))
+#define TSB_PG_OD_PG2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,2)))
+#define TSB_PG_OD_PG3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,3)))
+#define TSB_PG_OD_PG4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,4)))
+#define TSB_PG_OD_PG5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,5)))
+#define TSB_PG_OD_PG6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,6)))
+#define TSB_PG_OD_PG7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,7)))
+#define TSB_PG_PUP_PG0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,0)))
+#define TSB_PG_PUP_PG1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,1)))
+#define TSB_PG_PUP_PG2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,2)))
+#define TSB_PG_PUP_PG3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,3)))
+#define TSB_PG_PUP_PG4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,4)))
+#define TSB_PG_PUP_PG5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,5)))
+#define TSB_PG_PUP_PG6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,6)))
+#define TSB_PG_PUP_PG7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,7)))
+#define TSB_PG_PDN_PG0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,0)))
+#define TSB_PG_PDN_PG1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,1)))
+#define TSB_PG_PDN_PG2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,2)))
+#define TSB_PG_PDN_PG3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,3)))
+#define TSB_PG_PDN_PG4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,4)))
+#define TSB_PG_PDN_PG5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,5)))
+#define TSB_PG_PDN_PG6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,6)))
+#define TSB_PG_PDN_PG7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,7)))
+#define TSB_PG_IE_PG0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,0)))
+#define TSB_PG_IE_PG1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,1)))
+#define TSB_PG_IE_PG2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,2)))
+#define TSB_PG_IE_PG3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,3)))
+#define TSB_PG_IE_PG4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,4)))
+#define TSB_PG_IE_PG5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,5)))
+#define TSB_PG_IE_PG6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,6)))
+#define TSB_PG_IE_PG7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,7)))
+
+
+/* Port H */
+#define TSB_PH_DATA_PH0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,0)))
+#define TSB_PH_DATA_PH1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,1)))
+#define TSB_PH_DATA_PH2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,2)))
+#define TSB_PH_DATA_PH3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,3)))
+#define TSB_PH_DATA_PH4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,4)))
+#define TSB_PH_DATA_PH5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,5)))
+#define TSB_PH_DATA_PH6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,6)))
+#define TSB_PH_DATA_PH7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,7)))
+#define TSB_PH_CR_PH0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,0)))
+#define TSB_PH_CR_PH1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,1)))
+#define TSB_PH_CR_PH2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,2)))
+#define TSB_PH_CR_PH3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,3)))
+#define TSB_PH_CR_PH4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,4)))
+#define TSB_PH_CR_PH5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,5)))
+#define TSB_PH_CR_PH6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,6)))
+#define TSB_PH_CR_PH7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,7)))
+#define TSB_PH_FR1_PH0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,0)))
+#define TSB_PH_FR1_PH1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,1)))
+#define TSB_PH_FR1_PH2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,2)))
+#define TSB_PH_FR1_PH3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,3)))
+#define TSB_PH_FR1_PH4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,4)))
+#define TSB_PH_FR1_PH5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,5)))
+#define TSB_PH_FR1_PH6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,6)))
+#define TSB_PH_FR1_PH7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,7)))
+#define TSB_PH_FR3_PH0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,0)))
+#define TSB_PH_FR3_PH1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,1)))
+#define TSB_PH_FR3_PH2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,2)))
+#define TSB_PH_FR3_PH3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,3)))
+#define TSB_PH_FR3_PH4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,4)))
+#define TSB_PH_FR3_PH5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,5)))
+#define TSB_PH_FR3_PH6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,6)))
+#define TSB_PH_FR3_PH7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,7)))
+#define TSB_PH_FR4_PH0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,0)))
+#define TSB_PH_FR4_PH1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,1)))
+#define TSB_PH_FR4_PH2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,2)))
+#define TSB_PH_FR4_PH3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,3)))
+#define TSB_PH_FR5_PH0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,0)))
+#define TSB_PH_FR5_PH1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,1)))
+#define TSB_PH_FR5_PH2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,2)))
+#define TSB_PH_FR5_PH3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,3)))
+#define TSB_PH_FR5_PH4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,4)))
+#define TSB_PH_FR5_PH5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,5)))
+#define TSB_PH_FR5_PH6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,6)))
+#define TSB_PH_FR5_PH7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,7)))
+#define TSB_PH_FR8_PH0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR8,0)))
+#define TSB_PH_OD_PH0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,0)))
+#define TSB_PH_OD_PH1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,1)))
+#define TSB_PH_OD_PH2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,2)))
+#define TSB_PH_OD_PH3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,3)))
+#define TSB_PH_OD_PH4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,4)))
+#define TSB_PH_OD_PH5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,5)))
+#define TSB_PH_OD_PH6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,6)))
+#define TSB_PH_OD_PH7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,7)))
+#define TSB_PH_PUP_PH0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,0)))
+#define TSB_PH_PUP_PH1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,1)))
+#define TSB_PH_PUP_PH2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,2)))
+#define TSB_PH_PUP_PH3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,3)))
+#define TSB_PH_PUP_PH4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,4)))
+#define TSB_PH_PUP_PH5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,5)))
+#define TSB_PH_PUP_PH6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,6)))
+#define TSB_PH_PUP_PH7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,7)))
+#define TSB_PH_PDN_PH0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,0)))
+#define TSB_PH_PDN_PH1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,1)))
+#define TSB_PH_PDN_PH2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,2)))
+#define TSB_PH_PDN_PH3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,3)))
+#define TSB_PH_PDN_PH4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,4)))
+#define TSB_PH_PDN_PH5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,5)))
+#define TSB_PH_PDN_PH6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,6)))
+#define TSB_PH_PDN_PH7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,7)))
+#define TSB_PH_IE_PH0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,0)))
+#define TSB_PH_IE_PH1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,1)))
+#define TSB_PH_IE_PH2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,2)))
+#define TSB_PH_IE_PH3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,3)))
+#define TSB_PH_IE_PH4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,4)))
+#define TSB_PH_IE_PH5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,5)))
+#define TSB_PH_IE_PH6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,6)))
+#define TSB_PH_IE_PH7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,7)))
+
+
+/* Port K */
+#define TSB_PK_DATA_PK0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,0)))
+#define TSB_PK_DATA_PK1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,1)))
+#define TSB_PK_DATA_PK2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,2)))
+#define TSB_PK_DATA_PK3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,3)))
+#define TSB_PK_DATA_PK4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,4)))
+#define TSB_PK_DATA_PK5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,5)))
+#define TSB_PK_DATA_PK6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,6)))
+#define TSB_PK_DATA_PK7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,7)))
+#define TSB_PK_CR_PK0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,0)))
+#define TSB_PK_CR_PK1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,1)))
+#define TSB_PK_CR_PK2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,2)))
+#define TSB_PK_CR_PK3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,3)))
+#define TSB_PK_CR_PK4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,4)))
+#define TSB_PK_CR_PK5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,5)))
+#define TSB_PK_CR_PK6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,6)))
+#define TSB_PK_CR_PK7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,7)))
+#define TSB_PK_FR1_PK0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,0)))
+#define TSB_PK_FR1_PK2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,2)))
+#define TSB_PK_FR1_PK3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,3)))
+#define TSB_PK_FR1_PK4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,4)))
+#define TSB_PK_FR1_PK5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,5)))
+#define TSB_PK_FR1_PK6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,6)))
+#define TSB_PK_FR2_PK0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,0)))
+#define TSB_PK_FR2_PK1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,1)))
+#define TSB_PK_FR2_PK6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,6)))
+#define TSB_PK_FR2_PK7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,7)))
+#define TSB_PK_FR3_PK0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,0)))
+#define TSB_PK_FR3_PK1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,1)))
+#define TSB_PK_FR3_PK6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,6)))
+#define TSB_PK_FR3_PK7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,7)))
+#define TSB_PK_FR4_PK1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,1)))
+#define TSB_PK_FR4_PK4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,4)))
+#define TSB_PK_FR4_PK5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,5)))
+#define TSB_PK_FR4_PK6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,6)))
+#define TSB_PK_FR4_PK7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,7)))
+#define TSB_PK_FR5_PK1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR5,1)))
+#define TSB_PK_FR6_PK0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,0)))
+#define TSB_PK_FR6_PK1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,1)))
+#define TSB_PK_FR6_PK2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,2)))
+#define TSB_PK_FR6_PK3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,3)))
+#define TSB_PK_FR6_PK4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,4)))
+#define TSB_PK_FR6_PK5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,5)))
+#define TSB_PK_FR6_PK6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,6)))
+#define TSB_PK_FR6_PK7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,7)))
+#define TSB_PK_FR7_PK7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR7,7)))
+#define TSB_PK_FR8_PK0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,0)))
+#define TSB_PK_FR8_PK2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,2)))
+#define TSB_PK_FR8_PK3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,3)))
+#define TSB_PK_FR8_PK4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,4)))
+#define TSB_PK_FR8_PK5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,5)))
+#define TSB_PK_FR8_PK6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,6)))
+#define TSB_PK_FR8_PK7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,7)))
+#define TSB_PK_OD_PK0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,0)))
+#define TSB_PK_OD_PK1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,1)))
+#define TSB_PK_OD_PK2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,2)))
+#define TSB_PK_OD_PK3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,3)))
+#define TSB_PK_OD_PK4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,4)))
+#define TSB_PK_OD_PK5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,5)))
+#define TSB_PK_OD_PK6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,6)))
+#define TSB_PK_OD_PK7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,7)))
+#define TSB_PK_PUP_PK0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,0)))
+#define TSB_PK_PUP_PK1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,1)))
+#define TSB_PK_PUP_PK2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,2)))
+#define TSB_PK_PUP_PK3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,3)))
+#define TSB_PK_PUP_PK4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,4)))
+#define TSB_PK_PUP_PK5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,5)))
+#define TSB_PK_PUP_PK6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,6)))
+#define TSB_PK_PUP_PK7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,7)))
+#define TSB_PK_PDN_PK0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,0)))
+#define TSB_PK_PDN_PK1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,1)))
+#define TSB_PK_PDN_PK2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,2)))
+#define TSB_PK_PDN_PK3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,3)))
+#define TSB_PK_PDN_PK4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,4)))
+#define TSB_PK_PDN_PK5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,5)))
+#define TSB_PK_PDN_PK6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,6)))
+#define TSB_PK_PDN_PK7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,7)))
+#define TSB_PK_IE_PK0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,0)))
+#define TSB_PK_IE_PK1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,1)))
+#define TSB_PK_IE_PK2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,2)))
+#define TSB_PK_IE_PK3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,3)))
+#define TSB_PK_IE_PK4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,4)))
+#define TSB_PK_IE_PK5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,5)))
+#define TSB_PK_IE_PK6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,6)))
+#define TSB_PK_IE_PK7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,7)))
+
+
+/* Port L */
+#define TSB_PL_DATA_PL0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,0)))
+#define TSB_PL_DATA_PL1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,1)))
+#define TSB_PL_DATA_PL2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,2)))
+#define TSB_PL_DATA_PL3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,3)))
+#define TSB_PL_CR_PL0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,0)))
+#define TSB_PL_CR_PL1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,1)))
+#define TSB_PL_CR_PL2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,2)))
+#define TSB_PL_CR_PL3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,3)))
+#define TSB_PL_FR2_PL0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,0)))
+#define TSB_PL_FR2_PL3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,3)))
+#define TSB_PL_FR3_PL0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,0)))
+#define TSB_PL_FR3_PL3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,3)))
+#define TSB_PL_FR5_PL0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,0)))
+#define TSB_PL_FR5_PL1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,1)))
+#define TSB_PL_FR5_PL2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,2)))
+#define TSB_PL_FR5_PL3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,3)))
+#define TSB_PL_FR6_PL0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR6,0)))
+#define TSB_PL_FR6_PL3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR6,3)))
+#define TSB_PL_FR7_PL0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,0)))
+#define TSB_PL_FR7_PL1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,1)))
+#define TSB_PL_FR7_PL2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,2)))
+#define TSB_PL_FR7_PL3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,3)))
+#define TSB_PL_FR8_PL0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,0)))
+#define TSB_PL_FR8_PL1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,1)))
+#define TSB_PL_FR8_PL2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,2)))
+#define TSB_PL_FR8_PL3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,3)))
+#define TSB_PL_OD_PL0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,0)))
+#define TSB_PL_OD_PL1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,1)))
+#define TSB_PL_OD_PL2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,2)))
+#define TSB_PL_OD_PL3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,3)))
+#define TSB_PL_PUP_PL0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,0)))
+#define TSB_PL_PUP_PL1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,1)))
+#define TSB_PL_PUP_PL2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,2)))
+#define TSB_PL_PUP_PL3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,3)))
+#define TSB_PL_PDN_PL0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,0)))
+#define TSB_PL_PDN_PL1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,1)))
+#define TSB_PL_PDN_PL2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,2)))
+#define TSB_PL_PDN_PL3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,3)))
+#define TSB_PL_IE_PL0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,0)))
+#define TSB_PL_IE_PL1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,1)))
+#define TSB_PL_IE_PL2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,2)))
+#define TSB_PL_IE_PL3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,3)))
+
+
+/* Port N */
+#define TSB_PN_DATA_PN0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,0)))
+#define TSB_PN_DATA_PN1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,1)))
+#define TSB_PN_DATA_PN2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,2)))
+#define TSB_PN_DATA_PN3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,3)))
+#define TSB_PN_DATA_PN4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,4)))
+#define TSB_PN_DATA_PN5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,5)))
+#define TSB_PN_DATA_PN6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,6)))
+#define TSB_PN_DATA_PN7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,7)))
+#define TSB_PN_CR_PN0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,0)))
+#define TSB_PN_CR_PN1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,1)))
+#define TSB_PN_CR_PN2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,2)))
+#define TSB_PN_CR_PN3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,3)))
+#define TSB_PN_CR_PN4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,4)))
+#define TSB_PN_CR_PN5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,5)))
+#define TSB_PN_CR_PN6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,6)))
+#define TSB_PN_CR_PN7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,7)))
+#define TSB_PN_OD_PN0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,0)))
+#define TSB_PN_OD_PN1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,1)))
+#define TSB_PN_OD_PN2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,2)))
+#define TSB_PN_OD_PN3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,3)))
+#define TSB_PN_OD_PN4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,4)))
+#define TSB_PN_OD_PN5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,5)))
+#define TSB_PN_OD_PN6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,6)))
+#define TSB_PN_OD_PN7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,7)))
+#define TSB_PN_PUP_PN0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,0)))
+#define TSB_PN_PUP_PN1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,1)))
+#define TSB_PN_PUP_PN2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,2)))
+#define TSB_PN_PUP_PN3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,3)))
+#define TSB_PN_PUP_PN4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,4)))
+#define TSB_PN_PUP_PN5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,5)))
+#define TSB_PN_PUP_PN6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,6)))
+#define TSB_PN_PUP_PN7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,7)))
+#define TSB_PN_PDN_PN0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,0)))
+#define TSB_PN_PDN_PN1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,1)))
+#define TSB_PN_PDN_PN2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,2)))
+#define TSB_PN_PDN_PN3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,3)))
+#define TSB_PN_PDN_PN4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,4)))
+#define TSB_PN_PDN_PN5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,5)))
+#define TSB_PN_PDN_PN6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,6)))
+#define TSB_PN_PDN_PN7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,7)))
+#define TSB_PN_IE_PN0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,0)))
+#define TSB_PN_IE_PN1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,1)))
+#define TSB_PN_IE_PN2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,2)))
+#define TSB_PN_IE_PN3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,3)))
+#define TSB_PN_IE_PN4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,4)))
+#define TSB_PN_IE_PN5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,5)))
+#define TSB_PN_IE_PN6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,6)))
+#define TSB_PN_IE_PN7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,7)))
+
+
+/* Port P */
+#define TSB_PP_DATA_PP0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,0)))
+#define TSB_PP_DATA_PP1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,1)))
+#define TSB_PP_DATA_PP2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,2)))
+#define TSB_PP_DATA_PP3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,3)))
+#define TSB_PP_DATA_PP4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,4)))
+#define TSB_PP_DATA_PP5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,5)))
+#define TSB_PP_DATA_PP6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,6)))
+#define TSB_PP_DATA_PP7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,7)))
+#define TSB_PP_CR_PP0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,0)))
+#define TSB_PP_CR_PP1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,1)))
+#define TSB_PP_CR_PP2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,2)))
+#define TSB_PP_CR_PP3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,3)))
+#define TSB_PP_CR_PP4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,4)))
+#define TSB_PP_CR_PP5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,5)))
+#define TSB_PP_CR_PP6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,6)))
+#define TSB_PP_CR_PP7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,7)))
+#define TSB_PP_FR2_PP0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,0)))
+#define TSB_PP_FR2_PP1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,1)))
+#define TSB_PP_FR2_PP2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,2)))
+#define TSB_PP_FR2_PP3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,3)))
+#define TSB_PP_FR2_PP4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,4)))
+#define TSB_PP_FR2_PP5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,5)))
+#define TSB_PP_FR2_PP6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,6)))
+#define TSB_PP_FR2_PP7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,7)))
+#define TSB_PP_FR3_PP0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,0)))
+#define TSB_PP_FR3_PP1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,1)))
+#define TSB_PP_FR3_PP2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,2)))
+#define TSB_PP_FR3_PP3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,3)))
+#define TSB_PP_FR3_PP4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,4)))
+#define TSB_PP_FR3_PP5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,5)))
+#define TSB_PP_FR3_PP6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,6)))
+#define TSB_PP_FR3_PP7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,7)))
+#define TSB_PP_FR5_PP0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,0)))
+#define TSB_PP_FR5_PP1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,1)))
+#define TSB_PP_FR5_PP2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,2)))
+#define TSB_PP_FR5_PP3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,3)))
+#define TSB_PP_FR5_PP4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,4)))
+#define TSB_PP_FR5_PP5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,5)))
+#define TSB_PP_FR5_PP6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,6)))
+#define TSB_PP_FR5_PP7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,7)))
+#define TSB_PP_OD_PP0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,0)))
+#define TSB_PP_OD_PP1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,1)))
+#define TSB_PP_OD_PP2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,2)))
+#define TSB_PP_OD_PP3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,3)))
+#define TSB_PP_OD_PP4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,4)))
+#define TSB_PP_OD_PP5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,5)))
+#define TSB_PP_OD_PP6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,6)))
+#define TSB_PP_OD_PP7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,7)))
+#define TSB_PP_PUP_PP0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,0)))
+#define TSB_PP_PUP_PP1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,1)))
+#define TSB_PP_PUP_PP2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,2)))
+#define TSB_PP_PUP_PP3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,3)))
+#define TSB_PP_PUP_PP4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,4)))
+#define TSB_PP_PUP_PP5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,5)))
+#define TSB_PP_PUP_PP6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,6)))
+#define TSB_PP_PUP_PP7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,7)))
+#define TSB_PP_PDN_PP0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,0)))
+#define TSB_PP_PDN_PP1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,1)))
+#define TSB_PP_PDN_PP2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,2)))
+#define TSB_PP_PDN_PP3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,3)))
+#define TSB_PP_PDN_PP4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,4)))
+#define TSB_PP_PDN_PP5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,5)))
+#define TSB_PP_PDN_PP6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,6)))
+#define TSB_PP_PDN_PP7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,7)))
+#define TSB_PP_IE_PP0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,0)))
+#define TSB_PP_IE_PP1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,1)))
+#define TSB_PP_IE_PP2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,2)))
+#define TSB_PP_IE_PP3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,3)))
+#define TSB_PP_IE_PP4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,4)))
+#define TSB_PP_IE_PP5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,5)))
+#define TSB_PP_IE_PP6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,6)))
+#define TSB_PP_IE_PP7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,7)))
+
+
+/* Port T */
+#define TSB_PT_DATA_PT0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,0)))
+#define TSB_PT_DATA_PT1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,1)))
+#define TSB_PT_DATA_PT3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,3)))
+#define TSB_PT_CR_PT0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,0)))
+#define TSB_PT_CR_PT1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,1)))
+#define TSB_PT_CR_PT3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,3)))
+#define TSB_PT_FR1_PT3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR1,3)))
+#define TSB_PT_FR2_PT3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR2,3)))
+#define TSB_PT_FR3_PT3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR3,3)))
+#define TSB_PT_FR6_PT3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR6,3)))
+#define TSB_PT_OD_PT0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,0)))
+#define TSB_PT_OD_PT1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,1)))
+#define TSB_PT_OD_PT3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,3)))
+#define TSB_PT_PUP_PT0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,0)))
+#define TSB_PT_PUP_PT1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,1)))
+#define TSB_PT_PUP_PT3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,3)))
+#define TSB_PT_PDN_PT0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,0)))
+#define TSB_PT_PDN_PT1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,1)))
+#define TSB_PT_PDN_PT3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,3)))
+#define TSB_PT_IE_PT0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,0)))
+#define TSB_PT_IE_PT1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,1)))
+#define TSB_PT_IE_PT3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,3)))
+
+
+/* Port Y */
+#define TSB_PY_DATA_PY0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,0)))
+#define TSB_PY_DATA_PY1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,1)))
+#define TSB_PY_DATA_PY2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,2)))
+#define TSB_PY_DATA_PY3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,3)))
+#define TSB_PY_DATA_PY4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,4)))
+#define TSB_PY_CR_PY4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->CR,4)))
+#define TSB_PY_FR4_PY4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR4,4)))
+#define TSB_PY_FR6_PY4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR6,4)))
+#define TSB_PY_OD_PY4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->OD,4)))
+#define TSB_PY_PUP_PY0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,0)))
+#define TSB_PY_PUP_PY1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,1)))
+#define TSB_PY_PUP_PY2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,2)))
+#define TSB_PY_PUP_PY3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,3)))
+#define TSB_PY_PUP_PY4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,4)))
+#define TSB_PY_PDN_PY0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,0)))
+#define TSB_PY_PDN_PY1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,1)))
+#define TSB_PY_PDN_PY2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,2)))
+#define TSB_PY_PDN_PY3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,3)))
+#define TSB_PY_PDN_PY4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,4)))
+#define TSB_PY_IE_PY0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,0)))
+#define TSB_PY_IE_PY1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,1)))
+#define TSB_PY_IE_PY2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,2)))
+#define TSB_PY_IE_PY3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,3)))
+
+
+/* Internal High-speed Oscillation Adjustment */
+#define TSB_TRM_OSCEN_TRIMEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TRM->OSCEN,0)))
+
+
+/* Oscillation Frequency Detector (OFD) */
+#define TSB_OFD_RST_OFDRSTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_OFD->RST,0)))
+#define TSB_OFD_STAT_FRQERR                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_OFD->STAT,0)))
+#define TSB_OFD_STAT_OFDBUSY                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_OFD->STAT,1)))
+#define TSB_OFD_MON_OFDMON                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_OFD->MON,0)))
+
+
+
+/* Remote Control Signal Preprocessor (RMC) */
+#define TSB_RMC0_EN_RMCEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->EN,0)))
+#define TSB_RMC0_REN_RMCREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->REN,0)))
+#define TSB_RMC0_RCR2_RMCPHM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,24)))
+#define TSB_RMC0_RCR2_RMCLD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,25)))
+#define TSB_RMC0_RCR2_RMCRPIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,29)))
+#define TSB_RMC0_RCR2_RMCEDIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,30)))
+#define TSB_RMC0_RCR2_RMCLIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,31)))
+#define TSB_RMC0_RCR3_RMCRP                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR3,15)))
+#define TSB_RMC0_RCR4_RMCPO                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR4,7)))
+#define TSB_RMC0_RSTAT_RMCRLDR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,7)))
+#define TSB_RMC0_RSTAT_RMCRRP                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,8)))
+#define TSB_RMC0_RSTAT_RMCRRPIF                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,11)))
+#define TSB_RMC0_RSTAT_RMCEDIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,12)))
+#define TSB_RMC0_RSTAT_RMCDMAXIF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,13)))
+#define TSB_RMC0_RSTAT_RMCLOIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,14)))
+#define TSB_RMC0_RSTAT_RMCRLIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,15)))
+#define TSB_RMC0_FSSEL_RMCCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->FSSEL,0)))
+
+
+/*  */
+#define TSB_PMD0_MDEN_PWMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDEN,0)))
+#define TSB_PMD0_MDCR_PINT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,3)))
+#define TSB_PMD0_MDCR_DTYMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,4)))
+#define TSB_PMD0_MDCR_SYNTMD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,5)))
+#define TSB_PMD0_MDCR_DCMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,6)))
+#define TSB_PMD0_MDCR_DTCREN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,7)))
+#define TSB_PMD0_CARSTA_PWMUST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,0)))
+#define TSB_PMD0_CARSTA_PWMVST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,1)))
+#define TSB_PMD0_CARSTA_PWMWST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,2)))
+#define TSB_PMD0_MODESEL_MDSEL0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,0)))
+#define TSB_PMD0_MODESEL_MDSEL1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,1)))
+#define TSB_PMD0_MODESEL_MDSEL2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,2)))
+#define TSB_PMD0_MODESEL_MDSEL3                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,3)))
+#define TSB_PMD0_MODESEL_DCMPEN                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,7)))
+#define TSB_PMD0_MDOUT_UPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,8)))
+#define TSB_PMD0_MDOUT_VPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,9)))
+#define TSB_PMD0_MDOUT_WPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,10)))
+#define TSB_PMD0_MDPOT_POLL                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDPOT,2)))
+#define TSB_PMD0_MDPOT_POLH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDPOT,3)))
+#define TSB_PMD0_EMGCR_EMGEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,0)))
+#define TSB_PMD0_EMGCR_EMGRS                      (*((__O  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,1)))
+#define TSB_PMD0_EMGCR_EMGISEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,2)))
+#define TSB_PMD0_EMGCR_INHEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,5)))
+#define TSB_PMD0_EMGCR_EMGIPOL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,7)))
+#define TSB_PMD0_EMGCR_CPAIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,13)))
+#define TSB_PMD0_EMGCR_CPBIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,14)))
+#define TSB_PMD0_EMGCR_CPCIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,15)))
+#define TSB_PMD0_EMGSTA_EMGST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGSTA,0)))
+#define TSB_PMD0_EMGSTA_EMGI                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGSTA,1)))
+#define TSB_PMD0_OVVCR_OVVEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,0)))
+#define TSB_PMD0_OVVCR_OVVRS                      (*((__O  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,1)))
+#define TSB_PMD0_OVVCR_OVVISEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,2)))
+#define TSB_PMD0_OVVCR_ADIN0EN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,5)))
+#define TSB_PMD0_OVVCR_ADIN1EN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,6)))
+#define TSB_PMD0_OVVCR_OVVIPOL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,7)))
+#define TSB_PMD0_OVVCR_OVVRSMD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,15)))
+#define TSB_PMD0_OVVSTA_OVVST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVSTA,0)))
+#define TSB_PMD0_OVVSTA_OVVI                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVSTA,1)))
+#define TSB_PMD0_TRGCR_TRG0BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,3)))
+#define TSB_PMD0_TRGCR_TRG1BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,7)))
+#define TSB_PMD0_TRGCR_TRG2BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,11)))
+#define TSB_PMD0_TRGCR_TRG3BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,15)))
+#define TSB_PMD0_TRGCR_CARSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,16)))
+#define TSB_PMD0_TRGMD_EMGTGE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGMD,0)))
+#define TSB_PMD0_TRGMD_TRGOUT                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGMD,1)))
+#define TSB_PMD0_SYNCCR_PWMSMD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->SYNCCR,0)))
+
+
+/*  */
+#define TSB_ISDA_EN_EN                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->EN,0)))
+#define TSB_ISDA_CLKCR_MS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CLKCR,0)))
+#define TSB_ISDA_CLKCR_SC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CLKCR,1)))
+#define TSB_ISDA_OCR0_OP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->OCR0,0)))
+#define TSB_ISDA_CR_START                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CR,0)))
+#define TSB_ISDA_BR_B0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,0)))
+#define TSB_ISDA_BR_B1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,1)))
+#define TSB_ISDA_BR_B2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,2)))
+#define TSB_ISDA_BR_B3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,3)))
+#define TSB_ISDA_SR_S0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,0)))
+#define TSB_ISDA_SR_S1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,1)))
+#define TSB_ISDA_SR_S2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,2)))
+#define TSB_ISDA_SR_S3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,3)))
+#define TSB_ISDA_INTCR_INTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->INTCR,0)))
+
+/** @} */ /* End of group Device_Peripheral_registers */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  /* __TMPM4NN_H__ */
+
+/** @} */ /* End of group TMPM4NN */
+/** @} */ /* End of group TOSHIBA_TXZ_MICROCONTROLLER */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NQ.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NQ.h
new file mode 100644
index 0000000000..4d8a60dd56
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NQ.h
@@ -0,0 +1,8891 @@
+/**
+ *******************************************************************************
+ * @file    TMPM4NQ.h
+ * @brief   CMSIS Cortex-M4 Core Peripheral Access Layer Header File for the
+ *          TOSHIBA 'TMPM4NQ' Device Series
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *******************************************************************************
+ */
+
+/** @addtogroup TOSHIBA_TXZ_MICROCONTROLLER
+  * @{
+  */
+
+/** @addtogroup TMPM4NQ
+  * @{
+  */
+
+#ifndef __TMPM4NQ_H__
+#define __TMPM4NQ_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup Configuration_of_CMSIS
+  * @{
+  */
+
+/** Interrupt Number Definition */
+typedef enum IRQn
+{
+/******  Cortex-M4 Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn           = -14,       /*!< 2 Non Maskable Interrupt                                    */
+  HardFault_IRQn                = -13,       /*!< 3 Cortex-M4 Hard Fault Interrupt                            */
+  MemoryManagement_IRQn         = -12,       /*!< 4 Cortex-M4 Memory Management Interrupt                     */
+  BusFault_IRQn                 = -11,       /*!< 5 Cortex-M4 Bus Fault Interrupt                             */
+  UsageFault_IRQn               = -10,       /*!< 6 Cortex-M4 Usage Fault Interrupt                           */
+  SVCall_IRQn                   = -5,        /*!< 11 Cortex-M4 SV Call Interrupt                              */
+  DebugMonitor_IRQn             = -4,        /*!< 12 Cortex-M4 Debug Monitor Interrupt                        */
+  PendSV_IRQn                   = -2,        /*!< 14 Cortex-M4 Pend SV Interrupt                              */
+  SysTick_IRQn                  = -1,        /*!< 15 Cortex-M4 System Tick Interrupt                          */
+
+/******  TMPM4NQ Specific Interrupt Numbers *******************************************************************/
+  INT00_IRQn                    = 0,         /*!< Interrupt pin 00a/00b                                       */
+  INT01_IRQn                    = 1,         /*!< Interrupt pin 01a/00b                                       */
+  INT02_IRQn                    = 2,         /*!< Interrupt pin 02a/00b                                       */
+  INT03_IRQn                    = 3,         /*!< Interrupt pin 03a/03b                                       */
+  INT04_IRQn                    = 4,         /*!< Interrupt pin 04a/04b                                       */
+  INT05_IRQn                    = 5,         /*!< Interrupt pin 05a/05b                                       */
+  INT06_IRQn                    = 6,         /*!< Interrupt pin 06a/06b                                       */
+  INT07_IRQn                    = 7,         /*!< Interrupt pin 07a/07b                                       */
+  INT08_IRQn                    = 8,         /*!< Interrupt pin 08a/08b                                       */
+  INT09_IRQn                    = 9,         /*!< Interrupt pin 09a/09b                                       */
+  INT10_IRQn                    = 10,        /*!< Interrupt pin 10a/10b                                       */
+  INT11_IRQn                    = 11,        /*!< Interrupt pin 11a/11b                                       */
+  INT14_IRQn                    = 14,        /*!< Interrupt pin 14a/14b                                       */
+  INT15_IRQn                    = 15,        /*!< Interrupt pin 15a/15b                                       */
+  INTRTC_IRQn                   = 16,        /*!< Real time clock(XHz) interrupt                              */
+  INTCEC0RX_IRQn                = 17,        /*!< CEC reception interrupt (channel 0)                         */
+  INTCEC0TX_IRQn                = 18,        /*!< CEC transmission interrupt (channel 0)                      */
+  INTISDA_IRQn                  = 19,        /*!< Interval Sensing Detector interrupt (Unit A)                */
+  INTISDB_IRQn                  = 20,        /*!< Interval Sensing Detector interrupt (Unit B)                */
+  INTRMC0_IRQn                  = 22,        /*!< Remote control reception interrupt 0                        */
+  INTRMC1_IRQn                  = 23,        /*!< Remote control reception interrupt 1                        */
+  INTLTTMR0_IRQn                = 24,        /*!< Long Term Timer Interrupt(channel 0)                        */
+  INTHDMAATC_IRQn               = 25,        /*!< HDMA complete of transfer(Unit A)                           */
+  INTHDMAAERR_IRQn              = 26,        /*!< HDMA transfer error(Unit A)                                 */
+  INTHDMABTC_IRQn               = 27,        /*!< HDMA end of transfer(Unit B)                                */
+  INTHDMABERR_IRQn              = 28,        /*!< HDMA transfer error(Unit B)                                 */
+  INTMDMAATC_IRQn               = 29,        /*!< MDMA complete of transfer(Unit A)                           */
+  INTT32A00_A_CT_IRQn           = 30,        /*!< T32A00 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A00_B_C01_CPC_IRQn      = 31,        /*!< T32A00 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A01_A_CT_IRQn           = 32,        /*!< T32A01 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A01_B_C01_CPC_IRQn      = 33,        /*!< T32A01 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A02_A_CT_IRQn           = 34,        /*!< T32A02 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A02_B_C01_CPC_IRQn      = 35,        /*!< T32A02 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A03_A_CT_IRQn           = 36,        /*!< T32A03 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A03_B_C01_CPC_IRQn      = 37,        /*!< T32A03 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A04_A_CT_IRQn           = 38,        /*!< T32A04 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A04_B_C01_CPC_IRQn      = 39,        /*!< T32A04 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A05_A_CT_IRQn           = 40,        /*!< T32A05 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A05_B_C01_CPC_IRQn      = 41,        /*!< T32A05 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A06_A_CT_IRQn           = 42,        /*!< T32A06 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A06_B_C01_CPC_IRQn      = 43,        /*!< T32A06 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A07_A_CT_IRQn           = 44,        /*!< T32A07 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A07_B_C01_CPC_IRQn      = 45,        /*!< T32A07 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A08_A_CT_IRQn           = 46,        /*!< T32A08 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A08_B_C01_CPC_IRQn      = 47,        /*!< T32A08 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A09_A_CT_IRQn           = 48,        /*!< T32A09 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A09_B_C01_CPC_IRQn      = 49,        /*!< T32A09 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A10_A_CT_IRQn           = 50,        /*!< T32A10 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A10_B_C01_CPC_IRQn      = 51,        /*!< T32A10 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A11_A_CT_IRQn           = 52,        /*!< T32A11 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A11_B_C01_CPC_IRQn      = 53,        /*!< T32A11 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A12_A_CT_IRQn           = 54,        /*!< T32A12 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A12_B_C01_CPC_IRQn      = 55,        /*!< T32A12 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A13_A_CT_IRQn           = 56,        /*!< T32A13 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A13_B_C01_CPC_IRQn      = 57,        /*!< T32A13 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTEMG0_IRQn                  = 58,        /*!< PMD0 EMG interrupt                                          */
+  INTOVV0_IRQn                  = 59,        /*!< PMD0 OVV interrupt                                          */
+  INTPWM0_IRQn                  = 60,        /*!< PMD0 interrupt                                              */
+  INTT0RX_IRQn                  = 61,        /*!< TSPI/SIO reception (channel 0) interrupt                    */
+  INTT0TX_IRQn                  = 62,        /*!< TSPI/SIO transmit (channel 0) interrupt                     */
+  INTT0ERR_IRQn                 = 63,        /*!< TSPI/SIO error (channel 0) interrupt                        */
+  INTT1RX_IRQn                  = 64,        /*!< TSPI/SIO reception (channel 1) interrupt                    */
+  INTT1TX_IRQn                  = 65,        /*!< TSPI/SIO transmit (channel 1) interrupt                     */
+  INTT1ERR_IRQn                 = 66,        /*!< TSPI/SIO error (channel 1) interrupt                        */
+  INTT2RX_IRQn                  = 67,        /*!< TSPI/SIO reception (channel 2) interrupt                    */
+  INTT2TX_IRQn                  = 68,        /*!< TSPI/SIO transmit (channel 2) interrupt                     */
+  INTT2ERR_IRQn                 = 69,        /*!< TSPI/SIO error (channel 2) interrupt                        */
+  INTT3RX_IRQn                  = 70,        /*!< TSPI/SIO reception (channel 3) interrupt                    */
+  INTT3TX_IRQn                  = 71,        /*!< TSPI/SIO transmit (channel 3) interrupt                     */
+  INTT3ERR_IRQn                 = 72,        /*!< TSPI/SIO error (channel 3) interrupt                        */
+  INTT4RX_IRQn                  = 73,        /*!< TSPI/SIO reception (channel 4) interrupt                    */
+  INTT4TX_IRQn                  = 74,        /*!< TSPI/SIO transmit (channel 4) interrupt                     */
+  INTT4ERR_IRQn                 = 75,        /*!< TSPI/SIO error (channel 4) interrupt                        */
+  INTT5RX_IRQn                  = 76,        /*!< TSPI/SIO reception (channel 5) interrupt                    */
+  INTT5TX_IRQn                  = 77,        /*!< TSPI/SIO transmit (channel 5) interrupt                     */
+  INTT5ERR_IRQn                 = 78,        /*!< TSPI/SIO error (channel 5) interrupt                        */
+  INTT6RX_IRQn                  = 79,        /*!< TSPI/SIO reception (channel 6) interrupt                    */
+  INTT6TX_IRQn                  = 80,        /*!< TSPI/SIO transmit (channel 6) interrupt                     */
+  INTT6ERR_IRQn                 = 81,        /*!< TSPI/SIO error (channel 6) interrupt                        */
+  INTT7RX_IRQn                  = 82,        /*!< TSPI/SIO reception (channel 7) interrupt                    */
+  INTT7TX_IRQn                  = 83,        /*!< TSPI/SIO transmit (channel 7) interrupt                     */
+  INTT7ERR_IRQn                 = 84,        /*!< TSPI/SIO error (channel 7) interrupt                        */
+  INTSMI0_IRQn                  = 88,        /*!< Serial Memory Interface interrupt                           */
+  INTUART0RX_IRQn               = 89,        /*!< UART reception (channel 0) interrupt                        */
+  INTUART0TX_IRQn               = 90,        /*!< UART transmit (channel 0) interrupt                         */
+  INTUART0ERR_IRQn              = 91,        /*!< UART error (channel 0) interrupt                            */
+  INTUART1RX_IRQn               = 92,        /*!< UART reception (channel 1) interrupt                        */
+  INTUART1TX_IRQn               = 93,        /*!< UART transmit (channel 1) interrupt                         */
+  INTUART1ERR_IRQn              = 94,        /*!< UART error (channel 1) interrupt                            */
+  INTUART2RX_IRQn               = 95,        /*!< UART reception (channel 2) interrupt                        */
+  INTUART2TX_IRQn               = 96,        /*!< UART transmit (channel 2) interrupt                         */
+  INTUART2ERR_IRQn              = 97,        /*!< UART error (channel 2) interrupt                            */
+  INTUART3RX_IRQn               = 98,        /*!< UART reception (channel 3) interrupt                        */
+  INTUART3TX_IRQn               = 99,        /*!< UART transmit (channel 3) interrupt                         */
+  INTUART3ERR_IRQn              = 100,       /*!< UART error (channel 3) interrupt                            */
+  INTUART4RX_IRQn               = 101,       /*!< UART reception (channel 4) interrupt                        */
+  INTUART4TX_IRQn               = 102,       /*!< UART transmit (channel 4) interrupt                         */
+  INTUART4ERR_IRQn              = 103,       /*!< UART error (channel 4) interrupt                            */
+  INTFUART0_IRQn                = 107,       /*!< FUART interrupt(channel 0)                                  */
+  INTFUART1_IRQn                = 108,       /*!< FUART interrupt(channel 1)                                  */
+  INTI2C0NST_IRQn               = 109,       /*!< I2C0 interrupt / EI2C0 status interrupt                     */
+  INTI2C0ATX_IRQn               = 110,       /*!< I2C0 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C0BRX_IRQn               = 111,       /*!< I2C0 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C0NA_IRQn                = 112,       /*!< I2C0 NACK detection interrupt                               */
+  INTI2C1NST_IRQn               = 113,       /*!< I2C1 interrupt / EI2C0 status interrupt                     */
+  INTI2C1ATX_IRQn               = 114,       /*!< I2C1 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C1BRX_IRQn               = 115,       /*!< I2C1 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C1NA_IRQn                = 116,       /*!< I2C1 NACK detection interrupt                               */
+  INTI2C2NST_IRQn               = 117,       /*!< I2C2 interrupt / EI2C0 status interrupt                     */
+  INTI2C2ATX_IRQn               = 118,       /*!< I2C2 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C2BRX_IRQn               = 119,       /*!< I2C2 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C2NA_IRQn                = 120,       /*!< I2C2 NACK detection interrupt                               */
+  INTI2C3NST_IRQn               = 121,       /*!< I2C3 interrupt / EI2C0 status interrupt                     */
+  INTI2C3ATX_IRQn               = 122,       /*!< I2C3 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C3BRX_IRQn               = 123,       /*!< I2C3 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C3NA_IRQn                = 124,       /*!< I2C3 NACK detection interrupt                               */
+  INTI2C4NST_IRQn               = 125,       /*!< I2C4 interrupt / EI2C0 status interrupt                     */
+  INTI2C4ATX_IRQn               = 126,       /*!< I2C4 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C4BRX_IRQn               = 127,       /*!< I2C4 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C4NA_IRQn                = 128,       /*!< I2C4 NACK detection interrupt                               */
+  INTADACP0_IRQn                = 129,       /*!< ADC conversion monitoring function interrupt 0              */
+  INTADACP1_IRQn                = 130,       /*!< ADC conversion monitoring function interrupt 1              */
+  INTADATRG_IRQn                = 131,       /*!< ADC conversion triggered by General purpose is finished     */
+  INTADASGL_IRQn                = 132,       /*!< ADC conversion triggered by Single program is finished      */
+  INTADACNT_IRQn                = 133,       /*!< ADC conversion triggered by Continuity program is finished  */
+  INTADAHP_IRQn                 = 134,       /*!< ADC high priority AD conversion interrupt                   */
+  INTFLDRDY_IRQn                = 135,       /*!< Data FLASH Ready interrupt                                  */
+  INTFLCRDY_IRQn                = 136,       /*!< Code FLASH Area0/1 Ready interrupt                          */
+  INTMDMAABERR_IRQn             = 139,       /*!< MDMA bus error(Unit A) interrupt                            */
+  INTMDMAADERR_IRQn             = 140,       /*!< MDMA descriptor error(Unit A) interrupt                     */
+  INTI2S0SI_IRQn                = 141,       /*!< I2S ch0 SI transfer end interrupt                           */
+  INTI2S0SIERR_IRQn             = 142,       /*!< I2S ch0 SI error interrupt                                  */
+  INTI2S0SO_IRQn                = 143,       /*!< I2S ch0 SO transfer end interrupt                           */
+  INTI2S0SOERR_IRQn             = 144,       /*!< I2S ch0 SO error interrupt                                  */
+  INTI2S1SI_IRQn                = 145,       /*!< I2S ch1 SI transfer end interrupt                           */
+  INTI2S1SIERR_IRQn             = 146,       /*!< I2S ch1 SI error interrupt                                  */
+  INTI2S1SO_IRQn                = 147,       /*!< I2S ch1 SO transfer end interrupt                           */
+  INTI2S1SOERR_IRQn             = 148,       /*!< I2S ch1 SO error interrupt                                  */
+  INTFIR0_IRQn                  = 149,       /*!< FIR ch0 interrupt                                           */
+  INTTSSI0RX_IRQn               = 150,       /*!< TSSI ch0 receive interrupt                                  */
+  INTTSSI0TX_IRQn               = 151,       /*!< TSSI ch0 transmission interrupt                             */
+  INTTSSI0ERR_IRQn              = 152,       /*!< TSSI ch0 error interrupt                                    */
+  INTEMA_IRQn                   = 156,       /*!< ETHM unit A interrupt                                       */
+  INTEMAMP_IRQn                 = 157,       /*!< ETHM unit A magic packet detection interrupt                */
+  INTCANARXD_IRQn               = 158,       /*!< CAN unit A receive interrupt                                */
+  INTCANATXD_IRQn               = 159,       /*!< CAN unit A transmission interrupt                           */
+  INTCANAGLB_IRQn               = 160,       /*!< CAN unit A Global interrupt                                 */
+  INTCANBRXD_IRQn               = 161,       /*!< CAN unit B receive interrupt                                */
+  INTCANBTXD_IRQn               = 162,       /*!< CAN unit B transmission interrupt                           */
+  INTCANBGLB_IRQn               = 163,       /*!< CAN unit B Global interrupt                                 */
+  INTUSBOTGA_IRQn               = 164,       /*!< USB OTG unit A interrupt                                    */
+  INTUSBOTGAWK_IRQn             = 165,       /*!< USB OTG unit A Wakeup interrupt                             */
+  INTUSBOTGB_IRQn               = 166,       /*!< USB OTG unit B interrupt                                    */
+  INTUSBOTGBWK_IRQn             = 167,       /*!< USB OTG unit B Wakeup interrupt                             */
+  INTT32A14_A_IRQn              = 168,       /*!< T32A14 TimerA all interrupt                                 */
+  INTT32A14_B_IRQn              = 169,       /*!< T32A14 TimerB all interrupt                                 */
+  INTT32A14_CT_IRQn             = 170,       /*!< T32A14 TimerC match, overflow, and underflow Interrupt      */
+  INTT32A15_A_IRQn              = 171,       /*!< T32A15 TimerA all interrupt                                 */
+  INTT32A15_B_IRQn              = 172,       /*!< T32A15 TimerB all interrupt                                 */
+  INTT32A15_C_IRQn              = 173,       /*!< T32A15 TimerC all interrupt                                 */
+  INTMDMAADISR_IRQn             = 174        /*!< MDMAC unit A Descriptor interrupt                           */
+} IRQn_Type;
+
+/** Processor and Core Peripheral Section */
+
+/* Configuration of the Cortex-M4 Processor and Core Peripherals */
+#define __CM4_REV 0x0001 /*!< Cortex-M4 Core Revision */
+#define __MPU_PRESENT 1 /*!< MPU present or not */
+#define __FPU_PRESENT 1 /*!< FPU present or not */
+#define __NVIC_PRIO_BITS 4 /*!< Number of Bits used for Priority Levels */
+#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
+/** @} */ /* End of group Configuration_of_CMSIS */
+
+#include "core_cm4.h"                       /* Cortex-M4 processor and core peripherals            */
+#include "system_TMPM4Nx.h"                 /* TMPM4Nx System                                      */
+
+/** @addtogroup Device_Peripheral_registers
+  * @{
+  */
+
+/** Device Specific Peripheral registers structures */
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __I  uint32_t INTSTATUS;         /*!< DMAC Interrupt Status Register               */
+  __I  uint32_t INTTCSTATUS;       /*!< DMAC Transfer Completion Interrupt Status Register*/
+  __O  uint32_t INTTCCLEAR;        /*!< DMAC Transfer Completion Interrupt Clear Register*/
+  __I  uint32_t INTERRORSTATUS;    /*!< DMAC Error Interrupt Status Register         */
+  __O  uint32_t INTERRCLR;         /*!< DMAC Error Interrupt Clear Register          */
+  __I  uint32_t RAWINTTCSTATUS;    /*!< DMAC Raw Transfer Completion Interrupt Status Register*/
+  __I  uint32_t RAWINTERRORSTATUS; /*!< DMAC Raw Error Interrupt Status Register     */
+  __I  uint32_t ENBLDCHNS;         /*!< DMAC Channel Enable Register                 */
+  __IO uint32_t SOFTBREQ;          /*!< DMAC Software Burst Transfer Request Register*/
+  __IO uint32_t SOFTSREQ;          /*!< DMAC Software Single Transfer Request Register*/
+       uint32_t RESERVED0[2];
+  __IO uint32_t CONFIGURATION;     /*!< DMAC Configuration Register                  */
+       uint32_t RESERVED1[51];
+  __IO uint32_t C0SRCADDR;         /*!< DMAC Channel 0 Transfer Source Address Register*/
+  __IO uint32_t C0DESTADDR;        /*!< DMAC Channel 0 Transfer Destination Address Register*/
+  __IO uint32_t C0LLI;             /*!< DMAC Channel 0 Linked List Item Register     */
+  __IO uint32_t C0CONTROL;         /*!< DMAC Channel 0 Control Register              */
+  __IO uint32_t C0CONFIGURATION;   /*!< DMAC Channel 0 Configuration Register        */
+       uint32_t RESERVED2[3];
+  __IO uint32_t C1SRCADDR;         /*!< DMAC Channel 1 Transfer Source Address Register*/
+  __IO uint32_t C1DESTADDR;        /*!< DMAC Channel 1 Transfer Destination Address Register*/
+  __IO uint32_t C1LLI;             /*!< DMAC Channel 1 Linked List Item Register     */
+  __IO uint32_t C1CONTROL;         /*!< DMAC Channel 1 Control Register              */
+  __IO uint32_t C1CONFIGURATION;   /*!< DMAC Channel 1 Configuration Register        */
+} TSB_DMAC_TypeDef;
+
+/**
+  * @brief CAN Controller Mailbox RAM (CANMB)
+  */
+typedef struct
+{
+  __IO uint32_t ID;                /*!< CAN Message ID Field Register                */
+       uint32_t RESERVED0;
+  __IO uint32_t TSVMCF;            /*!< CAN Time Stamp Values/ Message Control Filed Register*/
+       uint32_t RESERVED1;
+  __IO uint32_t DL;                /*!< CAN Data Filed Register (DL)                 */
+       uint32_t RESERVED2;
+  __IO uint32_t DH;                /*!< CAN Data Filed Register (DH)                 */
+} TSB_CANAMB_TypeDef;
+
+/**
+  * @brief CAN Controller Mailbox RAM (CANMB)
+  */
+typedef struct
+{
+  __IO uint32_t ID;                /*!< CAN Message ID Field Register                */
+       uint32_t RESERVED0;
+  __IO uint32_t TSVMCF;            /*!< CAN Time Stamp Values/ Message Control Filed Register*/
+       uint32_t RESERVED1;
+  __IO uint32_t DL;                /*!< CAN Data Filed Register (DL)                 */
+       uint32_t RESERVED2;
+  __IO uint32_t DH;                /*!< CAN Data Filed Register (DH)                 */
+} TSB_CANBMB_TypeDef;
+
+/**
+  * @brief CAN Controller (CAN)
+  */
+typedef struct
+{
+  __IO uint32_t MC;                /*!< CAN Mailbox Configuration Register           */
+       uint32_t RESERVED0;
+  __IO uint32_t MD;                /*!< CAN Mailbox Direction Register               */
+       uint32_t RESERVED1;
+  __IO uint32_t TRS;               /*!< CAN Transmission Request Set Register        */
+       uint32_t RESERVED2;
+  __IO uint32_t TRR;               /*!< CAN Transmission Request Reset Register      */
+       uint32_t RESERVED3;
+  __IO uint32_t TA;                /*!< CAN Transmission Acknowledge Register        */
+       uint32_t RESERVED4;
+  __IO uint32_t AA;                /*!< CAN Abort Acknowledge Register               */
+       uint32_t RESERVED5;
+  __IO uint32_t RMP;               /*!< CAN Receive Message Pending Register         */
+       uint32_t RESERVED6;
+  __IO uint32_t RML;               /*!< CAN Receive Message Lost Register            */
+       uint32_t RESERVED7;
+  __IO uint32_t LAM;               /*!< CAN Local Acceptance Mask Register           */
+       uint32_t RESERVED8;
+  __IO uint32_t GAM;               /*!< CAN Global Acceptance Mask Register          */
+       uint32_t RESERVED9;
+  __IO uint32_t MCR;               /*!< CAN Master Control Register                  */
+       uint32_t RESERVED10;
+  __I  uint32_t GSR;               /*!< CAN Global Status Register                   */
+       uint32_t RESERVED11;
+  __IO uint32_t BCR1;              /*!< CAN Bit Configuration Register 1             */
+       uint32_t RESERVED12;
+  __IO uint32_t BCR2;              /*!< CAN Bit Configuration Register 2             */
+       uint32_t RESERVED13;
+  __IO uint32_t GIF;               /*!< CAN Global Interrupt Flag Register           */
+       uint32_t RESERVED14;
+  __IO uint32_t GIM;               /*!< CAN Global Interrupt Mask Register           */
+       uint32_t RESERVED15;
+  __IO uint32_t MBTIF;             /*!< CAN Mailbox Transmit Interrupt Flag Register */
+       uint32_t RESERVED16;
+  __IO uint32_t MBRIF;             /*!< CAN Mailbox Receive Interrupt Flag Register  */
+       uint32_t RESERVED17;
+  __IO uint32_t MBIM;              /*!< CAN Mailbox Interrupt Mask Register          */
+       uint32_t RESERVED18;
+  __IO uint32_t CDR;               /*!< CAN Change Data Request Register             */
+       uint32_t RESERVED19;
+  __IO uint32_t RFP;               /*!< CAN Remote Frame Pending Register            */
+       uint32_t RESERVED20;
+  __IO uint32_t CEC;               /*!< CAN Error Counter Register                   */
+       uint32_t RESERVED21;
+  __IO uint32_t TSP;               /*!< CAN Time Stamp Counter Prescaler Register    */
+       uint32_t RESERVED22;
+  __I  uint32_t TSC;               /*!< CAN Time Stamp Counter Register              */
+} TSB_CAN_TypeDef;
+
+/**
+  * @brief Ether Mac
+  */
+typedef struct
+{
+  __IO uint32_t TMAC_CONFIGURATION;/*!< TMAC Configuration Register                  */
+  __IO uint32_t TMAC_FRAME_FILTER; /*!< TMAC Frame Filter Register                   */
+  __IO uint32_t HASH_TABLE_HIGH;   /*!< Hash Table High Register                     */
+  __IO uint32_t HASH_TABLE_LOW;    /*!< Hash Table Low Register                      */
+  __IO uint32_t MII_ADDRESS;       /*!< MII Address Register                         */
+  __IO uint32_t MII_DATA;          /*!< MII Data Register                            */
+  __IO uint32_t FLOW_CONTROL;      /*!< Flow Control Register                        */
+  __IO uint32_t VLAN_TAG;          /*!< VLAN Tag Register                            */
+       uint32_t RESERVED0;
+  __I  uint32_t DEBUG;             /*!< Debug Register                               */
+  __IO uint32_t REMOTE_WAKE_UP_FRAME_FILTER;/*!< Remote Wake-Up Frame Filter Register         */
+  __IO uint32_t PMT_CONTROL_STATUS;/*!< PMT Control and Status Register              */
+       uint32_t RESERVED1[2];
+  __I  uint32_t INTERRUPT_STATUS;  /*!< Interrupt Status Register                    */
+  __IO uint32_t INTERRUPT_MASK;    /*!< Interrupt Mask Register                      */
+  __IO uint32_t MAC_ADDRESS0_HIGH; /*!< MAC Address0 High Register                   */
+  __IO uint32_t MAC_ADDRESS0_LOW;  /*!< MAC Address0 Low Register                    */
+  __IO uint32_t MAC_ADDRESS1_HIGH; /*!< MAC Address1 High Register                   */
+  __IO uint32_t MAC_ADDRESS1_LOW;  /*!< MAC Address1 Low Register                    */
+  __IO uint32_t MAC_ADDRESS2_HIGH; /*!< MAC Address2 High Register                   */
+  __IO uint32_t MAC_ADDRESS2_LOW;  /*!< MAC Address2 Low Register                    */
+  __IO uint32_t MAC_ADDRESS3_HIGH; /*!< MAC Address3 High Register                   */
+  __IO uint32_t MAC_ADDRESS3_LOW;  /*!< MAC Address3 Low Register                    */
+       uint32_t RESERVED2[31];
+  __IO uint32_t WDOG_TIMEOUT;      /*!< Watchdog Timeout Register                    */
+       uint32_t RESERVED3[8];
+  __IO uint32_t MMC_CONTROL;       /*!< MMC Control Register                         */
+  __I  uint32_t MMC_RECEIVE_INTERRUPT;/*!< MMC Receive Interrupt Register               */
+  __I  uint32_t MMC_TRANSMIT_INTERRUPT;/*!< MMC Transmit Interrupt Register              */
+  __IO uint32_t MMC_RECEIVE_INTERRUPT_MASK;/*!< MMC Receive Interrupt Mask Register          */
+  __IO uint32_t MMC_TRANSMIT_INTERRUPT_MASK;/*!< MMC Transmit Interrupt Mask Register         */
+       uint32_t RESERVED4;
+  __I  uint32_t TX_FRAME_COUNT_GOOD_BAD;/*!< Transmit Frame Count for Good and Bad Frames Register*/
+       uint32_t RESERVED5[11];
+  __I  uint32_t TX_UNDERFLOW_ERROR_FRAMES;/*!< Transmit Frame Count for Underflow Error Frames Register*/
+  __I  uint32_t TX_SINGLE_COLLISION_GOOD_FRAMES;/*!< Transmit Frame Count for Frames Transmitted after Single Collision Register*/
+  __I  uint32_t TX_MULTIPLE_COLLISION_GOOD_FRAMES;/*!< Transmit Frame Count for Frames Transmitted after Multiple Collision Register*/
+       uint32_t RESERVED6[5];
+  __I  uint32_t TX_FRAME_COUNT_GOOD;/*!< Transmit Frame Count for Good Frames Register*/
+       uint32_t RESERVED7[5];
+  __I  uint32_t RX_FRAMES_COUNT_GOOD_BAD;/*!< Receive Frame Count for Good and Bad Frames Register*/
+       uint32_t RESERVED8[4];
+  __I  uint32_t RX_CRC_ERROR_FRAMES;/*!< Receive Frame Count for CRC Error Frames Register*/
+  __I  uint32_t RX_ALIGNMENT_ERROR_FRAMES;/*!< Receive Frame Count for Alignment Error Frames Register*/
+       uint32_t RESERVED9[10];
+  __I  uint32_t RX_UNICAST_FRAMES_GOOD;/*!< Receive Frame Count for Good Unicast Frames Register*/
+       uint32_t RESERVED10[3];
+  __I  uint32_t RX_FIFO_OVERFLOW_FRAMES;/*!< Receive Frame Count for FIFO Overflow Frames Register*/
+       uint32_t RESERVED11[10];
+  __IO uint32_t MMC_IPC_RECEIVE_INTERRUPT_MASK;/*!< MMC Receive Checksum Offload Interrupt Mask Register*/
+       uint32_t RESERVED12;
+  __I  uint32_t MMC_IPC_RECEIVE_INTERRUPT;/*!< MMC Receive Checksum Offload Interrupt Register*/
+       uint32_t RESERVED13[13];
+  __I  uint32_t RXICMP_GOOD_FRAMES;/*!< Receive ICMP Good Frame Counter Register     */
+  __I  uint32_t RXICMP_ERROR_FRAMES;/*!< Receive ICMP Error Frame Counter Register    */
+       uint32_t RESERVED14[207];
+  __IO uint32_t VLAN_INCL_REG;     /*!< VLAN Tag Inclusion or Replacement Register   */
+  __IO uint32_t VLAN_HASH_TABLE_REG;/*!< VLAN Hash Table Register                     */
+       uint32_t RESERVED15[93];
+  __IO uint32_t TIMESTAMP_CONTROL; /*!< Timestamp Control Register                   */
+  __IO uint32_t SUB_SECOND_INCREMENT;/*!< Sub-Second Increment Register                */
+  __I  uint32_t SYSTEM_TIME_SECONDS;/*!< System Time - Seconds Register               */
+  __I  uint32_t SYSTEM_TIME_NANOSECONDS;/*!< System Time - Nanoseconds Register           */
+  __IO uint32_t SYSTEM_TIME_SECONDS_UPDATE;/*!< System Time - Seconds Update Register        */
+  __IO uint32_t SYSTEM_TIME_NANOSECONDS_UPDATE;/*!< System Time - Nanoseconds Update Register    */
+  __IO uint32_t TIMESTAMP_ADDEND;  /*!< Timestamp Addend Register                    */
+  __IO uint32_t TARGET_TIME_SECONDS;/*!< Target Time Seconds Register                 */
+  __IO uint32_t TARGET_TIME_NANOSECONDS;/*!< Target Time Nanoseconds Register             */
+  __IO uint32_t SYSTEM_TIME_HIGHER_WORD_SECONDS;/*!< System Time - Higher Word Seconds Register   */
+  __I  uint32_t TIMESTAMP_STATUS;  /*!< Timestamp Status Register                    */
+  __IO uint32_t PPS_CONTROL;       /*!< PPS Control Register                         */
+       uint32_t RESERVED16[12];
+  __IO uint32_t PPS0_INTERVAL;     /*!< PPS0 Interval Register                       */
+  __IO uint32_t PPS0_WIDTH;        /*!< PPS0 Width Register                          */
+       uint32_t RESERVED17[6];
+  __IO uint32_t PPS1_TARGET_TIME_SECONDS;/*!< PPS1 Target Time Seconds Register            */
+  __IO uint32_t PPS1_TARGET_TIME_NANOSECONDS;/*!< PPS1 Target Time NanoSeconds Register        */
+  __IO uint32_t PPS1_INTERVAL;     /*!< PPS1 Interval Register                       */
+  __IO uint32_t PPS1_WIDTH;        /*!< PPS1 Width Register                          */
+       uint32_t RESERVED18[540];
+  __IO uint32_t BUS_MODE;          /*!< Bus Mode Register                            */
+  __IO uint32_t TRANSMIT_POLL_DEMAND;/*!< Transmit Poll Demand Register                */
+  __IO uint32_t RECEIVE_POLL_DEMAND;/*!< Receive Poll Demand Register                 */
+  __IO uint32_t RECEIVE_DESCRIPTOR_LIST_ADDRESS;/*!< Receive Descriptor List Address Register     */
+  __IO uint32_t TRANSMIT_DESCRIPTOR_LIST_ADDRESS;/*!< Transmit Descriptor List Address Register    */
+  __IO uint32_t STATUS;            /*!< Status Register                              */
+  __IO uint32_t OPERATION_MODE;    /*!< Operation Mode Register                      */
+  __IO uint32_t INTERRUPT_ENABLE;  /*!< Interrupt Enable Register                    */
+  __I  uint32_t MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER;/*!< Missed Frame and Buffer Overflow Counter Register*/
+  __IO uint32_t RECEIVE_INTERRUPT_WATCHDOG_TIMER;/*!< Receive Interrupt Watchdog Timer Register    */
+       uint32_t RESERVED19;
+  __I  uint32_t AHB_STATUS;        /*!< AHB Status Register                          */
+       uint32_t RESERVED20[6];
+  __I  uint32_t CURRENT_HOST_TRANSMIT_DESCRIPTOR;/*!< Current Host Transmit Descriptor Register    */
+  __I  uint32_t CURRENT_HOST_RECEIVE_DESCRIPTOR;/*!< Current Host Receive Descriptor Register     */
+  __I  uint32_t CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS;/*!< Current Host Transmit Buffer Address Register*/
+  __I  uint32_t CURRENT_HOST_RECEIVE_BUFFER_ADDRESS;/*!< Current Host Receive Buffer Address Register */
+       uint32_t RESERVED21[490];
+  __IO uint32_t MAC_CTRL0;         /*!< Ether Mac Control Register 0                 */
+  __IO uint32_t MAC_CTRL1;         /*!< Ether Mac Control Register 1                 */
+  __IO uint32_t MAC_CTRL2;         /*!< Ether Mac Control Register 2                 */
+} TSB_EM_TypeDef;
+
+/**
+  * @brief SMIF
+  */
+typedef struct
+{
+  __IO uint32_t MAP0;              /*!< SMIF Address Map Control Register 0          */
+  __IO uint32_t MAP1;              /*!< SMIF Address Map Control Register 1          */
+  __IO uint32_t DACR0;             /*!< SMIF Direct Access Control Register 0        */
+  __IO uint32_t DACR1;             /*!< SMIF Direct Access Control Register 1        */
+  __IO uint32_t DRCR0;             /*!< SMIF Direct Read Control Register 0          */
+  __IO uint32_t DRCR1;             /*!< SMIF Direct Read Control Register 1          */
+  __IO uint32_t DWCR0;             /*!< SMIF Direct Write Control Register 0         */
+  __IO uint32_t DWCR1;             /*!< SMIF Direct Write Control Register 1         */
+       uint32_t RESERVED0[248];
+  __IO uint32_t RACR0;             /*!< SMIF Indirect Access Control Register 0      */
+  __IO uint32_t RACR1;             /*!< SMIF Indirect Access Control Register 1      */
+  __IO uint32_t IOCR;              /*!< SMIF Indirect Access I/O Control Register    */
+  __IO uint32_t OECR;              /*!< SMIF  Indirect Access Output Enable Register */
+       uint32_t RESERVED1[12];
+  __IO uint32_t INT;               /*!< SMIF Interrupt Control Register              */
+  __IO uint32_t STAT;              /*!< SMIF Status Register                         */
+       uint32_t RESERVED2[14];
+  __IO uint32_t SWR;               /*!< SMIF Software Reset Register                 */
+  __IO uint32_t ACKR;              /*!< SMIF Additional Clock Control Register       */
+  __IO uint32_t CCOR;              /*!< SMIF Serial Clock, CS pin Direction Control Register*/
+  __IO uint32_t STPR;              /*!< SMIF Forced Stop Control Register            */
+       uint32_t RESERVED3[28];
+  __IO uint32_t PBUF0;             /*!< SMIF  Indirect Access Primary Buffer Register 0*/
+  __IO uint32_t PBUF1;             /*!< SMIF Indirect Access Primary Buffer Register 1*/
+  __IO uint32_t PBUF2;             /*!< SMIF Indirect Access Primary Buffer Register 2*/
+  __IO uint32_t PBUF3;             /*!< SMIF Indirect Access Primary Buffer Register 3*/
+  __IO uint32_t PBUF4;             /*!< SMIF Indirect Access Primary Buffer Register 4*/
+  __IO uint32_t PBUF5;             /*!< SMIF Indirect Access Primary Buffer Register 5*/
+  __IO uint32_t PBUF6;             /*!< SMIF Indirect Access Primary Buffer Register 6*/
+  __IO uint32_t PBUF7;             /*!< SMIF Indirect Access Primary Buffer Register 7*/
+       uint32_t RESERVED4[56];
+  __IO uint32_t SBUF00;            /*!< SMIF Indirect Access Secondary Buffer Register 00*/
+  __IO uint32_t SBUF01;            /*!< SMIF Indirect Access Secondary Buffer Register 01*/
+  __IO uint32_t SBUF02;            /*!< SMIF Indirect Access Secondary Buffer Register 02*/
+  __IO uint32_t SBUF03;            /*!< SMIF Indirect Access Secondary Buffer Register 03*/
+  __IO uint32_t SBUF04;            /*!< SMIF Indirect Access Secondary Buffer Register 04*/
+  __IO uint32_t SBUF05;            /*!< SMIF Indirect Access Secondary Buffer Register 05*/
+  __IO uint32_t SBUF06;            /*!< SMIF Indirect Access Secondary Buffer Register 06*/
+  __IO uint32_t SBUF07;            /*!< SMIF Indirect Access Secondary Buffer Register 07*/
+  __IO uint32_t SBUF08;            /*!< SMIF Indirect Access Secondary Buffer Register 08*/
+  __IO uint32_t SBUF09;            /*!< SMIF Indirect Access Secondary Buffer Register 09*/
+  __IO uint32_t SBUF10;            /*!< SMIF Indirect Access Secondary Buffer Register 10*/
+  __IO uint32_t SBUF11;            /*!< SMIF Indirect Access Secondary Buffer Register 11*/
+  __IO uint32_t SBUF12;            /*!< SMIF Indirect Access Secondary Buffer Register 12*/
+  __IO uint32_t SBUF13;            /*!< SMIF Indirect Access Secondary Buffer Register 13*/
+  __IO uint32_t SBUF14;            /*!< SMIF Indirect Access Secondary Buffer Register 14*/
+  __IO uint32_t SBUF15;            /*!< SMIF Indirect Access Secondary Buffer Register 15*/
+  __IO uint32_t SBUF16;            /*!< SMIF Indirect Access Secondary Buffer Register 16*/
+  __IO uint32_t SBUF17;            /*!< SMIF Indirect Access Secondary Buffer Register 17*/
+  __IO uint32_t SBUF18;            /*!< SMIF Indirect Access Secondary Buffer Register 18*/
+  __IO uint32_t SBUF19;            /*!< SMIF Indirect Access Secondary Buffer Register 19*/
+  __IO uint32_t SBUF20;            /*!< SMIF Indirect Access Secondary Buffer Register 20*/
+  __IO uint32_t SBUF21;            /*!< SMIF Indirect Access Secondary Buffer Register 21*/
+  __IO uint32_t SBUF22;            /*!< SMIF Indirect Access Secondary Buffer Register 22*/
+  __IO uint32_t SBUF23;            /*!< SMIF Indirect Access Secondary Buffer Register 23*/
+  __IO uint32_t SBUF24;            /*!< SMIF Indirect Access Secondary Buffer Register 24*/
+  __IO uint32_t SBUF25;            /*!< SMIF Indirect Access Secondary Buffer Register 25*/
+  __IO uint32_t SBUF26;            /*!< SMIF Indirect Access Secondary Buffer Register 26*/
+  __IO uint32_t SBUF27;            /*!< SMIF Indirect Access Secondary Buffer Register 27*/
+  __IO uint32_t SBUF28;            /*!< SMIF Indirect Access Secondary Buffer Register 28*/
+  __IO uint32_t SBUF29;            /*!< SMIF Indirect Access Secondary Buffer Register 29*/
+  __IO uint32_t SBUF30;            /*!< SMIF Indirect Access Secondary Buffer Register 30*/
+  __IO uint32_t SBUF31;            /*!< SMIF Indirect Access Secondary Buffer Register 31*/
+  __IO uint32_t SBUF32;            /*!< SMIF Indirect Access Secondary Buffer Register 32*/
+  __IO uint32_t SBUF33;            /*!< SMIF Indirect Access Secondary Buffer Register 33*/
+  __IO uint32_t SBUF34;            /*!< SMIF Indirect Access Secondary Buffer Register 34*/
+  __IO uint32_t SBUF35;            /*!< SMIF Indirect Access Secondary Buffer Register 35*/
+  __IO uint32_t SBUF36;            /*!< SMIF Indirect Access Secondary Buffer Register 36*/
+  __IO uint32_t SBUF37;            /*!< SMIF Indirect Access Secondary Buffer Register 37*/
+  __IO uint32_t SBUF38;            /*!< SMIF Indirect Access Secondary Buffer Register 38*/
+  __IO uint32_t SBUF39;            /*!< SMIF Indirect Access Secondary Buffer Register 39*/
+  __IO uint32_t SBUF40;            /*!< SMIF Indirect Access Secondary Buffer Register 40*/
+  __IO uint32_t SBUF41;            /*!< SMIF Indirect Access Secondary Buffer Register 41*/
+  __IO uint32_t SBUF42;            /*!< SMIF Indirect Access Secondary Buffer Register 42*/
+  __IO uint32_t SBUF43;            /*!< SMIF Indirect Access Secondary Buffer Register 43*/
+  __IO uint32_t SBUF44;            /*!< SMIF Indirect Access Secondary Buffer Register 44*/
+  __IO uint32_t SBUF45;            /*!< SMIF Indirect Access Secondary Buffer Register 45*/
+  __IO uint32_t SBUF46;            /*!< SMIF Indirect Access Secondary Buffer Register 46*/
+  __IO uint32_t SBUF47;            /*!< SMIF Indirect Access Secondary Buffer Register 47*/
+  __IO uint32_t SBUF48;            /*!< SMIF Indirect Access Secondary Buffer Register 48*/
+  __IO uint32_t SBUF49;            /*!< SMIF Indirect Access Secondary Buffer Register 49*/
+  __IO uint32_t SBUF50;            /*!< SMIF Indirect Access Secondary Buffer Register 50*/
+  __IO uint32_t SBUF51;            /*!< SMIF Indirect Access Secondary Buffer Register 51*/
+  __IO uint32_t SBUF52;            /*!< SMIF Indirect Access Secondary Buffer Register 52*/
+  __IO uint32_t SBUF53;            /*!< SMIF Indirect Access Secondary Buffer Register 53*/
+  __IO uint32_t SBUF54;            /*!< SMIF Indirect Access Secondary Buffer Register 54*/
+  __IO uint32_t SBUF55;            /*!< SMIF Indirect Access Secondary Buffer Register 55*/
+  __IO uint32_t SBUF56;            /*!< SMIF Indirect Access Secondary Buffer Register 56*/
+  __IO uint32_t SBUF57;            /*!< SMIF Indirect Access Secondary Buffer Register 57*/
+  __IO uint32_t SBUF58;            /*!< SMIF Indirect Access Secondary Buffer Register 58*/
+  __IO uint32_t SBUF59;            /*!< SMIF Indirect Access Secondary Buffer Register 59*/
+  __IO uint32_t SBUF60;            /*!< SMIF Indirect Access Secondary Buffer Register 60*/
+  __IO uint32_t SBUF61;            /*!< SMIF Indirect Access Secondary Buffer Register 61*/
+  __IO uint32_t SBUF62;            /*!< SMIF Indirect Access Secondary Buffer Register 62*/
+  __IO uint32_t SBUF63;            /*!< SMIF Indirect Access Secondary Buffer Register 63*/
+} TSB_SMI_TypeDef;
+
+/**
+  * @brief Interrupt Control Registers A
+  */
+typedef struct
+{
+  __IO uint8_t  NIC00;             /*!< Non-maskable Interrupt A Control Register 00 */
+       uint8_t  RESERVED0[31];
+  __IO uint8_t  IMC00;             /*!< Interrupt A Mode Control Register 00         */
+  __IO uint8_t  IMC01;             /*!< Interrupt A Mode Control Register 01         */
+  __IO uint8_t  IMC02;             /*!< Interrupt A Mode Control Register 02         */
+  __IO uint8_t  IMC03;             /*!< Interrupt A Mode Control Register 03         */
+  __IO uint8_t  IMC04;             /*!< Interrupt A Mode Control Register 04         */
+  __IO uint8_t  IMC05;             /*!< Interrupt A Mode Control Register 05         */
+  __IO uint8_t  IMC06;             /*!< Interrupt A Mode Control Register 06         */
+       uint8_t  RESERVED1;
+  __IO uint8_t  IMC08;             /*!< Interrupt A Mode Control Register 08         */
+  __IO uint8_t  IMC09;             /*!< Interrupt A Mode Control Register 09         */
+  __IO uint8_t  IMC10;             /*!< Interrupt A Mode Control Register 10         */
+  __IO uint8_t  IMC11;             /*!< Interrupt A Mode Control Register 11         */
+       uint8_t  RESERVED2;
+  __IO uint8_t  IMC13;             /*!< Interrupt A Mode Control Register 13         */
+       uint8_t  RESERVED3;
+  __IO uint8_t  IMC15;             /*!< Interrupt A Mode Control Register 15         */
+  __IO uint8_t  IMC16;             /*!< Interrupt A Mode Control Register 16         */
+       uint8_t  RESERVED4;
+  __IO uint8_t  IMC18;             /*!< Interrupt A Mode Control Register 18         */
+       uint8_t  RESERVED5;
+  __IO uint8_t  IMC20;             /*!< Interrupt A Mode Control Register 20         */
+  __IO uint8_t  IMC21;             /*!< Interrupt A Mode Control Register 21         */
+  __IO uint8_t  IMC22;             /*!< Interrupt A Mode Control Register 22         */
+  __IO uint8_t  IMC23;             /*!< Interrupt A Mode Control Register 23         */
+       uint8_t  RESERVED6[5];
+  __IO uint8_t  IMC29;             /*!< Interrupt A Mode Control Register 29         */
+       uint8_t  RESERVED7;
+  __IO uint8_t  IMC31;             /*!< Interrupt A Mode Control Register 31         */
+       uint8_t  RESERVED8[17];
+  __IO uint8_t  IMC49;             /*!< Interrupt A Mode Control Register 49         */
+  __IO uint8_t  IMC50;             /*!< Interrupt A Mode Control Register 50         */
+  __IO uint8_t  IMC51;             /*!< Interrupt A Mode Control Register 51         */
+  __IO uint8_t  IMC52;             /*!< Interrupt A Mode Control Register 52         */
+  __IO uint8_t  IMC53;             /*!< Interrupt A Mode Control Register 53         */
+       uint8_t  RESERVED9;
+  __IO uint8_t  IMC55;             /*!< Interrupt A Mode Control Register 55         */
+  __IO uint8_t  IMC56;             /*!< Interrupt A Mode Control Register 56         */
+  __IO uint8_t  IMC57;             /*!< Interrupt A Mode Control Register 57         */
+} TSB_IA_TypeDef;
+
+/**
+  * @brief Low speed oscillation/power control/reset
+  */
+typedef struct
+{
+  __IO uint8_t  LOSCCR;            /*!< Low speed oscillation and Internal High speed oscillation 2 clock control register*/
+  __IO uint8_t  SHTDNOP;           /*!< Power supply cut off control register        */
+  __IO uint8_t  RSTFLG0;           /*!< Reset flag register 0                        */
+  __IO uint8_t  RSTFLG1;           /*!< Reset flag register 1                        */
+       uint8_t  RESERVED0[11];
+  __IO uint8_t  PROTECT;           /*!< RLM write protection register                */
+} TSB_RLM_TypeDef;
+
+/**
+  * @brief LVD0
+  */
+typedef struct
+{
+  __IO uint8_t  CR1;               /*!< LVD Control Register1                        */
+  __IO uint8_t  CR2;               /*!< LVD Control Register2                        */
+  __IO uint8_t  LVL1;              /*!< LVD Detection Voltage Select Register 1      */
+       uint8_t  RESERVED0;
+  __I  uint8_t  SR;                /*!< LVD Status Register                          */
+} TSB_LVD_TypeDef;
+
+/**
+  * @brief TRGSEL
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TRGSEL Control register 0                    */
+  __IO uint32_t CR1;               /*!< TRGSEL Control register 1                    */
+  __IO uint32_t CR2;               /*!< TSEL Control register 2                      */
+  __IO uint32_t CR3;               /*!< TRGSEL Control register 3                    */
+  __IO uint32_t CR4;               /*!< TRGSEL Control register 4                    */
+  __IO uint32_t CR5;               /*!< TRGSEL Control register 5                    */
+  __IO uint32_t CR6;               /*!< TRGSEL Control register 6                    */
+  __IO uint32_t CR7;               /*!< TRGSEL Control register 7                    */
+  __IO uint32_t CR8;               /*!< TRGSEL Control register 8                    */
+  __IO uint32_t CR9;               /*!< TRGSEL Control register 9                    */
+  __IO uint32_t CR10;              /*!< TRGSEL Control register 10                   */
+  __IO uint32_t CR11;              /*!< TRGSEL Control register 11                   */
+  __IO uint32_t CR12;              /*!< TRGSEL Control register 12                   */
+  __IO uint32_t CR13;              /*!< TRGSEL Control register 13                   */
+  __IO uint32_t CR14;              /*!< TRGSEL Control register 14                   */
+} TSB_TSEL_TypeDef;
+
+/**
+  * @brief Long Term Timer(LTTMR)
+  */
+typedef struct
+{
+  __IO uint8_t  CR0;               /*!< LTTMR Control Register                       */
+  __IO uint8_t  VALL;              /*!< LTTMR Data Register (Lower)                  */
+  __IO uint8_t  VALH;              /*!< LTTMR Data Register (Upper)                  */
+} TSB_LTT_TypeDef;
+
+/**
+  * @brief Serial Interface (TSPI)
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TSPI Control Register 0                      */
+  __IO uint32_t CR1;               /*!< TSPI Control Register 1                      */
+  __IO uint32_t CR2;               /*!< TSPI Control Register 2                      */
+  __IO uint32_t CR3;               /*!< TSPI Control Register 3                      */
+  __IO uint32_t BR;                /*!< TSPI Baud Rate Register                      */
+  __IO uint32_t FMTR0;             /*!< TSPI Format Control Register 0               */
+  __IO uint32_t FMTR1;             /*!< TSPI Format Control Register 1               */
+  __IO uint32_t SECTCR0;           /*!< TSPI Sector mode Control Register 0          */
+  __IO uint32_t SECTCR1;           /*!< TSPI Sector mode Control Register 1          */
+       uint32_t RESERVED0[55];
+  __IO uint32_t DR;                /*!< TSPI Data Register                           */
+       uint32_t RESERVED1[63];
+  __IO uint32_t SR;                /*!< TSPI Status Register                         */
+  __IO uint32_t ERR;               /*!< TSPI Error Flag Register                     */
+} TSB_TSPI_TypeDef;
+
+/**
+  * @brief External Bus Interface(EXB)
+  */
+typedef struct
+{
+  __IO uint32_t MOD;               /*!< EBIF Mode Control Register                   */
+       uint32_t RESERVED0[3];
+  __IO uint32_t AS0;               /*!< EBIF Area and Start Address Configuration Register 0*/
+  __IO uint32_t AS1;               /*!< EBIF Area and Start Address Configuration Register 1*/
+  __IO uint32_t AS2;               /*!< EBIF Area and Start Address Configuration Register 2*/
+  __IO uint32_t AS3;               /*!< EBIF Area and Start Address Configuration Register 3*/
+       uint32_t RESERVED1[8];
+  __IO uint32_t CS0;               /*!< EBIF Chip Select Control Register 0          */
+  __IO uint32_t CS1;               /*!< EBIF Chip Select Control Register 1          */
+  __IO uint32_t CS2;               /*!< EBIF Chip Select Control Register 2          */
+  __IO uint32_t CS3;               /*!< EBIF Chip Select Control Register 3          */
+       uint32_t RESERVED2[4];
+  __IO uint32_t CLKCTL;            /*!< EBIF Clock Output Control Register           */
+} TSB_EXB_TypeDef;
+
+/**
+  * @brief Clock Generator (CG)
+  */
+typedef struct
+{
+  __IO uint32_t PROTECT;           /*!< CG write protection register                 */
+  __IO uint32_t OSCCR;             /*!< CG Oscillation control register              */
+  __IO uint32_t SYSCR;             /*!< CG System clock control register             */
+  __IO uint32_t STBYCR;            /*!< CG Standby control register                  */
+       uint32_t RESERVED0[4];
+  __IO uint32_t PLL0SEL;           /*!< CG PLL selection register for fsys           */
+       uint32_t RESERVED1[3];
+  __IO uint32_t WUPHCR;            /*!< CG High speed oscillation warming up register*/
+  __IO uint32_t WUPLCR;            /*!< CG Low speed oscillation warming up register */
+       uint32_t RESERVED2[3];
+  __IO uint32_t FSYSMENC;          /*!< CG Middle speed clock supply and stop register C for fsys*/
+  __IO uint32_t FSYSMENA;          /*!< CG Middle speed clock supply and stop register A for fsys*/
+  __IO uint32_t FSYSMENB;          /*!< CG Middle speed clock supply and stop register B for fsys*/
+  __IO uint32_t FSYSENA;           /*!< CG High speed clock supply and stop register A for fsys*/
+       uint32_t RESERVED3;
+  __IO uint32_t FCEN;              /*!< CG Clock supply and stop register for fc     */
+  __IO uint32_t SPCLKEN;           /*!< CG Clock supply for ADC and Trace Register   */
+       uint32_t RESERVED4[2];
+  __IO uint32_t EXTEND2;           /*!< CG Function extension register 2             */
+} TSB_CG_TypeDef;
+
+/**
+  * @brief Interrupt Control Register B
+  */
+typedef struct
+{
+       uint8_t  RESERVED0[16];
+  __IO uint8_t  NIC00;             /*!< Non-maskable Interrupt B Control Register 00 */
+       uint8_t  RESERVED1[79];
+  __IO uint8_t  IMC000;            /*!< Interrupt B Mode Control Register 000        */
+  __IO uint8_t  IMC001;            /*!< Interrupt B Mode Control Register 001        */
+  __IO uint8_t  IMC002;            /*!< Interrupt B Mode Control Register 002        */
+  __IO uint8_t  IMC003;            /*!< Interrupt B Mode Control Register 003        */
+  __IO uint8_t  IMC004;            /*!< Interrupt B Mode Control Register 004        */
+  __IO uint8_t  IMC005;            /*!< Interrupt B Mode Control Register 005        */
+  __IO uint8_t  IMC006;            /*!< Interrupt B Mode Control Register 006        */
+  __IO uint8_t  IMC007;            /*!< Interrupt B Mode Control Register 007        */
+  __IO uint8_t  IMC008;            /*!< Interrupt B Mode Control Register 008        */
+  __IO uint8_t  IMC009;            /*!< Interrupt B Mode Control Register 009        */
+  __IO uint8_t  IMC010;            /*!< Interrupt B Mode Control Register 010        */
+  __IO uint8_t  IMC011;            /*!< Interrupt B Mode Control Register 011        */
+  __IO uint8_t  IMC012;            /*!< Interrupt B Mode Control Register 012        */
+  __IO uint8_t  IMC013;            /*!< Interrupt B Mode Control Register 013        */
+  __IO uint8_t  IMC014;            /*!< Interrupt B Mode Control Register 014        */
+  __IO uint8_t  IMC015;            /*!< Interrupt B Mode Control Register 015        */
+  __IO uint8_t  IMC016;            /*!< Interrupt B Mode Control Register 016        */
+  __IO uint8_t  IMC017;            /*!< Interrupt B Mode Control Register 017        */
+  __IO uint8_t  IMC018;            /*!< Interrupt B Mode Control Register 018        */
+  __IO uint8_t  IMC019;            /*!< Interrupt B Mode Control Register 019        */
+  __IO uint8_t  IMC020;            /*!< Interrupt B Mode Control Register 020        */
+  __IO uint8_t  IMC021;            /*!< Interrupt B Mode Control Register 021        */
+  __IO uint8_t  IMC022;            /*!< Interrupt B Mode Control Register 022        */
+  __IO uint8_t  IMC023;            /*!< Interrupt B Mode Control Register 023        */
+  __IO uint8_t  IMC024;            /*!< Interrupt B Mode Control Register 024        */
+  __IO uint8_t  IMC025;            /*!< Interrupt B Mode Control Register 025        */
+  __IO uint8_t  IMC026;            /*!< Interrupt B Mode Control Register 026        */
+  __IO uint8_t  IMC027;            /*!< Interrupt B Mode Control Register 027        */
+  __IO uint8_t  IMC028;            /*!< Interrupt B Mode Control Register 028        */
+  __IO uint8_t  IMC029;            /*!< Interrupt B Mode Control Register 029        */
+  __IO uint8_t  IMC030;            /*!< Interrupt B Mode Control Register 030        */
+  __IO uint8_t  IMC031;            /*!< Interrupt B Mode Control Register 031        */
+  __IO uint8_t  IMC032;            /*!< Interrupt B Mode Control Register 032        */
+  __IO uint8_t  IMC033;            /*!< Interrupt B Mode Control Register 033        */
+  __IO uint8_t  IMC034;            /*!< Interrupt B Mode Control Register 034        */
+  __IO uint8_t  IMC035;            /*!< Interrupt B Mode Control Register 035        */
+  __IO uint8_t  IMC036;            /*!< Interrupt B Mode Control Register 036        */
+  __IO uint8_t  IMC037;            /*!< Interrupt B Mode Control Register 037        */
+  __IO uint8_t  IMC038;            /*!< Interrupt B Mode Control Register 038        */
+  __IO uint8_t  IMC039;            /*!< Interrupt B Mode Control Register 039        */
+  __IO uint8_t  IMC040;            /*!< Interrupt B Mode Control Register 040        */
+  __IO uint8_t  IMC041;            /*!< Interrupt B Mode Control Register 041        */
+  __IO uint8_t  IMC042;            /*!< Interrupt B Mode Control Register 042        */
+  __IO uint8_t  IMC043;            /*!< Interrupt B Mode Control Register 043        */
+  __IO uint8_t  IMC044;            /*!< Interrupt B Mode Control Register 044        */
+  __IO uint8_t  IMC045;            /*!< Interrupt B Mode Control Register 045        */
+  __IO uint8_t  IMC046;            /*!< Interrupt B Mode Control Register 046        */
+  __IO uint8_t  IMC047;            /*!< Interrupt B Mode Control Register 047        */
+  __IO uint8_t  IMC048;            /*!< Interrupt B Mode Control Register 048        */
+  __IO uint8_t  IMC049;            /*!< Interrupt B Mode Control Register 049        */
+  __IO uint8_t  IMC050;            /*!< Interrupt B Mode Control Register 050        */
+  __IO uint8_t  IMC051;            /*!< Interrupt B Mode Control Register 051        */
+  __IO uint8_t  IMC052;            /*!< Interrupt B Mode Control Register 052        */
+  __IO uint8_t  IMC053;            /*!< Interrupt B Mode Control Register 053        */
+  __IO uint8_t  IMC054;            /*!< Interrupt B Mode Control Register 054        */
+  __IO uint8_t  IMC055;            /*!< Interrupt B Mode Control Register 055        */
+  __IO uint8_t  IMC056;            /*!< Interrupt B Mode Control Register 056        */
+  __IO uint8_t  IMC057;            /*!< Interrupt B Mode Control Register 057        */
+  __IO uint8_t  IMC058;            /*!< Interrupt B Mode Control Register 058        */
+  __IO uint8_t  IMC059;            /*!< Interrupt B Mode Control Register 059        */
+  __IO uint8_t  IMC060;            /*!< Interrupt B Mode Control Register 060        */
+  __IO uint8_t  IMC061;            /*!< Interrupt B Mode Control Register 061        */
+  __IO uint8_t  IMC062;            /*!< Interrupt B Mode Control Register 062        */
+  __IO uint8_t  IMC063;            /*!< Interrupt B Mode Control Register 063        */
+  __IO uint8_t  IMC064;            /*!< Interrupt B Mode Control Register 064        */
+  __IO uint8_t  IMC065;            /*!< Interrupt B Mode Control Register 065        */
+  __IO uint8_t  IMC066;            /*!< Interrupt B Mode Control Register 066        */
+  __IO uint8_t  IMC067;            /*!< Interrupt B Mode Control Register 067        */
+  __IO uint8_t  IMC068;            /*!< Interrupt B Mode Control Register 068        */
+  __IO uint8_t  IMC069;            /*!< Interrupt B Mode Control Register 069        */
+  __IO uint8_t  IMC070;            /*!< Interrupt B Mode Control Register 070        */
+  __IO uint8_t  IMC071;            /*!< Interrupt B Mode Control Register 071        */
+  __IO uint8_t  IMC072;            /*!< Interrupt B Mode Control Register 072        */
+  __IO uint8_t  IMC073;            /*!< Interrupt B Mode Control Register 073        */
+  __IO uint8_t  IMC074;            /*!< Interrupt B Mode Control Register 074        */
+  __IO uint8_t  IMC075;            /*!< Interrupt B Mode Control Register 075        */
+  __IO uint8_t  IMC076;            /*!< Interrupt B Mode Control Register 076        */
+  __IO uint8_t  IMC077;            /*!< Interrupt B Mode Control Register 077        */
+  __IO uint8_t  IMC078;            /*!< Interrupt B Mode Control Register 078        */
+  __IO uint8_t  IMC079;            /*!< Interrupt B Mode Control Register 079        */
+  __IO uint8_t  IMC080;            /*!< Interrupt B Mode Control Register 080        */
+  __IO uint8_t  IMC081;            /*!< Interrupt B Mode Control Register 081        */
+  __IO uint8_t  IMC082;            /*!< Interrupt B Mode Control Register 082        */
+  __IO uint8_t  IMC083;            /*!< Interrupt B Mode Control Register 083        */
+  __IO uint8_t  IMC084;            /*!< Interrupt B Mode Control Register 084        */
+  __IO uint8_t  IMC085;            /*!< Interrupt B Mode Control Register 085        */
+  __IO uint8_t  IMC086;            /*!< Interrupt B Mode Control Register 086        */
+  __IO uint8_t  IMC087;            /*!< Interrupt B Mode Control Register 087        */
+  __IO uint8_t  IMC088;            /*!< Interrupt B Mode Control Register 088        */
+  __IO uint8_t  IMC089;            /*!< Interrupt B Mode Control Register 089        */
+  __IO uint8_t  IMC090;            /*!< Interrupt B Mode Control Register 090        */
+  __IO uint8_t  IMC091;            /*!< Interrupt B Mode Control Register 091        */
+  __IO uint8_t  IMC092;            /*!< Interrupt B Mode Control Register 092        */
+  __IO uint8_t  IMC093;            /*!< Interrupt B Mode Control Register 093        */
+  __IO uint8_t  IMC094;            /*!< Interrupt B Mode Control Register 094        */
+  __IO uint8_t  IMC095;            /*!< Interrupt B Mode Control Register 095        */
+  __IO uint8_t  IMC096;            /*!< Interrupt B Mode Control Register 096        */
+  __IO uint8_t  IMC097;            /*!< Interrupt B Mode Control Register 097        */
+  __IO uint8_t  IMC098;            /*!< Interrupt B Mode Control Register 098        */
+  __IO uint8_t  IMC099;            /*!< Interrupt B Mode Control Register 099        */
+  __IO uint8_t  IMC100;            /*!< Interrupt B Mode Control Register 100        */
+  __IO uint8_t  IMC101;            /*!< Interrupt B Mode Control Register 101        */
+  __IO uint8_t  IMC102;            /*!< Interrupt B Mode Control Register 102        */
+  __IO uint8_t  IMC103;            /*!< Interrupt B Mode Control Register 103        */
+  __IO uint8_t  IMC104;            /*!< Interrupt B Mode Control Register 104        */
+  __IO uint8_t  IMC105;            /*!< Interrupt B Mode Control Register 105        */
+  __IO uint8_t  IMC106;            /*!< Interrupt B Mode Control Register 106        */
+  __IO uint8_t  IMC107;            /*!< Interrupt B Mode Control Register 107        */
+  __IO uint8_t  IMC108;            /*!< Interrupt B Mode Control Register 108        */
+  __IO uint8_t  IMC109;            /*!< Interrupt B Mode Control Register 109        */
+  __IO uint8_t  IMC110;            /*!< Interrupt B Mode Control Register 110        */
+  __IO uint8_t  IMC111;            /*!< Interrupt B Mode Control Register 111        */
+  __IO uint8_t  IMC112;            /*!< Interrupt B Mode Control Register 112        */
+  __IO uint8_t  IMC113;            /*!< Interrupt B Mode Control Register 113        */
+  __IO uint8_t  IMC114;            /*!< Interrupt B Mode Control Register 114        */
+  __IO uint8_t  IMC115;            /*!< Interrupt B Mode Control Register 115        */
+  __IO uint8_t  IMC116;            /*!< Interrupt B Mode Control Register 116        */
+  __IO uint8_t  IMC117;            /*!< Interrupt B Mode Control Register 117        */
+  __IO uint8_t  IMC118;            /*!< Interrupt B Mode Control Register 118        */
+  __IO uint8_t  IMC119;            /*!< Interrupt B Mode Control Register 119        */
+  __IO uint8_t  IMC120;            /*!< Interrupt B Mode Control Register 120        */
+  __IO uint8_t  IMC121;            /*!< Interrupt B Mode Control Register 121        */
+  __IO uint8_t  IMC122;            /*!< Interrupt B Mode Control Register 122        */
+  __IO uint8_t  IMC123;            /*!< Interrupt B Mode Control Register 123        */
+  __IO uint8_t  IMC124;            /*!< Interrupt B Mode Control Register 124        */
+  __IO uint8_t  IMC125;            /*!< Interrupt B Mode Control Register 125        */
+  __IO uint8_t  IMC126;            /*!< Interrupt B Mode Control Register 126        */
+  __IO uint8_t  IMC127;            /*!< Interrupt B Mode Control Register 127        */
+  __IO uint8_t  IMC128;            /*!< Interrupt B Mode Control Register 128        */
+  __IO uint8_t  IMC129;            /*!< Interrupt B Mode Control Register 129        */
+  __IO uint8_t  IMC130;            /*!< Interrupt B Mode Control Register 130        */
+  __IO uint8_t  IMC131;            /*!< Interrupt B Mode Control Register 131        */
+  __IO uint8_t  IMC132;            /*!< Interrupt B Mode Control Register 132        */
+  __IO uint8_t  IMC133;            /*!< Interrupt B Mode Control Register 133        */
+  __IO uint8_t  IMC134;            /*!< Interrupt B Mode Control Register 134        */
+  __IO uint8_t  IMC135;            /*!< Interrupt B Mode Control Register 135        */
+  __IO uint8_t  IMC136;            /*!< Interrupt B Mode Control Register 136        */
+  __IO uint8_t  IMC137;            /*!< Interrupt B Mode Control Register 137        */
+  __IO uint8_t  IMC138;            /*!< Interrupt B Mode Control Register 138        */
+  __IO uint8_t  IMC139;            /*!< Interrupt B Mode Control Register 139        */
+  __IO uint8_t  IMC140;            /*!< Interrupt B Mode Control Register 140        */
+  __IO uint8_t  IMC141;            /*!< Interrupt B Mode Control Register 141        */
+  __IO uint8_t  IMC142;            /*!< Interrupt B Mode Control Register 142        */
+  __IO uint8_t  IMC143;            /*!< Interrupt B Mode Control Register 143        */
+  __IO uint8_t  IMC144;            /*!< Interrupt B Mode Control Register 144        */
+  __IO uint8_t  IMC145;            /*!< Interrupt B Mode Control Register 145        */
+  __IO uint8_t  IMC146;            /*!< Interrupt B Mode Control Register 146        */
+  __IO uint8_t  IMC147;            /*!< Interrupt B Mode Control Register 147        */
+  __IO uint8_t  IMC148;            /*!< Interrupt B Mode Control Register 148        */
+  __IO uint8_t  IMC149;            /*!< Interrupt B Mode Control Register 149        */
+  __IO uint8_t  IMC150;            /*!< Interrupt B Mode Control Register 150        */
+  __IO uint8_t  IMC151;            /*!< Interrupt B Mode Control Register 151        */
+  __IO uint8_t  IMC152;            /*!< Interrupt B Mode Control Register 152        */
+  __IO uint8_t  IMC153;            /*!< Interrupt B Mode Control Register 153        */
+  __IO uint8_t  IMC154;            /*!< Interrupt B Mode Control Register 154        */
+  __IO uint8_t  IMC155;            /*!< Interrupt B Mode Control Register 155        */
+  __IO uint8_t  IMC156;            /*!< Interrupt B Mode Control Register 156        */
+  __IO uint8_t  IMC157;            /*!< Interrupt B Mode Control Register 157        */
+  __IO uint8_t  IMC158;            /*!< Interrupt B Mode Control Register 158        */
+  __IO uint8_t  IMC159;            /*!< Interrupt B Mode Control Register 159        */
+} TSB_IB_TypeDef;
+
+/**
+  * @brief Interrupt Monitor Register
+  */
+typedef struct
+{
+  __I  uint32_t FLGNMI;            /*!< Non-maskable Interrupt Monitor Flag Register Register*/
+  __I  uint32_t FLG1;              /*!< Interrupt Monitor Flag Register 1 (032 - 063)*/
+  __I  uint32_t FLG2;              /*!< Interrupt Monitor Flag Register 2 (064 - 095)*/
+  __I  uint32_t FLG3;              /*!< Interrupt Monitor Flag Register 3 (096 - 127)*/
+  __I  uint32_t FLG4;              /*!< Interrupt Monitor Flag Register 4 (128 - 159)*/
+  __I  uint32_t FLG5;              /*!< Interrupt Monitor Flag Register 5 (160 - 191)*/
+  __I  uint32_t FLG6;              /*!< Interrupt Monitor Flag Register 6 (192 - 223)*/
+  __I  uint32_t FLG7;              /*!< Interrupt Monitor Flag Register 7 (224 - 255)*/
+} TSB_IMN_TypeDef;
+
+/**
+  * @brief DNF
+  */
+typedef struct
+{
+  __IO uint32_t CKCR;              /*!< DNF Unit A Noise Filter Control Register     */
+  __IO uint32_t ENCR;              /*!< DNF Unit A Noise Filter Enable Register      */
+} TSB_DNF_TypeDef;
+
+/**
+  * @brief Watchdog Timer (SIWDT)
+  */
+typedef struct
+{
+  __IO uint32_t PRO;               /*!< SIWDT Protect Register                       */
+  __IO uint32_t EN;                /*!< SIWDT Enable Register                        */
+  __O  uint32_t CR;                /*!< SIWDT Control Register                       */
+  __IO uint32_t MOD;               /*!< SIWDT Mode Register                          */
+  __I  uint32_t MONI;              /*!< SIWDT Count Monitor Register                 */
+} TSB_SIWD_TypeDef;
+
+/**
+  * @brief NBDIF
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< NBDIF control register 0                     */
+  __IO uint32_t CR1;               /*!< NBDIF control register 1                     */
+} TSB_NBD_TypeDef;
+
+/**
+  * @brief Malti Porpose Direct Memory Accsess(MDMA)
+  */
+typedef struct
+{
+       uint32_t RESERVED0;
+  __IO uint32_t CEN;               /*!< MDMA Transfer Channel Enable Register        */
+  __IO uint32_t REQ;               /*!< MDMA Transfer Request Register               */
+  __IO uint32_t SUS;               /*!< MDMA Transfer Suspension Register            */
+  __IO uint32_t ACT;               /*!< MDMA Transfer Active Register                */
+  __IO uint32_t END;               /*!< MDMA Transfer End Register                   */
+  __IO uint32_t PRI;               /*!< MDMA Transfer Priority Setting Register      */
+  __IO uint32_t ENE;               /*!< MDMA Transfer Completion Interrupt Enable Register*/
+  __IO uint32_t DTAB;              /*!< MDMA Transfer Descriptor Table Start Address Register*/
+       uint32_t RESERVED1;
+  __I  uint32_t CHN;               /*!< MDMA Transfer Execution Channel Number Register*/
+  __I  uint32_t XFTYP;             /*!< MDMA Transfer Type Register                  */
+  __I  uint32_t XFSAD;             /*!< MDMA Transfer Source Address Register        */
+  __I  uint32_t XFDAD;             /*!< MDMA Transfer Destination Address Register   */
+  __I  uint32_t XFSIZ;             /*!< MDMA Transfer Size Register                  */
+  __I  uint32_t DSADS;             /*!< MDMA Transfer Descriptor Storage Address Register*/
+  __I  uint32_t DSNUM;             /*!< MDMA Transfer Descriptor Count Register      */
+       uint32_t RESERVED2;
+  __IO uint32_t DEND;              /*!< MDMA Descriptor End Register                 */
+  __IO uint32_t DENE;              /*!< MDMA Descriptor Completion Interrupt Enable Register*/
+  __I  uint32_t C00XFTYP;          /*!< MDMA ch 00 Transfer Type Saving Register     */
+  __I  uint32_t C00XFSAD;          /*!< MDMA ch 00 Transfer Source Address Saving Register*/
+  __I  uint32_t C00XFDAD;          /*!< MDMA ch 00 Transfer Destination Address Saving Register*/
+  __I  uint32_t C00XFSIZ;          /*!< MDMA ch 00 Transfer Size Saving Register     */
+  __I  uint32_t C00DSADS;          /*!< MDMA ch 00 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C00DSNUM;          /*!< MDMA ch 00 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED3[2];
+  __I  uint32_t C01XFTYP;          /*!< MDMA ch 01 Transfer Type Saving Register     */
+  __I  uint32_t C01XFSAD;          /*!< MDMA ch 01 Transfer Source Address Saving Register*/
+  __I  uint32_t C01XFDAD;          /*!< MDMA ch 01 Transfer Destination Address Saving Register*/
+  __I  uint32_t C01XFSIZ;          /*!< MDMA ch 01 Transfer Size Saving Register     */
+  __I  uint32_t C01DSADS;          /*!< MDMA ch 01 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C01DSNUM;          /*!< MDMA ch 01 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED4[2];
+  __I  uint32_t C02XFTYP;          /*!< MDMA ch 02 Transfer Type Saving Register     */
+  __I  uint32_t C02XFSAD;          /*!< MDMA ch 02 Transfer Source Address Saving Register*/
+  __I  uint32_t C02XFDAD;          /*!< MDMA ch 02 Transfer Destination Address Saving Register*/
+  __I  uint32_t C02XFSIZ;          /*!< MDMA ch 02 Transfer Size Saving Register     */
+  __I  uint32_t C02DSADS;          /*!< MDMA ch 02 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C02DSNUM;          /*!< MDMA ch 02 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED5[2];
+  __I  uint32_t C03XFTYP;          /*!< MDMA ch 03 Transfer Type Saving Register     */
+  __I  uint32_t C03XFSAD;          /*!< MDMA ch 03 Transfer Source Address Saving Register*/
+  __I  uint32_t C03XFDAD;          /*!< MDMA ch 03 Transfer Destination Address Saving Register*/
+  __I  uint32_t C03XFSIZ;          /*!< MDMA ch 03 Transfer Size Saving Register     */
+  __I  uint32_t C03DSADS;          /*!< MDMA ch 03 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C03DSNUM;          /*!< MDMA ch 03 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED6[2];
+  __I  uint32_t C04XFTYP;          /*!< MDMA ch 04 Transfer Type Saving Register     */
+  __I  uint32_t C04XFSAD;          /*!< MDMA ch 04 Transfer Source Address Saving Register*/
+  __I  uint32_t C04XFDAD;          /*!< MDMA ch 04 Transfer Destination Address Saving Register*/
+  __I  uint32_t C04XFSIZ;          /*!< MDMA ch 04 Transfer Size Saving Register     */
+  __I  uint32_t C04DSADS;          /*!< MDMA ch 04 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C04DSNUM;          /*!< MDMA ch 04 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED7[2];
+  __I  uint32_t C05XFTYP;          /*!< MDMA ch 05 Transfer Type Saving Register     */
+  __I  uint32_t C05XFSAD;          /*!< MDMA ch 05 Transfer Source Address Saving Register*/
+  __I  uint32_t C05XFDAD;          /*!< MDMA ch 05 Transfer Destination Address Saving Register*/
+  __I  uint32_t C05XFSIZ;          /*!< MDMA ch 05 Transfer Size Saving Register     */
+  __I  uint32_t C05DSADS;          /*!< MDMA ch 05 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C05DSNUM;          /*!< MDMA ch 05 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED8[2];
+  __I  uint32_t C06XFTYP;          /*!< MDMA ch 06 Transfer Type Saving Register     */
+  __I  uint32_t C06XFSAD;          /*!< MDMA ch 06 Transfer Source Address Saving Register*/
+  __I  uint32_t C06XFDAD;          /*!< MDMA ch 06 Transfer Destination Address Saving Register*/
+  __I  uint32_t C06XFSIZ;          /*!< MDMA ch 06 Transfer Size Saving Register     */
+  __I  uint32_t C06DSADS;          /*!< MDMA ch 06 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C06DSNUM;          /*!< MDMA ch 06 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED9[2];
+  __I  uint32_t C07XFTYP;          /*!< MDMA ch 07 Transfer Type Saving Register     */
+  __I  uint32_t C07XFSAD;          /*!< MDMA ch 07 Transfer Source Address Saving Register*/
+  __I  uint32_t C07XFDAD;          /*!< MDMA ch 07 Transfer Destination Address Saving Register*/
+  __I  uint32_t C07XFSIZ;          /*!< MDMA ch 07 Transfer Size Saving Register     */
+  __I  uint32_t C07DSADS;          /*!< MDMA ch 07 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C07DSNUM;          /*!< MDMA ch 07 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED10[2];
+  __I  uint32_t C08XFTYP;          /*!< MDMA ch 08 Transfer Type Saving Register     */
+  __I  uint32_t C08XFSAD;          /*!< MDMA ch 08 Transfer Source Address Saving Register*/
+  __I  uint32_t C08XFDAD;          /*!< MDMA ch 08 Transfer Destination Address Saving Register*/
+  __I  uint32_t C08XFSIZ;          /*!< MDMA ch 08 Transfer Size Saving Register     */
+  __I  uint32_t C08DSADS;          /*!< MDMA ch 08 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C08DSNUM;          /*!< MDMA ch 08 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED11[2];
+  __I  uint32_t C09XFTYP;          /*!< MDMA ch n Transfer Type Saving Register      */
+  __I  uint32_t C09XFSAD;          /*!< MDMA ch n Transfer Source Address Saving Register*/
+  __I  uint32_t C09XFDAD;          /*!< MDMA ch n Transfer Destination Address Saving Register*/
+  __I  uint32_t C09XFSIZ;          /*!< MDMA ch n Transfer Size Saving Register      */
+  __I  uint32_t C09DSADS;          /*!< MDMA ch n Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C09DSNUM;          /*!< MDMA ch n Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED12[2];
+  __I  uint32_t C10XFTYP;          /*!< MDMA ch 10 Transfer Type Saving Register     */
+  __I  uint32_t C10XFSAD;          /*!< MDMA ch 10 Transfer Source Address Saving Register*/
+  __I  uint32_t C10XFDAD;          /*!< MDMA ch 10 Transfer Destination Address Saving Register*/
+  __I  uint32_t C10XFSIZ;          /*!< MDMA ch 10 Transfer Size Saving Register     */
+  __I  uint32_t C10DSADS;          /*!< MDMA ch 10 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C10DSNUM;          /*!< MDMA ch 10 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED13[2];
+  __I  uint32_t C11XFTYP;          /*!< MDMA ch 11 Transfer Type Saving Register     */
+  __I  uint32_t C11XFSAD;          /*!< MDMA ch 11 Transfer Source Address Saving Register*/
+  __I  uint32_t C11XFDAD;          /*!< MDMA ch 11 Transfer Destination Address Saving Register*/
+  __I  uint32_t C11XFSIZ;          /*!< MDMA ch 11 Transfer Size Saving Register     */
+  __I  uint32_t C11DSADS;          /*!< MDMA ch 11 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C11DSNUM;          /*!< MDMA ch 11 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED14[2];
+  __I  uint32_t C12XFTYP;          /*!< MDMA ch 12 Transfer Type Saving Register     */
+  __I  uint32_t C12XFSAD;          /*!< MDMA ch 12 Transfer Source Address Saving Register*/
+  __I  uint32_t C12XFDAD;          /*!< MDMA ch 12 Transfer Destination Address Saving Register*/
+  __I  uint32_t C12XFSIZ;          /*!< MDMA ch 12 Transfer Size Saving Register     */
+  __I  uint32_t C12DSADS;          /*!< MDMA ch 12 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C12DSNUM;          /*!< MDMA ch 12 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED15[2];
+  __I  uint32_t C13XFTYP;          /*!< MDMA ch 13 Transfer Type Saving Register     */
+  __I  uint32_t C13XFSAD;          /*!< MDMA ch 13 Transfer Source Address Saving Register*/
+  __I  uint32_t C13XFDAD;          /*!< MDMA ch 13 Transfer Destination Address Saving Register*/
+  __I  uint32_t C13XFSIZ;          /*!< MDMA ch 13 Transfer Size Saving Register     */
+  __I  uint32_t C13DSADS;          /*!< MDMA ch 13 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C13DSNUM;          /*!< MDMA ch 13 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED16[2];
+  __I  uint32_t C14XFTYP;          /*!< MDMA ch 14 Transfer Type Saving Register     */
+  __I  uint32_t C14XFSAD;          /*!< MDMA ch 14 Transfer Source Address Saving Register*/
+  __I  uint32_t C14XFDAD;          /*!< MDMA ch 14 Transfer Destination Address Saving Register*/
+  __I  uint32_t C14XFSIZ;          /*!< MDMA ch 14 Transfer Size Saving Register     */
+  __I  uint32_t C14DSADS;          /*!< MDMA ch 14 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C14DSNUM;          /*!< MDMA ch 14 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED17[2];
+  __I  uint32_t C15XFTYP;          /*!< MDMA ch 15 Transfer Type Saving Register     */
+  __I  uint32_t C15XFSAD;          /*!< MDMA ch 15 Transfer Source Address Saving Register*/
+  __I  uint32_t C15XFDAD;          /*!< MDMA ch 15 Transfer Destination Address Saving Register*/
+  __I  uint32_t C15XFSIZ;          /*!< MDMA ch 15 Transfer Size Saving Register     */
+  __I  uint32_t C15DSADS;          /*!< MDMA ch 15 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C15DSNUM;          /*!< MDMA ch 15 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED18[2];
+  __I  uint32_t C16XFTYP;          /*!< MDMA ch 16 Transfer Type Saving Register     */
+  __I  uint32_t C16XFSAD;          /*!< MDMA ch 16 Transfer Source Address Saving Register*/
+  __I  uint32_t C16XFDAD;          /*!< MDMA ch 16 Transfer Destination Address Saving Register*/
+  __I  uint32_t C16XFSIZ;          /*!< MDMA ch 16 Transfer Size Saving Register     */
+  __I  uint32_t C16DSADS;          /*!< MDMA ch 16 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C16DSNUM;          /*!< MDMA ch 16 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED19[2];
+  __I  uint32_t C17XFTYP;          /*!< MDMA ch 17 Transfer Type Saving Register     */
+  __I  uint32_t C17XFSAD;          /*!< MDMA ch 17 Transfer Source Address Saving Register*/
+  __I  uint32_t C17XFDAD;          /*!< MDMA ch 17 Transfer Destination Address Saving Register*/
+  __I  uint32_t C17XFSIZ;          /*!< MDMA ch 17 Transfer Size Saving Register     */
+  __I  uint32_t C17DSADS;          /*!< MDMA ch 17 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C17DSNUM;          /*!< MDMA ch 17 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED20[2];
+  __I  uint32_t C18XFTYP;          /*!< MDMA ch 18 Transfer Type Saving Register     */
+  __I  uint32_t C18XFSAD;          /*!< MDMA ch 18 Transfer Source Address Saving Register*/
+  __I  uint32_t C18XFDAD;          /*!< MDMA ch 18 Transfer Destination Address Saving Register*/
+  __I  uint32_t C18XFSIZ;          /*!< MDMA ch 18 Transfer Size Saving Register     */
+  __I  uint32_t C18DSADS;          /*!< MDMA ch 18 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C18DSNUM;          /*!< MDMA ch 18 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED21[2];
+  __I  uint32_t C19XFTYP;          /*!< MDMA ch 19 Transfer Type Saving Register     */
+  __I  uint32_t C19XFSAD;          /*!< MDMA ch 19 Transfer Source Address Saving Register*/
+  __I  uint32_t C19XFDAD;          /*!< MDMA ch 19 Transfer Destination Address Saving Register*/
+  __I  uint32_t C19XFSIZ;          /*!< MDMA ch 19 Transfer Size Saving Register     */
+  __I  uint32_t C19DSADS;          /*!< MDMA ch 19 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C19DSNUM;          /*!< MDMA ch 19 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED22[2];
+  __I  uint32_t C20XFTYP;          /*!< MDMA ch 20 Transfer Type Saving Register     */
+  __I  uint32_t C20XFSAD;          /*!< MDMA ch 20 Transfer Source Address Saving Register*/
+  __I  uint32_t C20XFDAD;          /*!< MDMA ch 20 Transfer Destination Address Saving Register*/
+  __I  uint32_t C20XFSIZ;          /*!< MDMA ch 20 Transfer Size Saving Register     */
+  __I  uint32_t C20DSADS;          /*!< MDMA ch 20 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C20DSNUM;          /*!< MDMA ch 20 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED23[2];
+  __I  uint32_t C21XFTYP;          /*!< MDMA ch 21 Transfer Type Saving Register     */
+  __I  uint32_t C21XFSAD;          /*!< MDMA ch 21 Transfer Source Address Saving Register*/
+  __I  uint32_t C21XFDAD;          /*!< MDMA ch 21 Transfer Destination Address Saving Register*/
+  __I  uint32_t C21XFSIZ;          /*!< MDMA ch 21 Transfer Size Saving Register     */
+  __I  uint32_t C21DSADS;          /*!< MDMA ch 21 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C21DSNUM;          /*!< MDMA ch 21 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED24[2];
+  __I  uint32_t C22XFTYP;          /*!< MDMA ch 22 Transfer Type Saving Register     */
+  __I  uint32_t C22XFSAD;          /*!< MDMA ch 22 Transfer Source Address Saving Register*/
+  __I  uint32_t C22XFDAD;          /*!< MDMA ch 22 Transfer Destination Address Saving Register*/
+  __I  uint32_t C22XFSIZ;          /*!< MDMA ch 22 Transfer Size Saving Register     */
+  __I  uint32_t C22DSADS;          /*!< MDMA ch 22 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C22DSNUM;          /*!< MDMA ch 22 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED25[2];
+  __I  uint32_t C23XFTYP;          /*!< MDMA ch 23 Transfer Type Saving Register     */
+  __I  uint32_t C23XFSAD;          /*!< MDMA ch 23 Transfer Source Address Saving Register*/
+  __I  uint32_t C23XFDAD;          /*!< MDMA ch 23 Transfer Destination Address Saving Register*/
+  __I  uint32_t C23XFSIZ;          /*!< MDMA ch 23 Transfer Size Saving Register     */
+  __I  uint32_t C23DSADS;          /*!< MDMA ch 23 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C23DSNUM;          /*!< MDMA ch 23 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED26[2];
+  __I  uint32_t C24XFTYP;          /*!< MDMA ch 24 Transfer Type Saving Register     */
+  __I  uint32_t C24XFSAD;          /*!< MDMA ch 24 Transfer Source Address Saving Register*/
+  __I  uint32_t C24XFDAD;          /*!< MDMA ch 24 Transfer Destination Address Saving Register*/
+  __I  uint32_t C24XFSIZ;          /*!< MDMA ch 24 Transfer Size Saving Register     */
+  __I  uint32_t C24DSADS;          /*!< MDMA ch 24 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C24DSNUM;          /*!< MDMA ch 24 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED27[2];
+  __I  uint32_t C25XFTYP;          /*!< MDMA ch 25 Transfer Type Saving Register     */
+  __I  uint32_t C25XFSAD;          /*!< MDMA ch 25 Transfer Source Address Saving Register*/
+  __I  uint32_t C25XFDAD;          /*!< MDMA ch 25 Transfer Destination Address Saving Register*/
+  __I  uint32_t C25XFSIZ;          /*!< MDMA ch 25 Transfer Size Saving Register     */
+  __I  uint32_t C25DSADS;          /*!< MDMA ch 25 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C25DSNUM;          /*!< MDMA ch 25 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED28[2];
+  __I  uint32_t C26XFTYP;          /*!< MDMA ch 26 Transfer Type Saving Register     */
+  __I  uint32_t C26XFSAD;          /*!< MDMA ch 26 Transfer Source Address Saving Register*/
+  __I  uint32_t C26XFDAD;          /*!< MDMA ch 26 Transfer Destination Address Saving Register*/
+  __I  uint32_t C26XFSIZ;          /*!< MDMA ch 26 Transfer Size Saving Register     */
+  __I  uint32_t C26DSADS;          /*!< MDMA ch 26 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C26DSNUM;          /*!< MDMA ch 26 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED29[2];
+  __I  uint32_t C27XFTYP;          /*!< MDMA ch 27 Transfer Type Saving Register     */
+  __I  uint32_t C27XFSAD;          /*!< MDMA ch 27 Transfer Source Address Saving Register*/
+  __I  uint32_t C27XFDAD;          /*!< MDMA ch 27 Transfer Destination Address Saving Register*/
+  __I  uint32_t C27XFSIZ;          /*!< MDMA ch 27 Transfer Size Saving Register     */
+  __I  uint32_t C27DSADS;          /*!< MDMA ch 27 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C27DSNUM;          /*!< MDMA ch 27 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED30[2];
+  __I  uint32_t C28XFTYP;          /*!< MDMA ch 28 Transfer Type Saving Register     */
+  __I  uint32_t C28XFSAD;          /*!< MDMA ch 28 Transfer Source Address Saving Register*/
+  __I  uint32_t C28XFDAD;          /*!< MDMA ch 28 Transfer Destination Address Saving Register*/
+  __I  uint32_t C28XFSIZ;          /*!< MDMA ch 28 Transfer Size Saving Register     */
+  __I  uint32_t C28DSADS;          /*!< MDMA ch 28 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C28DSNUM;          /*!< MDMA ch 28 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED31[2];
+  __I  uint32_t C29XFTYP;          /*!< MDMA ch 29 Transfer Type Saving Register     */
+  __I  uint32_t C29XFSAD;          /*!< MDMA ch 29 Transfer Source Address Saving Register*/
+  __I  uint32_t C29XFDAD;          /*!< MDMA ch 29 Transfer Destination Address Saving Register*/
+  __I  uint32_t C29XFSIZ;          /*!< MDMA ch 29 Transfer Size Saving Register     */
+  __I  uint32_t C29DSADS;          /*!< MDMA ch 29 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C29DSNUM;          /*!< MDMA ch 29 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED32[2];
+  __I  uint32_t C30XFTYP;          /*!< MDMA ch 30 Transfer Type Saving Register     */
+  __I  uint32_t C30XFSAD;          /*!< MDMA ch 30 Transfer Source Address Saving Register*/
+  __I  uint32_t C30XFDAD;          /*!< MDMA ch 30 Transfer Destination Address Saving Register*/
+  __I  uint32_t C30XFSIZ;          /*!< MDMA ch 30 Transfer Size Saving Register     */
+  __I  uint32_t C30DSADS;          /*!< MDMA ch 30 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C30DSNUM;          /*!< MDMA ch 30 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED33[2];
+  __I  uint32_t C31XFTYP;          /*!< MDMA ch 31 Transfer Type Saving Register     */
+  __I  uint32_t C31XFSAD;          /*!< MDMA ch 31 Transfer Source Address Saving Register*/
+  __I  uint32_t C31XFDAD;          /*!< MDMA ch 31 Transfer Destination Address Saving Register*/
+  __I  uint32_t C31XFSIZ;          /*!< MDMA ch 31 Transfer Size Saving Register     */
+  __I  uint32_t C31DSADS;          /*!< MDMA ch 31 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C31DSNUM;          /*!< MDMA ch 31 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED34[238];
+  __IO uint32_t MSK;               /*!< MDMA Transfer Request Mask Register          */
+} TSB_MDMA_TypeDef;
+
+#if defined ( __CC_ARM   )           /* RealView Compiler */
+#pragma anon_unions
+#elif (defined (__ICCARM__))         /*  ICC Compiler     */
+#pragma language=extended
+#endif
+
+/**
+  * @brief ARM Prime Cell PL011
+  */
+typedef struct
+{
+  __IO uint32_t DR;                /*!< FUART Data Register                          */
+union {
+  __I  uint32_t RSR;               /*!< FUART Receive Status Register                */
+  __O  uint32_t ECR;               /*!< FUART Error Clear Register                   */
+  };
+       uint32_t RESERVED0[4];
+  __I  uint32_t FR;                /*!< FUART Flag Register                          */
+       uint32_t RESERVED1;
+  __IO uint32_t ILPR;              /*!< FUART IrDA Low-power Counter register        */
+  __IO uint32_t BRD;               /*!< FUART Integer Baud Rate Register             */
+  __IO uint32_t FBRD;              /*!< FUART Fractional Baud Rate Register          */
+  __IO uint32_t LCR_H;             /*!< FUART Line Control Register                  */
+  __IO uint32_t CR;                /*!< FUART Cntrol Register                        */
+  __IO uint32_t IFLS;              /*!< FUART Interrupt FIFO Level Select Register   */
+  __IO uint32_t IMSC;              /*!< FUART Interrupt Mask Set/Clear Register      */
+  __I  uint32_t RIS;               /*!< FUART Raw Interrupt Status Register          */
+  __I  uint32_t MIS;               /*!< FUART Masked Interrupt Status Register       */
+  __O  uint32_t ICR;               /*!< FUART Interrupt Clear Register               */
+  __IO uint32_t DMACR;             /*!< FUART DMA Control Register                   */
+} TSB_FURT_TypeDef;
+
+/**
+  * @brief ADC
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< AD Control Register 0                        */
+  __IO uint32_t CR1;               /*!< AD Control Register 1                        */
+  __I  uint32_t ST;                /*!< AD Status Register                           */
+  __IO uint32_t CLK;               /*!< AD Conversion Clock Setting Register         */
+  __IO uint32_t MOD0;              /*!< AD Mode Setting Register 0                   */
+  __IO uint32_t MOD1;              /*!< AD Mode Setting Register 1                   */
+  __IO uint32_t MOD2;              /*!< AD Mode Setting Register 2                   */
+       uint32_t RESERVED0;
+  __IO uint32_t CMPEN;             /*!< Monitor function Enable Register             */
+  __IO uint32_t CMPCR0;            /*!< AD Monitor function Setting Register 0       */
+  __IO uint32_t CMPCR1;            /*!< AD Monitor function Setting Register 1       */
+  __IO uint32_t CMP0;              /*!< AD Conversion Result Comparison Register 0   */
+  __IO uint32_t CMP1;              /*!< AD Conversion Result Comparison Register 1   */
+       uint32_t RESERVED1[34];
+  __IO uint32_t EXAZSEL;           /*!< AD External AIN sampling period selection Register*/
+  __IO uint32_t TSET0;             /*!< AD Start-up Factor Program Register 0        */
+  __IO uint32_t TSET1;             /*!< AD Start-up Factor Program Register 1        */
+  __IO uint32_t TSET2;             /*!< AD Start-up Factor Program Register 2        */
+  __IO uint32_t TSET3;             /*!< AD Start-up Factor Program Register 3        */
+  __IO uint32_t TSET4;             /*!< AD Start-up Factor Program Register 4        */
+  __IO uint32_t TSET5;             /*!< AD Start-up Factor Program Register 5        */
+  __IO uint32_t TSET6;             /*!< AD Start-up Factor Program Register 6        */
+  __IO uint32_t TSET7;             /*!< AD Start-up Factor Program Register 7        */
+  __IO uint32_t TSET8;             /*!< AD Start-up Factor Program Register 8        */
+  __IO uint32_t TSET9;             /*!< AD Start-up Factor Program Register 9        */
+  __IO uint32_t TSET10;            /*!< AD Start-up Factor Program Register 10       */
+  __IO uint32_t TSET11;            /*!< AD Start-up Factor Program Register 11       */
+  __IO uint32_t TSET12;            /*!< AD Start-up Factor Program Register 12       */
+  __IO uint32_t TSET13;            /*!< AD Start-up Factor Program Register 13       */
+  __IO uint32_t TSET14;            /*!< AD Start-up Factor Program Register 14       */
+  __IO uint32_t TSET15;            /*!< AD Start-up Factor Program Register 15       */
+  __IO uint32_t TSET16;            /*!< AD Start-up Factor Program Register 16       */
+  __IO uint32_t TSET17;            /*!< AD Start-up Factor Program Register 17       */
+  __IO uint32_t TSET18;            /*!< AD Start-up Factor Program Register 18       */
+  __IO uint32_t TSET19;            /*!< AD Start-up Factor Program Register 19       */
+  __IO uint32_t TSET20;            /*!< AD Start-up Factor Program Register 20       */
+  __IO uint32_t TSET21;            /*!< AD Start-up Factor Program Register 21       */
+  __IO uint32_t TSET22;            /*!< AD Start-up Factor Program Register 22       */
+  __IO uint32_t TSET23;            /*!< AD Start-up Factor Program Register 23       */
+       uint32_t RESERVED2[8];
+  __I  uint32_t REG0;              /*!< AD Conversion Result Storage Register 0      */
+  __I  uint32_t REG1;              /*!< AD Conversion Result Storage Register 1      */
+  __I  uint32_t REG2;              /*!< AD Conversion Result Storage Register 2      */
+  __I  uint32_t REG3;              /*!< AD Conversion Result Storage Register 3      */
+  __I  uint32_t REG4;              /*!< AD Conversion Result Storage Register 4      */
+  __I  uint32_t REG5;              /*!< AD Conversion Result Storage Register 5      */
+  __I  uint32_t REG6;              /*!< AD Conversion Result Storage Register 6      */
+  __I  uint32_t REG7;              /*!< AD Conversion Result Storage Register 7      */
+  __I  uint32_t REG8;              /*!< AD Conversion Result Storage Register 8      */
+  __I  uint32_t REG9;              /*!< AD Conversion Result Storage Register 9      */
+  __I  uint32_t REG10;             /*!< AD Conversion Result Storage Register 10     */
+  __I  uint32_t REG11;             /*!< AD Conversion Result Storage Register 11     */
+  __I  uint32_t REG12;             /*!< AD Conversion Result Storage Register 12     */
+  __I  uint32_t REG13;             /*!< AD Conversion Result Storage Register 13     */
+  __I  uint32_t REG14;             /*!< AD Conversion Result Storage Register 14     */
+  __I  uint32_t REG15;             /*!< AD Conversion Result Storage Register 15     */
+  __I  uint32_t REG16;             /*!< AD Conversion Result Storage Register 16     */
+  __I  uint32_t REG17;             /*!< AD Conversion Result Storage Register 17     */
+  __I  uint32_t REG18;             /*!< AD Conversion Result Storage Register 18     */
+  __I  uint32_t REG19;             /*!< AD Conversion Result Storage Register 19     */
+  __I  uint32_t REG20;             /*!< AD Conversion Result Storage Register 20     */
+  __I  uint32_t REG21;             /*!< AD Conversion Result Storage Register 21     */
+  __I  uint32_t REG22;             /*!< AD Conversion Result Storage Register 22     */
+  __I  uint32_t REG23;             /*!< AD Conversion Result Storage Register 23     */
+} TSB_AD_TypeDef;
+
+/**
+  * @brief Digital analog converter (DAC)
+  */
+typedef struct
+{
+  __IO uint32_t CR;                /*!< DAC Control Register                         */
+  __IO uint32_t REG;               /*!< DAC Converted Value Setting Register         */
+} TSB_DA_TypeDef;
+
+/**
+  * @brief 16-bit Timer/Event Counter (TB)
+  */
+typedef struct
+{
+  __IO uint32_t MOD;               /*!< T32A Mode Register                           */
+       uint32_t RESERVED0[15];
+  __IO uint32_t RUNA;              /*!< T32A Run Register A                          */
+  __IO uint32_t CRA;               /*!< T32A Counter Control Register A              */
+  __IO uint32_t CAPCRA;            /*!< T32A Capture Control Register A              */
+  __O  uint32_t OUTCRA0;           /*!< T32A Output Control Register A0              */
+  __IO uint32_t OUTCRA1;           /*!< T32A Output Control Register A1              */
+  __IO uint32_t STA;               /*!< T32A Status Register A                       */
+  __IO uint32_t IMA;               /*!< T32A Interrupt Mask Register A               */
+  __I  uint32_t TMRA;              /*!< T32A Counter Capture Register A              */
+  __IO uint32_t RELDA;             /*!< T32A Counter Reload Register A               */
+  __IO uint32_t RGA0;              /*!< T32A Timer Register A0                       */
+  __IO uint32_t RGA1;              /*!< T32A Timer Register A1                       */
+  __I  uint32_t CAPA0;             /*!< T32A Timer Capture A0 Register               */
+  __I  uint32_t CAPA1;             /*!< T32A Timer Cupture A1 Register               */
+  __IO uint32_t DMAA;              /*!< T32A DMA Request Enable Register A           */
+       uint32_t RESERVED1[2];
+  __IO uint32_t RUNB;              /*!< T32A Run Register B                          */
+  __IO uint32_t CRB;               /*!< T32A Counter Control Register B              */
+  __IO uint32_t CAPCRB;            /*!< T32A Capture Control Register B              */
+  __O  uint32_t OUTCRB0;           /*!< T32A Output Control Register B0              */
+  __IO uint32_t OUTCRB1;           /*!< T32A Output Control Register B1              */
+  __IO uint32_t STB;               /*!< T32A Status Register B                       */
+  __IO uint32_t IMB;               /*!< T32A Interrupt Mask Register B               */
+  __I  uint32_t TMRB;              /*!< T32A Counter Capture Register B              */
+  __IO uint32_t RELDB;             /*!< T32A Counter Reload Register B               */
+  __IO uint32_t RGB0;              /*!< T32A Timer Register B0                       */
+  __IO uint32_t RGB1;              /*!< T32A Timer Register B1                       */
+  __I  uint32_t CAPB0;             /*!< T32A Timer Capture B0 Register               */
+  __I  uint32_t CAPB1;             /*!< T32A Timer Capture B1 Register               */
+  __IO uint32_t DMAB;              /*!< T32A DMA Request Enable Register B           */
+       uint32_t RESERVED2[2];
+  __IO uint32_t RUNC;              /*!< T32A Run Register C                          */
+  __IO uint32_t CRC;               /*!< T32A Counter Control Register C              */
+  __IO uint32_t CAPCRC;            /*!< T32A Capture Control Register C              */
+  __O  uint32_t OUTCRC0;           /*!< T32A Output Control Register C0              */
+  __IO uint32_t OUTCRC1;           /*!< T32A Output Control Register C1              */
+  __IO uint32_t STC;               /*!< T32A Status Register C                       */
+  __IO uint32_t IMC;               /*!< T32A Interrupt Mask Register C               */
+  __I  uint32_t TMRC;              /*!< T32A Counter Capture Register C              */
+  __IO uint32_t RELDC;             /*!< T32A Counter Reload Register C               */
+  __IO uint32_t RGC0;              /*!< T32A Timer Register C0                       */
+  __IO uint32_t RGC1;              /*!< T32A Timer Register C1                       */
+  __I  uint32_t CAPC0;             /*!< T32A Timer Capture C0 Register               */
+  __I  uint32_t CAPC1;             /*!< T32A Capture Register C1                     */
+  __IO uint32_t DMAC;              /*!< T32A DMA Request Enable Register C           */
+  __IO uint32_t PLSCR;             /*!< T32A Pulse Count Control Register            */
+} TSB_T32A_TypeDef;
+
+/**
+  * @brief TSSI
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TSSI Control Register 0                      */
+  __IO uint32_t CR1;               /*!< TSSI Control Register 1                      */
+       uint32_t RESERVED0[2];
+  __IO uint32_t CPR;               /*!< TSSI Clock Divider Register                  */
+       uint32_t RESERVED1[11];
+  __IO uint32_t RCMR;              /*!< TSSI Receive Clock / Mode Control Register   */
+  __IO uint32_t RFMR;              /*!< TSSI Receive Data Frame Control Register     */
+  __IO uint32_t RCR;               /*!< TSSI Receive Data Comparison Register        */
+  __IO uint32_t RDMACR;            /*!< TSSI Receive DMA Control Register            */
+       uint32_t RESERVED2[4];
+  __IO uint32_t RSR;               /*!< TSSI Reception Status Register               */
+  __IO uint32_t RIER;              /*!< TSSI Receive Interrupt Enable Register       */
+       uint32_t RESERVED3[2];
+  __IO uint32_t RFTLR;             /*!< TSSI Receive FIFO Threshold Register         */
+  __I  uint32_t RFLR;              /*!< TSSI Receive FIFO Entry Register             */
+       uint32_t RESERVED4[2];
+  __I  uint32_t RDR0;              /*!< TSSI Receive Data Register 0                 */
+  __I  uint32_t RDR1;              /*!< TSSI Receive Data Register 1                 */
+  __I  uint32_t RDR2;              /*!< TSSI Receive Data Register 2                 */
+  __I  uint32_t RDR3;              /*!< TSSI Receive Data Register 3                 */
+       uint32_t RESERVED5[4];
+  __IO uint32_t TCMR;              /*!< TSSI Transmit Clock / Mode Control Register  */
+  __IO uint32_t TFMR;              /*!< TSSI Transmit Data Frame Control Register    */
+       uint32_t RESERVED6;
+  __IO uint32_t TDMACR;            /*!< TSSI Transmit DMA Control Register           */
+       uint32_t RESERVED7[4];
+  __IO uint32_t TSR;               /*!< TSSI Transmission Status Register            */
+  __IO uint32_t TIER;              /*!< TSSI Transmission Interrupt Enable Register  */
+       uint32_t RESERVED8[2];
+  __IO uint32_t TFTLR;             /*!< TSSI Transmit FIFO Threshold Register        */
+  __I  uint32_t TFLR;              /*!< TSSI Transmit FIFO Entry Register            */
+       uint32_t RESERVED9[2];
+  __O  uint32_t TDR0;              /*!< TSSI Transmission Data Register 0            */
+  __O  uint32_t TDR1;              /*!< TSSI Transmission Data Register 1            */
+  __O  uint32_t TDR2;              /*!< TSSI Transmission Data Register 2            */
+  __O  uint32_t TDR3;              /*!< TSSI Transmission Data Register 3            */
+} TSB_TSSI_TypeDef;
+
+/**
+  * @brief UART
+  */
+typedef struct
+{
+  __IO uint32_t SWRST;             /*!< UART Software Reset Register                 */
+  __IO uint32_t CR0;               /*!< UART Control Register 0                      */
+  __IO uint32_t CR1;               /*!< UART Control Register 1                      */
+  __IO uint32_t CLK;               /*!< UART Clock Control Register                  */
+  __IO uint32_t BRD;               /*!< UART Baud Rate Register                      */
+  __IO uint32_t TRANS;             /*!< UART Transfer Enable Register                */
+  __IO uint32_t DR;                /*!< UART Data Register                           */
+  __IO uint32_t SR;                /*!< UART Status Register                         */
+  __O  uint32_t FIFOCLR;           /*!< UART FIFO Clear Register                     */
+  __IO uint32_t ERR;               /*!< UART Error Register                          */
+} TSB_UART_TypeDef;
+
+/**
+  * @brief I2S interface
+  */
+typedef struct
+{
+       uint32_t RESERVED0;
+  __IO uint32_t CSTART;            /*!< I2S Clock LRCK Generation Start Register     */
+  __I  uint32_t CBUSY;             /*!< I2S Clock LRCK Generation Status Register    */
+  __IO uint32_t CSTOP;             /*!< I2S Clock LRCK Generation Stop Register      */
+  __IO uint32_t CAUDIOSET;         /*!< I2S Clock AUDIOSET Register                  */
+       uint32_t RESERVED1[11];
+  __I  uint32_t CREGBUSY;          /*!< I2S Clock REGBUSY Register                   */
+       uint32_t RESERVED2[45];
+  __IO uint32_t CMODESET;          /*!< I2S Clock Audio Data Format Setting Register */
+       uint32_t RESERVED3[65];
+  __IO uint32_t CMS_SEL;           /*!< I2S Clock Master/Slave Select Register       */
+  __IO uint32_t CMCLK_IO_SEL;      /*!< I2S Clock MCLK pin input/output Selection Register*/
+       uint32_t RESERVED4[3];
+  __IO uint32_t CPHT_DIV;          /*!< I2S Clock Phi T0 Frequency Division Setting Register*/
+  __IO uint32_t CPHT_DIVOUT_EN;    /*!< I2S Clock Phi T0 Divided Clock Output Enable Register*/
+       uint32_t RESERVED5;
+  __IO uint32_t CBCK_SRC_SEL;      /*!< I2S Clock BCK Source Clock Select Register   */
+  __IO uint32_t CBCK_DIV;          /*!< I2S Clock BCK Frequency Division Setting Register*/
+  __IO uint32_t CBCK_DIVOUT_EN;    /*!< I2S Clock BCK Output Enable Register         */
+       uint32_t RESERVED6[118];
+  __IO uint32_t ISTART;            /*!< I2S Receive Control Start Register           */
+  __I  uint32_t IBUSY;             /*!< I2S Receive Operation Status Register        */
+  __IO uint32_t ISTOP;             /*!< I2S Data Receive Stop Register               */
+  __IO uint32_t IAUDIOSET;         /*!< I2S Receive AUDIOSET Register                */
+  __I  uint32_t IINTSTAT;          /*!< I2S Receive Control Interrupt Status Register*/
+  __IO uint32_t IINTMASK;          /*!< I2S Receive Control Interrupt Mask Register  */
+  __IO uint32_t IINTCLR;           /*!< I2S Receive Control Interrupt Clear Register */
+       uint32_t RESERVED7;
+  __IO uint32_t IMUTE;             /*!< I2S Receive Mute Setting Register            */
+  __I  uint32_t IEPTR;             /*!< I2S Receive Control Error Occurrence Address Storage Register*/
+       uint32_t RESERVED8[5];
+  __I  uint32_t IREGBUSY;          /*!< I2S Receive REGBUSY register                 */
+       uint32_t RESERVED9[3];
+  __IO uint32_t ITHRESHOLD;        /*!< I2S Receive Threshold Setting Register       */
+  __I  uint32_t IFIFO_STS;         /*!< I2S Receive FIFO Status Register             */
+       uint32_t RESERVED10[40];
+  __IO uint32_t IMODESET;          /*!< I2S Receive Audio Data Format Setting Register*/
+       uint32_t RESERVED11;
+  __I  uint32_t ILMEM00;           /*!< I2S Receive Data Storage Register 00         */
+  __I  uint32_t ILMEM01;           /*!< I2S Receive Data Storage Register 01         */
+  __I  uint32_t ILMEM02;           /*!< I2S Receive Data Storage Register 02         */
+  __I  uint32_t ILMEM03;           /*!< I2S Receive Data Storage Register 03         */
+  __I  uint32_t ILMEM04;           /*!< I2S Receive Data Storage Register 04         */
+  __I  uint32_t ILMEM05;           /*!< I2S Receive Data Storage Register 05         */
+  __I  uint32_t ILMEM06;           /*!< I2S Receive Data Storage Register 06         */
+  __I  uint32_t ILMEM07;           /*!< I2S Receive Data Storage Register 07         */
+  __I  uint32_t ILMEM08;           /*!< I2S Receive Data Storage Register 08         */
+  __I  uint32_t ILMEM09;           /*!< I2S Receive Data Storage Register 09         */
+  __I  uint32_t ILMEM10;           /*!< I2S Receive Data Storage Register 10         */
+  __I  uint32_t ILMEM11;           /*!< I2S Receive Data Storage Register 11         */
+  __I  uint32_t ILMEM12;           /*!< I2S Receive Data Storage Register 12         */
+  __I  uint32_t ILMEM13;           /*!< I2S Receive Data Storage Register 13         */
+  __I  uint32_t ILMEM14;           /*!< I2S Receive Data Storage Register 14         */
+  __I  uint32_t ILMEM15;           /*!< I2S Receive Data Storage Register 15         */
+  __I  uint32_t ILMEM16;           /*!< I2S Receive Data Storage Register 16         */
+  __I  uint32_t ILMEM17;           /*!< I2S Receive Data Storage Register 17         */
+  __I  uint32_t ILMEM18;           /*!< I2S Receive Data Storage Register 18         */
+  __I  uint32_t ILMEM19;           /*!< I2S Receive Data Storage Register 19         */
+  __I  uint32_t ILMEM20;           /*!< I2S Receive Data Storage Register 20         */
+  __I  uint32_t ILMEM21;           /*!< I2S Receive Data Storage Register 21         */
+  __I  uint32_t ILMEM22;           /*!< I2S Receive Data Storage Register 22         */
+  __I  uint32_t ILMEM23;           /*!< I2S Receive Data Storage Register 23         */
+  __I  uint32_t ILMEM24;           /*!< I2S Receive Data Storage Register 24         */
+  __I  uint32_t ILMEM25;           /*!< I2S Receive Data Storage Register 25         */
+  __I  uint32_t ILMEM26;           /*!< I2S Receive Data Storage Register 26         */
+  __I  uint32_t ILMEM27;           /*!< I2S Receive Data Storage Register 27         */
+  __I  uint32_t ILMEM28;           /*!< I2S Receive Data Storage Register 28         */
+  __I  uint32_t ILMEM29;           /*!< I2S Receive Data Storage Register 29         */
+  __I  uint32_t ILMEM30;           /*!< I2S Receive Data Storage Register 30         */
+  __I  uint32_t ILMEM31;           /*!< I2S Receive Data Storage Register 31         */
+  __I  uint32_t ILMEM32;           /*!< I2S Receive Data Storage Register 32         */
+  __I  uint32_t ILMEM33;           /*!< I2S Receive Data Storage Register 33         */
+  __I  uint32_t ILMEM34;           /*!< I2S Receive Data Storage Register 34         */
+  __I  uint32_t ILMEM35;           /*!< I2S Receive Data Storage Register 35         */
+  __I  uint32_t ILMEM36;           /*!< I2S Receive Data Storage Register 36         */
+  __I  uint32_t ILMEM37;           /*!< I2S Receive Data Storage Register 37         */
+  __I  uint32_t ILMEM38;           /*!< I2S Receive Data Storage Register 38         */
+  __I  uint32_t ILMEM39;           /*!< I2S Receive Data Storage Register 39         */
+  __I  uint32_t ILMEM40;           /*!< I2S Receive Data Storage Register 40         */
+  __I  uint32_t ILMEM41;           /*!< I2S Receive Data Storage Register 41         */
+  __I  uint32_t ILMEM42;           /*!< I2S Receive Data Storage Register 42         */
+  __I  uint32_t ILMEM43;           /*!< I2S Receive Data Storage Register 43         */
+  __I  uint32_t ILMEM44;           /*!< I2S Receive Data Storage Register 44         */
+  __I  uint32_t ILMEM45;           /*!< I2S Receive Data Storage Register 45         */
+  __I  uint32_t ILMEM46;           /*!< I2S Receive Data Storage Register 46         */
+  __I  uint32_t ILMEM47;           /*!< I2S Receive Data Storage Register 47         */
+  __I  uint32_t ILMEM48;           /*!< I2S Receive Data Storage Register 48         */
+  __I  uint32_t ILMEM49;           /*!< I2S Receive Data Storage Register 49         */
+  __I  uint32_t ILMEM50;           /*!< I2S Receive Data Storage Register 50         */
+  __I  uint32_t ILMEM51;           /*!< I2S Receive Data Storage Register 51         */
+  __I  uint32_t ILMEM52;           /*!< I2S Receive Data Storage Register 52         */
+  __I  uint32_t ILMEM53;           /*!< I2S Receive Data Storage Register 53         */
+  __I  uint32_t ILMEM54;           /*!< I2S Receive Data Storage Register 54         */
+  __I  uint32_t ILMEM55;           /*!< I2S Receive Data Storage Register 55         */
+  __I  uint32_t ILMEM56;           /*!< I2S Receive Data Storage Register 56         */
+  __I  uint32_t ILMEM57;           /*!< I2S Receive Data Storage Register 57         */
+  __I  uint32_t ILMEM58;           /*!< I2S Receive Data Storage Register 58         */
+  __I  uint32_t ILMEM59;           /*!< I2S Receive Data Storage Register 59         */
+  __I  uint32_t ILMEM60;           /*!< I2S Receive Data Storage Register 60         */
+  __I  uint32_t ILMEM61;           /*!< I2S Receive Data Storage Register 61         */
+  __I  uint32_t ILMEM62;           /*!< I2S Receive Data Storage Register 62         */
+  __I  uint32_t ILMEM63;           /*!< I2S Receive Data Storage Register 63         */
+       uint32_t RESERVED12;
+  __IO uint32_t OSTART;            /*!< I2S Transmit Control Start Register          */
+  __I  uint32_t OBUSY;             /*!< I2S Transmit Operation Status Register       */
+  __IO uint32_t OSTOP;             /*!< I2S Data Transmit Stop Register              */
+  __IO uint32_t OAUDIOSET;         /*!< I2S Transmit AUDIOSET Register               */
+  __I  uint32_t OINTSTAT;          /*!< I2S Transmit Control Interrupt Status Register*/
+  __IO uint32_t OINTMASK;          /*!< I2S Transmit Control Interrupt Mask Register */
+  __IO uint32_t OINTCLR;           /*!< I2S Transmit Control Interrupt Clear Register*/
+       uint32_t RESERVED13;
+  __IO uint32_t OMUTE;             /*!< I2S Transmit Mute Setting Register           */
+  __I  uint32_t OEPTR;             /*!< I2S Transmit Control Error Occurrence Address Storage Register*/
+       uint32_t RESERVED14;
+  __IO uint32_t OTX_SSIZE;         /*!< I2S TX_SSIZE Register                        */
+       uint32_t RESERVED15[3];
+  __I  uint32_t OREGBUSY;          /*!< I2S Transmit  REGBUSY Register               */
+       uint32_t RESERVED16[3];
+  __IO uint32_t OTHRESHOLD;        /*!< I2S Transmit Threshold Setting Register      */
+  __I  uint32_t OFIFO_STS;         /*!< I2S Transmit FIFO Status Register            */
+       uint32_t RESERVED17[40];
+  __IO uint32_t OMODESET;          /*!< I2S Transmit Audio Data Format Setting Register*/
+       uint32_t RESERVED18;
+  __O  uint32_t OLMEM00;           /*!< I2S Transmit Data Storage Register 00        */
+  __O  uint32_t OLMEM01;           /*!< I2S Transmit Data Storage Register 01        */
+  __O  uint32_t OLMEM02;           /*!< I2S Transmit Data Storage Register 02        */
+  __O  uint32_t OLMEM03;           /*!< I2S Transmit Data Storage Register 03        */
+  __O  uint32_t OLMEM04;           /*!< I2S Transmit Data Storage Register 04        */
+  __O  uint32_t OLMEM05;           /*!< I2S Transmit Data Storage Register 05        */
+  __O  uint32_t OLMEM06;           /*!< I2S Transmit Data Storage Register 06        */
+  __O  uint32_t OLMEM07;           /*!< I2S Transmit Data Storage Register 07        */
+  __O  uint32_t OLMEM08;           /*!< I2S Transmit Data Storage Register 08        */
+  __O  uint32_t OLMEM09;           /*!< I2S Transmit Data Storage Register 09        */
+  __O  uint32_t OLMEM10;           /*!< I2S Transmit Data Storage Register 10        */
+  __O  uint32_t OLMEM11;           /*!< I2S Transmit Data Storage Register 11        */
+  __O  uint32_t OLMEM12;           /*!< I2S Transmit Data Storage Register 12        */
+  __O  uint32_t OLMEM13;           /*!< I2S Transmit Data Storage Register 13        */
+  __O  uint32_t OLMEM14;           /*!< I2S Transmit Data Storage Register 14        */
+  __O  uint32_t OLMEM15;           /*!< I2S Transmit Data Storage Register 15        */
+  __O  uint32_t OLMEM16;           /*!< I2S Transmit Data Storage Register 16        */
+  __O  uint32_t OLMEM17;           /*!< I2S Transmit Data Storage Register 17        */
+  __O  uint32_t OLMEM18;           /*!< I2S Transmit Data Storage Register 18        */
+  __O  uint32_t OLMEM19;           /*!< I2S Transmit Data Storage Register 19        */
+  __O  uint32_t OLMEM20;           /*!< I2S Transmit Data Storage Register 20        */
+  __O  uint32_t OLMEM21;           /*!< I2S Transmit Data Storage Register 21        */
+  __O  uint32_t OLMEM22;           /*!< I2S Transmit Data Storage Register 22        */
+  __O  uint32_t OLMEM23;           /*!< I2S Transmit Data Storage Register 23        */
+  __O  uint32_t OLMEM24;           /*!< I2S Transmit Data Storage Register 24        */
+  __O  uint32_t OLMEM25;           /*!< I2S Transmit Data Storage Register 25        */
+  __O  uint32_t OLMEM26;           /*!< I2S Transmit Data Storage Register 26        */
+  __O  uint32_t OLMEM27;           /*!< I2S Transmit Data Storage Register 27        */
+  __O  uint32_t OLMEM28;           /*!< I2S Transmit Data Storage Register 28        */
+  __O  uint32_t OLMEM29;           /*!< I2S Transmit Data Storage Register 29        */
+  __O  uint32_t OLMEM30;           /*!< I2S Transmit Data Storage Register 30        */
+  __O  uint32_t OLMEM31;           /*!< I2S Transmit Data Storage Register 31        */
+  __O  uint32_t OLMEM32;           /*!< I2S Transmit Data Storage Register 32        */
+  __O  uint32_t OLMEM33;           /*!< I2S Transmit Data Storage Register 33        */
+  __O  uint32_t OLMEM34;           /*!< I2S Transmit Data Storage Register 34        */
+  __O  uint32_t OLMEM35;           /*!< I2S Transmit Data Storage Register 35        */
+  __O  uint32_t OLMEM36;           /*!< I2S Transmit Data Storage Register 36        */
+  __O  uint32_t OLMEM37;           /*!< I2S Transmit Data Storage Register 37        */
+  __O  uint32_t OLMEM38;           /*!< I2S Transmit Data Storage Register 38        */
+  __O  uint32_t OLMEM39;           /*!< I2S Transmit Data Storage Register 39        */
+  __O  uint32_t OLMEM40;           /*!< I2S Transmit Data Storage Register 40        */
+  __O  uint32_t OLMEM41;           /*!< I2S Transmit Data Storage Register 41        */
+  __O  uint32_t OLMEM42;           /*!< I2S Transmit Data Storage Register 42        */
+  __O  uint32_t OLMEM43;           /*!< I2S Transmit Data Storage Register 43        */
+  __O  uint32_t OLMEM44;           /*!< I2S Transmit Data Storage Register 44        */
+  __O  uint32_t OLMEM45;           /*!< I2S Transmit Data Storage Register 45        */
+  __O  uint32_t OLMEM46;           /*!< I2S Transmit Data Storage Register 46        */
+  __O  uint32_t OLMEM47;           /*!< I2S Transmit Data Storage Register 47        */
+  __O  uint32_t OLMEM48;           /*!< I2S Transmit Data Storage Register 48        */
+  __O  uint32_t OLMEM49;           /*!< I2S Transmit Data Storage Register 49        */
+  __O  uint32_t OLMEM50;           /*!< I2S Transmit Data Storage Register 50        */
+  __O  uint32_t OLMEM51;           /*!< I2S Transmit Data Storage Register 51        */
+  __O  uint32_t OLMEM52;           /*!< I2S Transmit Data Storage Register 52        */
+  __O  uint32_t OLMEM53;           /*!< I2S Transmit Data Storage Register 53        */
+  __O  uint32_t OLMEM54;           /*!< I2S Transmit Data Storage Register 54        */
+  __O  uint32_t OLMEM55;           /*!< I2S Transmit Data Storage Register 55        */
+  __O  uint32_t OLMEM56;           /*!< I2S Transmit Data Storage Register 56        */
+  __O  uint32_t OLMEM57;           /*!< I2S Transmit Data Storage Register 57        */
+  __O  uint32_t OLMEM58;           /*!< I2S Transmit Data Storage Register 58        */
+  __O  uint32_t OLMEM59;           /*!< I2S Transmit Data Storage Register 59        */
+  __O  uint32_t OLMEM60;           /*!< I2S Transmit Data Storage Register 60        */
+  __O  uint32_t OLMEM61;           /*!< I2S Transmit Data Storage Register 61        */
+  __O  uint32_t OLMEM62;           /*!< I2S Transmit Data Storage Register 62        */
+  __O  uint32_t OLMEM63;           /*!< I2S Transmit Data Storage Register 63        */
+} TSB_I2S_TypeDef;
+
+/**
+  * @brief I2C
+  */
+typedef struct
+{
+  __IO uint32_t CR1;               /*!< I2C Control Register 1                       */
+  __IO uint32_t DBR;               /*!< I2C Data Buffer Register                     */
+  __IO uint32_t AR;                /*!< I2C Bus address Register                     */
+union {
+  __O  uint32_t CR2;               /*!< I2C Control Register 2                       */
+  __I  uint32_t SR;                /*!< I2C Status Register                          */
+  };
+  __IO uint32_t PRS;               /*!< I2C Prescaler clcok setting Register         */
+  __IO uint32_t IE;                /*!< I2C Interrupt Enable Register                */
+  __IO uint32_t ST;                /*!< I2C Interruption Status Register             */
+  __IO uint32_t OP;                /*!< I2C Expanded function setting Register       */
+  __I  uint32_t PM;                /*!< I2C Bus pin Monitor Register                 */
+  __IO uint32_t AR2;               /*!< I2C 2nd address Register                     */
+} TSB_I2C_TypeDef;
+
+/**
+  * @brief EI2C
+  */
+typedef struct
+{
+  __IO uint32_t ARST;              /*!< I2C Reset Register                           */
+  __IO uint32_t AEN;               /*!< I2C Bus Enable Register                      */
+  __IO uint32_t ACR0;              /*!< I2C Control Register 0                       */
+  __IO uint32_t ACR1;              /*!< I2C Control Register 1                       */
+  __IO uint32_t ADBRT;             /*!< I2C Transmit Data Buffer Register            */
+  __I  uint32_t ADBRR;             /*!< I2C Receive Data Buffer Register             */
+  __I  uint32_t ASR0;              /*!< I2C Status Register 0                        */
+  __IO uint32_t ASR1;              /*!< I2C Status Register 1                        */
+  __IO uint32_t APRS;              /*!< I2C Prescaler Clock Setting Register         */
+  __IO uint32_t ASCL;              /*!< I2C SCL Wdth Setting Register                */
+  __IO uint32_t AAR1;              /*!< I2C 1st Slave Address Register               */
+  __IO uint32_t AAR2;              /*!< I2C 2nd Slave Address Register               */
+  __IO uint32_t AIE;               /*!< I2C Interrupt DMA Setting Register           */
+  __I  uint32_t APM;               /*!< I2C Bus Terminal Monitor Setting Register    */
+} TSB_EI2C_TypeDef;
+
+/**
+  * @brief Finite Impulse Response
+  */
+typedef struct
+{
+  __IO uint32_t START;             /*!< FIR Start Register                           */
+  __IO uint32_t CTRL;              /*!< FIR Control Register                         */
+  __IO uint32_t INITIALIZE;        /*!< FIR Initialize Register                      */
+  __IO uint32_t INITDATA;          /*!< FIR Init data Register                       */
+  __IO uint32_t INTEN;             /*!< FIR Interrupt Enable Register                */
+  __IO uint32_t DMAEN;             /*!< FIR DMA Enable Register                      */
+  __IO uint32_t RAWINTSTAT;        /*!< FIR Raw Interrupt Status Register            */
+  __I  uint32_t SEQSTAT;           /*!< FIR Sequencer Status Register                */
+  __IO uint32_t DBUFWPTR;          /*!< FIR Data Buffer Write Pointer Register       */
+  __IO uint32_t DBUFRPTR;          /*!< FIR Data Buffer Read Pointer Register        */
+       uint32_t RESERVED0[2];
+  __IO uint32_t IDATA;             /*!< FIR Input Data Register                      */
+  __I  uint32_t ODATA;             /*!< FIR Output Data Register                     */
+       uint32_t RESERVED1[2];
+  __IO uint32_t COEF0;             /*!< FIR Coefficient Register0                    */
+  __IO uint32_t COEF1;             /*!< FIR Coefficient Register1                    */
+  __IO uint32_t COEF2;             /*!< FIR Coefficient Register2                    */
+  __IO uint32_t COEF3;             /*!< FIR Coefficient Register3                    */
+  __IO uint32_t COEF4;             /*!< FIR Coefficient Register4                    */
+  __IO uint32_t COEF5;             /*!< FIR Coefficient Register5                    */
+  __IO uint32_t COEF6;             /*!< FIR Coefficient Register6                    */
+  __IO uint32_t COEF7;             /*!< FIR Coefficient Register7                    */
+  __IO uint32_t COEF8;             /*!< FIR Coefficient Register8                    */
+  __IO uint32_t COEF9;             /*!< FIR Coefficient Register9                    */
+  __IO uint32_t COEF10;            /*!< FIR Coefficient Register10                   */
+  __IO uint32_t COEF11;            /*!< FIR Coefficient Register11                   */
+  __IO uint32_t COEF12;            /*!< FIR Coefficient Register12                   */
+  __IO uint32_t COEF13;            /*!< FIR Coefficient Register13                   */
+  __IO uint32_t COEF14;            /*!< FIR Coefficient Register14                   */
+  __IO uint32_t COEF15;            /*!< FIR Coefficient Register15                   */
+  __IO uint32_t COEF16;            /*!< FIR Coefficient Register16                   */
+  __IO uint32_t COEF17;            /*!< FIR Coefficient Register17                   */
+  __IO uint32_t COEF18;            /*!< FIR Coefficient Register18                   */
+  __IO uint32_t COEF19;            /*!< FIR Coefficient Register19                   */
+  __IO uint32_t COEF20;            /*!< FIR Coefficient Register20                   */
+  __IO uint32_t COEF21;            /*!< FIR Coefficient Register21                   */
+  __IO uint32_t COEF22;            /*!< FIR Coefficient Register22                   */
+  __IO uint32_t COEF23;            /*!< FIR Coefficient Register23                   */
+  __IO uint32_t COEF24;            /*!< FIR Coefficient Register24                   */
+  __IO uint32_t COEF25;            /*!< FIR Coefficient Register25                   */
+  __IO uint32_t COEF26;            /*!< FIR Coefficient Register26                   */
+  __IO uint32_t COEF27;            /*!< FIR Coefficient Register27                   */
+  __IO uint32_t COEF28;            /*!< FIR Coefficient Register28                   */
+  __IO uint32_t COEF29;            /*!< FIR Coefficient Register29                   */
+  __IO uint32_t COEF30;            /*!< FIR Coefficient Register30                   */
+  __IO uint32_t COEF31;            /*!< FIR Coefficient Register31                   */
+  __IO uint32_t COEF32;            /*!< FIR Coefficient Register32                   */
+  __IO uint32_t COEF33;            /*!< FIR Coefficient Register33                   */
+  __IO uint32_t COEF34;            /*!< FIR Coefficient Register34                   */
+  __IO uint32_t COEF35;            /*!< FIR Coefficient Register35                   */
+  __IO uint32_t COEF36;            /*!< FIR Coefficient Register36                   */
+  __IO uint32_t COEF37;            /*!< FIR Coefficient Register37                   */
+  __IO uint32_t COEF38;            /*!< FIR Coefficient Register38                   */
+  __IO uint32_t COEF39;            /*!< FIR Coefficient Register39                   */
+  __IO uint32_t COEF40;            /*!< FIR Coefficient Register40                   */
+  __IO uint32_t COEF41;            /*!< FIR Coefficient Register41                   */
+  __IO uint32_t COEF42;            /*!< FIR Coefficient Register42                   */
+  __IO uint32_t COEF43;            /*!< FIR Coefficient Register43                   */
+  __IO uint32_t COEF44;            /*!< FIR Coefficient Register44                   */
+  __IO uint32_t COEF45;            /*!< FIR Coefficient Register45                   */
+  __IO uint32_t COEF46;            /*!< FIR Coefficient Register46                   */
+  __IO uint32_t COEF47;            /*!< FIR Coefficient Register47                   */
+  __IO uint32_t COEF48;            /*!< FIR Coefficient Register48                   */
+  __IO uint32_t COEF49;            /*!< FIR Coefficient Register49                   */
+  __IO uint32_t COEF50;            /*!< FIR Coefficient Register50                   */
+  __IO uint32_t COEF51;            /*!< FIR Coefficient Register51                   */
+  __IO uint32_t COEF52;            /*!< FIR Coefficient Register52                   */
+  __IO uint32_t COEF53;            /*!< FIR Coefficient Register53                   */
+  __IO uint32_t COEF54;            /*!< FIR Coefficient Register54                   */
+  __IO uint32_t COEF55;            /*!< FIR Coefficient Register55                   */
+  __IO uint32_t COEF56;            /*!< FIR Coefficient Register56                   */
+  __IO uint32_t COEF57;            /*!< FIR Coefficient Register57                   */
+  __IO uint32_t COEF58;            /*!< FIR Coefficient Register58                   */
+  __IO uint32_t COEF59;            /*!< FIR Coefficient Register59                   */
+  __IO uint32_t COEF60;            /*!< FIR Coefficient Register60                   */
+  __IO uint32_t COEF61;            /*!< FIR Coefficient Register61                   */
+  __IO uint32_t COEF62;            /*!< FIR Coefficient Register62                   */
+  __IO uint32_t COEF63;            /*!< FIR Coefficient Register63                   */
+  __IO uint32_t COEF64;            /*!< FIR Coefficient Register64                   */
+  __IO uint32_t COEF65;            /*!< FIR Coefficient Register65                   */
+  __IO uint32_t COEF66;            /*!< FIR Coefficient Register66                   */
+  __IO uint32_t COEF67;            /*!< FIR Coefficient Register67                   */
+  __IO uint32_t COEF68;            /*!< FIR Coefficient Register68                   */
+  __IO uint32_t COEF69;            /*!< FIR Coefficient Register69                   */
+  __IO uint32_t COEF70;            /*!< FIR Coefficient Register70                   */
+  __IO uint32_t COEF71;            /*!< FIR Coefficient Register71                   */
+  __IO uint32_t COEF72;            /*!< FIR Coefficient Register72                   */
+  __IO uint32_t COEF73;            /*!< FIR Coefficient Register73                   */
+  __IO uint32_t COEF74;            /*!< FIR Coefficient Register74                   */
+  __IO uint32_t COEF75;            /*!< FIR Coefficient Register75                   */
+  __IO uint32_t COEF76;            /*!< FIR Coefficient Register76                   */
+  __IO uint32_t COEF77;            /*!< FIR Coefficient Register77                   */
+  __IO uint32_t COEF78;            /*!< FIR Coefficient Register78                   */
+  __IO uint32_t COEF79;            /*!< FIR Coefficient Register79                   */
+  __IO uint32_t COEF80;            /*!< FIR Coefficient Register80                   */
+  __IO uint32_t COEF81;            /*!< FIR Coefficient Register81                   */
+  __IO uint32_t COEF82;            /*!< FIR Coefficient Register82                   */
+  __IO uint32_t COEF83;            /*!< FIR Coefficient Register83                   */
+  __IO uint32_t COEF84;            /*!< FIR Coefficient Register84                   */
+  __IO uint32_t COEF85;            /*!< FIR Coefficient Register85                   */
+  __IO uint32_t COEF86;            /*!< FIR Coefficient Register86                   */
+  __IO uint32_t COEF87;            /*!< FIR Coefficient Register87                   */
+  __IO uint32_t COEF88;            /*!< FIR Coefficient Register88                   */
+  __IO uint32_t COEF89;            /*!< FIR Coefficient Register89                   */
+  __IO uint32_t COEF90;            /*!< FIR Coefficient Register90                   */
+  __IO uint32_t COEF91;            /*!< FIR Coefficient Register91                   */
+  __IO uint32_t COEF92;            /*!< FIR Coefficient Register92                   */
+  __IO uint32_t COEF93;            /*!< FIR Coefficient Register93                   */
+  __IO uint32_t COEF94;            /*!< FIR Coefficient Register94                   */
+  __IO uint32_t COEF95;            /*!< FIR Coefficient Register95                   */
+  __IO uint32_t COEF96;            /*!< FIR Coefficient Register96                   */
+  __IO uint32_t COEF97;            /*!< FIR Coefficient Register97                   */
+  __IO uint32_t COEF98;            /*!< FIR Coefficient Register98                   */
+  __IO uint32_t COEF99;            /*!< FIR Coefficient Register99                   */
+  __IO uint32_t COEF100;           /*!< FIR Coefficient Register100                  */
+  __IO uint32_t COEF101;           /*!< FIR Coefficient Register101                  */
+  __IO uint32_t COEF102;           /*!< FIR Coefficient Register102                  */
+  __IO uint32_t COEF103;           /*!< FIR Coefficient Register103                  */
+  __IO uint32_t COEF104;           /*!< FIR Coefficient Register104                  */
+  __IO uint32_t COEF105;           /*!< FIR Coefficient Register105                  */
+  __IO uint32_t COEF106;           /*!< FIR Coefficient Register106                  */
+  __IO uint32_t COEF107;           /*!< FIR Coefficient Register107                  */
+  __IO uint32_t COEF108;           /*!< FIR Coefficient Register108                  */
+  __IO uint32_t COEF109;           /*!< FIR Coefficient Register109                  */
+  __IO uint32_t COEF110;           /*!< FIR Coefficient Register110                  */
+  __IO uint32_t COEF111;           /*!< FIR Coefficient Register111                  */
+  __IO uint32_t COEF112;           /*!< FIR Coefficient Register112                  */
+  __IO uint32_t COEF113;           /*!< FIR Coefficient Register113                  */
+  __IO uint32_t COEF114;           /*!< FIR Coefficient Register114                  */
+  __IO uint32_t COEF115;           /*!< FIR Coefficient Register115                  */
+  __IO uint32_t COEF116;           /*!< FIR Coefficient Register116                  */
+  __IO uint32_t COEF117;           /*!< FIR Coefficient Register117                  */
+  __IO uint32_t COEF118;           /*!< FIR Coefficient Register118                  */
+  __IO uint32_t COEF119;           /*!< FIR Coefficient Register119                  */
+  __IO uint32_t COEF120;           /*!< FIR Coefficient Register120                  */
+  __IO uint32_t COEF121;           /*!< FIR Coefficient Register121                  */
+  __IO uint32_t COEF122;           /*!< FIR Coefficient Register122                  */
+  __IO uint32_t COEF123;           /*!< FIR Coefficient Register123                  */
+  __IO uint32_t COEF124;           /*!< FIR Coefficient Register124                  */
+  __IO uint32_t COEF125;           /*!< FIR Coefficient Register125                  */
+  __IO uint32_t COEF126;           /*!< FIR Coefficient Register126                  */
+  __IO uint32_t COEF127;           /*!< FIR Coefficient Register127                  */
+} TSB_FIR_TypeDef;
+
+/**
+  * @brief Port A
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port A Data Register                         */
+  __IO uint32_t CR;                /*!< Port A Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port A Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port A Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port A Function Register 3                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR5;               /*!< Port A Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port A Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port A Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port A Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port A Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port A Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port A Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port A Input Control Register                */
+} TSB_PA_TypeDef;
+
+/**
+  * @brief Port B
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port B Data Register                         */
+  __IO uint32_t CR;                /*!< Port B Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port B Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port B Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port B Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port B Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port B Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port B Function Register 6                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t OD;                /*!< Port B Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port B Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port B Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port B Input Control Register                */
+} TSB_PB_TypeDef;
+
+/**
+  * @brief Port D
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port D Data Register                         */
+  __IO uint32_t CR;                /*!< Port D Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port D Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port D Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port D Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port D Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port D Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port D Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port D Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port D Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port D Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port D Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port D Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port D Input Control Register                */
+} TSB_PD_TypeDef;
+
+/**
+  * @brief Port E
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port E Data Register                         */
+  __IO uint32_t CR;                /*!< Port E Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port E Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port E Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port E Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port E Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port E Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port E Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port E Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port E Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port E Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port E Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port E Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port E Input Control Register                */
+} TSB_PE_TypeDef;
+
+/**
+  * @brief Port F
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port F Data Register                         */
+  __IO uint32_t CR;                /*!< Port F Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port F Function Register 1                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR4;               /*!< Port F Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port F Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port F Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port F Function Register 7                   */
+       uint32_t RESERVED1;
+  __IO uint32_t OD;                /*!< Port F Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port F Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port F Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port F Input Control Register                */
+} TSB_PF_TypeDef;
+
+/**
+  * @brief Port G
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port G Data Register                         */
+  __IO uint32_t CR;                /*!< Port G Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port G Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port G Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port G Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port G Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port G Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port G Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port G Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port G Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port G Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port G Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port G Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port G Input Control Register                */
+} TSB_PG_TypeDef;
+
+/**
+  * @brief Port H
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port H Data Register                         */
+  __IO uint32_t CR;                /*!< Port H Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port H Function Register 1                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR3;               /*!< Port H Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port H Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port H Function Register 5                   */
+       uint32_t RESERVED1[2];
+  __IO uint32_t FR8;               /*!< Port H Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port H Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port H Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port H Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port H Input Control Register                */
+} TSB_PH_TypeDef;
+
+/**
+  * @brief Port K
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port K Data Register                         */
+  __IO uint32_t CR;                /*!< Port K Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port K Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port K Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port K Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port K Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port K Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port K Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port K Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port K Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port K Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port K Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port K Pull-up Control Register              */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port K Input Control Register                */
+} TSB_PK_TypeDef;
+
+/**
+  * @brief Port L
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port L Data Register                         */
+  __IO uint32_t CR;                /*!< Port L Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port L Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port L Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port L Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port L Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port L Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port L Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port L Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port L Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port L Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port L Input Control Register                */
+} TSB_PL_TypeDef;
+
+/**
+  * @brief Port M
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port M Data Register                         */
+  __IO uint32_t CR;                /*!< Port M Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port M Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port M Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port M Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port M Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port M Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port M Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port M Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port M Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port M Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port M Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port M Pull-up Control Register              */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port M Input Control Register                */
+} TSB_PM_TypeDef;
+
+/**
+  * @brief Port N
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port N Data Register                         */
+  __IO uint32_t CR;                /*!< Port N Output Control Register               */
+       uint32_t RESERVED0[8];
+  __IO uint32_t OD;                /*!< Port N Opend Drain Control Register          */
+  __IO uint32_t PUP;               /*!< Port N Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port N Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port N Input Control Register                */
+} TSB_PN_TypeDef;
+
+/**
+  * @brief Port P
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port P Data Register                         */
+  __IO uint32_t CR;                /*!< Port P Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port P Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port P Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port P Function Register 5                   */
+       uint32_t RESERVED2[3];
+  __IO uint32_t OD;                /*!< Port P Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port P Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port P Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port P Input Control Register                */
+} TSB_PP_TypeDef;
+
+/**
+  * @brief Port R
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port R Data Register                         */
+  __IO uint32_t CR;                /*!< Port R Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port R Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port R Function Register 3                   */
+       uint32_t RESERVED1[5];
+  __IO uint32_t OD;                /*!< Port R Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port R Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port R Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port R Input Control Register                */
+} TSB_PR_TypeDef;
+
+/**
+  * @brief Port T
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port T Data Register                         */
+  __IO uint32_t CR;                /*!< Port T Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port T Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port T Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port T Function Register 3                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR6;               /*!< Port T Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port T Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port T Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port T Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port T Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port T Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port T Input Control Register                */
+} TSB_PT_TypeDef;
+
+/**
+  * @brief Port U
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port U Data Register                         */
+  __IO uint32_t CR;                /*!< Port U Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port U Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port U Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port U Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port U Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port U Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port U Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port U Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port U Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port U Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port U Input Control Register                */
+} TSB_PU_TypeDef;
+
+/**
+  * @brief Port V
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port V Data Register                         */
+  __IO uint32_t CR;                /*!< Port V OutPut Control Register               */
+  __IO uint32_t FR1;               /*!< Port V Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port V Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port V Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port V Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port V Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port V Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port V Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port V Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port V Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port V Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port V Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port V InPut Control Register                */
+} TSB_PV_TypeDef;
+
+/**
+  * @brief Port Y
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port Y Data Register                         */
+  __IO uint32_t CR;                /*!< Port Y OutPut Control Register               */
+  __IO uint32_t FR1;               /*!< Port Y Function Register 1                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR4;               /*!< Port Y Function Register 4                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR6;               /*!< Port Y Function Register 6                   */
+       uint32_t RESERVED2[2];
+  __IO uint32_t OD;                /*!< Port Y Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port Y Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port Y Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port Y InPut Control Register                */
+} TSB_PY_TypeDef;
+
+/**
+  * @brief Internal High-speed Oscillation Adjustment
+  */
+typedef struct
+{
+  __IO uint32_t OSCPRO;            /*!< TRM Protection Register                      */
+  __IO uint32_t OSCEN;             /*!< TRM User Trimming Value Enable Register      */
+       uint32_t RESERVED0[2];
+  __I  uint32_t OSCINIT0;          /*!< TRM Initial trimming level monitor register0 */
+  __I  uint32_t OSCINIT1;          /*!< TRM Initial trimming level monitor register1 */
+  __I  uint32_t OSCINIT2;          /*!< TRM Initial trimming level monitor register2 */
+       uint32_t RESERVED1;
+  __IO uint32_t OSCSET0;           /*!< TRM Trimming level setting register0 for User*/
+  __IO uint32_t OSCSET1;           /*!< TRM Trimming level setting register1 for User*/
+  __IO uint32_t OSCSET2;           /*!< TRM Trimming level setting register2 for User*/
+} TSB_TRM_TypeDef;
+
+/**
+  * @brief Oscillation Frequency Detector (OFD)
+  */
+typedef struct
+{
+  __IO uint32_t CR1;               /*!< OFD Frequency Detection Control Register 1   */
+  __IO uint32_t CR2;               /*!< OFD Frequency Detection Control Register 2   */
+  __IO uint32_t MN0;               /*!< OFD Minimum Detection Frequency Setting Register 0 (EHOSC)*/
+  __IO uint32_t MN1;               /*!< OFD Minimum Detection Frequency Setting Register 1 (fc)*/
+  __IO uint32_t MX0;               /*!< OFD Maximum Detection Frequency Setting Register 0 (EHOSC)*/
+  __IO uint32_t MX1;               /*!< OFD Maximum Detection Frequency Setting Register 1 (fc)*/
+  __IO uint32_t RST;               /*!< OFD Reset Control Register                   */
+  __I  uint32_t STAT;              /*!< OFD Status Register                          */
+  __IO uint32_t MON;               /*!< OFD Detection Target Clock 1 Monitor Setting Register*/
+} TSB_OFD_TypeDef;
+
+/**
+  * @brief Real Time Clock (RTC)
+  */
+typedef struct
+{
+  __IO uint8_t  SECR;              /*!< RTC Second column register (PAGE0)           */
+  __IO uint8_t  MINR;              /*!< RTC Minute column register (PAGE0/1)         */
+  __IO uint8_t  HOURR;             /*!< RTC Hour column register (PAGE0/1)           */
+       uint8_t  RESERVED0;
+  __IO uint8_t  DAYR;              /*!< RTC Day of the week column register (PAGE0/1)*/
+  __IO uint8_t  DATER;             /*!< RTC Day column register (PAGE0/1)            */
+  __IO uint8_t  MONTHR;            /*!< RTC Month column register (PAGE0)            */
+  __IO uint8_t  YEARR;             /*!< RTC Year column register (PAGE0)             */
+  __IO uint8_t  PAGER;             /*!< RTC PAGE register (PAGE0/1)                  */
+       uint8_t  RESERVED1[3];
+  __IO uint8_t  RESTR;             /*!< RTC Reset register (PAGE0/1)                 */
+       uint8_t  RESERVED2;
+  __IO uint8_t  PROTECT;           /*!< RTC Protect register                         */
+  __IO uint8_t  ADJCTL;            /*!< RTC Correction Function Control Register     */
+  __IO uint8_t  ADJDAT;            /*!< RTC Correction Value Register                */
+  __IO uint8_t  ADJSIGN;           /*!< RTC Correction Value sign Register           */
+} TSB_RTC_TypeDef;
+
+/**
+  * @brief Consumer Electronics Control (CEC)
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< CEC Enable Register                          */
+  __IO uint32_t ADD;               /*!< CEC Logical Address Register                 */
+  __O  uint32_t RESET;             /*!< CEC Software Reset Register                  */
+  __IO uint32_t REN;               /*!< CEC Receive Enable Register                  */
+  __I  uint32_t RBUF;              /*!< CEC Receive Buffer Register                  */
+  __IO uint32_t RCR1;              /*!< CEC Receive Control Register 1               */
+  __IO uint32_t RCR2;              /*!< CEC Receive Control Register 2               */
+  __IO uint32_t RCR3;              /*!< CEC Receive Control Register 3               */
+  __IO uint32_t TEN;               /*!< CEC Transmit Enable Register                 */
+  __IO uint32_t TBUF;              /*!< CEC Transmit Buffer Register                 */
+  __IO uint32_t TCR;               /*!< CEC Transmit Control Register                */
+  __I  uint32_t RSTAT;             /*!< CEC Receive Interrupt Status Register        */
+  __I  uint32_t TSTAT;             /*!< CEC Transmit Interrupt Status Register       */
+  __IO uint32_t FSSEL;             /*!< CEC sampling clock select Register           */
+} TSB_CEC_TypeDef;
+
+/**
+  * @brief Remote Control Signal Preprocessor (RMC)
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< RMC Enable Register                          */
+  __IO uint32_t REN;               /*!< RMC Receive Enable Register                  */
+  __I  uint32_t RBUF1;             /*!< RMC Receive Data Buffer Register 1           */
+  __I  uint32_t RBUF2;             /*!< RMC Receive Data Buffer Register 2           */
+  __I  uint32_t RBUF3;             /*!< RMC Receive Data Buffer Register 3           */
+  __IO uint32_t RCR1;              /*!< RMC Receive Control Register 1               */
+  __IO uint32_t RCR2;              /*!< RMC Receive Control Register 2               */
+  __IO uint32_t RCR3;              /*!< RMC Receive Control Register 3               */
+  __IO uint32_t RCR4;              /*!< RMC Receive Control Register 4               */
+  __I  uint32_t RSTAT;             /*!< RMC Receive Status Register                  */
+  __IO uint32_t END1;              /*!< RMC Receive End Bit Number Register 1        */
+  __IO uint32_t END2;              /*!< RMC Receive End Bit Number Register 2        */
+  __IO uint32_t END3;              /*!< RMC Receive End Bit Number Register 3        */
+  __IO uint32_t FSSEL;             /*!< RMC Sampling Clock Selection Register        */
+} TSB_RMC_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+  __IO uint32_t MDEN;              /*!< PMD Enable Register                          */
+  __IO uint32_t PORTMD;            /*!< PMD Port Output Mode Register                */
+  __IO uint32_t MDCR;              /*!< PMD Control Register                         */
+  __I  uint32_t CARSTA;            /*!< PWM Carrier Status Register                  */
+  __I  uint32_t BCARI;             /*!< PWM Basic Carrier Register                   */
+  __IO uint32_t RATE;              /*!< PWM Frequency Register                       */
+  __IO uint32_t CMPU;              /*!< PMD PWM duty comparison U Register           */
+  __IO uint32_t CMPV;              /*!< PMD PWM duty comparison V Register           */
+  __IO uint32_t CMPW;              /*!< PMD PWM duty comparison W Register           */
+  __IO uint32_t MODESEL;           /*!< PMD Mode Select Register                     */
+  __IO uint32_t MDOUT;             /*!< PMD Conduction Control Register              */
+  __IO uint32_t MDPOT;             /*!< PMD Output Setting Register                  */
+  __O  uint32_t EMGREL;            /*!< PMD EMG Release Register                     */
+  __IO uint32_t EMGCR;             /*!< PMD EMG Control Register                     */
+  __I  uint32_t EMGSTA;            /*!< PMD EMG Status Register                      */
+  __IO uint32_t OVVCR;             /*!< PMD OVV Control Register                     */
+  __I  uint32_t OVVSTA;            /*!< PMD OVV Status Register                      */
+  __IO uint32_t DTR;               /*!< PMD Dead Time Register                       */
+  __IO uint32_t TRGCMP0;           /*!< PMD Trigger comparison Register 0            */
+  __IO uint32_t TRGCMP1;           /*!< PMD Trigger comparison Register 1            */
+  __IO uint32_t TRGCMP2;           /*!< PMD Trigger comparison Register 2            */
+  __IO uint32_t TRGCMP3;           /*!< PMD Trigger comparison Register 3            */
+  __IO uint32_t TRGCR;             /*!< PMD Trigger Control Register                 */
+  __IO uint32_t TRGMD;             /*!< PMD Trigger Output Mode Setting Register     */
+  __IO uint32_t TRGSEL;            /*!< PMD Trigger Output Select Register           */
+  __IO uint32_t TRGSYNCR;          /*!< PMD Trigger Update Timing Setting Register   */
+  __IO uint32_t VPWMPH;            /*!< PMD V-phase phase difference register        */
+  __IO uint32_t WPWMPH;            /*!< PMD W-phase phase difference register        */
+  __IO uint32_t MBUFCR;            /*!< PMD Intermediate buffer control register     */
+  __IO uint32_t SYNCCR;            /*!< Synchronization control between the PMD channel*/
+} TSB_PMD_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< Interval Sencing Detector(ISD)               */
+  __IO uint32_t CLKCR;             /*!< ISD Clock Control Register                   */
+  __IO uint32_t OCR0;              /*!< ISD Output Control Register 0                */
+  __IO uint32_t OCR1;              /*!< ISD Output Control Register 1                */
+  __IO uint32_t ICR;               /*!< ISD Input Control Register                   */
+  __IO uint32_t CR;                /*!< ISD Control Register                         */
+  __I  uint32_t BR;                /*!< ISD Buffer Register                          */
+  __I  uint32_t SR;                /*!< ISD Status Register                          */
+  __IO uint32_t INTCR;             /*!< ISD Interrupt Control Register               */
+} TSB_ISD_TypeDef;
+
+/**
+  * @brief USB interface
+  */
+typedef struct
+{
+  __IO uint32_t GOTGCTL;           /*!< OTG Control and Status Register              */
+  __IO uint32_t GOTGINT;           /*!< OTG Interrupt Register                       */
+  __IO uint32_t GAHBCFG;           /*!< AHB Configuration Register                   */
+  __IO uint32_t GUSBCFG;           /*!< USB Configuration Register                   */
+  __IO uint32_t GRSTCTL;           /*!< Reset Register                               */
+  __IO uint32_t GINTSTS;           /*!< Interrupt Register                           */
+  __IO uint32_t GINTMSK;           /*!< Interrupt Mask Register                      */
+  __I  uint32_t GRXSTSR;           /*!< Receive Status Debug Read Register           */
+  __I  uint32_t GRXSTSP;           /*!< Receive Status Read/Pop Register             */
+  __IO uint32_t GRXFSIZ;           /*!< Receive FIFO Size Register                   */
+  __IO uint32_t GNPTXFSIZ;         /*!< Non-periodic Transmit FIFO Size Register     */
+  __I  uint32_t GNPTXSTS;          /*!< Non-periodic Transmit FIFO/Queue Status Register*/
+       uint32_t RESERVED0[5];
+  __I  uint32_t GHWCFG1;           /*!< User Hardware Configuration 1 Register       */
+  __I  uint32_t GHWCFG2;           /*!< User Hardware Configuration 2 Register       */
+  __I  uint32_t GHWCFG3;           /*!< User Hardware Configuration 3 Register       */
+  __I  uint32_t GHWCFG4;           /*!< User Hardware Configuration 4 Register       */
+       uint32_t RESERVED1[2];
+  __IO uint32_t GDFIFOCFG;         /*!< Global DFIFO Configuration Register          */
+       uint32_t RESERVED2[40];
+  __IO uint32_t HPTXFSIZ;          /*!< Host Periodic Transmit FIFO Size Register    */
+  __IO uint32_t DIEPTXF1;          /*!< Device IN Endpoint Transmit FIFO Size Register 1*/
+  __IO uint32_t DIEPTXF2;          /*!< Device IN Endpoint Transmit FIFO Size Register 2*/
+  __IO uint32_t DIEPTXF3;          /*!< Device IN Endpoint Transmit FIFO Size Register 3*/
+  __IO uint32_t DIEPTXF4;          /*!< Device IN Endpoint Transmit FIFO Size Register 4*/
+  __IO uint32_t DIEPTXF5;          /*!< Device IN Endpoint Transmit FIFO Size Register 5*/
+       uint32_t RESERVED3[186];
+  __IO uint32_t HCFG;              /*!< Host Configuration Register                  */
+  __IO uint32_t HFIR;              /*!< Host Frame Interval Register                 */
+  __I  uint32_t HFNUM;             /*!< Host Frame Number/Frame Time Remaining Register*/
+       uint32_t RESERVED4;
+  __I  uint32_t HPTXSTS;           /*!< Host Periodic Transmit FIFO/Queue Status Register*/
+  __I  uint32_t HAINT;             /*!< Host All Channels Interrupt Register         */
+  __IO uint32_t HAINTMSK;          /*!< Host All Channels Interrupt Mask Register    */
+  __IO uint32_t HFLBADDR;          /*!< Host Frame List Base Address Register        */
+       uint32_t RESERVED5[8];
+  __IO uint32_t HPRT;              /*!< Host Port Control and Status Register        */
+       uint32_t RESERVED6[47];
+  __IO uint32_t HCCHAR0;           /*!< Host Channel 0 Characteristics Register      */
+  __IO uint32_t HCSPLT0;           /*!< Host Channel 0 Split Control Register        */
+  __IO uint32_t HCINT0;            /*!< Host Channel 0 Interrupt Register            */
+  __IO uint32_t HCINTMSK0;         /*!< Host Channel 0 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ0;           /*!< Host Channel 0 Transfer Size Register        */
+  __IO uint32_t HCDMA0;            /*!< Host Channel 0 DMA Address Register          */
+       uint32_t RESERVED7;
+  __I  uint32_t HCDMAB0;           /*!< Host Channel 0 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR1;           /*!< Host Channel 1 Characteristics Register      */
+  __IO uint32_t HCSPLT1;           /*!< Host Channel 1 Split Control Register        */
+  __IO uint32_t HCINT1;            /*!< Host Channel 1 Interrupt Register            */
+  __IO uint32_t HCINTMSK1;         /*!< Host Channel 1 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ1;           /*!< Host Channel 1 Transfer Size Register        */
+  __IO uint32_t HCDMA1;            /*!< Host Channel 1 DMA Address Register          */
+       uint32_t RESERVED8;
+  __I  uint32_t HCDMAB1;           /*!< Host Channel 1 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR2;           /*!< Host Channel 2 Characteristics Register      */
+  __IO uint32_t HCSPLT2;           /*!< Host Channel 2 Split Control Register        */
+  __IO uint32_t HCINT2;            /*!< Host Channel 2 Interrupt Register            */
+  __IO uint32_t HCINTMSK2;         /*!< Host Channel 2 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ2;           /*!< Host Channel 2 Transfer Size Register        */
+  __IO uint32_t HCDMA2;            /*!< Host Channel 2 DMA Address Register          */
+       uint32_t RESERVED9;
+  __I  uint32_t HCDMAB2;           /*!< Host Channel 2 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR3;           /*!< Host Channel 3 Characteristics Register      */
+  __IO uint32_t HCSPLT3;           /*!< Host Channel 3 Split Control Register        */
+  __IO uint32_t HCINT3;            /*!< Host Channel 3 Interrupt Register            */
+  __IO uint32_t HCINTMSK3;         /*!< Host Channel 3 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ3;           /*!< Host Channel 3 Transfer Size Register        */
+  __IO uint32_t HCDMA3;            /*!< Host Channel 3 DMA Address Register          */
+       uint32_t RESERVED10;
+  __I  uint32_t HCDMAB3;           /*!< Host Channel 3 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR4;           /*!< Host Channel 4 Characteristics Register      */
+  __IO uint32_t HCSPLT4;           /*!< Host Channel 4 Split Control Register        */
+  __IO uint32_t HCINT4;            /*!< Host Channel 4 Interrupt Register            */
+  __IO uint32_t HCINTMSK4;         /*!< Host Channel 4 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ4;           /*!< Host Channel 4 Transfer Size Register        */
+  __IO uint32_t HCDMA4;            /*!< Host Channel 4 DMA Address Register          */
+       uint32_t RESERVED11;
+  __I  uint32_t HCDMAB4;           /*!< Host Channel 4 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR5;           /*!< Host Channel 5 Characteristics Register      */
+  __IO uint32_t HCSPLT5;           /*!< Host Channel 5 Split Control Register        */
+  __IO uint32_t HCINT5;            /*!< Host Channel 5 Interrupt Register            */
+  __IO uint32_t HCINTMSK5;         /*!< Host Channel 5 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ5;           /*!< Host Channel 5 Transfer Size Register        */
+  __IO uint32_t HCDMA5;            /*!< Host Channel 5 DMA Address Register          */
+       uint32_t RESERVED12;
+  __I  uint32_t HCDMAB5;           /*!< Host Channel 5 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR6;           /*!< Host Channel 6 Characteristics Register      */
+  __IO uint32_t HCSPLT6;           /*!< Host Channel 6 Split Control Register        */
+  __IO uint32_t HCINT6;            /*!< Host Channel 6 Interrupt Register            */
+  __IO uint32_t HCINTMSK6;         /*!< Host Channel 6 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ6;           /*!< Host Channel 6 Transfer Size Register        */
+  __IO uint32_t HCDMA6;            /*!< Host Channel 6 DMA Address Register          */
+       uint32_t RESERVED13;
+  __I  uint32_t HCDMAB6;           /*!< Host Channel 6 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR7;           /*!< Host Channel 7 Characteristics Register      */
+  __IO uint32_t HCSPLT7;           /*!< Host Channel 7 Split Control Register        */
+  __IO uint32_t HCINT7;            /*!< Host Channel 7 Interrupt Register            */
+  __IO uint32_t HCINTMSK7;         /*!< Host Channel 7 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ7;           /*!< Host Channel 7 Transfer Size Register        */
+  __IO uint32_t HCDMA7;            /*!< Host Channel 7 DMA Address Register          */
+       uint32_t RESERVED14;
+  __I  uint32_t HCDMAB7;           /*!< Host Channel 7 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR8;           /*!< Host Channel 8 Characteristics Register      */
+  __IO uint32_t HCSPLT8;           /*!< Host Channel 8 Split Control Register        */
+  __IO uint32_t HCINT8;            /*!< Host Channel 8 Interrupt Register            */
+  __IO uint32_t HCINTMSK8;         /*!< Host Channel 8 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ8;           /*!< Host Channel 8 Transfer Size Register        */
+  __IO uint32_t HCDMA8;            /*!< Host Channel 8 DMA Address Register          */
+       uint32_t RESERVED15;
+  __I  uint32_t HCDMAB8;           /*!< Host Channel 8 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR9;           /*!< Host Channel 9 Characteristics Register      */
+  __IO uint32_t HCSPLT9;           /*!< Host Channel 9 Split Control Register        */
+  __IO uint32_t HCINT9;            /*!< Host Channel 9 Interrupt Register            */
+  __IO uint32_t HCINTMSK9;         /*!< Host Channel 9 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ9;           /*!< Host Channel 9 Transfer Size Register        */
+  __IO uint32_t HCDMA9;            /*!< Host Channel 9 DMA Address Register          */
+       uint32_t RESERVED16;
+  __I  uint32_t HCDMAB9;           /*!< Host Channel 9 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR10;          /*!< Host Channel 10 Characteristics Register     */
+  __IO uint32_t HCSPLT10;          /*!< Host Channel 10 Split Control Register       */
+  __IO uint32_t HCINT10;           /*!< Host Channel 10 Interrupt Register           */
+  __IO uint32_t HCINTMSK10;        /*!< Host Channel 10 Interrupt Mask Register      */
+  __IO uint32_t HCTSIZ10;          /*!< Host Channel 10 Transfer Size Register       */
+  __IO uint32_t HCDMA10;           /*!< Host Channel 10 DMA Address Register         */
+       uint32_t RESERVED17;
+  __I  uint32_t HCDMAB10;          /*!< Host Channel 10 DMA Buffer Address Register  */
+  __IO uint32_t HCCHAR11;          /*!< Host Channel 11 Characteristics Register     */
+  __IO uint32_t HCSPLT11;          /*!< Host Channel 11 Split Control Register       */
+  __IO uint32_t HCINT11;           /*!< Host Channel 11 Interrupt Register           */
+  __IO uint32_t HCINTMSK11;        /*!< Host Channel 11 Interrupt Mask Register      */
+  __IO uint32_t HCTSIZ11;          /*!< Host Channel 11 Transfer Size Register       */
+  __IO uint32_t HCDMA11;           /*!< Host Channel 11 DMA Address Register         */
+       uint32_t RESERVED18;
+  __I  uint32_t HCDMAB11;          /*!< Host Channel 11 DMA Buffer Address Register  */
+       uint32_t RESERVED19[96];
+  __IO uint32_t DCFG;              /*!< Device Configuration Register                */
+  __IO uint32_t DCTL;              /*!< Device Control Register                      */
+  __I  uint32_t DSTS;              /*!< Device Status Register                       */
+       uint32_t RESERVED20;
+  __IO uint32_t DIEPMSK;           /*!< Device IN Endpoint Common Interrupt Mask Register*/
+  __IO uint32_t DOEPMSK;           /*!< Device OUT Endpoint Common Interrupt Mask Register*/
+  __I  uint32_t DAINT;             /*!< Device All Endpoints Interrupt Register      */
+  __IO uint32_t DAINTMSK;          /*!< Device All Endpoints Interrupt Mask Register */
+       uint32_t RESERVED21[2];
+  __IO uint32_t DVBUSDIS;          /*!< Device VBUS Discharge Time Register          */
+  __IO uint32_t DVBUSPULSE;        /*!< Device VBUS Pulsing Time Register            */
+  __IO uint32_t DTHRCTL;           /*!< Device Threshold Control Register            */
+  __IO uint32_t DIEPEMPMSK;        /*!< Device IN Endpoint FIFO Empty Interrupt Mask Register*/
+       uint32_t RESERVED22[50];
+  __IO uint32_t DIEPCTL0;          /*!< Device Control IN Endpoint 0 Control Register*/
+       uint32_t RESERVED23;
+  __IO uint32_t DIEPINT0;          /*!< Device IN Endpoint 0 Interrupt Register      */
+       uint32_t RESERVED24;
+  __IO uint32_t DIEPTSIZ0;         /*!< Device IN Endpoint 0 Transfer Size Register  */
+  __IO uint32_t DIEPDMA0;          /*!< Device IN Endpoint 0 DMA Address Register    */
+  __I  uint32_t DTXFSTS0;          /*!< Device IN Endpoint Transmit FIFO Status Register 0*/
+  __I  uint32_t DIEPDMAB0;         /*!< Device IN Endpoint 16 Buffer Address Register*/
+  __IO uint32_t DIEPCTL1;          /*!< Device Control IN Endpoint 1 Control Register*/
+       uint32_t RESERVED25;
+  __IO uint32_t DIEPINT1;          /*!< Device IN Endpoint 1 Interrupt Register      */
+       uint32_t RESERVED26;
+  __IO uint32_t DIEPTSIZ1;         /*!< Device IN Endpoint 1 Transfer Size Register. */
+  __IO uint32_t DIEPDMA1;          /*!< Device IN Endpoint 1 DMA Address Register    */
+  __I  uint32_t DTXFSTS1;          /*!< Device IN Endpoint Transmit FIFO Status Register 1*/
+  __I  uint32_t DIEPDMAB1;         /*!< Device IN Endpoint 1 Buffer Address Register */
+  __IO uint32_t DIEPCTL2;          /*!< Device Control IN Endpoint 2 Control Register*/
+       uint32_t RESERVED27;
+  __IO uint32_t DIEPINT2;          /*!< Device IN Endpoint 2 Interrupt Register      */
+       uint32_t RESERVED28;
+  __IO uint32_t DIEPTSIZ2;         /*!< Device IN Endpoint 2 Transfer Size Register. */
+  __IO uint32_t DIEPDMA2;          /*!< Device IN Endpoint 2 DMA Address Register    */
+  __I  uint32_t DTXFSTS2;          /*!< Device IN Endpoint Transmit FIFO Status Register 2*/
+  __I  uint32_t DIEPDMAB2;         /*!< Device IN Endpoint 2 Buffer Address Register */
+  __IO uint32_t DIEPCTL3;          /*!< Device Control IN Endpoint 3 Control Register*/
+       uint32_t RESERVED29;
+  __IO uint32_t DIEPINT3;          /*!< Device IN Endpoint 3 Interrupt Register      */
+       uint32_t RESERVED30;
+  __IO uint32_t DIEPTSIZ3;         /*!< Device IN Endpoint 3 Transfer Size Register. */
+  __IO uint32_t DIEPDMA3;          /*!< Device IN Endpoint 3 DMA Address Register    */
+  __I  uint32_t DTXFSTS3;          /*!< Device IN Endpoint Transmit FIFO Status Register 3*/
+  __I  uint32_t DIEPDMAB3;         /*!< Device IN Endpoint 3 Buffer Address Register */
+  __IO uint32_t DIEPCTL4;          /*!< Device Control IN Endpoint 4 Control Register*/
+       uint32_t RESERVED31;
+  __IO uint32_t DIEPINT4;          /*!< Device IN Endpoint 4 Interrupt Register      */
+       uint32_t RESERVED32;
+  __IO uint32_t DIEPTSIZ4;         /*!< Device IN Endpoint 4 Transfer Size Register. */
+  __IO uint32_t DIEPDMA4;          /*!< Device IN Endpoint 4 DMA Address Register    */
+  __I  uint32_t DTXFSTS4;          /*!< Device IN Endpoint Transmit FIFO Status Register 4*/
+  __I  uint32_t DIEPDMAB4;         /*!< Device IN Endpoint 4 Buffer Address Register */
+  __IO uint32_t DIEPCTL5;          /*!< Device Control IN Endpoint 5 Control Register*/
+       uint32_t RESERVED33;
+  __IO uint32_t DIEPINT5;          /*!< Device IN Endpoint 5 Interrupt Register      */
+       uint32_t RESERVED34;
+  __IO uint32_t DIEPTSIZ5;         /*!< Device IN Endpoint 5 Transfer Size Register. */
+  __IO uint32_t DIEPDMA5;          /*!< Device IN Endpoint 5 DMA Address Register    */
+  __I  uint32_t DTXFSTS5;          /*!< Device IN Endpoint Transmit FIFO Status Register 5*/
+  __I  uint32_t DIEPDMAB5;         /*!< Device IN Endpoint 5 Buffer Address Register */
+       uint32_t RESERVED35[80];
+  __IO uint32_t DOEPCTL0;          /*!< Device Control OUT Endpoint 0 Control Register*/
+       uint32_t RESERVED36;
+  __IO uint32_t DOEPINT0;          /*!< Device OUT Endpoint 0 Interrupt Register     */
+       uint32_t RESERVED37;
+  __IO uint32_t DOEPTSIZ0;         /*!< Device OUT Endpoint 0 Transfer Size Register */
+  __IO uint32_t DOEPDMA0;          /*!< Device OUT Endpoint 0 DMA Address Register   */
+       uint32_t RESERVED38;
+  __I  uint32_t DOEPDMAB0;         /*!< Device OUT Endpoint 16 Buffer Address Register*/
+  __IO uint32_t DOEPCTL1;          /*!< Device Control OUT Endpoint 1 Control Register*/
+       uint32_t RESERVED39;
+  __IO uint32_t DOEPINT1;          /*!< Device OUT Endpoint 1 Interrupt Register     */
+       uint32_t RESERVED40;
+  __IO uint32_t DOEPTSIZ1;         /*!< Device OUT Endpoint 1 Transfer Size Register */
+  __IO uint32_t DOEPDMA1;          /*!< Device OUT Endpoint 1 DMA Address Register   */
+       uint32_t RESERVED41;
+  __I  uint32_t DOEPDMAB1;         /*!< Device OUT Endpoint 1 Buffer Address Register*/
+  __IO uint32_t DOEPCTL2;          /*!< Device Control OUT Endpoint 2 Control Register*/
+       uint32_t RESERVED42;
+  __IO uint32_t DOEPINT2;          /*!< Device OUT Endpoint 2 Interrupt Register     */
+       uint32_t RESERVED43;
+  __IO uint32_t DOEPTSIZ2;         /*!< Device OUT Endpoint 2 Transfer Size Register */
+  __IO uint32_t DOEPDMA2;          /*!< Device OUT Endpoint 2 DMA Address Register   */
+       uint32_t RESERVED44;
+  __I  uint32_t DOEPDMAB2;         /*!< Device OUT Endpoint 2 Buffer Address Register*/
+  __IO uint32_t DOEPCTL3;          /*!< Device Control OUT Endpoint 3 Control Register*/
+       uint32_t RESERVED45;
+  __IO uint32_t DOEPINT3;          /*!< Device OUT Endpoint 3 Interrupt Register     */
+       uint32_t RESERVED46;
+  __IO uint32_t DOEPTSIZ3;         /*!< Device OUT Endpoint 3 Transfer Size Register */
+  __IO uint32_t DOEPDMA3;          /*!< Device OUT Endpoint 3 DMA Address Register   */
+       uint32_t RESERVED47;
+  __I  uint32_t DOEPDMAB3;         /*!< Device OUT Endpoint 3 Buffer Address Register*/
+  __IO uint32_t DOEPCTL4;          /*!< Device Control OUT Endpoint 4 Control Register*/
+       uint32_t RESERVED48;
+  __IO uint32_t DOEPINT4;          /*!< Device OUT Endpoint 4 Interrupt Register     */
+       uint32_t RESERVED49;
+  __IO uint32_t DOEPTSIZ4;         /*!< Device OUT Endpoint 4 Transfer Size Register */
+  __IO uint32_t DOEPDMA4;          /*!< Device OUT Endpoint 4 DMA Address Register   */
+       uint32_t RESERVED50;
+  __I  uint32_t DOEPDMAB4;         /*!< Device OUT Endpoint 4 Buffer Address Register*/
+  __IO uint32_t DOEPCTL5;          /*!< Device Control OUT Endpoint 5 Control Register*/
+       uint32_t RESERVED51;
+  __IO uint32_t DOEPINT5;          /*!< Device OUT Endpoint 5 Interrupt Register     */
+       uint32_t RESERVED52;
+  __IO uint32_t DOEPTSIZ5;         /*!< Device OUT Endpoint 5 Transfer Size Register */
+  __IO uint32_t DOEPDMA5;          /*!< Device OUT Endpoint 5 DMA Address Register   */
+       uint32_t RESERVED53;
+  __I  uint32_t DOEPDMAB5;         /*!< Device OUT Endpoint 5 Buffer Address Register*/
+       uint32_t RESERVED54[144];
+  __IO uint32_t PCGCCTL;           /*!< Power and Clock Gating Control Register      */
+       uint32_t RESERVED55[127];
+  __IO uint32_t DFIFO_0;           /*!< Data FIFO Access Register Map 0              */
+       uint32_t RESERVED56[1023];
+  __IO uint32_t DFIFO_1;           /*!< Data FIFO Access Register Map 1              */
+       uint32_t RESERVED57[1023];
+  __IO uint32_t DFIFO_2;           /*!< Data FIFO Access Register Map 2              */
+       uint32_t RESERVED58[1023];
+  __IO uint32_t DFIFO_3;           /*!< Data FIFO Access Register Map 3              */
+       uint32_t RESERVED59[1023];
+  __IO uint32_t DFIFO_4;           /*!< Data FIFO Access Register Map 4              */
+       uint32_t RESERVED60[1023];
+  __IO uint32_t DFIFO_5;           /*!< Data FIFO Access Register Map 5              */
+       uint32_t RESERVED61[11263];
+  __IO uint32_t PHY_CTRL;          /*!< PHY (USBIO) Control Register                 */
+  __IO uint32_t PHY_CTRL_SET;      /*!< PHY (USBIO) Control Register                 */
+  __IO uint32_t PHY_CTRL_CLR;      /*!< PHY (USBIO) Control Clear Register           */
+       uint32_t RESERVED62;
+  __IO uint32_t MAC_CTRL0;         /*!< MAC Control Register 0                       */
+  __IO uint32_t MAC_CTRL1;         /*!< MAC Control Register 1                       */
+  __IO uint32_t MAC_CTRL2;         /*!< MAC Control Register 2                       */
+       uint32_t RESERVED63;
+  __IO uint32_t WKUP_CTRL0;        /*!< Wakeup Control Register 0                    */
+  __IO uint32_t WKUP_CTRL1;        /*!< Wakeup Control Register 1                    */
+  __IO uint32_t WKUP_INTEN;        /*!< Wakeup Interrupt Enable Register             */
+  __I  uint32_t WKUP_INTFLAG;      /*!< Wakeup Interrupt detection Flag Register     */
+  __I  uint32_t WKUP_INTSTS;       /*!< Wakeup Interrupt detection Status Register   */
+  __I  uint32_t WKUP_SIGMON;       /*!< Wakeup Interrupt factor Signal monitor Register*/
+       uint32_t RESERVED64[2];
+  __IO uint32_t VBUS_SIGMON_CTRL;  /*!< VBUS signal monitor Control Register         */
+} TSB_USB_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+       uint32_t RESERVED0[4];
+  __IO uint32_t SBMR;              /*!< Flash Security Bit Mask Register             */
+  __IO uint32_t SSR;               /*!< Flash Security Status Register               */
+  __O  uint32_t KCR;               /*!< Flash Key Code Register                      */
+       uint32_t RESERVED1;
+  __IO uint32_t SR0;               /*!< Flash Status Register 0                      */
+       uint32_t RESERVED2[3];
+  __I  uint32_t PSR0;              /*!< Flash Protect Status Register 0              */
+  __I  uint32_t PSR1;              /*!< Flash Protect Status Register 1              */
+  __I  uint32_t PSR2;              /*!< Flash Protect Status Register 2              */
+       uint32_t RESERVED3[3];
+  __I  uint32_t PSR6;              /*!< Flash Protect Status Register 6              */
+       uint32_t RESERVED4;
+  __IO uint32_t PMR0;              /*!< Flash Protect Mask Register 0                */
+  __IO uint32_t PMR1;              /*!< Flash Protect Mask Register 1                */
+  __IO uint32_t PMR2;              /*!< Flash Protect Mask Register 2                */
+       uint32_t RESERVED5[3];
+  __IO uint32_t PMR6;              /*!< Flash Protect Mask Register 6                */
+       uint32_t RESERVED6[37];
+  __I  uint32_t SR1;               /*!< Flash Status Register 1                      */
+  __I  uint32_t SWPSR;             /*!< Flash Memory SWP Status Register             */
+       uint32_t RESERVED7[14];
+  __IO uint32_t AREASEL;           /*!< Flash Area Selection Register                */
+       uint32_t RESERVED8;
+  __IO uint32_t CR;                /*!< Flash Control Register                       */
+  __IO uint32_t STSCLR;            /*!< Flash Status Clear Register                  */
+  __IO uint32_t BNKCR;             /*!< Flash Bank Change Register                   */
+  __IO uint32_t ACCR;              /*!< Flash Access Control Register                */
+  __IO uint32_t BUFDISCLR;         /*!< Flash Buffer Disable and Clear Register      */
+       uint32_t RESERVED9[1071];
+  __IO uint32_t RACCR;             /*!< RAM Access Control Register                  */
+} TSB_FC_TypeDef;
+
+
+/* Memory map */
+#define FLASH_BASE            (0x00000000UL)
+#define RAM_BASE              (0x20000000UL)
+#define PERI_BASE             (0x40000000UL)
+
+
+#define TSB_DMACA_BASE             (PERI_BASE  + 0x0000000UL)
+#define TSB_DMACB_BASE             (PERI_BASE  + 0x0001000UL)
+#define TSB_CANAMB0_BASE           (PERI_BASE  + 0x0005000UL)
+#define TSB_CANAMB1_BASE           (PERI_BASE  + 0x0005020UL)
+#define TSB_CANAMB2_BASE           (PERI_BASE  + 0x0005040UL)
+#define TSB_CANAMB3_BASE           (PERI_BASE  + 0x0005060UL)
+#define TSB_CANAMB4_BASE           (PERI_BASE  + 0x0005080UL)
+#define TSB_CANAMB5_BASE           (PERI_BASE  + 0x00050A0UL)
+#define TSB_CANAMB6_BASE           (PERI_BASE  + 0x00050C0UL)
+#define TSB_CANAMB7_BASE           (PERI_BASE  + 0x00050E0UL)
+#define TSB_CANAMB8_BASE           (PERI_BASE  + 0x0005100UL)
+#define TSB_CANAMB9_BASE           (PERI_BASE  + 0x0005120UL)
+#define TSB_CANAMB10_BASE          (PERI_BASE  + 0x0005140UL)
+#define TSB_CANAMB11_BASE          (PERI_BASE  + 0x0005160UL)
+#define TSB_CANAMB12_BASE          (PERI_BASE  + 0x0005180UL)
+#define TSB_CANAMB13_BASE          (PERI_BASE  + 0x00051A0UL)
+#define TSB_CANAMB14_BASE          (PERI_BASE  + 0x00051C0UL)
+#define TSB_CANAMB15_BASE          (PERI_BASE  + 0x00051E0UL)
+#define TSB_CANAMB16_BASE          (PERI_BASE  + 0x0005200UL)
+#define TSB_CANAMB17_BASE          (PERI_BASE  + 0x0005220UL)
+#define TSB_CANAMB18_BASE          (PERI_BASE  + 0x0005240UL)
+#define TSB_CANAMB19_BASE          (PERI_BASE  + 0x0005260UL)
+#define TSB_CANAMB20_BASE          (PERI_BASE  + 0x0005280UL)
+#define TSB_CANAMB21_BASE          (PERI_BASE  + 0x00052A0UL)
+#define TSB_CANAMB22_BASE          (PERI_BASE  + 0x00052C0UL)
+#define TSB_CANAMB23_BASE          (PERI_BASE  + 0x00052E0UL)
+#define TSB_CANAMB24_BASE          (PERI_BASE  + 0x0005300UL)
+#define TSB_CANAMB25_BASE          (PERI_BASE  + 0x0005320UL)
+#define TSB_CANAMB26_BASE          (PERI_BASE  + 0x0005340UL)
+#define TSB_CANAMB27_BASE          (PERI_BASE  + 0x0005360UL)
+#define TSB_CANAMB28_BASE          (PERI_BASE  + 0x0005380UL)
+#define TSB_CANAMB29_BASE          (PERI_BASE  + 0x00053A0UL)
+#define TSB_CANAMB30_BASE          (PERI_BASE  + 0x00053C0UL)
+#define TSB_CANAMB31_BASE          (PERI_BASE  + 0x00053E0UL)
+#define TSB_CANBMB0_BASE           (PERI_BASE  + 0x0006000UL)
+#define TSB_CANBMB1_BASE           (PERI_BASE  + 0x0006020UL)
+#define TSB_CANBMB2_BASE           (PERI_BASE  + 0x0006040UL)
+#define TSB_CANBMB3_BASE           (PERI_BASE  + 0x0006060UL)
+#define TSB_CANBMB4_BASE           (PERI_BASE  + 0x0006080UL)
+#define TSB_CANBMB5_BASE           (PERI_BASE  + 0x00060A0UL)
+#define TSB_CANBMB6_BASE           (PERI_BASE  + 0x00060C0UL)
+#define TSB_CANBMB7_BASE           (PERI_BASE  + 0x00060E0UL)
+#define TSB_CANBMB8_BASE           (PERI_BASE  + 0x0006100UL)
+#define TSB_CANBMB9_BASE           (PERI_BASE  + 0x0006120UL)
+#define TSB_CANBMB10_BASE          (PERI_BASE  + 0x0006140UL)
+#define TSB_CANBMB11_BASE          (PERI_BASE  + 0x0006160UL)
+#define TSB_CANBMB12_BASE          (PERI_BASE  + 0x0006180UL)
+#define TSB_CANBMB13_BASE          (PERI_BASE  + 0x00061A0UL)
+#define TSB_CANBMB14_BASE          (PERI_BASE  + 0x00061C0UL)
+#define TSB_CANBMB15_BASE          (PERI_BASE  + 0x00061E0UL)
+#define TSB_CANBMB16_BASE          (PERI_BASE  + 0x0006200UL)
+#define TSB_CANBMB17_BASE          (PERI_BASE  + 0x0006220UL)
+#define TSB_CANBMB18_BASE          (PERI_BASE  + 0x0006240UL)
+#define TSB_CANBMB19_BASE          (PERI_BASE  + 0x0006260UL)
+#define TSB_CANBMB20_BASE          (PERI_BASE  + 0x0006280UL)
+#define TSB_CANBMB21_BASE          (PERI_BASE  + 0x00062A0UL)
+#define TSB_CANBMB22_BASE          (PERI_BASE  + 0x00062C0UL)
+#define TSB_CANBMB23_BASE          (PERI_BASE  + 0x00062E0UL)
+#define TSB_CANBMB24_BASE          (PERI_BASE  + 0x0006300UL)
+#define TSB_CANBMB25_BASE          (PERI_BASE  + 0x0006320UL)
+#define TSB_CANBMB26_BASE          (PERI_BASE  + 0x0006340UL)
+#define TSB_CANBMB27_BASE          (PERI_BASE  + 0x0006360UL)
+#define TSB_CANBMB28_BASE          (PERI_BASE  + 0x0006380UL)
+#define TSB_CANBMB29_BASE          (PERI_BASE  + 0x00063A0UL)
+#define TSB_CANBMB30_BASE          (PERI_BASE  + 0x00063C0UL)
+#define TSB_CANBMB31_BASE          (PERI_BASE  + 0x00063E0UL)
+#define TSB_CANA_BASE              (PERI_BASE  + 0x0005400UL)
+#define TSB_CANB_BASE              (PERI_BASE  + 0x0006400UL)
+#define TSB_EMA_BASE               (PERI_BASE  + 0x000A000UL)
+#define TSB_SMI0_BASE              (PERI_BASE  + 0x000C000UL)
+#define TSB_IA_BASE                (PERI_BASE  + 0x003E000UL)
+#define TSB_RLM_BASE               (PERI_BASE  + 0x003E400UL)
+#define TSB_LVD_BASE               (PERI_BASE  + 0x003EC00UL)
+#define TSB_TSEL0_BASE             (PERI_BASE  + 0x00A0400UL)
+#define TSB_LTT0_BASE              (PERI_BASE  + 0x003FF00UL)
+#define TSB_TSPI0_BASE             (PERI_BASE  + 0x006A000UL)
+#define TSB_TSPI1_BASE             (PERI_BASE  + 0x006A400UL)
+#define TSB_TSPI2_BASE             (PERI_BASE  + 0x006A800UL)
+#define TSB_TSPI3_BASE             (PERI_BASE  + 0x006AC00UL)
+#define TSB_TSPI4_BASE             (PERI_BASE  + 0x006B000UL)
+#define TSB_TSPI5_BASE             (PERI_BASE  + 0x006B400UL)
+#define TSB_TSPI6_BASE             (PERI_BASE  + 0x00CB800UL)
+#define TSB_TSPI7_BASE             (PERI_BASE  + 0x00CBC00UL)
+#define TSB_EXB_BASE               (PERI_BASE  + 0x0076000UL)
+#define TSB_CG_BASE                (PERI_BASE  + 0x0083000UL)
+#define TSB_IB_BASE                (PERI_BASE  + 0x0083200UL)
+#define TSB_IMN_BASE               (PERI_BASE  + 0x0083300UL)
+#define TSB_DNFA_BASE              (PERI_BASE  + 0x00A0200UL)
+#define TSB_DNFB_BASE              (PERI_BASE  + 0x00A0300UL)
+#define TSB_SIWD0_BASE             (PERI_BASE  + 0x00A0600UL)
+#define TSB_NBD_BASE               (PERI_BASE  + 0x00A2000UL)
+#define TSB_MDMAA_BASE             (PERI_BASE  + 0x00A4000UL)
+#define TSB_FURT0_BASE             (PERI_BASE  + 0x00A8000UL)
+#define TSB_FURT1_BASE             (PERI_BASE  + 0x00A9000UL)
+#define TSB_ADA_BASE               (PERI_BASE  + 0x00BA000UL)
+#define TSB_DA0_BASE               (PERI_BASE  + 0x00BC800UL)
+#define TSB_DA1_BASE               (PERI_BASE  + 0x00BC900UL)
+#define TSB_T32A0_BASE             (PERI_BASE  + 0x00C1000UL)
+#define TSB_T32A1_BASE             (PERI_BASE  + 0x00C1400UL)
+#define TSB_T32A2_BASE             (PERI_BASE  + 0x00C1800UL)
+#define TSB_T32A3_BASE             (PERI_BASE  + 0x00C1C00UL)
+#define TSB_T32A4_BASE             (PERI_BASE  + 0x00C2000UL)
+#define TSB_T32A5_BASE             (PERI_BASE  + 0x00C2400UL)
+#define TSB_T32A6_BASE             (PERI_BASE  + 0x00C2800UL)
+#define TSB_T32A7_BASE             (PERI_BASE  + 0x00C2C00UL)
+#define TSB_T32A8_BASE             (PERI_BASE  + 0x00C3000UL)
+#define TSB_T32A9_BASE             (PERI_BASE  + 0x00C3400UL)
+#define TSB_T32A10_BASE            (PERI_BASE  + 0x00C3800UL)
+#define TSB_T32A11_BASE            (PERI_BASE  + 0x00C3C00UL)
+#define TSB_T32A12_BASE            (PERI_BASE  + 0x00C4000UL)
+#define TSB_T32A13_BASE            (PERI_BASE  + 0x00C4400UL)
+#define TSB_T32A14_BASE            (PERI_BASE  + 0x00C4800UL)
+#define TSB_T32A15_BASE            (PERI_BASE  + 0x00C4C00UL)
+#define TSB_TSSI0_BASE             (PERI_BASE  + 0x00CD000UL)
+#define TSB_UART0_BASE             (PERI_BASE  + 0x00CE000UL)
+#define TSB_UART1_BASE             (PERI_BASE  + 0x00CE400UL)
+#define TSB_UART2_BASE             (PERI_BASE  + 0x00CE800UL)
+#define TSB_UART3_BASE             (PERI_BASE  + 0x00CEC00UL)
+#define TSB_UART4_BASE             (PERI_BASE  + 0x00CF000UL)
+#define TSB_I2S0_BASE              (PERI_BASE  + 0x00D0000UL)
+#define TSB_I2S1_BASE              (PERI_BASE  + 0x00D0800UL)
+#define TSB_I2C0_BASE              (PERI_BASE  + 0x00D1000UL)
+#define TSB_I2C1_BASE              (PERI_BASE  + 0x00D2000UL)
+#define TSB_I2C2_BASE              (PERI_BASE  + 0x00D3000UL)
+#define TSB_I2C3_BASE              (PERI_BASE  + 0x00D4000UL)
+#define TSB_I2C4_BASE              (PERI_BASE  + 0x00D5000UL)
+#define TSB_EI2C0_BASE             (PERI_BASE  + 0x00D8000UL)
+#define TSB_EI2C1_BASE             (PERI_BASE  + 0x00D9000UL)
+#define TSB_EI2C2_BASE             (PERI_BASE  + 0x00DA000UL)
+#define TSB_EI2C3_BASE             (PERI_BASE  + 0x00DB000UL)
+#define TSB_EI2C4_BASE             (PERI_BASE  + 0x00DC000UL)
+#define TSB_FIRnore_BASE           (PERI_BASE  + 0x00DD000UL)
+#define TSB_PA_BASE                (PERI_BASE  + 0x00E0000UL)
+#define TSB_PB_BASE                (PERI_BASE  + 0x00E0100UL)
+#define TSB_PC_BASE                (PERI_BASE  + 0x00E0200UL)
+#define TSB_PD_BASE                (PERI_BASE  + 0x00E0300UL)
+#define TSB_PE_BASE                (PERI_BASE  + 0x00E0400UL)
+#define TSB_PF_BASE                (PERI_BASE  + 0x00E0500UL)
+#define TSB_PG_BASE                (PERI_BASE  + 0x00E0600UL)
+#define TSB_PH_BASE                (PERI_BASE  + 0x00E0700UL)
+#define TSB_PK_BASE                (PERI_BASE  + 0x00E0900UL)
+#define TSB_PL_BASE                (PERI_BASE  + 0x00E0A00UL)
+#define TSB_PM_BASE                (PERI_BASE  + 0x00E0B00UL)
+#define TSB_PN_BASE                (PERI_BASE  + 0x00E0C00UL)
+#define TSB_PP_BASE                (PERI_BASE  + 0x00E0D00UL)
+#define TSB_PR_BASE                (PERI_BASE  + 0x00E0E00UL)
+#define TSB_PT_BASE                (PERI_BASE  + 0x00E0F00UL)
+#define TSB_PU_BASE                (PERI_BASE  + 0x00E1000UL)
+#define TSB_PV_BASE                (PERI_BASE  + 0x00E1100UL)
+#define TSB_PY_BASE                (PERI_BASE  + 0x00E1300UL)
+#define TSB_TRM_BASE               (PERI_BASE  + 0x00E3100UL)
+#define TSB_OFD_BASE               (PERI_BASE  + 0x00E4000UL)
+#define TSB_RTC_BASE               (PERI_BASE  + 0x00E4800UL)
+#define TSB_CEC0_BASE              (PERI_BASE  + 0x00E8000UL)
+#define TSB_RMC0_BASE              (PERI_BASE  + 0x00E8100UL)
+#define TSB_RMC1_BASE              (PERI_BASE  + 0x00E8200UL)
+#define TSB_PMD0_BASE              (PERI_BASE  + 0x00E9000UL)
+#define TSB_ISDA_BASE              (PERI_BASE  + 0x00F0000UL)
+#define TSB_ISDB_BASE              (PERI_BASE  + 0x00F0100UL)
+#define TSB_USBA_BASE              (PERI_BASE  + 0x0100000UL)
+#define TSB_USBB_BASE              (PERI_BASE  + 0x0140000UL)
+#define TSB_FC_BASE                (PERI_BASE  + 0x1DFF0000UL)
+
+
+/* Peripheral declaration */
+#define TSB_DMACA                  ((   TSB_DMAC_TypeDef *) TSB_DMACA_BASE)
+#define TSB_DMACB                  ((   TSB_DMAC_TypeDef *) TSB_DMACB_BASE)
+#define TSB_CANAMB0                (( TSB_CANAMB_TypeDef *)TSB_CANAMB0_BASE)
+#define TSB_CANAMB1                (( TSB_CANAMB_TypeDef *)TSB_CANAMB1_BASE)
+#define TSB_CANAMB2                (( TSB_CANAMB_TypeDef *)TSB_CANAMB2_BASE)
+#define TSB_CANAMB3                (( TSB_CANAMB_TypeDef *)TSB_CANAMB3_BASE)
+#define TSB_CANAMB4                (( TSB_CANAMB_TypeDef *)TSB_CANAMB4_BASE)
+#define TSB_CANAMB5                (( TSB_CANAMB_TypeDef *)TSB_CANAMB5_BASE)
+#define TSB_CANAMB6                (( TSB_CANAMB_TypeDef *)TSB_CANAMB6_BASE)
+#define TSB_CANAMB7                (( TSB_CANAMB_TypeDef *)TSB_CANAMB7_BASE)
+#define TSB_CANAMB8                (( TSB_CANAMB_TypeDef *)TSB_CANAMB8_BASE)
+#define TSB_CANAMB9                (( TSB_CANAMB_TypeDef *)TSB_CANAMB9_BASE)
+#define TSB_CANAMB10               (( TSB_CANAMB_TypeDef *)TSB_CANAMB10_BASE)
+#define TSB_CANAMB11               (( TSB_CANAMB_TypeDef *)TSB_CANAMB11_BASE)
+#define TSB_CANAMB12               (( TSB_CANAMB_TypeDef *)TSB_CANAMB12_BASE)
+#define TSB_CANAMB13               (( TSB_CANAMB_TypeDef *)TSB_CANAMB13_BASE)
+#define TSB_CANAMB14               (( TSB_CANAMB_TypeDef *)TSB_CANAMB14_BASE)
+#define TSB_CANAMB15               (( TSB_CANAMB_TypeDef *)TSB_CANAMB15_BASE)
+#define TSB_CANAMB16               (( TSB_CANAMB_TypeDef *)TSB_CANAMB16_BASE)
+#define TSB_CANAMB17               (( TSB_CANAMB_TypeDef *)TSB_CANAMB17_BASE)
+#define TSB_CANAMB18               (( TSB_CANAMB_TypeDef *)TSB_CANAMB18_BASE)
+#define TSB_CANAMB19               (( TSB_CANAMB_TypeDef *)TSB_CANAMB19_BASE)
+#define TSB_CANAMB20               (( TSB_CANAMB_TypeDef *)TSB_CANAMB20_BASE)
+#define TSB_CANAMB21               (( TSB_CANAMB_TypeDef *)TSB_CANAMB21_BASE)
+#define TSB_CANAMB22               (( TSB_CANAMB_TypeDef *)TSB_CANAMB22_BASE)
+#define TSB_CANAMB23               (( TSB_CANAMB_TypeDef *)TSB_CANAMB23_BASE)
+#define TSB_CANAMB24               (( TSB_CANAMB_TypeDef *)TSB_CANAMB24_BASE)
+#define TSB_CANAMB25               (( TSB_CANAMB_TypeDef *)TSB_CANAMB25_BASE)
+#define TSB_CANAMB26               (( TSB_CANAMB_TypeDef *)TSB_CANAMB26_BASE)
+#define TSB_CANAMB27               (( TSB_CANAMB_TypeDef *)TSB_CANAMB27_BASE)
+#define TSB_CANAMB28               (( TSB_CANAMB_TypeDef *)TSB_CANAMB28_BASE)
+#define TSB_CANAMB29               (( TSB_CANAMB_TypeDef *)TSB_CANAMB29_BASE)
+#define TSB_CANAMB30               (( TSB_CANAMB_TypeDef *)TSB_CANAMB30_BASE)
+#define TSB_CANAMB31               (( TSB_CANAMB_TypeDef *)TSB_CANAMB31_BASE)
+#define TSB_CANBMB0                (( TSB_CANBMB_TypeDef *)TSB_CANBMB0_BASE)
+#define TSB_CANBMB1                (( TSB_CANBMB_TypeDef *)TSB_CANBMB1_BASE)
+#define TSB_CANBMB2                (( TSB_CANBMB_TypeDef *)TSB_CANBMB2_BASE)
+#define TSB_CANBMB3                (( TSB_CANBMB_TypeDef *)TSB_CANBMB3_BASE)
+#define TSB_CANBMB4                (( TSB_CANBMB_TypeDef *)TSB_CANBMB4_BASE)
+#define TSB_CANBMB5                (( TSB_CANBMB_TypeDef *)TSB_CANBMB5_BASE)
+#define TSB_CANBMB6                (( TSB_CANBMB_TypeDef *)TSB_CANBMB6_BASE)
+#define TSB_CANBMB7                (( TSB_CANBMB_TypeDef *)TSB_CANBMB7_BASE)
+#define TSB_CANBMB8                (( TSB_CANBMB_TypeDef *)TSB_CANBMB8_BASE)
+#define TSB_CANBMB9                (( TSB_CANBMB_TypeDef *)TSB_CANBMB9_BASE)
+#define TSB_CANBMB10               (( TSB_CANBMB_TypeDef *)TSB_CANBMB10_BASE)
+#define TSB_CANBMB11               (( TSB_CANBMB_TypeDef *)TSB_CANBMB11_BASE)
+#define TSB_CANBMB12               (( TSB_CANBMB_TypeDef *)TSB_CANBMB12_BASE)
+#define TSB_CANBMB13               (( TSB_CANBMB_TypeDef *)TSB_CANBMB13_BASE)
+#define TSB_CANBMB14               (( TSB_CANBMB_TypeDef *)TSB_CANBMB14_BASE)
+#define TSB_CANBMB15               (( TSB_CANBMB_TypeDef *)TSB_CANBMB15_BASE)
+#define TSB_CANBMB16               (( TSB_CANBMB_TypeDef *)TSB_CANBMB16_BASE)
+#define TSB_CANBMB17               (( TSB_CANBMB_TypeDef *)TSB_CANBMB17_BASE)
+#define TSB_CANBMB18               (( TSB_CANBMB_TypeDef *)TSB_CANBMB18_BASE)
+#define TSB_CANBMB19               (( TSB_CANBMB_TypeDef *)TSB_CANBMB19_BASE)
+#define TSB_CANBMB20               (( TSB_CANBMB_TypeDef *)TSB_CANBMB20_BASE)
+#define TSB_CANBMB21               (( TSB_CANBMB_TypeDef *)TSB_CANBMB21_BASE)
+#define TSB_CANBMB22               (( TSB_CANBMB_TypeDef *)TSB_CANBMB22_BASE)
+#define TSB_CANBMB23               (( TSB_CANBMB_TypeDef *)TSB_CANBMB23_BASE)
+#define TSB_CANBMB24               (( TSB_CANBMB_TypeDef *)TSB_CANBMB24_BASE)
+#define TSB_CANBMB25               (( TSB_CANBMB_TypeDef *)TSB_CANBMB25_BASE)
+#define TSB_CANBMB26               (( TSB_CANBMB_TypeDef *)TSB_CANBMB26_BASE)
+#define TSB_CANBMB27               (( TSB_CANBMB_TypeDef *)TSB_CANBMB27_BASE)
+#define TSB_CANBMB28               (( TSB_CANBMB_TypeDef *)TSB_CANBMB28_BASE)
+#define TSB_CANBMB29               (( TSB_CANBMB_TypeDef *)TSB_CANBMB29_BASE)
+#define TSB_CANBMB30               (( TSB_CANBMB_TypeDef *)TSB_CANBMB30_BASE)
+#define TSB_CANBMB31               (( TSB_CANBMB_TypeDef *)TSB_CANBMB31_BASE)
+#define TSB_CANA                   ((    TSB_CAN_TypeDef *)  TSB_CANA_BASE)
+#define TSB_CANB                   ((    TSB_CAN_TypeDef *)  TSB_CANB_BASE)
+#define TSB_EMA                    ((     TSB_EM_TypeDef *)   TSB_EMA_BASE)
+#define TSB_SMI0                   ((    TSB_SMI_TypeDef *)  TSB_SMI0_BASE)
+#define TSB_IA                     ((     TSB_IA_TypeDef *)    TSB_IA_BASE)
+#define TSB_RLM                    ((    TSB_RLM_TypeDef *)   TSB_RLM_BASE)
+#define TSB_LVD                    ((    TSB_LVD_TypeDef *)   TSB_LVD_BASE)
+#define TSB_TSEL0                  ((   TSB_TSEL_TypeDef *) TSB_TSEL0_BASE)
+#define TSB_LTT0                   ((    TSB_LTT_TypeDef *)  TSB_LTT0_BASE)
+#define TSB_TSPI0                  ((   TSB_TSPI_TypeDef *) TSB_TSPI0_BASE)
+#define TSB_TSPI1                  ((   TSB_TSPI_TypeDef *) TSB_TSPI1_BASE)
+#define TSB_TSPI2                  ((   TSB_TSPI_TypeDef *) TSB_TSPI2_BASE)
+#define TSB_TSPI3                  ((   TSB_TSPI_TypeDef *) TSB_TSPI3_BASE)
+#define TSB_TSPI4                  ((   TSB_TSPI_TypeDef *) TSB_TSPI4_BASE)
+#define TSB_TSPI5                  ((   TSB_TSPI_TypeDef *) TSB_TSPI5_BASE)
+#define TSB_TSPI6                  ((   TSB_TSPI_TypeDef *) TSB_TSPI6_BASE)
+#define TSB_TSPI7                  ((   TSB_TSPI_TypeDef *) TSB_TSPI7_BASE)
+#define TSB_EXB                    ((    TSB_EXB_TypeDef *)   TSB_EXB_BASE)
+#define TSB_CG                     ((     TSB_CG_TypeDef *)    TSB_CG_BASE)
+#define TSB_IB                     ((     TSB_IB_TypeDef *)    TSB_IB_BASE)
+#define TSB_IMN                    ((    TSB_IMN_TypeDef *)   TSB_IMN_BASE)
+#define TSB_DNFA                   ((    TSB_DNF_TypeDef *)  TSB_DNFA_BASE)
+#define TSB_DNFB                   ((    TSB_DNF_TypeDef *)  TSB_DNFB_BASE)
+#define TSB_SIWD0                  ((   TSB_SIWD_TypeDef *) TSB_SIWD0_BASE)
+#define TSB_NBD                    ((    TSB_NBD_TypeDef *)   TSB_NBD_BASE)
+#define TSB_MDMAA                  ((   TSB_MDMA_TypeDef *) TSB_MDMAA_BASE)
+#define TSB_FURT0                  ((   TSB_FURT_TypeDef *) TSB_FURT0_BASE)
+#define TSB_FURT1                  ((   TSB_FURT_TypeDef *) TSB_FURT1_BASE)
+#define TSB_ADA                    ((     TSB_AD_TypeDef *)   TSB_ADA_BASE)
+#define TSB_DA0                    ((     TSB_DA_TypeDef *)   TSB_DA0_BASE)
+#define TSB_DA1                    ((     TSB_DA_TypeDef *)   TSB_DA1_BASE)
+#define TSB_T32A0                  ((   TSB_T32A_TypeDef *) TSB_T32A0_BASE)
+#define TSB_T32A1                  ((   TSB_T32A_TypeDef *) TSB_T32A1_BASE)
+#define TSB_T32A2                  ((   TSB_T32A_TypeDef *) TSB_T32A2_BASE)
+#define TSB_T32A3                  ((   TSB_T32A_TypeDef *) TSB_T32A3_BASE)
+#define TSB_T32A4                  ((   TSB_T32A_TypeDef *) TSB_T32A4_BASE)
+#define TSB_T32A5                  ((   TSB_T32A_TypeDef *) TSB_T32A5_BASE)
+#define TSB_T32A6                  ((   TSB_T32A_TypeDef *) TSB_T32A6_BASE)
+#define TSB_T32A7                  ((   TSB_T32A_TypeDef *) TSB_T32A7_BASE)
+#define TSB_T32A8                  ((   TSB_T32A_TypeDef *) TSB_T32A8_BASE)
+#define TSB_T32A9                  ((   TSB_T32A_TypeDef *) TSB_T32A9_BASE)
+#define TSB_T32A10                 ((   TSB_T32A_TypeDef *)TSB_T32A10_BASE)
+#define TSB_T32A11                 ((   TSB_T32A_TypeDef *)TSB_T32A11_BASE)
+#define TSB_T32A12                 ((   TSB_T32A_TypeDef *)TSB_T32A12_BASE)
+#define TSB_T32A13                 ((   TSB_T32A_TypeDef *)TSB_T32A13_BASE)
+#define TSB_T32A14                 ((   TSB_T32A_TypeDef *)TSB_T32A14_BASE)
+#define TSB_T32A15                 ((   TSB_T32A_TypeDef *)TSB_T32A15_BASE)
+#define TSB_TSSI0                  ((   TSB_TSSI_TypeDef *) TSB_TSSI0_BASE)
+#define TSB_UART0                  ((   TSB_UART_TypeDef *) TSB_UART0_BASE)
+#define TSB_UART1                  ((   TSB_UART_TypeDef *) TSB_UART1_BASE)
+#define TSB_UART2                  ((   TSB_UART_TypeDef *) TSB_UART2_BASE)
+#define TSB_UART3                  ((   TSB_UART_TypeDef *) TSB_UART3_BASE)
+#define TSB_UART4                  ((   TSB_UART_TypeDef *) TSB_UART4_BASE)
+#define TSB_I2S0                   ((    TSB_I2S_TypeDef *)  TSB_I2S0_BASE)
+#define TSB_I2S1                   ((    TSB_I2S_TypeDef *)  TSB_I2S1_BASE)
+#define TSB_I2C0                   ((    TSB_I2C_TypeDef *)  TSB_I2C0_BASE)
+#define TSB_I2C1                   ((    TSB_I2C_TypeDef *)  TSB_I2C1_BASE)
+#define TSB_I2C2                   ((    TSB_I2C_TypeDef *)  TSB_I2C2_BASE)
+#define TSB_I2C3                   ((    TSB_I2C_TypeDef *)  TSB_I2C3_BASE)
+#define TSB_I2C4                   ((    TSB_I2C_TypeDef *)  TSB_I2C4_BASE)
+#define TSB_EI2C0                  ((   TSB_EI2C_TypeDef *) TSB_EI2C0_BASE)
+#define TSB_EI2C1                  ((   TSB_EI2C_TypeDef *) TSB_EI2C1_BASE)
+#define TSB_EI2C2                  ((   TSB_EI2C_TypeDef *) TSB_EI2C2_BASE)
+#define TSB_EI2C3                  ((   TSB_EI2C_TypeDef *) TSB_EI2C3_BASE)
+#define TSB_EI2C4                  ((   TSB_EI2C_TypeDef *) TSB_EI2C4_BASE)
+#define TSB_FIRnore                ((    TSB_FIR_TypeDef *)TSB_FIRnore_BASE)
+#define TSB_PA                     ((     TSB_PA_TypeDef *)    TSB_PA_BASE)
+#define TSB_PB                     ((     TSB_PB_TypeDef *)    TSB_PB_BASE)
+#define TSB_PC                     ((     TSB_PC_TypeDef *)    TSB_PC_BASE)
+#define TSB_PD                     ((     TSB_PD_TypeDef *)    TSB_PD_BASE)
+#define TSB_PE                     ((     TSB_PE_TypeDef *)    TSB_PE_BASE)
+#define TSB_PF                     ((     TSB_PF_TypeDef *)    TSB_PF_BASE)
+#define TSB_PG                     ((     TSB_PG_TypeDef *)    TSB_PG_BASE)
+#define TSB_PH                     ((     TSB_PH_TypeDef *)    TSB_PH_BASE)
+#define TSB_PK                     ((     TSB_PK_TypeDef *)    TSB_PK_BASE)
+#define TSB_PL                     ((     TSB_PL_TypeDef *)    TSB_PL_BASE)
+#define TSB_PM                     ((     TSB_PM_TypeDef *)    TSB_PM_BASE)
+#define TSB_PN                     ((     TSB_PN_TypeDef *)    TSB_PN_BASE)
+#define TSB_PP                     ((     TSB_PP_TypeDef *)    TSB_PP_BASE)
+#define TSB_PR                     ((     TSB_PR_TypeDef *)    TSB_PR_BASE)
+#define TSB_PT                     ((     TSB_PT_TypeDef *)    TSB_PT_BASE)
+#define TSB_PU                     ((     TSB_PU_TypeDef *)    TSB_PU_BASE)
+#define TSB_PV                     ((     TSB_PV_TypeDef *)    TSB_PV_BASE)
+#define TSB_PY                     ((     TSB_PY_TypeDef *)    TSB_PY_BASE)
+#define TSB_TRM                    ((    TSB_TRM_TypeDef *)   TSB_TRM_BASE)
+#define TSB_OFD                    ((    TSB_OFD_TypeDef *)   TSB_OFD_BASE)
+#define TSB_RTC                    ((    TSB_RTC_TypeDef *)   TSB_RTC_BASE)
+#define TSB_CEC0                   ((    TSB_CEC_TypeDef *)  TSB_CEC0_BASE)
+#define TSB_RMC0                   ((    TSB_RMC_TypeDef *)  TSB_RMC0_BASE)
+#define TSB_RMC1                   ((    TSB_RMC_TypeDef *)  TSB_RMC1_BASE)
+#define TSB_PMD0                   ((    TSB_PMD_TypeDef *)  TSB_PMD0_BASE)
+#define TSB_ISDA                   ((    TSB_ISD_TypeDef *)  TSB_ISDA_BASE)
+#define TSB_ISDB                   ((    TSB_ISD_TypeDef *)  TSB_ISDB_BASE)
+#define TSB_USBA                   ((    TSB_USB_TypeDef *)  TSB_USBA_BASE)
+#define TSB_USBB                   ((    TSB_USB_TypeDef *)  TSB_USBB_BASE)
+#define TSB_FC                     ((     TSB_FC_TypeDef *)    TSB_FC_BASE)
+
+
+/* Bit-Band for Device Specific Peripheral Registers */
+#define BITBAND_OFFSET (0x02000000UL)
+#define BITBAND_PERI_BASE (PERI_BASE + BITBAND_OFFSET)
+#define BITBAND_PERI(addr, bitnum) (BITBAND_PERI_BASE + (((uint32_t)(addr) - PERI_BASE) << 5) + ((uint32_t)(bitnum) << 2))
+
+
+
+/* DMA Controller */
+#define TSB_DMACA_INTSTATUS_INTSTATUS0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTSTATUS,0)))
+#define TSB_DMACA_INTSTATUS_INTSTATUS1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTSTATUS,1)))
+#define TSB_DMACA_INTTCSTATUS_INTTCSTATUS0        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTTCSTATUS,0)))
+#define TSB_DMACA_INTTCSTATUS_INTTCSTATUS1        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTTCSTATUS,1)))
+#define TSB_DMACA_INTERRORSTATUS_INTERRSTATUS0    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTERRORSTATUS,0)))
+#define TSB_DMACA_INTERRORSTATUS_INTERRSTATUS1    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTERRORSTATUS,1)))
+#define TSB_DMACA_RAWINTTCSTATUS_RAWINTTCS0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTTCSTATUS,0)))
+#define TSB_DMACA_RAWINTTCSTATUS_RAWINTTCS1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTTCSTATUS,1)))
+#define TSB_DMACA_RAWINTERRORSTATUS_RAWINTERRS0   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTERRORSTATUS,0)))
+#define TSB_DMACA_RAWINTERRORSTATUS_RAWINTERRS1   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTERRORSTATUS,1)))
+#define TSB_DMACA_ENBLDCHNS_ENABLEDCH0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->ENBLDCHNS,0)))
+#define TSB_DMACA_ENBLDCHNS_ENABLEDCH1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->ENBLDCHNS,1)))
+#define TSB_DMACA_CONFIGURATION_E                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->CONFIGURATION,0)))
+#define TSB_DMACA_C0CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,26)))
+#define TSB_DMACA_C0CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,27)))
+#define TSB_DMACA_C0CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,31)))
+#define TSB_DMACA_C0CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,0)))
+#define TSB_DMACA_C0CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,14)))
+#define TSB_DMACA_C0CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,15)))
+#define TSB_DMACA_C0CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,16)))
+#define TSB_DMACA_C0CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,17)))
+#define TSB_DMACA_C0CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,18)))
+#define TSB_DMACA_C1CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,26)))
+#define TSB_DMACA_C1CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,27)))
+#define TSB_DMACA_C1CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,31)))
+#define TSB_DMACA_C1CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,0)))
+#define TSB_DMACA_C1CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,14)))
+#define TSB_DMACA_C1CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,15)))
+#define TSB_DMACA_C1CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,16)))
+#define TSB_DMACA_C1CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,17)))
+#define TSB_DMACA_C1CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,18)))
+
+#define TSB_DMACB_INTSTATUS_INTSTATUS0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTSTATUS,0)))
+#define TSB_DMACB_INTSTATUS_INTSTATUS1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTSTATUS,1)))
+#define TSB_DMACB_INTTCSTATUS_INTTCSTATUS0        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTTCSTATUS,0)))
+#define TSB_DMACB_INTTCSTATUS_INTTCSTATUS1        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTTCSTATUS,1)))
+#define TSB_DMACB_INTERRORSTATUS_INTERRSTATUS0    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTERRORSTATUS,0)))
+#define TSB_DMACB_INTERRORSTATUS_INTERRSTATUS1    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTERRORSTATUS,1)))
+#define TSB_DMACB_RAWINTTCSTATUS_RAWINTTCS0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTTCSTATUS,0)))
+#define TSB_DMACB_RAWINTTCSTATUS_RAWINTTCS1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTTCSTATUS,1)))
+#define TSB_DMACB_RAWINTERRORSTATUS_RAWINTERRS0   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTERRORSTATUS,0)))
+#define TSB_DMACB_RAWINTERRORSTATUS_RAWINTERRS1   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTERRORSTATUS,1)))
+#define TSB_DMACB_ENBLDCHNS_ENABLEDCH0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->ENBLDCHNS,0)))
+#define TSB_DMACB_ENBLDCHNS_ENABLEDCH1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->ENBLDCHNS,1)))
+#define TSB_DMACB_CONFIGURATION_E                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->CONFIGURATION,0)))
+#define TSB_DMACB_C0CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,26)))
+#define TSB_DMACB_C0CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,27)))
+#define TSB_DMACB_C0CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,31)))
+#define TSB_DMACB_C0CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,0)))
+#define TSB_DMACB_C0CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,14)))
+#define TSB_DMACB_C0CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,15)))
+#define TSB_DMACB_C0CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,16)))
+#define TSB_DMACB_C0CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,17)))
+#define TSB_DMACB_C0CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,18)))
+#define TSB_DMACB_C1CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,26)))
+#define TSB_DMACB_C1CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,27)))
+#define TSB_DMACB_C1CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,31)))
+#define TSB_DMACB_C1CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,0)))
+#define TSB_DMACB_C1CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,14)))
+#define TSB_DMACB_C1CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,15)))
+#define TSB_DMACB_C1CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,16)))
+#define TSB_DMACB_C1CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,17)))
+#define TSB_DMACB_C1CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,18)))
+
+
+/* CAN Controller Mailbox RAM (CANMB) */
+#define TSB_CANAMB0_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,29)))
+#define TSB_CANAMB0_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,30)))
+#define TSB_CANAMB0_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,31)))
+#define TSB_CANAMB0_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->TSVMCF,4)))
+
+#define TSB_CANAMB1_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,29)))
+#define TSB_CANAMB1_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,30)))
+#define TSB_CANAMB1_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,31)))
+#define TSB_CANAMB1_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->TSVMCF,4)))
+
+#define TSB_CANAMB2_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,29)))
+#define TSB_CANAMB2_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,30)))
+#define TSB_CANAMB2_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,31)))
+#define TSB_CANAMB2_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->TSVMCF,4)))
+
+#define TSB_CANAMB3_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,29)))
+#define TSB_CANAMB3_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,30)))
+#define TSB_CANAMB3_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,31)))
+#define TSB_CANAMB3_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->TSVMCF,4)))
+
+#define TSB_CANAMB4_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,29)))
+#define TSB_CANAMB4_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,30)))
+#define TSB_CANAMB4_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,31)))
+#define TSB_CANAMB4_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->TSVMCF,4)))
+
+#define TSB_CANAMB5_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,29)))
+#define TSB_CANAMB5_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,30)))
+#define TSB_CANAMB5_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,31)))
+#define TSB_CANAMB5_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->TSVMCF,4)))
+
+#define TSB_CANAMB6_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,29)))
+#define TSB_CANAMB6_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,30)))
+#define TSB_CANAMB6_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,31)))
+#define TSB_CANAMB6_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->TSVMCF,4)))
+
+#define TSB_CANAMB7_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,29)))
+#define TSB_CANAMB7_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,30)))
+#define TSB_CANAMB7_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,31)))
+#define TSB_CANAMB7_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->TSVMCF,4)))
+
+#define TSB_CANAMB8_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,29)))
+#define TSB_CANAMB8_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,30)))
+#define TSB_CANAMB8_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,31)))
+#define TSB_CANAMB8_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->TSVMCF,4)))
+
+#define TSB_CANAMB9_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,29)))
+#define TSB_CANAMB9_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,30)))
+#define TSB_CANAMB9_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,31)))
+#define TSB_CANAMB9_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->TSVMCF,4)))
+
+#define TSB_CANAMB10_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,29)))
+#define TSB_CANAMB10_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,30)))
+#define TSB_CANAMB10_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,31)))
+#define TSB_CANAMB10_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->TSVMCF,4)))
+
+#define TSB_CANAMB11_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,29)))
+#define TSB_CANAMB11_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,30)))
+#define TSB_CANAMB11_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,31)))
+#define TSB_CANAMB11_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->TSVMCF,4)))
+
+#define TSB_CANAMB12_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,29)))
+#define TSB_CANAMB12_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,30)))
+#define TSB_CANAMB12_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,31)))
+#define TSB_CANAMB12_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->TSVMCF,4)))
+
+#define TSB_CANAMB13_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,29)))
+#define TSB_CANAMB13_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,30)))
+#define TSB_CANAMB13_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,31)))
+#define TSB_CANAMB13_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->TSVMCF,4)))
+
+#define TSB_CANAMB14_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,29)))
+#define TSB_CANAMB14_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,30)))
+#define TSB_CANAMB14_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,31)))
+#define TSB_CANAMB14_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->TSVMCF,4)))
+
+#define TSB_CANAMB15_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,29)))
+#define TSB_CANAMB15_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,30)))
+#define TSB_CANAMB15_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,31)))
+#define TSB_CANAMB15_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->TSVMCF,4)))
+
+#define TSB_CANAMB16_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,29)))
+#define TSB_CANAMB16_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,30)))
+#define TSB_CANAMB16_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,31)))
+#define TSB_CANAMB16_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->TSVMCF,4)))
+
+#define TSB_CANAMB17_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,29)))
+#define TSB_CANAMB17_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,30)))
+#define TSB_CANAMB17_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,31)))
+#define TSB_CANAMB17_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->TSVMCF,4)))
+
+#define TSB_CANAMB18_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,29)))
+#define TSB_CANAMB18_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,30)))
+#define TSB_CANAMB18_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,31)))
+#define TSB_CANAMB18_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->TSVMCF,4)))
+
+#define TSB_CANAMB19_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,29)))
+#define TSB_CANAMB19_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,30)))
+#define TSB_CANAMB19_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,31)))
+#define TSB_CANAMB19_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->TSVMCF,4)))
+
+#define TSB_CANAMB20_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,29)))
+#define TSB_CANAMB20_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,30)))
+#define TSB_CANAMB20_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,31)))
+#define TSB_CANAMB20_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->TSVMCF,4)))
+
+#define TSB_CANAMB21_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,29)))
+#define TSB_CANAMB21_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,30)))
+#define TSB_CANAMB21_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,31)))
+#define TSB_CANAMB21_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->TSVMCF,4)))
+
+#define TSB_CANAMB22_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,29)))
+#define TSB_CANAMB22_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,30)))
+#define TSB_CANAMB22_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,31)))
+#define TSB_CANAMB22_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->TSVMCF,4)))
+
+#define TSB_CANAMB23_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,29)))
+#define TSB_CANAMB23_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,30)))
+#define TSB_CANAMB23_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,31)))
+#define TSB_CANAMB23_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->TSVMCF,4)))
+
+#define TSB_CANAMB24_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,29)))
+#define TSB_CANAMB24_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,30)))
+#define TSB_CANAMB24_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,31)))
+#define TSB_CANAMB24_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->TSVMCF,4)))
+
+#define TSB_CANAMB25_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,29)))
+#define TSB_CANAMB25_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,30)))
+#define TSB_CANAMB25_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,31)))
+#define TSB_CANAMB25_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->TSVMCF,4)))
+
+#define TSB_CANAMB26_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,29)))
+#define TSB_CANAMB26_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,30)))
+#define TSB_CANAMB26_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,31)))
+#define TSB_CANAMB26_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->TSVMCF,4)))
+
+#define TSB_CANAMB27_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,29)))
+#define TSB_CANAMB27_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,30)))
+#define TSB_CANAMB27_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,31)))
+#define TSB_CANAMB27_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->TSVMCF,4)))
+
+#define TSB_CANAMB28_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,29)))
+#define TSB_CANAMB28_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,30)))
+#define TSB_CANAMB28_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,31)))
+#define TSB_CANAMB28_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->TSVMCF,4)))
+
+#define TSB_CANAMB29_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,29)))
+#define TSB_CANAMB29_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,30)))
+#define TSB_CANAMB29_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,31)))
+#define TSB_CANAMB29_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->TSVMCF,4)))
+
+#define TSB_CANAMB30_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,29)))
+#define TSB_CANAMB30_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,30)))
+#define TSB_CANAMB30_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,31)))
+#define TSB_CANAMB30_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->TSVMCF,4)))
+
+#define TSB_CANAMB31_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,29)))
+#define TSB_CANAMB31_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,30)))
+#define TSB_CANAMB31_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,31)))
+#define TSB_CANAMB31_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->TSVMCF,4)))
+
+
+/* CAN Controller Mailbox RAM (CANMB) */
+#define TSB_CANBMB0_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,29)))
+#define TSB_CANBMB0_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,30)))
+#define TSB_CANBMB0_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,31)))
+#define TSB_CANBMB0_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->TSVMCF,4)))
+
+#define TSB_CANBMB1_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,29)))
+#define TSB_CANBMB1_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,30)))
+#define TSB_CANBMB1_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,31)))
+#define TSB_CANBMB1_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->TSVMCF,4)))
+
+#define TSB_CANBMB2_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,29)))
+#define TSB_CANBMB2_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,30)))
+#define TSB_CANBMB2_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,31)))
+#define TSB_CANBMB2_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->TSVMCF,4)))
+
+#define TSB_CANBMB3_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,29)))
+#define TSB_CANBMB3_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,30)))
+#define TSB_CANBMB3_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,31)))
+#define TSB_CANBMB3_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->TSVMCF,4)))
+
+#define TSB_CANBMB4_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,29)))
+#define TSB_CANBMB4_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,30)))
+#define TSB_CANBMB4_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,31)))
+#define TSB_CANBMB4_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->TSVMCF,4)))
+
+#define TSB_CANBMB5_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,29)))
+#define TSB_CANBMB5_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,30)))
+#define TSB_CANBMB5_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,31)))
+#define TSB_CANBMB5_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->TSVMCF,4)))
+
+#define TSB_CANBMB6_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,29)))
+#define TSB_CANBMB6_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,30)))
+#define TSB_CANBMB6_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,31)))
+#define TSB_CANBMB6_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->TSVMCF,4)))
+
+#define TSB_CANBMB7_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,29)))
+#define TSB_CANBMB7_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,30)))
+#define TSB_CANBMB7_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,31)))
+#define TSB_CANBMB7_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->TSVMCF,4)))
+
+#define TSB_CANBMB8_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,29)))
+#define TSB_CANBMB8_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,30)))
+#define TSB_CANBMB8_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,31)))
+#define TSB_CANBMB8_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->TSVMCF,4)))
+
+#define TSB_CANBMB9_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,29)))
+#define TSB_CANBMB9_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,30)))
+#define TSB_CANBMB9_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,31)))
+#define TSB_CANBMB9_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->TSVMCF,4)))
+
+#define TSB_CANBMB10_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,29)))
+#define TSB_CANBMB10_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,30)))
+#define TSB_CANBMB10_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,31)))
+#define TSB_CANBMB10_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->TSVMCF,4)))
+
+#define TSB_CANBMB11_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,29)))
+#define TSB_CANBMB11_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,30)))
+#define TSB_CANBMB11_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,31)))
+#define TSB_CANBMB11_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->TSVMCF,4)))
+
+#define TSB_CANBMB12_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,29)))
+#define TSB_CANBMB12_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,30)))
+#define TSB_CANBMB12_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,31)))
+#define TSB_CANBMB12_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->TSVMCF,4)))
+
+#define TSB_CANBMB13_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,29)))
+#define TSB_CANBMB13_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,30)))
+#define TSB_CANBMB13_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,31)))
+#define TSB_CANBMB13_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->TSVMCF,4)))
+
+#define TSB_CANBMB14_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,29)))
+#define TSB_CANBMB14_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,30)))
+#define TSB_CANBMB14_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,31)))
+#define TSB_CANBMB14_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->TSVMCF,4)))
+
+#define TSB_CANBMB15_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,29)))
+#define TSB_CANBMB15_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,30)))
+#define TSB_CANBMB15_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,31)))
+#define TSB_CANBMB15_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->TSVMCF,4)))
+
+#define TSB_CANBMB16_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,29)))
+#define TSB_CANBMB16_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,30)))
+#define TSB_CANBMB16_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,31)))
+#define TSB_CANBMB16_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->TSVMCF,4)))
+
+#define TSB_CANBMB17_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,29)))
+#define TSB_CANBMB17_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,30)))
+#define TSB_CANBMB17_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,31)))
+#define TSB_CANBMB17_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->TSVMCF,4)))
+
+#define TSB_CANBMB18_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,29)))
+#define TSB_CANBMB18_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,30)))
+#define TSB_CANBMB18_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,31)))
+#define TSB_CANBMB18_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->TSVMCF,4)))
+
+#define TSB_CANBMB19_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,29)))
+#define TSB_CANBMB19_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,30)))
+#define TSB_CANBMB19_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,31)))
+#define TSB_CANBMB19_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->TSVMCF,4)))
+
+#define TSB_CANBMB20_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,29)))
+#define TSB_CANBMB20_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,30)))
+#define TSB_CANBMB20_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,31)))
+#define TSB_CANBMB20_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->TSVMCF,4)))
+
+#define TSB_CANBMB21_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,29)))
+#define TSB_CANBMB21_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,30)))
+#define TSB_CANBMB21_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,31)))
+#define TSB_CANBMB21_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->TSVMCF,4)))
+
+#define TSB_CANBMB22_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,29)))
+#define TSB_CANBMB22_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,30)))
+#define TSB_CANBMB22_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,31)))
+#define TSB_CANBMB22_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->TSVMCF,4)))
+
+#define TSB_CANBMB23_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,29)))
+#define TSB_CANBMB23_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,30)))
+#define TSB_CANBMB23_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,31)))
+#define TSB_CANBMB23_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->TSVMCF,4)))
+
+#define TSB_CANBMB24_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,29)))
+#define TSB_CANBMB24_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,30)))
+#define TSB_CANBMB24_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,31)))
+#define TSB_CANBMB24_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->TSVMCF,4)))
+
+#define TSB_CANBMB25_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,29)))
+#define TSB_CANBMB25_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,30)))
+#define TSB_CANBMB25_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,31)))
+#define TSB_CANBMB25_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->TSVMCF,4)))
+
+#define TSB_CANBMB26_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,29)))
+#define TSB_CANBMB26_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,30)))
+#define TSB_CANBMB26_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,31)))
+#define TSB_CANBMB26_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->TSVMCF,4)))
+
+#define TSB_CANBMB27_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,29)))
+#define TSB_CANBMB27_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,30)))
+#define TSB_CANBMB27_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,31)))
+#define TSB_CANBMB27_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->TSVMCF,4)))
+
+#define TSB_CANBMB28_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,29)))
+#define TSB_CANBMB28_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,30)))
+#define TSB_CANBMB28_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,31)))
+#define TSB_CANBMB28_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->TSVMCF,4)))
+
+#define TSB_CANBMB29_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,29)))
+#define TSB_CANBMB29_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,30)))
+#define TSB_CANBMB29_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,31)))
+#define TSB_CANBMB29_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->TSVMCF,4)))
+
+#define TSB_CANBMB30_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,29)))
+#define TSB_CANBMB30_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,30)))
+#define TSB_CANBMB30_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,31)))
+#define TSB_CANBMB30_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->TSVMCF,4)))
+
+#define TSB_CANBMB31_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,29)))
+#define TSB_CANBMB31_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,30)))
+#define TSB_CANBMB31_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,31)))
+#define TSB_CANBMB31_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->TSVMCF,4)))
+
+
+/* CAN Controller (CAN) */
+#define TSB_CANA_MC_MC0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,0)))
+#define TSB_CANA_MC_MC1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,1)))
+#define TSB_CANA_MC_MC2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,2)))
+#define TSB_CANA_MC_MC3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,3)))
+#define TSB_CANA_MC_MC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,4)))
+#define TSB_CANA_MC_MC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,5)))
+#define TSB_CANA_MC_MC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,6)))
+#define TSB_CANA_MC_MC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,7)))
+#define TSB_CANA_MC_MC8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,8)))
+#define TSB_CANA_MC_MC9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,9)))
+#define TSB_CANA_MC_MC10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,10)))
+#define TSB_CANA_MC_MC11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,11)))
+#define TSB_CANA_MC_MC12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,12)))
+#define TSB_CANA_MC_MC13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,13)))
+#define TSB_CANA_MC_MC14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,14)))
+#define TSB_CANA_MC_MC15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,15)))
+#define TSB_CANA_MC_MC16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,16)))
+#define TSB_CANA_MC_MC17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,17)))
+#define TSB_CANA_MC_MC18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,18)))
+#define TSB_CANA_MC_MC19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,19)))
+#define TSB_CANA_MC_MC20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,20)))
+#define TSB_CANA_MC_MC21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,21)))
+#define TSB_CANA_MC_MC22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,22)))
+#define TSB_CANA_MC_MC23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,23)))
+#define TSB_CANA_MC_MC24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,24)))
+#define TSB_CANA_MC_MC25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,25)))
+#define TSB_CANA_MC_MC26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,26)))
+#define TSB_CANA_MC_MC27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,27)))
+#define TSB_CANA_MC_MC28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,28)))
+#define TSB_CANA_MC_MC29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,29)))
+#define TSB_CANA_MC_MC30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,30)))
+#define TSB_CANA_MC_MC31                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,31)))
+#define TSB_CANA_MD_MD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,0)))
+#define TSB_CANA_MD_MD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,1)))
+#define TSB_CANA_MD_MD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,2)))
+#define TSB_CANA_MD_MD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,3)))
+#define TSB_CANA_MD_MD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,4)))
+#define TSB_CANA_MD_MD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,5)))
+#define TSB_CANA_MD_MD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,6)))
+#define TSB_CANA_MD_MD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,7)))
+#define TSB_CANA_MD_MD8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,8)))
+#define TSB_CANA_MD_MD9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,9)))
+#define TSB_CANA_MD_MD10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,10)))
+#define TSB_CANA_MD_MD11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,11)))
+#define TSB_CANA_MD_MD12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,12)))
+#define TSB_CANA_MD_MD13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,13)))
+#define TSB_CANA_MD_MD14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,14)))
+#define TSB_CANA_MD_MD15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,15)))
+#define TSB_CANA_MD_MD16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,16)))
+#define TSB_CANA_MD_MD17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,17)))
+#define TSB_CANA_MD_MD18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,18)))
+#define TSB_CANA_MD_MD19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,19)))
+#define TSB_CANA_MD_MD20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,20)))
+#define TSB_CANA_MD_MD21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,21)))
+#define TSB_CANA_MD_MD22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,22)))
+#define TSB_CANA_MD_MD23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,23)))
+#define TSB_CANA_MD_MD24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,24)))
+#define TSB_CANA_MD_MD25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,25)))
+#define TSB_CANA_MD_MD26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,26)))
+#define TSB_CANA_MD_MD27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,27)))
+#define TSB_CANA_MD_MD28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,28)))
+#define TSB_CANA_MD_MD29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,29)))
+#define TSB_CANA_MD_MD30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,30)))
+#define TSB_CANA_MD_MD31                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->MD,31)))
+#define TSB_CANA_TRS_TRS0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,0)))
+#define TSB_CANA_TRS_TRS1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,1)))
+#define TSB_CANA_TRS_TRS2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,2)))
+#define TSB_CANA_TRS_TRS3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,3)))
+#define TSB_CANA_TRS_TRS4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,4)))
+#define TSB_CANA_TRS_TRS5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,5)))
+#define TSB_CANA_TRS_TRS6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,6)))
+#define TSB_CANA_TRS_TRS7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,7)))
+#define TSB_CANA_TRS_TRS8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,8)))
+#define TSB_CANA_TRS_TRS9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,9)))
+#define TSB_CANA_TRS_TRS10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,10)))
+#define TSB_CANA_TRS_TRS11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,11)))
+#define TSB_CANA_TRS_TRS12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,12)))
+#define TSB_CANA_TRS_TRS13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,13)))
+#define TSB_CANA_TRS_TRS14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,14)))
+#define TSB_CANA_TRS_TRS15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,15)))
+#define TSB_CANA_TRS_TRS16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,16)))
+#define TSB_CANA_TRS_TRS17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,17)))
+#define TSB_CANA_TRS_TRS18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,18)))
+#define TSB_CANA_TRS_TRS19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,19)))
+#define TSB_CANA_TRS_TRS20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,20)))
+#define TSB_CANA_TRS_TRS21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,21)))
+#define TSB_CANA_TRS_TRS22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,22)))
+#define TSB_CANA_TRS_TRS23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,23)))
+#define TSB_CANA_TRS_TRS24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,24)))
+#define TSB_CANA_TRS_TRS25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,25)))
+#define TSB_CANA_TRS_TRS26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,26)))
+#define TSB_CANA_TRS_TRS27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,27)))
+#define TSB_CANA_TRS_TRS28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,28)))
+#define TSB_CANA_TRS_TRS29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,29)))
+#define TSB_CANA_TRS_TRS30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,30)))
+#define TSB_CANA_TRR_TRR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,0)))
+#define TSB_CANA_TRR_TRR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,1)))
+#define TSB_CANA_TRR_TRR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,2)))
+#define TSB_CANA_TRR_TRR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,3)))
+#define TSB_CANA_TRR_TRR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,4)))
+#define TSB_CANA_TRR_TRR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,5)))
+#define TSB_CANA_TRR_TRR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,6)))
+#define TSB_CANA_TRR_TRR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,7)))
+#define TSB_CANA_TRR_TRR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,8)))
+#define TSB_CANA_TRR_TRR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,9)))
+#define TSB_CANA_TRR_TRR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,10)))
+#define TSB_CANA_TRR_TRR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,11)))
+#define TSB_CANA_TRR_TRR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,12)))
+#define TSB_CANA_TRR_TRR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,13)))
+#define TSB_CANA_TRR_TRR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,14)))
+#define TSB_CANA_TRR_TRR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,15)))
+#define TSB_CANA_TRR_TRR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,16)))
+#define TSB_CANA_TRR_TRR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,17)))
+#define TSB_CANA_TRR_TRR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,18)))
+#define TSB_CANA_TRR_TRR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,19)))
+#define TSB_CANA_TRR_TRR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,20)))
+#define TSB_CANA_TRR_TRR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,21)))
+#define TSB_CANA_TRR_TRR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,22)))
+#define TSB_CANA_TRR_TRR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,23)))
+#define TSB_CANA_TRR_TRR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,24)))
+#define TSB_CANA_TRR_TRR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,25)))
+#define TSB_CANA_TRR_TRR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,26)))
+#define TSB_CANA_TRR_TRR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,27)))
+#define TSB_CANA_TRR_TRR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,28)))
+#define TSB_CANA_TRR_TRR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,29)))
+#define TSB_CANA_TRR_TRR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,30)))
+#define TSB_CANA_TA_TA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,0)))
+#define TSB_CANA_TA_TA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,1)))
+#define TSB_CANA_TA_TA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,2)))
+#define TSB_CANA_TA_TA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,3)))
+#define TSB_CANA_TA_TA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,4)))
+#define TSB_CANA_TA_TA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,5)))
+#define TSB_CANA_TA_TA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,6)))
+#define TSB_CANA_TA_TA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,7)))
+#define TSB_CANA_TA_TA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,8)))
+#define TSB_CANA_TA_TA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,9)))
+#define TSB_CANA_TA_TA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,10)))
+#define TSB_CANA_TA_TA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,11)))
+#define TSB_CANA_TA_TA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,12)))
+#define TSB_CANA_TA_TA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,13)))
+#define TSB_CANA_TA_TA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,14)))
+#define TSB_CANA_TA_TA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,15)))
+#define TSB_CANA_TA_TA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,16)))
+#define TSB_CANA_TA_TA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,17)))
+#define TSB_CANA_TA_TA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,18)))
+#define TSB_CANA_TA_TA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,19)))
+#define TSB_CANA_TA_TA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,20)))
+#define TSB_CANA_TA_TA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,21)))
+#define TSB_CANA_TA_TA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,22)))
+#define TSB_CANA_TA_TA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,23)))
+#define TSB_CANA_TA_TA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,24)))
+#define TSB_CANA_TA_TA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,25)))
+#define TSB_CANA_TA_TA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,26)))
+#define TSB_CANA_TA_TA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,27)))
+#define TSB_CANA_TA_TA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,28)))
+#define TSB_CANA_TA_TA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,29)))
+#define TSB_CANA_TA_TA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,30)))
+#define TSB_CANA_AA_AA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,0)))
+#define TSB_CANA_AA_AA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,1)))
+#define TSB_CANA_AA_AA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,2)))
+#define TSB_CANA_AA_AA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,3)))
+#define TSB_CANA_AA_AA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,4)))
+#define TSB_CANA_AA_AA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,5)))
+#define TSB_CANA_AA_AA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,6)))
+#define TSB_CANA_AA_AA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,7)))
+#define TSB_CANA_AA_AA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,8)))
+#define TSB_CANA_AA_AA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,9)))
+#define TSB_CANA_AA_AA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,10)))
+#define TSB_CANA_AA_AA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,11)))
+#define TSB_CANA_AA_AA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,12)))
+#define TSB_CANA_AA_AA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,13)))
+#define TSB_CANA_AA_AA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,14)))
+#define TSB_CANA_AA_AA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,15)))
+#define TSB_CANA_AA_AA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,16)))
+#define TSB_CANA_AA_AA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,17)))
+#define TSB_CANA_AA_AA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,18)))
+#define TSB_CANA_AA_AA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,19)))
+#define TSB_CANA_AA_AA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,20)))
+#define TSB_CANA_AA_AA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,21)))
+#define TSB_CANA_AA_AA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,22)))
+#define TSB_CANA_AA_AA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,23)))
+#define TSB_CANA_AA_AA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,24)))
+#define TSB_CANA_AA_AA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,25)))
+#define TSB_CANA_AA_AA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,26)))
+#define TSB_CANA_AA_AA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,27)))
+#define TSB_CANA_AA_AA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,28)))
+#define TSB_CANA_AA_AA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,29)))
+#define TSB_CANA_AA_AA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,30)))
+#define TSB_CANA_RMP_RMP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,0)))
+#define TSB_CANA_RMP_RMP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,1)))
+#define TSB_CANA_RMP_RMP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,2)))
+#define TSB_CANA_RMP_RMP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,3)))
+#define TSB_CANA_RMP_RMP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,4)))
+#define TSB_CANA_RMP_RMP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,5)))
+#define TSB_CANA_RMP_RMP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,6)))
+#define TSB_CANA_RMP_RMP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,7)))
+#define TSB_CANA_RMP_RMP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,8)))
+#define TSB_CANA_RMP_RMP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,9)))
+#define TSB_CANA_RMP_RMP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,10)))
+#define TSB_CANA_RMP_RMP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,11)))
+#define TSB_CANA_RMP_RMP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,12)))
+#define TSB_CANA_RMP_RMP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,13)))
+#define TSB_CANA_RMP_RMP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,14)))
+#define TSB_CANA_RMP_RMP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,15)))
+#define TSB_CANA_RMP_RMP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,16)))
+#define TSB_CANA_RMP_RMP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,17)))
+#define TSB_CANA_RMP_RMP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,18)))
+#define TSB_CANA_RMP_RMP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,19)))
+#define TSB_CANA_RMP_RMP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,20)))
+#define TSB_CANA_RMP_RMP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,21)))
+#define TSB_CANA_RMP_RMP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,22)))
+#define TSB_CANA_RMP_RMP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,23)))
+#define TSB_CANA_RMP_RMP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,24)))
+#define TSB_CANA_RMP_RMP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,25)))
+#define TSB_CANA_RMP_RMP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,26)))
+#define TSB_CANA_RMP_RMP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,27)))
+#define TSB_CANA_RMP_RMP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,28)))
+#define TSB_CANA_RMP_RMP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,29)))
+#define TSB_CANA_RMP_RMP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,30)))
+#define TSB_CANA_RMP_RMP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,31)))
+#define TSB_CANA_RML_RML0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,0)))
+#define TSB_CANA_RML_RML1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,1)))
+#define TSB_CANA_RML_RML2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,2)))
+#define TSB_CANA_RML_RML3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,3)))
+#define TSB_CANA_RML_RML4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,4)))
+#define TSB_CANA_RML_RML5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,5)))
+#define TSB_CANA_RML_RML6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,6)))
+#define TSB_CANA_RML_RML7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,7)))
+#define TSB_CANA_RML_RML8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,8)))
+#define TSB_CANA_RML_RML9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,9)))
+#define TSB_CANA_RML_RML10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,10)))
+#define TSB_CANA_RML_RML11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,11)))
+#define TSB_CANA_RML_RML12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,12)))
+#define TSB_CANA_RML_RML13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,13)))
+#define TSB_CANA_RML_RML14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,14)))
+#define TSB_CANA_RML_RML15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,15)))
+#define TSB_CANA_RML_RML16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,16)))
+#define TSB_CANA_RML_RML17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,17)))
+#define TSB_CANA_RML_RML18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,18)))
+#define TSB_CANA_RML_RML19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,19)))
+#define TSB_CANA_RML_RML20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,20)))
+#define TSB_CANA_RML_RML21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,21)))
+#define TSB_CANA_RML_RML22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,22)))
+#define TSB_CANA_RML_RML23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,23)))
+#define TSB_CANA_RML_RML24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,24)))
+#define TSB_CANA_RML_RML25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,25)))
+#define TSB_CANA_RML_RML26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,26)))
+#define TSB_CANA_RML_RML27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,27)))
+#define TSB_CANA_RML_RML28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,28)))
+#define TSB_CANA_RML_RML29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,29)))
+#define TSB_CANA_RML_RML30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,30)))
+#define TSB_CANA_RML_RML31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,31)))
+#define TSB_CANA_LAM_LAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->LAM,31)))
+#define TSB_CANA_GAM_GAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GAM,31)))
+#define TSB_CANA_MCR_SRES                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,0)))
+#define TSB_CANA_MCR_TSCC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,1)))
+#define TSB_CANA_MCR_MTOS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,3)))
+#define TSB_CANA_MCR_WUBA                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,4)))
+#define TSB_CANA_MCR_SMR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,6)))
+#define TSB_CANA_MCR_CCR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,7)))
+#define TSB_CANA_MCR_TSTERR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,8)))
+#define TSB_CANA_MCR_TSTLB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,9)))
+#define TSB_CANA_MCR_SUR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,11)))
+#define TSB_CANA_GSR_EW                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,0)))
+#define TSB_CANA_GSR_EP                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,1)))
+#define TSB_CANA_GSR_BO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,2)))
+#define TSB_CANA_GSR_TSO                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,3)))
+#define TSB_CANA_GSR_SMA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,6)))
+#define TSB_CANA_GSR_CCE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,7)))
+#define TSB_CANA_GSR_SUA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,8)))
+#define TSB_CANA_GSR_TM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,10)))
+#define TSB_CANA_GSR_RM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,11)))
+#define TSB_CANA_BCR2_SAM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->BCR2,7)))
+#define TSB_CANA_GIF_WLIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,0)))
+#define TSB_CANA_GIF_EPIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,1)))
+#define TSB_CANA_GIF_BOIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,2)))
+#define TSB_CANA_GIF_TSOIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,3)))
+#define TSB_CANA_GIF_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,4)))
+#define TSB_CANA_GIF_RMLIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,5)))
+#define TSB_CANA_GIF_WUIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,6)))
+#define TSB_CANA_GIF_RFPF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,7)))
+#define TSB_CANA_GIM_WLIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,0)))
+#define TSB_CANA_GIM_EPIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,1)))
+#define TSB_CANA_GIM_BOIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,2)))
+#define TSB_CANA_GIM_TSOIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,3)))
+#define TSB_CANA_GIM_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,4)))
+#define TSB_CANA_GIM_RMLIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,5)))
+#define TSB_CANA_GIM_WUIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,6)))
+#define TSB_CANA_GIM_RFPM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,7)))
+#define TSB_CANA_MBTIF_MBTIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,0)))
+#define TSB_CANA_MBTIF_MBTIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,1)))
+#define TSB_CANA_MBTIF_MBTIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,2)))
+#define TSB_CANA_MBTIF_MBTIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,3)))
+#define TSB_CANA_MBTIF_MBTIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,4)))
+#define TSB_CANA_MBTIF_MBTIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,5)))
+#define TSB_CANA_MBTIF_MBTIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,6)))
+#define TSB_CANA_MBTIF_MBTIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,7)))
+#define TSB_CANA_MBTIF_MBTIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,8)))
+#define TSB_CANA_MBTIF_MBTIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,9)))
+#define TSB_CANA_MBTIF_MBTIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,10)))
+#define TSB_CANA_MBTIF_MBTIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,11)))
+#define TSB_CANA_MBTIF_MBTIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,12)))
+#define TSB_CANA_MBTIF_MBTIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,13)))
+#define TSB_CANA_MBTIF_MBTIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,14)))
+#define TSB_CANA_MBTIF_MBTIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,15)))
+#define TSB_CANA_MBTIF_MBTIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,16)))
+#define TSB_CANA_MBTIF_MBTIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,17)))
+#define TSB_CANA_MBTIF_MBTIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,18)))
+#define TSB_CANA_MBTIF_MBTIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,19)))
+#define TSB_CANA_MBTIF_MBTIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,20)))
+#define TSB_CANA_MBTIF_MBTIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,21)))
+#define TSB_CANA_MBTIF_MBTIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,22)))
+#define TSB_CANA_MBTIF_MBTIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,23)))
+#define TSB_CANA_MBTIF_MBTIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,24)))
+#define TSB_CANA_MBTIF_MBTIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,25)))
+#define TSB_CANA_MBTIF_MBTIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,26)))
+#define TSB_CANA_MBTIF_MBTIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,27)))
+#define TSB_CANA_MBTIF_MBTIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,28)))
+#define TSB_CANA_MBTIF_MBTIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,29)))
+#define TSB_CANA_MBTIF_MBTIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,30)))
+#define TSB_CANA_MBRIF_MBRIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,0)))
+#define TSB_CANA_MBRIF_MBRIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,1)))
+#define TSB_CANA_MBRIF_MBRIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,2)))
+#define TSB_CANA_MBRIF_MBRIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,3)))
+#define TSB_CANA_MBRIF_MBRIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,4)))
+#define TSB_CANA_MBRIF_MBRIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,5)))
+#define TSB_CANA_MBRIF_MBRIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,6)))
+#define TSB_CANA_MBRIF_MBRIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,7)))
+#define TSB_CANA_MBRIF_MBRIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,8)))
+#define TSB_CANA_MBRIF_MBRIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,9)))
+#define TSB_CANA_MBRIF_MBRIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,10)))
+#define TSB_CANA_MBRIF_MBRIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,11)))
+#define TSB_CANA_MBRIF_MBRIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,12)))
+#define TSB_CANA_MBRIF_MBRIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,13)))
+#define TSB_CANA_MBRIF_MBRIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,14)))
+#define TSB_CANA_MBRIF_MBRIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,15)))
+#define TSB_CANA_MBRIF_MBRIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,16)))
+#define TSB_CANA_MBRIF_MBRIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,17)))
+#define TSB_CANA_MBRIF_MBRIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,18)))
+#define TSB_CANA_MBRIF_MBRIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,19)))
+#define TSB_CANA_MBRIF_MBRIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,20)))
+#define TSB_CANA_MBRIF_MBRIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,21)))
+#define TSB_CANA_MBRIF_MBRIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,22)))
+#define TSB_CANA_MBRIF_MBRIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,23)))
+#define TSB_CANA_MBRIF_MBRIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,24)))
+#define TSB_CANA_MBRIF_MBRIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,25)))
+#define TSB_CANA_MBRIF_MBRIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,26)))
+#define TSB_CANA_MBRIF_MBRIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,27)))
+#define TSB_CANA_MBRIF_MBRIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,28)))
+#define TSB_CANA_MBRIF_MBRIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,29)))
+#define TSB_CANA_MBRIF_MBRIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,30)))
+#define TSB_CANA_MBRIF_MBRIF31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,31)))
+#define TSB_CANA_MBIM_MBIM0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,0)))
+#define TSB_CANA_MBIM_MBIM1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,1)))
+#define TSB_CANA_MBIM_MBIM2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,2)))
+#define TSB_CANA_MBIM_MBIM3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,3)))
+#define TSB_CANA_MBIM_MBIM4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,4)))
+#define TSB_CANA_MBIM_MBIM5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,5)))
+#define TSB_CANA_MBIM_MBIM6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,6)))
+#define TSB_CANA_MBIM_MBIM7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,7)))
+#define TSB_CANA_MBIM_MBIM8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,8)))
+#define TSB_CANA_MBIM_MBIM9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,9)))
+#define TSB_CANA_MBIM_MBIM10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,10)))
+#define TSB_CANA_MBIM_MBIM11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,11)))
+#define TSB_CANA_MBIM_MBIM12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,12)))
+#define TSB_CANA_MBIM_MBIM13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,13)))
+#define TSB_CANA_MBIM_MBIM14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,14)))
+#define TSB_CANA_MBIM_MBIM15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,15)))
+#define TSB_CANA_MBIM_MBIM16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,16)))
+#define TSB_CANA_MBIM_MBIM17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,17)))
+#define TSB_CANA_MBIM_MBIM18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,18)))
+#define TSB_CANA_MBIM_MBIM19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,19)))
+#define TSB_CANA_MBIM_MBIM20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,20)))
+#define TSB_CANA_MBIM_MBIM21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,21)))
+#define TSB_CANA_MBIM_MBIM22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,22)))
+#define TSB_CANA_MBIM_MBIM23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,23)))
+#define TSB_CANA_MBIM_MBIM24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,24)))
+#define TSB_CANA_MBIM_MBIM25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,25)))
+#define TSB_CANA_MBIM_MBIM26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,26)))
+#define TSB_CANA_MBIM_MBIM27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,27)))
+#define TSB_CANA_MBIM_MBIM28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,28)))
+#define TSB_CANA_MBIM_MBIM29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,29)))
+#define TSB_CANA_MBIM_MBIM30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,30)))
+#define TSB_CANA_MBIM_MBIM31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,31)))
+#define TSB_CANA_CDR_CDR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,0)))
+#define TSB_CANA_CDR_CDR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,1)))
+#define TSB_CANA_CDR_CDR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,2)))
+#define TSB_CANA_CDR_CDR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,3)))
+#define TSB_CANA_CDR_CDR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,4)))
+#define TSB_CANA_CDR_CDR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,5)))
+#define TSB_CANA_CDR_CDR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,6)))
+#define TSB_CANA_CDR_CDR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,7)))
+#define TSB_CANA_CDR_CDR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,8)))
+#define TSB_CANA_CDR_CDR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,9)))
+#define TSB_CANA_CDR_CDR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,10)))
+#define TSB_CANA_CDR_CDR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,11)))
+#define TSB_CANA_CDR_CDR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,12)))
+#define TSB_CANA_CDR_CDR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,13)))
+#define TSB_CANA_CDR_CDR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,14)))
+#define TSB_CANA_CDR_CDR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,15)))
+#define TSB_CANA_CDR_CDR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,16)))
+#define TSB_CANA_CDR_CDR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,17)))
+#define TSB_CANA_CDR_CDR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,18)))
+#define TSB_CANA_CDR_CDR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,19)))
+#define TSB_CANA_CDR_CDR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,20)))
+#define TSB_CANA_CDR_CDR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,21)))
+#define TSB_CANA_CDR_CDR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,22)))
+#define TSB_CANA_CDR_CDR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,23)))
+#define TSB_CANA_CDR_CDR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,24)))
+#define TSB_CANA_CDR_CDR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,25)))
+#define TSB_CANA_CDR_CDR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,26)))
+#define TSB_CANA_CDR_CDR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,27)))
+#define TSB_CANA_CDR_CDR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,28)))
+#define TSB_CANA_CDR_CDR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,29)))
+#define TSB_CANA_CDR_CDR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,30)))
+#define TSB_CANA_RFP_RFP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,0)))
+#define TSB_CANA_RFP_RFP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,1)))
+#define TSB_CANA_RFP_RFP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,2)))
+#define TSB_CANA_RFP_RFP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,3)))
+#define TSB_CANA_RFP_RFP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,4)))
+#define TSB_CANA_RFP_RFP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,5)))
+#define TSB_CANA_RFP_RFP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,6)))
+#define TSB_CANA_RFP_RFP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,7)))
+#define TSB_CANA_RFP_RFP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,8)))
+#define TSB_CANA_RFP_RFP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,9)))
+#define TSB_CANA_RFP_RFP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,10)))
+#define TSB_CANA_RFP_RFP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,11)))
+#define TSB_CANA_RFP_RFP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,12)))
+#define TSB_CANA_RFP_RFP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,13)))
+#define TSB_CANA_RFP_RFP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,14)))
+#define TSB_CANA_RFP_RFP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,15)))
+#define TSB_CANA_RFP_RFP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,16)))
+#define TSB_CANA_RFP_RFP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,17)))
+#define TSB_CANA_RFP_RFP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,18)))
+#define TSB_CANA_RFP_RFP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,19)))
+#define TSB_CANA_RFP_RFP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,20)))
+#define TSB_CANA_RFP_RFP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,21)))
+#define TSB_CANA_RFP_RFP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,22)))
+#define TSB_CANA_RFP_RFP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,23)))
+#define TSB_CANA_RFP_RFP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,24)))
+#define TSB_CANA_RFP_RFP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,25)))
+#define TSB_CANA_RFP_RFP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,26)))
+#define TSB_CANA_RFP_RFP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,27)))
+#define TSB_CANA_RFP_RFP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,28)))
+#define TSB_CANA_RFP_RFP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,29)))
+#define TSB_CANA_RFP_RFP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,30)))
+#define TSB_CANA_RFP_RFP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,31)))
+
+#define TSB_CANB_MC_MC0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,0)))
+#define TSB_CANB_MC_MC1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,1)))
+#define TSB_CANB_MC_MC2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,2)))
+#define TSB_CANB_MC_MC3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,3)))
+#define TSB_CANB_MC_MC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,4)))
+#define TSB_CANB_MC_MC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,5)))
+#define TSB_CANB_MC_MC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,6)))
+#define TSB_CANB_MC_MC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,7)))
+#define TSB_CANB_MC_MC8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,8)))
+#define TSB_CANB_MC_MC9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,9)))
+#define TSB_CANB_MC_MC10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,10)))
+#define TSB_CANB_MC_MC11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,11)))
+#define TSB_CANB_MC_MC12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,12)))
+#define TSB_CANB_MC_MC13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,13)))
+#define TSB_CANB_MC_MC14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,14)))
+#define TSB_CANB_MC_MC15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,15)))
+#define TSB_CANB_MC_MC16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,16)))
+#define TSB_CANB_MC_MC17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,17)))
+#define TSB_CANB_MC_MC18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,18)))
+#define TSB_CANB_MC_MC19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,19)))
+#define TSB_CANB_MC_MC20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,20)))
+#define TSB_CANB_MC_MC21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,21)))
+#define TSB_CANB_MC_MC22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,22)))
+#define TSB_CANB_MC_MC23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,23)))
+#define TSB_CANB_MC_MC24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,24)))
+#define TSB_CANB_MC_MC25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,25)))
+#define TSB_CANB_MC_MC26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,26)))
+#define TSB_CANB_MC_MC27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,27)))
+#define TSB_CANB_MC_MC28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,28)))
+#define TSB_CANB_MC_MC29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,29)))
+#define TSB_CANB_MC_MC30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,30)))
+#define TSB_CANB_MC_MC31                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,31)))
+#define TSB_CANB_MD_MD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,0)))
+#define TSB_CANB_MD_MD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,1)))
+#define TSB_CANB_MD_MD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,2)))
+#define TSB_CANB_MD_MD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,3)))
+#define TSB_CANB_MD_MD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,4)))
+#define TSB_CANB_MD_MD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,5)))
+#define TSB_CANB_MD_MD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,6)))
+#define TSB_CANB_MD_MD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,7)))
+#define TSB_CANB_MD_MD8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,8)))
+#define TSB_CANB_MD_MD9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,9)))
+#define TSB_CANB_MD_MD10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,10)))
+#define TSB_CANB_MD_MD11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,11)))
+#define TSB_CANB_MD_MD12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,12)))
+#define TSB_CANB_MD_MD13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,13)))
+#define TSB_CANB_MD_MD14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,14)))
+#define TSB_CANB_MD_MD15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,15)))
+#define TSB_CANB_MD_MD16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,16)))
+#define TSB_CANB_MD_MD17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,17)))
+#define TSB_CANB_MD_MD18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,18)))
+#define TSB_CANB_MD_MD19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,19)))
+#define TSB_CANB_MD_MD20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,20)))
+#define TSB_CANB_MD_MD21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,21)))
+#define TSB_CANB_MD_MD22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,22)))
+#define TSB_CANB_MD_MD23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,23)))
+#define TSB_CANB_MD_MD24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,24)))
+#define TSB_CANB_MD_MD25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,25)))
+#define TSB_CANB_MD_MD26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,26)))
+#define TSB_CANB_MD_MD27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,27)))
+#define TSB_CANB_MD_MD28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,28)))
+#define TSB_CANB_MD_MD29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,29)))
+#define TSB_CANB_MD_MD30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,30)))
+#define TSB_CANB_MD_MD31                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->MD,31)))
+#define TSB_CANB_TRS_TRS0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,0)))
+#define TSB_CANB_TRS_TRS1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,1)))
+#define TSB_CANB_TRS_TRS2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,2)))
+#define TSB_CANB_TRS_TRS3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,3)))
+#define TSB_CANB_TRS_TRS4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,4)))
+#define TSB_CANB_TRS_TRS5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,5)))
+#define TSB_CANB_TRS_TRS6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,6)))
+#define TSB_CANB_TRS_TRS7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,7)))
+#define TSB_CANB_TRS_TRS8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,8)))
+#define TSB_CANB_TRS_TRS9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,9)))
+#define TSB_CANB_TRS_TRS10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,10)))
+#define TSB_CANB_TRS_TRS11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,11)))
+#define TSB_CANB_TRS_TRS12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,12)))
+#define TSB_CANB_TRS_TRS13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,13)))
+#define TSB_CANB_TRS_TRS14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,14)))
+#define TSB_CANB_TRS_TRS15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,15)))
+#define TSB_CANB_TRS_TRS16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,16)))
+#define TSB_CANB_TRS_TRS17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,17)))
+#define TSB_CANB_TRS_TRS18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,18)))
+#define TSB_CANB_TRS_TRS19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,19)))
+#define TSB_CANB_TRS_TRS20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,20)))
+#define TSB_CANB_TRS_TRS21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,21)))
+#define TSB_CANB_TRS_TRS22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,22)))
+#define TSB_CANB_TRS_TRS23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,23)))
+#define TSB_CANB_TRS_TRS24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,24)))
+#define TSB_CANB_TRS_TRS25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,25)))
+#define TSB_CANB_TRS_TRS26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,26)))
+#define TSB_CANB_TRS_TRS27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,27)))
+#define TSB_CANB_TRS_TRS28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,28)))
+#define TSB_CANB_TRS_TRS29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,29)))
+#define TSB_CANB_TRS_TRS30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,30)))
+#define TSB_CANB_TRR_TRR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,0)))
+#define TSB_CANB_TRR_TRR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,1)))
+#define TSB_CANB_TRR_TRR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,2)))
+#define TSB_CANB_TRR_TRR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,3)))
+#define TSB_CANB_TRR_TRR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,4)))
+#define TSB_CANB_TRR_TRR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,5)))
+#define TSB_CANB_TRR_TRR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,6)))
+#define TSB_CANB_TRR_TRR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,7)))
+#define TSB_CANB_TRR_TRR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,8)))
+#define TSB_CANB_TRR_TRR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,9)))
+#define TSB_CANB_TRR_TRR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,10)))
+#define TSB_CANB_TRR_TRR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,11)))
+#define TSB_CANB_TRR_TRR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,12)))
+#define TSB_CANB_TRR_TRR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,13)))
+#define TSB_CANB_TRR_TRR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,14)))
+#define TSB_CANB_TRR_TRR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,15)))
+#define TSB_CANB_TRR_TRR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,16)))
+#define TSB_CANB_TRR_TRR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,17)))
+#define TSB_CANB_TRR_TRR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,18)))
+#define TSB_CANB_TRR_TRR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,19)))
+#define TSB_CANB_TRR_TRR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,20)))
+#define TSB_CANB_TRR_TRR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,21)))
+#define TSB_CANB_TRR_TRR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,22)))
+#define TSB_CANB_TRR_TRR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,23)))
+#define TSB_CANB_TRR_TRR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,24)))
+#define TSB_CANB_TRR_TRR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,25)))
+#define TSB_CANB_TRR_TRR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,26)))
+#define TSB_CANB_TRR_TRR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,27)))
+#define TSB_CANB_TRR_TRR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,28)))
+#define TSB_CANB_TRR_TRR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,29)))
+#define TSB_CANB_TRR_TRR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,30)))
+#define TSB_CANB_TA_TA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,0)))
+#define TSB_CANB_TA_TA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,1)))
+#define TSB_CANB_TA_TA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,2)))
+#define TSB_CANB_TA_TA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,3)))
+#define TSB_CANB_TA_TA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,4)))
+#define TSB_CANB_TA_TA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,5)))
+#define TSB_CANB_TA_TA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,6)))
+#define TSB_CANB_TA_TA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,7)))
+#define TSB_CANB_TA_TA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,8)))
+#define TSB_CANB_TA_TA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,9)))
+#define TSB_CANB_TA_TA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,10)))
+#define TSB_CANB_TA_TA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,11)))
+#define TSB_CANB_TA_TA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,12)))
+#define TSB_CANB_TA_TA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,13)))
+#define TSB_CANB_TA_TA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,14)))
+#define TSB_CANB_TA_TA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,15)))
+#define TSB_CANB_TA_TA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,16)))
+#define TSB_CANB_TA_TA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,17)))
+#define TSB_CANB_TA_TA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,18)))
+#define TSB_CANB_TA_TA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,19)))
+#define TSB_CANB_TA_TA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,20)))
+#define TSB_CANB_TA_TA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,21)))
+#define TSB_CANB_TA_TA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,22)))
+#define TSB_CANB_TA_TA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,23)))
+#define TSB_CANB_TA_TA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,24)))
+#define TSB_CANB_TA_TA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,25)))
+#define TSB_CANB_TA_TA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,26)))
+#define TSB_CANB_TA_TA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,27)))
+#define TSB_CANB_TA_TA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,28)))
+#define TSB_CANB_TA_TA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,29)))
+#define TSB_CANB_TA_TA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,30)))
+#define TSB_CANB_AA_AA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,0)))
+#define TSB_CANB_AA_AA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,1)))
+#define TSB_CANB_AA_AA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,2)))
+#define TSB_CANB_AA_AA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,3)))
+#define TSB_CANB_AA_AA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,4)))
+#define TSB_CANB_AA_AA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,5)))
+#define TSB_CANB_AA_AA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,6)))
+#define TSB_CANB_AA_AA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,7)))
+#define TSB_CANB_AA_AA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,8)))
+#define TSB_CANB_AA_AA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,9)))
+#define TSB_CANB_AA_AA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,10)))
+#define TSB_CANB_AA_AA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,11)))
+#define TSB_CANB_AA_AA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,12)))
+#define TSB_CANB_AA_AA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,13)))
+#define TSB_CANB_AA_AA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,14)))
+#define TSB_CANB_AA_AA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,15)))
+#define TSB_CANB_AA_AA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,16)))
+#define TSB_CANB_AA_AA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,17)))
+#define TSB_CANB_AA_AA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,18)))
+#define TSB_CANB_AA_AA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,19)))
+#define TSB_CANB_AA_AA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,20)))
+#define TSB_CANB_AA_AA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,21)))
+#define TSB_CANB_AA_AA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,22)))
+#define TSB_CANB_AA_AA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,23)))
+#define TSB_CANB_AA_AA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,24)))
+#define TSB_CANB_AA_AA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,25)))
+#define TSB_CANB_AA_AA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,26)))
+#define TSB_CANB_AA_AA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,27)))
+#define TSB_CANB_AA_AA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,28)))
+#define TSB_CANB_AA_AA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,29)))
+#define TSB_CANB_AA_AA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,30)))
+#define TSB_CANB_RMP_RMP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,0)))
+#define TSB_CANB_RMP_RMP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,1)))
+#define TSB_CANB_RMP_RMP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,2)))
+#define TSB_CANB_RMP_RMP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,3)))
+#define TSB_CANB_RMP_RMP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,4)))
+#define TSB_CANB_RMP_RMP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,5)))
+#define TSB_CANB_RMP_RMP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,6)))
+#define TSB_CANB_RMP_RMP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,7)))
+#define TSB_CANB_RMP_RMP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,8)))
+#define TSB_CANB_RMP_RMP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,9)))
+#define TSB_CANB_RMP_RMP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,10)))
+#define TSB_CANB_RMP_RMP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,11)))
+#define TSB_CANB_RMP_RMP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,12)))
+#define TSB_CANB_RMP_RMP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,13)))
+#define TSB_CANB_RMP_RMP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,14)))
+#define TSB_CANB_RMP_RMP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,15)))
+#define TSB_CANB_RMP_RMP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,16)))
+#define TSB_CANB_RMP_RMP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,17)))
+#define TSB_CANB_RMP_RMP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,18)))
+#define TSB_CANB_RMP_RMP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,19)))
+#define TSB_CANB_RMP_RMP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,20)))
+#define TSB_CANB_RMP_RMP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,21)))
+#define TSB_CANB_RMP_RMP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,22)))
+#define TSB_CANB_RMP_RMP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,23)))
+#define TSB_CANB_RMP_RMP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,24)))
+#define TSB_CANB_RMP_RMP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,25)))
+#define TSB_CANB_RMP_RMP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,26)))
+#define TSB_CANB_RMP_RMP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,27)))
+#define TSB_CANB_RMP_RMP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,28)))
+#define TSB_CANB_RMP_RMP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,29)))
+#define TSB_CANB_RMP_RMP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,30)))
+#define TSB_CANB_RMP_RMP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,31)))
+#define TSB_CANB_RML_RML0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,0)))
+#define TSB_CANB_RML_RML1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,1)))
+#define TSB_CANB_RML_RML2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,2)))
+#define TSB_CANB_RML_RML3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,3)))
+#define TSB_CANB_RML_RML4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,4)))
+#define TSB_CANB_RML_RML5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,5)))
+#define TSB_CANB_RML_RML6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,6)))
+#define TSB_CANB_RML_RML7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,7)))
+#define TSB_CANB_RML_RML8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,8)))
+#define TSB_CANB_RML_RML9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,9)))
+#define TSB_CANB_RML_RML10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,10)))
+#define TSB_CANB_RML_RML11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,11)))
+#define TSB_CANB_RML_RML12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,12)))
+#define TSB_CANB_RML_RML13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,13)))
+#define TSB_CANB_RML_RML14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,14)))
+#define TSB_CANB_RML_RML15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,15)))
+#define TSB_CANB_RML_RML16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,16)))
+#define TSB_CANB_RML_RML17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,17)))
+#define TSB_CANB_RML_RML18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,18)))
+#define TSB_CANB_RML_RML19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,19)))
+#define TSB_CANB_RML_RML20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,20)))
+#define TSB_CANB_RML_RML21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,21)))
+#define TSB_CANB_RML_RML22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,22)))
+#define TSB_CANB_RML_RML23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,23)))
+#define TSB_CANB_RML_RML24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,24)))
+#define TSB_CANB_RML_RML25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,25)))
+#define TSB_CANB_RML_RML26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,26)))
+#define TSB_CANB_RML_RML27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,27)))
+#define TSB_CANB_RML_RML28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,28)))
+#define TSB_CANB_RML_RML29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,29)))
+#define TSB_CANB_RML_RML30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,30)))
+#define TSB_CANB_RML_RML31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,31)))
+#define TSB_CANB_LAM_LAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->LAM,31)))
+#define TSB_CANB_GAM_GAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GAM,31)))
+#define TSB_CANB_MCR_SRES                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,0)))
+#define TSB_CANB_MCR_TSCC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,1)))
+#define TSB_CANB_MCR_MTOS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,3)))
+#define TSB_CANB_MCR_WUBA                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,4)))
+#define TSB_CANB_MCR_SMR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,6)))
+#define TSB_CANB_MCR_CCR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,7)))
+#define TSB_CANB_MCR_TSTERR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,8)))
+#define TSB_CANB_MCR_TSTLB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,9)))
+#define TSB_CANB_MCR_SUR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,11)))
+#define TSB_CANB_GSR_EW                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,0)))
+#define TSB_CANB_GSR_EP                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,1)))
+#define TSB_CANB_GSR_BO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,2)))
+#define TSB_CANB_GSR_TSO                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,3)))
+#define TSB_CANB_GSR_SMA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,6)))
+#define TSB_CANB_GSR_CCE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,7)))
+#define TSB_CANB_GSR_SUA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,8)))
+#define TSB_CANB_GSR_TM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,10)))
+#define TSB_CANB_GSR_RM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,11)))
+#define TSB_CANB_BCR2_SAM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->BCR2,7)))
+#define TSB_CANB_GIF_WLIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,0)))
+#define TSB_CANB_GIF_EPIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,1)))
+#define TSB_CANB_GIF_BOIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,2)))
+#define TSB_CANB_GIF_TSOIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,3)))
+#define TSB_CANB_GIF_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,4)))
+#define TSB_CANB_GIF_RMLIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,5)))
+#define TSB_CANB_GIF_WUIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,6)))
+#define TSB_CANB_GIF_RFPF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,7)))
+#define TSB_CANB_GIM_WLIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,0)))
+#define TSB_CANB_GIM_EPIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,1)))
+#define TSB_CANB_GIM_BOIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,2)))
+#define TSB_CANB_GIM_TSOIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,3)))
+#define TSB_CANB_GIM_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,4)))
+#define TSB_CANB_GIM_RMLIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,5)))
+#define TSB_CANB_GIM_WUIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,6)))
+#define TSB_CANB_GIM_RFPM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,7)))
+#define TSB_CANB_MBTIF_MBTIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,0)))
+#define TSB_CANB_MBTIF_MBTIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,1)))
+#define TSB_CANB_MBTIF_MBTIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,2)))
+#define TSB_CANB_MBTIF_MBTIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,3)))
+#define TSB_CANB_MBTIF_MBTIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,4)))
+#define TSB_CANB_MBTIF_MBTIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,5)))
+#define TSB_CANB_MBTIF_MBTIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,6)))
+#define TSB_CANB_MBTIF_MBTIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,7)))
+#define TSB_CANB_MBTIF_MBTIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,8)))
+#define TSB_CANB_MBTIF_MBTIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,9)))
+#define TSB_CANB_MBTIF_MBTIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,10)))
+#define TSB_CANB_MBTIF_MBTIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,11)))
+#define TSB_CANB_MBTIF_MBTIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,12)))
+#define TSB_CANB_MBTIF_MBTIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,13)))
+#define TSB_CANB_MBTIF_MBTIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,14)))
+#define TSB_CANB_MBTIF_MBTIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,15)))
+#define TSB_CANB_MBTIF_MBTIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,16)))
+#define TSB_CANB_MBTIF_MBTIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,17)))
+#define TSB_CANB_MBTIF_MBTIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,18)))
+#define TSB_CANB_MBTIF_MBTIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,19)))
+#define TSB_CANB_MBTIF_MBTIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,20)))
+#define TSB_CANB_MBTIF_MBTIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,21)))
+#define TSB_CANB_MBTIF_MBTIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,22)))
+#define TSB_CANB_MBTIF_MBTIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,23)))
+#define TSB_CANB_MBTIF_MBTIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,24)))
+#define TSB_CANB_MBTIF_MBTIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,25)))
+#define TSB_CANB_MBTIF_MBTIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,26)))
+#define TSB_CANB_MBTIF_MBTIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,27)))
+#define TSB_CANB_MBTIF_MBTIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,28)))
+#define TSB_CANB_MBTIF_MBTIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,29)))
+#define TSB_CANB_MBTIF_MBTIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,30)))
+#define TSB_CANB_MBRIF_MBRIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,0)))
+#define TSB_CANB_MBRIF_MBRIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,1)))
+#define TSB_CANB_MBRIF_MBRIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,2)))
+#define TSB_CANB_MBRIF_MBRIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,3)))
+#define TSB_CANB_MBRIF_MBRIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,4)))
+#define TSB_CANB_MBRIF_MBRIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,5)))
+#define TSB_CANB_MBRIF_MBRIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,6)))
+#define TSB_CANB_MBRIF_MBRIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,7)))
+#define TSB_CANB_MBRIF_MBRIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,8)))
+#define TSB_CANB_MBRIF_MBRIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,9)))
+#define TSB_CANB_MBRIF_MBRIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,10)))
+#define TSB_CANB_MBRIF_MBRIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,11)))
+#define TSB_CANB_MBRIF_MBRIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,12)))
+#define TSB_CANB_MBRIF_MBRIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,13)))
+#define TSB_CANB_MBRIF_MBRIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,14)))
+#define TSB_CANB_MBRIF_MBRIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,15)))
+#define TSB_CANB_MBRIF_MBRIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,16)))
+#define TSB_CANB_MBRIF_MBRIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,17)))
+#define TSB_CANB_MBRIF_MBRIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,18)))
+#define TSB_CANB_MBRIF_MBRIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,19)))
+#define TSB_CANB_MBRIF_MBRIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,20)))
+#define TSB_CANB_MBRIF_MBRIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,21)))
+#define TSB_CANB_MBRIF_MBRIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,22)))
+#define TSB_CANB_MBRIF_MBRIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,23)))
+#define TSB_CANB_MBRIF_MBRIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,24)))
+#define TSB_CANB_MBRIF_MBRIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,25)))
+#define TSB_CANB_MBRIF_MBRIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,26)))
+#define TSB_CANB_MBRIF_MBRIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,27)))
+#define TSB_CANB_MBRIF_MBRIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,28)))
+#define TSB_CANB_MBRIF_MBRIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,29)))
+#define TSB_CANB_MBRIF_MBRIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,30)))
+#define TSB_CANB_MBRIF_MBRIF31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,31)))
+#define TSB_CANB_MBIM_MBIM0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,0)))
+#define TSB_CANB_MBIM_MBIM1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,1)))
+#define TSB_CANB_MBIM_MBIM2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,2)))
+#define TSB_CANB_MBIM_MBIM3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,3)))
+#define TSB_CANB_MBIM_MBIM4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,4)))
+#define TSB_CANB_MBIM_MBIM5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,5)))
+#define TSB_CANB_MBIM_MBIM6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,6)))
+#define TSB_CANB_MBIM_MBIM7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,7)))
+#define TSB_CANB_MBIM_MBIM8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,8)))
+#define TSB_CANB_MBIM_MBIM9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,9)))
+#define TSB_CANB_MBIM_MBIM10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,10)))
+#define TSB_CANB_MBIM_MBIM11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,11)))
+#define TSB_CANB_MBIM_MBIM12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,12)))
+#define TSB_CANB_MBIM_MBIM13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,13)))
+#define TSB_CANB_MBIM_MBIM14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,14)))
+#define TSB_CANB_MBIM_MBIM15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,15)))
+#define TSB_CANB_MBIM_MBIM16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,16)))
+#define TSB_CANB_MBIM_MBIM17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,17)))
+#define TSB_CANB_MBIM_MBIM18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,18)))
+#define TSB_CANB_MBIM_MBIM19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,19)))
+#define TSB_CANB_MBIM_MBIM20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,20)))
+#define TSB_CANB_MBIM_MBIM21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,21)))
+#define TSB_CANB_MBIM_MBIM22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,22)))
+#define TSB_CANB_MBIM_MBIM23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,23)))
+#define TSB_CANB_MBIM_MBIM24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,24)))
+#define TSB_CANB_MBIM_MBIM25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,25)))
+#define TSB_CANB_MBIM_MBIM26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,26)))
+#define TSB_CANB_MBIM_MBIM27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,27)))
+#define TSB_CANB_MBIM_MBIM28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,28)))
+#define TSB_CANB_MBIM_MBIM29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,29)))
+#define TSB_CANB_MBIM_MBIM30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,30)))
+#define TSB_CANB_MBIM_MBIM31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,31)))
+#define TSB_CANB_CDR_CDR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,0)))
+#define TSB_CANB_CDR_CDR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,1)))
+#define TSB_CANB_CDR_CDR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,2)))
+#define TSB_CANB_CDR_CDR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,3)))
+#define TSB_CANB_CDR_CDR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,4)))
+#define TSB_CANB_CDR_CDR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,5)))
+#define TSB_CANB_CDR_CDR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,6)))
+#define TSB_CANB_CDR_CDR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,7)))
+#define TSB_CANB_CDR_CDR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,8)))
+#define TSB_CANB_CDR_CDR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,9)))
+#define TSB_CANB_CDR_CDR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,10)))
+#define TSB_CANB_CDR_CDR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,11)))
+#define TSB_CANB_CDR_CDR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,12)))
+#define TSB_CANB_CDR_CDR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,13)))
+#define TSB_CANB_CDR_CDR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,14)))
+#define TSB_CANB_CDR_CDR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,15)))
+#define TSB_CANB_CDR_CDR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,16)))
+#define TSB_CANB_CDR_CDR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,17)))
+#define TSB_CANB_CDR_CDR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,18)))
+#define TSB_CANB_CDR_CDR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,19)))
+#define TSB_CANB_CDR_CDR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,20)))
+#define TSB_CANB_CDR_CDR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,21)))
+#define TSB_CANB_CDR_CDR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,22)))
+#define TSB_CANB_CDR_CDR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,23)))
+#define TSB_CANB_CDR_CDR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,24)))
+#define TSB_CANB_CDR_CDR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,25)))
+#define TSB_CANB_CDR_CDR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,26)))
+#define TSB_CANB_CDR_CDR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,27)))
+#define TSB_CANB_CDR_CDR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,28)))
+#define TSB_CANB_CDR_CDR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,29)))
+#define TSB_CANB_CDR_CDR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,30)))
+#define TSB_CANB_RFP_RFP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,0)))
+#define TSB_CANB_RFP_RFP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,1)))
+#define TSB_CANB_RFP_RFP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,2)))
+#define TSB_CANB_RFP_RFP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,3)))
+#define TSB_CANB_RFP_RFP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,4)))
+#define TSB_CANB_RFP_RFP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,5)))
+#define TSB_CANB_RFP_RFP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,6)))
+#define TSB_CANB_RFP_RFP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,7)))
+#define TSB_CANB_RFP_RFP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,8)))
+#define TSB_CANB_RFP_RFP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,9)))
+#define TSB_CANB_RFP_RFP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,10)))
+#define TSB_CANB_RFP_RFP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,11)))
+#define TSB_CANB_RFP_RFP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,12)))
+#define TSB_CANB_RFP_RFP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,13)))
+#define TSB_CANB_RFP_RFP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,14)))
+#define TSB_CANB_RFP_RFP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,15)))
+#define TSB_CANB_RFP_RFP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,16)))
+#define TSB_CANB_RFP_RFP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,17)))
+#define TSB_CANB_RFP_RFP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,18)))
+#define TSB_CANB_RFP_RFP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,19)))
+#define TSB_CANB_RFP_RFP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,20)))
+#define TSB_CANB_RFP_RFP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,21)))
+#define TSB_CANB_RFP_RFP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,22)))
+#define TSB_CANB_RFP_RFP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,23)))
+#define TSB_CANB_RFP_RFP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,24)))
+#define TSB_CANB_RFP_RFP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,25)))
+#define TSB_CANB_RFP_RFP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,26)))
+#define TSB_CANB_RFP_RFP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,27)))
+#define TSB_CANB_RFP_RFP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,28)))
+#define TSB_CANB_RFP_RFP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,29)))
+#define TSB_CANB_RFP_RFP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,30)))
+#define TSB_CANB_RFP_RFP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,31)))
+
+
+/* Ether Mac */
+#define TSB_EMA_TMAC_CONFIGURATION_RE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,2)))
+#define TSB_EMA_TMAC_CONFIGURATION_TE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,3)))
+#define TSB_EMA_TMAC_CONFIGURATION_DC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,4)))
+#define TSB_EMA_TMAC_CONFIGURATION_ACS            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,7)))
+#define TSB_EMA_TMAC_CONFIGURATION_DR             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,9)))
+#define TSB_EMA_TMAC_CONFIGURATION_IPC            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,10)))
+#define TSB_EMA_TMAC_CONFIGURATION_DM             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,11)))
+#define TSB_EMA_TMAC_CONFIGURATION_LM             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,12)))
+#define TSB_EMA_TMAC_CONFIGURATION_DO             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,13)))
+#define TSB_EMA_TMAC_CONFIGURATION_FES            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,14)))
+#define TSB_EMA_TMAC_CONFIGURATION_DCRS           (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,16)))
+#define TSB_EMA_TMAC_CONFIGURATION_JE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,20)))
+#define TSB_EMA_TMAC_CONFIGURATION_JD             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,22)))
+#define TSB_EMA_TMAC_CONFIGURATION_WD             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,23)))
+#define TSB_EMA_TMAC_CONFIGURATION_CST            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,25)))
+#define TSB_EMA_TMAC_CONFIGURATION_TWOKPE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,27)))
+#define TSB_EMA_TMAC_FRAME_FILTER_PR              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,0)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HUC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,1)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HMC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,2)))
+#define TSB_EMA_TMAC_FRAME_FILTER_DAIF            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,3)))
+#define TSB_EMA_TMAC_FRAME_FILTER_PM              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,4)))
+#define TSB_EMA_TMAC_FRAME_FILTER_DBF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,5)))
+#define TSB_EMA_TMAC_FRAME_FILTER_SAIF            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,8)))
+#define TSB_EMA_TMAC_FRAME_FILTER_SAF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,9)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HPF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,10)))
+#define TSB_EMA_TMAC_FRAME_FILTER_VTFE            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,16)))
+#define TSB_EMA_TMAC_FRAME_FILTER_RA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,31)))
+#define TSB_EMA_MII_ADDRESS_GB                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MII_ADDRESS,0)))
+#define TSB_EMA_MII_ADDRESS_GW                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MII_ADDRESS,1)))
+#define TSB_EMA_FLOW_CONTROL_FCA_BPA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,0)))
+#define TSB_EMA_FLOW_CONTROL_TFE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,1)))
+#define TSB_EMA_FLOW_CONTROL_RFE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,2)))
+#define TSB_EMA_FLOW_CONTROL_UP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,3)))
+#define TSB_EMA_FLOW_CONTROL_DZPQ                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,7)))
+#define TSB_EMA_VLAN_TAG_ETV                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,16)))
+#define TSB_EMA_VLAN_TAG_VTIM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,17)))
+#define TSB_EMA_VLAN_TAG_ESVL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,18)))
+#define TSB_EMA_VLAN_TAG_VTHM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,19)))
+#define TSB_EMA_DEBUG_RPESTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,0)))
+#define TSB_EMA_DEBUG_RWCSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,4)))
+#define TSB_EMA_DEBUG_TPESTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,16)))
+#define TSB_EMA_DEBUG_TXPAUSED                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,19)))
+#define TSB_EMA_DEBUG_TWCSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,22)))
+#define TSB_EMA_DEBUG_TXFSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,24)))
+#define TSB_EMA_PMT_CONTROL_STATUS_PWRDWN         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,0)))
+#define TSB_EMA_PMT_CONTROL_STATUS_MGKPKTEN       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,1)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPKTEN       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,2)))
+#define TSB_EMA_PMT_CONTROL_STATUS_MGKPRCVD       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,5)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPRCVD       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,6)))
+#define TSB_EMA_PMT_CONTROL_STATUS_GLBLUCAST      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,9)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPFE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,10)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKFILTRST     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,31)))
+#define TSB_EMA_INTERRUPT_STATUS_PMTIS            (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,3)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCIS            (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,4)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCRXIS          (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,5)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCTXIS          (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,6)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCRXIPIS        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,7)))
+#define TSB_EMA_INTERRUPT_STATUS_TSIS             (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,9)))
+#define TSB_EMA_INTERRUPT_MASK_PMTIM              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_MASK,3)))
+#define TSB_EMA_INTERRUPT_MASK_TSIM               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_MASK,9)))
+#define TSB_EMA_MAC_ADDRESS0_HIGH_AE              (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS0_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS1_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS1_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS1_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS1_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS2_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS2_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS2_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS2_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS3_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS3_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS3_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS3_HIGH,31)))
+#define TSB_EMA_WDOG_TIMEOUT_PWE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->WDOG_TIMEOUT,16)))
+#define TSB_EMA_MMC_CONTROL_CNTRST                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,0)))
+#define TSB_EMA_MMC_CONTROL_CNTSTOPRO             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,1)))
+#define TSB_EMA_MMC_CONTROL_RSTONRD               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,2)))
+#define TSB_EMA_MMC_CONTROL_CNTFREEZ              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,3)))
+#define TSB_EMA_MMC_CONTROL_CNTPRST               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,4)))
+#define TSB_EMA_MMC_CONTROL_CNTPRSTLVL            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,5)))
+#define TSB_EMA_MMC_CONTROL_UCDBC                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,8)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXGBFRMIS   (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,0)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXCRCERFIS  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,5)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXALGNERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,6)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXUCGFIS    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,17)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXFOVFIS    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,21)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXUFLOWERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,13)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXSCOLGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,14)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXMCOLGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,15)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXGFRMIS   (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,21)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXGBFRMIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,0)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXCRCERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,5)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXALGNERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,6)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXUCGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,17)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXFOVFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,21)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXUFLOWERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,13)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXSCOLGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,14)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXMCOLGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,15)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXGFRMIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,21)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_MASK_RXICMPGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT_MASK,12)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_MASK_RXICMPERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT_MASK,13)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_RXICMPGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT,12)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_RXICMPERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT,13)))
+#define TSB_EMA_VLAN_INCL_REG_VLP                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_INCL_REG,18)))
+#define TSB_EMA_VLAN_INCL_REG_CSVL                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_INCL_REG,19)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENA           (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,0)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSCFUPDT        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,1)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSINIT          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,2)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSUPDT          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,3)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSTRIG          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,4)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSADDREG        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,5)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENALL         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,8)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSCTRLSSR       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,9)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSVER2ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,10)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPENA         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,11)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPV6ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,12)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPV4ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,13)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSEVNTENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,14)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSMSTRENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,15)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENMACADDR     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,18)))
+#define TSB_EMA_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->SYSTEM_TIME_NANOSECONDS_UPDATE,31)))
+#define TSB_EMA_TARGET_TIME_NANOSECONDS_TRGTBUSY  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TARGET_TIME_NANOSECONDS,31)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSSOVF           (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,0)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTARGT0         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,1)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTRGTERR0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,3)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTARGT1         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,4)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTRGTERR1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,5)))
+#define TSB_EMA_PPS_CONTROL_PPSEN0                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PPS_CONTROL,4)))
+#define TSB_EMA_PPS1_TARGET_TIME_NANOSECONDS_TRGTBUSY1 (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PPS1_TARGET_TIME_NANOSECONDS,31)))
+#define TSB_EMA_BUS_MODE_SWR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,0)))
+#define TSB_EMA_BUS_MODE_DA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,1)))
+#define TSB_EMA_BUS_MODE_ATDS                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,7)))
+#define TSB_EMA_BUS_MODE_FB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,16)))
+#define TSB_EMA_BUS_MODE_USP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,23)))
+#define TSB_EMA_BUS_MODE_PBLX8                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,24)))
+#define TSB_EMA_BUS_MODE_AAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,25)))
+#define TSB_EMA_BUS_MODE_MB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,26)))
+#define TSB_EMA_BUS_MODE_TXPR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,27)))
+#define TSB_EMA_STATUS_TI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,0)))
+#define TSB_EMA_STATUS_TPS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,1)))
+#define TSB_EMA_STATUS_TU                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,2)))
+#define TSB_EMA_STATUS_TJT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,3)))
+#define TSB_EMA_STATUS_OVF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,4)))
+#define TSB_EMA_STATUS_UNF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,5)))
+#define TSB_EMA_STATUS_RI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,6)))
+#define TSB_EMA_STATUS_RU                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,7)))
+#define TSB_EMA_STATUS_RPS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,8)))
+#define TSB_EMA_STATUS_RWT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,9)))
+#define TSB_EMA_STATUS_ETI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,10)))
+#define TSB_EMA_STATUS_FBI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,13)))
+#define TSB_EMA_STATUS_ERI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,14)))
+#define TSB_EMA_STATUS_AIS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,15)))
+#define TSB_EMA_STATUS_NIS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,16)))
+#define TSB_EMA_STATUS_GMI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,27)))
+#define TSB_EMA_STATUS_GPI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,28)))
+#define TSB_EMA_STATUS_TTI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,29)))
+#define TSB_EMA_OPERATION_MODE_SR                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,1)))
+#define TSB_EMA_OPERATION_MODE_OSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,2)))
+#define TSB_EMA_OPERATION_MODE_DGF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,5)))
+#define TSB_EMA_OPERATION_MODE_FUF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,6)))
+#define TSB_EMA_OPERATION_MODE_FEF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,7)))
+#define TSB_EMA_OPERATION_MODE_ST                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,13)))
+#define TSB_EMA_OPERATION_MODE_FTF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,20)))
+#define TSB_EMA_OPERATION_MODE_TSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,21)))
+#define TSB_EMA_OPERATION_MODE_DFF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,24)))
+#define TSB_EMA_OPERATION_MODE_RSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,25)))
+#define TSB_EMA_OPERATION_MODE_DT                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,26)))
+#define TSB_EMA_INTERRUPT_ENABLE_TIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,0)))
+#define TSB_EMA_INTERRUPT_ENABLE_TSE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,1)))
+#define TSB_EMA_INTERRUPT_ENABLE_TUE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,2)))
+#define TSB_EMA_INTERRUPT_ENABLE_TJE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,3)))
+#define TSB_EMA_INTERRUPT_ENABLE_OVE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,4)))
+#define TSB_EMA_INTERRUPT_ENABLE_UNE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,5)))
+#define TSB_EMA_INTERRUPT_ENABLE_RIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,6)))
+#define TSB_EMA_INTERRUPT_ENABLE_RUE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,7)))
+#define TSB_EMA_INTERRUPT_ENABLE_RSE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,8)))
+#define TSB_EMA_INTERRUPT_ENABLE_RWE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,9)))
+#define TSB_EMA_INTERRUPT_ENABLE_ETE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,10)))
+#define TSB_EMA_INTERRUPT_ENABLE_FBE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,13)))
+#define TSB_EMA_INTERRUPT_ENABLE_ERE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,14)))
+#define TSB_EMA_INTERRUPT_ENABLE_AIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,15)))
+#define TSB_EMA_INTERRUPT_ENABLE_NIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,16)))
+#define TSB_EMA_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_MISCNTOVF (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER,16)))
+#define TSB_EMA_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_OVFCNTOVF (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER,28)))
+#define TSB_EMA_AHB_STATUS_AHSTS                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->AHB_STATUS,0)))
+#define TSB_EMA_MAC_CTRL0_CLK_LM                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL0,4)))
+#define TSB_EMA_MAC_CTRL1_TXCLKEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,0)))
+#define TSB_EMA_MAC_CTRL1_RXCLKEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,1)))
+#define TSB_EMA_MAC_CTRL1_RMIICLKEN               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,2)))
+#define TSB_EMA_MAC_CTRL2_SRST                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL2,0)))
+
+
+/* SMIF */
+#define TSB_SMI0_MAP0_RE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP0,0)))
+#define TSB_SMI0_MAP0_WE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP0,1)))
+#define TSB_SMI0_MAP1_RE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP1,0)))
+#define TSB_SMI0_DACR0_POLLWIP                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DACR0,6)))
+#define TSB_SMI0_DACR1_POLLWIP                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DACR1,6)))
+#define TSB_SMI0_DRCR0_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DRCR0,8)))
+#define TSB_SMI0_DRCR1_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DRCR1,8)))
+#define TSB_SMI0_DWCR0_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DWCR0,8)))
+#define TSB_SMI0_DWCR1_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DWCR1,8)))
+#define TSB_SMI0_RACR1_CYCGO                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,0)))
+#define TSB_SMI0_RACR1_CSNUM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,1)))
+#define TSB_SMI0_RACR1_PBUFEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,4)))
+#define TSB_SMI0_RACR1_SBUFEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,5)))
+#define TSB_SMI0_OECR_PBUFOCEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->OECR,0)))
+#define TSB_SMI0_INT_SCDINTEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->INT,0)))
+#define TSB_SMI0_INT_SDINTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->INT,4)))
+#define TSB_SMI0_STAT_CYCDONE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,0)))
+#define TSB_SMI0_STAT_CYCPROG                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,1)))
+#define TSB_SMI0_STAT_STPPROGDONE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,4)))
+#define TSB_SMI0_STAT_DIACCINPROG                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,6)))
+#define TSB_SMI0_SWR_RSTEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->SWR,0)))
+#define TSB_SMI0_ACKR_FRCCLKOUTEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->ACKR,0)))
+#define TSB_SMI0_ACKR_ADDCLKTGLEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->ACKR,8)))
+#define TSB_SMI0_CCOR_CLKOE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,0)))
+#define TSB_SMI0_CCOR_CS0OE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,4)))
+#define TSB_SMI0_CCOR_CS1OE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,5)))
+#define TSB_SMI0_STPR_STOPEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STPR,0)))
+
+
+
+/* Low speed oscillation/power control/reset */
+#define TSB_RLM_LOSCCR_DRCOSCL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RLM->LOSCCR,2)))
+
+
+/* LVD0 */
+#define TSB_LVD_CR1_LVDNEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR1,0)))
+#define TSB_LVD_CR1_LVDSEL                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR1,4)))
+#define TSB_LVD_CR2_LVDOEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR2,0)))
+#define TSB_LVD_SR_LVDNS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_LVD->SR,0)))
+
+
+/* TRGSEL */
+#define TSB_TSEL0_CR0_EN0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,0)))
+#define TSB_TSEL0_CR0_OUTSEL0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,1)))
+#define TSB_TSEL0_CR0_UPDN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,2)))
+#define TSB_TSEL0_CR0_EN1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,8)))
+#define TSB_TSEL0_CR0_OUTSEL1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,9)))
+#define TSB_TSEL0_CR0_UPDN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,10)))
+#define TSB_TSEL0_CR0_EN2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,16)))
+#define TSB_TSEL0_CR0_OUTSEL2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,17)))
+#define TSB_TSEL0_CR0_UPDN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,18)))
+#define TSB_TSEL0_CR0_EN3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,24)))
+#define TSB_TSEL0_CR0_OUTSEL3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,25)))
+#define TSB_TSEL0_CR0_UPDN3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,26)))
+#define TSB_TSEL0_CR1_EN4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,0)))
+#define TSB_TSEL0_CR1_OUTSEL4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,1)))
+#define TSB_TSEL0_CR1_UPDN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,2)))
+#define TSB_TSEL0_CR1_EN5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,8)))
+#define TSB_TSEL0_CR1_OUTSEL5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,9)))
+#define TSB_TSEL0_CR1_UPDN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,10)))
+#define TSB_TSEL0_CR1_EN6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,16)))
+#define TSB_TSEL0_CR1_OUTSEL6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,17)))
+#define TSB_TSEL0_CR1_UPDN6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,18)))
+#define TSB_TSEL0_CR1_EN7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,24)))
+#define TSB_TSEL0_CR1_OUTSEL7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,25)))
+#define TSB_TSEL0_CR1_UPDN7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,26)))
+#define TSB_TSEL0_CR2_EN8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,0)))
+#define TSB_TSEL0_CR2_OUTSEL8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,1)))
+#define TSB_TSEL0_CR2_UPDN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,2)))
+#define TSB_TSEL0_CR2_EN9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,8)))
+#define TSB_TSEL0_CR2_OUTSEL9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,9)))
+#define TSB_TSEL0_CR2_UPDN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,10)))
+#define TSB_TSEL0_CR2_EN10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,16)))
+#define TSB_TSEL0_CR2_OUTSEL10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,17)))
+#define TSB_TSEL0_CR2_UPDN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,18)))
+#define TSB_TSEL0_CR2_EN11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,24)))
+#define TSB_TSEL0_CR2_OUTSEL11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,25)))
+#define TSB_TSEL0_CR2_UPDN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,26)))
+#define TSB_TSEL0_CR3_EN12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,0)))
+#define TSB_TSEL0_CR3_OUTSEL12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,1)))
+#define TSB_TSEL0_CR3_UPDN12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,2)))
+#define TSB_TSEL0_CR3_EN13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,8)))
+#define TSB_TSEL0_CR3_OUTSEL13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,9)))
+#define TSB_TSEL0_CR3_UPDN13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,10)))
+#define TSB_TSEL0_CR3_EN14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,16)))
+#define TSB_TSEL0_CR3_OUTSEL14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,17)))
+#define TSB_TSEL0_CR3_UPDN14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,18)))
+#define TSB_TSEL0_CR3_EN15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,24)))
+#define TSB_TSEL0_CR3_OUTSEL15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,25)))
+#define TSB_TSEL0_CR3_UPDN15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,26)))
+#define TSB_TSEL0_CR4_EN16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,0)))
+#define TSB_TSEL0_CR4_OUTSEL16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,1)))
+#define TSB_TSEL0_CR4_UPDN16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,2)))
+#define TSB_TSEL0_CR4_EN17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,8)))
+#define TSB_TSEL0_CR4_OUTSEL17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,9)))
+#define TSB_TSEL0_CR4_UPDN17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,10)))
+#define TSB_TSEL0_CR4_EN18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,16)))
+#define TSB_TSEL0_CR4_OUTSEL18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,17)))
+#define TSB_TSEL0_CR4_UPDN18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,18)))
+#define TSB_TSEL0_CR4_EN19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,24)))
+#define TSB_TSEL0_CR4_OUTSEL19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,25)))
+#define TSB_TSEL0_CR4_UPDN19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,26)))
+#define TSB_TSEL0_CR5_EN20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,0)))
+#define TSB_TSEL0_CR5_OUTSEL20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,1)))
+#define TSB_TSEL0_CR5_UPDN20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,2)))
+#define TSB_TSEL0_CR5_EN21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,8)))
+#define TSB_TSEL0_CR5_OUTSEL21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,9)))
+#define TSB_TSEL0_CR5_UPDN21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,10)))
+#define TSB_TSEL0_CR5_EN22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,16)))
+#define TSB_TSEL0_CR5_OUTSEL22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,17)))
+#define TSB_TSEL0_CR5_UPDN22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,18)))
+#define TSB_TSEL0_CR5_EN23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,24)))
+#define TSB_TSEL0_CR5_OUTSEL23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,25)))
+#define TSB_TSEL0_CR5_UPDN23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,26)))
+#define TSB_TSEL0_CR6_EN24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,0)))
+#define TSB_TSEL0_CR6_OUTSEL24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,1)))
+#define TSB_TSEL0_CR6_UPDN24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,2)))
+#define TSB_TSEL0_CR6_EN25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,8)))
+#define TSB_TSEL0_CR6_OUTSEL25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,9)))
+#define TSB_TSEL0_CR6_UPDN25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,10)))
+#define TSB_TSEL0_CR6_EN26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,16)))
+#define TSB_TSEL0_CR6_OUTSEL26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,17)))
+#define TSB_TSEL0_CR6_UPDN26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,18)))
+#define TSB_TSEL0_CR6_EN27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,24)))
+#define TSB_TSEL0_CR6_OUTSEL27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,25)))
+#define TSB_TSEL0_CR6_UPDN27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,26)))
+#define TSB_TSEL0_CR7_EN28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,0)))
+#define TSB_TSEL0_CR7_OUTSEL28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,1)))
+#define TSB_TSEL0_CR7_UPDN28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,2)))
+#define TSB_TSEL0_CR7_EN29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,8)))
+#define TSB_TSEL0_CR7_OUTSEL29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,9)))
+#define TSB_TSEL0_CR7_UPDN29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,10)))
+#define TSB_TSEL0_CR7_EN30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,16)))
+#define TSB_TSEL0_CR7_OUTSEL30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,17)))
+#define TSB_TSEL0_CR7_UPDN30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,18)))
+#define TSB_TSEL0_CR7_EN31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,24)))
+#define TSB_TSEL0_CR7_OUTSEL31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,25)))
+#define TSB_TSEL0_CR7_UPDN31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,26)))
+#define TSB_TSEL0_CR8_EN32                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,0)))
+#define TSB_TSEL0_CR8_OUTSEL32                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,1)))
+#define TSB_TSEL0_CR8_UPDN32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,2)))
+#define TSB_TSEL0_CR8_EN33                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,8)))
+#define TSB_TSEL0_CR8_OUTSEL33                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,9)))
+#define TSB_TSEL0_CR8_UPDN33                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,10)))
+#define TSB_TSEL0_CR8_EN34                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,16)))
+#define TSB_TSEL0_CR8_OUTSEL34                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,17)))
+#define TSB_TSEL0_CR8_UPDN34                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,18)))
+#define TSB_TSEL0_CR8_EN35                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,24)))
+#define TSB_TSEL0_CR8_OUTSEL35                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,25)))
+#define TSB_TSEL0_CR8_UPDN35                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,26)))
+#define TSB_TSEL0_CR9_EN36                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,0)))
+#define TSB_TSEL0_CR9_OUTSEL36                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,1)))
+#define TSB_TSEL0_CR9_UPDN36                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,2)))
+#define TSB_TSEL0_CR9_EN37                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,8)))
+#define TSB_TSEL0_CR9_OUTSEL37                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,9)))
+#define TSB_TSEL0_CR9_UPDN37                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,10)))
+#define TSB_TSEL0_CR9_EN38                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,16)))
+#define TSB_TSEL0_CR9_OUTSEL38                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,17)))
+#define TSB_TSEL0_CR9_UPDN38                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,18)))
+#define TSB_TSEL0_CR9_EN39                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,24)))
+#define TSB_TSEL0_CR9_OUTSEL39                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,25)))
+#define TSB_TSEL0_CR9_UPDN39                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,26)))
+#define TSB_TSEL0_CR10_EN40                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,0)))
+#define TSB_TSEL0_CR10_OUTSEL40                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,1)))
+#define TSB_TSEL0_CR10_UPDN40                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,2)))
+#define TSB_TSEL0_CR10_EN41                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,8)))
+#define TSB_TSEL0_CR10_OUTSEL41                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,9)))
+#define TSB_TSEL0_CR10_UPDN41                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,10)))
+#define TSB_TSEL0_CR10_EN42                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,16)))
+#define TSB_TSEL0_CR10_OUTSEL42                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,17)))
+#define TSB_TSEL0_CR10_UPDN42                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,18)))
+#define TSB_TSEL0_CR10_EN43                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,24)))
+#define TSB_TSEL0_CR10_OUTSEL43                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,25)))
+#define TSB_TSEL0_CR10_UPDN43                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,26)))
+#define TSB_TSEL0_CR11_EN44                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,0)))
+#define TSB_TSEL0_CR11_OUTSEL44                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,1)))
+#define TSB_TSEL0_CR11_UPDN44                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,2)))
+#define TSB_TSEL0_CR11_EN45                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,8)))
+#define TSB_TSEL0_CR11_OUTSEL45                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,9)))
+#define TSB_TSEL0_CR11_UPDN45                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,10)))
+#define TSB_TSEL0_CR11_EN46                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,16)))
+#define TSB_TSEL0_CR11_OUTSEL46                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,17)))
+#define TSB_TSEL0_CR11_UPDN46                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,18)))
+#define TSB_TSEL0_CR11_EN47                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,24)))
+#define TSB_TSEL0_CR11_OUTSEL47                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,25)))
+#define TSB_TSEL0_CR11_UPDN47                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,26)))
+#define TSB_TSEL0_CR12_EN48                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,0)))
+#define TSB_TSEL0_CR12_OUTSEL48                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,1)))
+#define TSB_TSEL0_CR12_UPDN48                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,2)))
+#define TSB_TSEL0_CR12_EN49                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,8)))
+#define TSB_TSEL0_CR12_OUTSEL49                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,9)))
+#define TSB_TSEL0_CR12_UPDN49                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,10)))
+#define TSB_TSEL0_CR12_EN50                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,16)))
+#define TSB_TSEL0_CR12_OUTSEL50                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,17)))
+#define TSB_TSEL0_CR12_UPDN50                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,18)))
+#define TSB_TSEL0_CR12_EN51                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,24)))
+#define TSB_TSEL0_CR12_OUTSEL51                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,25)))
+#define TSB_TSEL0_CR12_UPDN51                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,26)))
+#define TSB_TSEL0_CR13_EN52                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,0)))
+#define TSB_TSEL0_CR13_OUTSEL52                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,1)))
+#define TSB_TSEL0_CR13_UPDN52                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,2)))
+#define TSB_TSEL0_CR13_EN53                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,8)))
+#define TSB_TSEL0_CR13_OUTSEL53                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,9)))
+#define TSB_TSEL0_CR13_UPDN53                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,10)))
+#define TSB_TSEL0_CR13_EN54                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,16)))
+#define TSB_TSEL0_CR13_OUTSEL54                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,17)))
+#define TSB_TSEL0_CR13_UPDN54                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,18)))
+#define TSB_TSEL0_CR13_EN55                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,24)))
+#define TSB_TSEL0_CR13_OUTSEL55                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,25)))
+#define TSB_TSEL0_CR13_UPDN55                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,26)))
+#define TSB_TSEL0_CR14_EN56                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,0)))
+#define TSB_TSEL0_CR14_OUTSEL56                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,1)))
+#define TSB_TSEL0_CR14_UPDN56                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,2)))
+
+
+
+/* Serial Interface (TSPI) */
+#define TSB_TSPI0_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR0,0)))
+#define TSB_TSPI0_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,12)))
+#define TSB_TSPI0_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,13)))
+#define TSB_TSPI0_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,14)))
+#define TSB_TSPI0_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,15)))
+#define TSB_TSPI0_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,16)))
+#define TSB_TSPI0_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,0)))
+#define TSB_TSPI0_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,1)))
+#define TSB_TSPI0_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,2)))
+#define TSB_TSPI0_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,4)))
+#define TSB_TSPI0_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,5)))
+#define TSB_TSPI0_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,6)))
+#define TSB_TSPI0_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,7)))
+#define TSB_TSPI0_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,21)))
+#define TSB_TSPI0_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR3,0)))
+#define TSB_TSPI0_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR3,1)))
+#define TSB_TSPI0_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,14)))
+#define TSB_TSPI0_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,15)))
+#define TSB_TSPI0_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,16)))
+#define TSB_TSPI0_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,17)))
+#define TSB_TSPI0_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,18)))
+#define TSB_TSPI0_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,19)))
+#define TSB_TSPI0_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,31)))
+#define TSB_TSPI0_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR1,0)))
+#define TSB_TSPI0_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR1,1)))
+#define TSB_TSPI0_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SECTCR0,0)))
+#define TSB_TSPI0_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,4)))
+#define TSB_TSPI0_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,5)))
+#define TSB_TSPI0_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,6)))
+#define TSB_TSPI0_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,7)))
+#define TSB_TSPI0_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,20)))
+#define TSB_TSPI0_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,21)))
+#define TSB_TSPI0_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,22)))
+#define TSB_TSPI0_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,23)))
+#define TSB_TSPI0_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,31)))
+#define TSB_TSPI0_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,0)))
+#define TSB_TSPI0_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,1)))
+#define TSB_TSPI0_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,2)))
+#define TSB_TSPI0_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,3)))
+
+#define TSB_TSPI1_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR0,0)))
+#define TSB_TSPI1_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,12)))
+#define TSB_TSPI1_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,13)))
+#define TSB_TSPI1_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,14)))
+#define TSB_TSPI1_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,15)))
+#define TSB_TSPI1_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,16)))
+#define TSB_TSPI1_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,0)))
+#define TSB_TSPI1_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,1)))
+#define TSB_TSPI1_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,2)))
+#define TSB_TSPI1_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,4)))
+#define TSB_TSPI1_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,5)))
+#define TSB_TSPI1_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,6)))
+#define TSB_TSPI1_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,7)))
+#define TSB_TSPI1_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,21)))
+#define TSB_TSPI1_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR3,0)))
+#define TSB_TSPI1_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR3,1)))
+#define TSB_TSPI1_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,14)))
+#define TSB_TSPI1_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,15)))
+#define TSB_TSPI1_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,16)))
+#define TSB_TSPI1_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,17)))
+#define TSB_TSPI1_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,18)))
+#define TSB_TSPI1_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,19)))
+#define TSB_TSPI1_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,31)))
+#define TSB_TSPI1_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR1,0)))
+#define TSB_TSPI1_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR1,1)))
+#define TSB_TSPI1_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SECTCR0,0)))
+#define TSB_TSPI1_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,4)))
+#define TSB_TSPI1_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,5)))
+#define TSB_TSPI1_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,6)))
+#define TSB_TSPI1_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,7)))
+#define TSB_TSPI1_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,20)))
+#define TSB_TSPI1_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,21)))
+#define TSB_TSPI1_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,22)))
+#define TSB_TSPI1_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,23)))
+#define TSB_TSPI1_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,31)))
+#define TSB_TSPI1_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,0)))
+#define TSB_TSPI1_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,1)))
+#define TSB_TSPI1_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,2)))
+#define TSB_TSPI1_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,3)))
+
+#define TSB_TSPI2_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR0,0)))
+#define TSB_TSPI2_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,12)))
+#define TSB_TSPI2_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,13)))
+#define TSB_TSPI2_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,14)))
+#define TSB_TSPI2_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,15)))
+#define TSB_TSPI2_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,16)))
+#define TSB_TSPI2_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,0)))
+#define TSB_TSPI2_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,1)))
+#define TSB_TSPI2_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,2)))
+#define TSB_TSPI2_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,4)))
+#define TSB_TSPI2_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,5)))
+#define TSB_TSPI2_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,6)))
+#define TSB_TSPI2_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,7)))
+#define TSB_TSPI2_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,21)))
+#define TSB_TSPI2_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR3,0)))
+#define TSB_TSPI2_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR3,1)))
+#define TSB_TSPI2_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,14)))
+#define TSB_TSPI2_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,15)))
+#define TSB_TSPI2_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,16)))
+#define TSB_TSPI2_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,17)))
+#define TSB_TSPI2_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,18)))
+#define TSB_TSPI2_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,19)))
+#define TSB_TSPI2_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,31)))
+#define TSB_TSPI2_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR1,0)))
+#define TSB_TSPI2_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR1,1)))
+#define TSB_TSPI2_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SECTCR0,0)))
+#define TSB_TSPI2_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,4)))
+#define TSB_TSPI2_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,5)))
+#define TSB_TSPI2_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,6)))
+#define TSB_TSPI2_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,7)))
+#define TSB_TSPI2_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,20)))
+#define TSB_TSPI2_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,21)))
+#define TSB_TSPI2_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,22)))
+#define TSB_TSPI2_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,23)))
+#define TSB_TSPI2_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,31)))
+#define TSB_TSPI2_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,0)))
+#define TSB_TSPI2_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,1)))
+#define TSB_TSPI2_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,2)))
+#define TSB_TSPI2_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,3)))
+
+#define TSB_TSPI3_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR0,0)))
+#define TSB_TSPI3_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,12)))
+#define TSB_TSPI3_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,13)))
+#define TSB_TSPI3_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,14)))
+#define TSB_TSPI3_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,15)))
+#define TSB_TSPI3_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,16)))
+#define TSB_TSPI3_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,0)))
+#define TSB_TSPI3_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,1)))
+#define TSB_TSPI3_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,2)))
+#define TSB_TSPI3_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,4)))
+#define TSB_TSPI3_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,5)))
+#define TSB_TSPI3_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,6)))
+#define TSB_TSPI3_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,7)))
+#define TSB_TSPI3_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,21)))
+#define TSB_TSPI3_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR3,0)))
+#define TSB_TSPI3_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR3,1)))
+#define TSB_TSPI3_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,14)))
+#define TSB_TSPI3_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,15)))
+#define TSB_TSPI3_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,16)))
+#define TSB_TSPI3_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,17)))
+#define TSB_TSPI3_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,18)))
+#define TSB_TSPI3_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,19)))
+#define TSB_TSPI3_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,31)))
+#define TSB_TSPI3_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR1,0)))
+#define TSB_TSPI3_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR1,1)))
+#define TSB_TSPI3_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SECTCR0,0)))
+#define TSB_TSPI3_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,4)))
+#define TSB_TSPI3_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,5)))
+#define TSB_TSPI3_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,6)))
+#define TSB_TSPI3_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,7)))
+#define TSB_TSPI3_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,20)))
+#define TSB_TSPI3_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,21)))
+#define TSB_TSPI3_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,22)))
+#define TSB_TSPI3_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,23)))
+#define TSB_TSPI3_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,31)))
+#define TSB_TSPI3_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,0)))
+#define TSB_TSPI3_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,1)))
+#define TSB_TSPI3_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,2)))
+#define TSB_TSPI3_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,3)))
+
+#define TSB_TSPI4_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR0,0)))
+#define TSB_TSPI4_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,12)))
+#define TSB_TSPI4_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,13)))
+#define TSB_TSPI4_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,14)))
+#define TSB_TSPI4_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,15)))
+#define TSB_TSPI4_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,16)))
+#define TSB_TSPI4_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,0)))
+#define TSB_TSPI4_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,1)))
+#define TSB_TSPI4_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,2)))
+#define TSB_TSPI4_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,4)))
+#define TSB_TSPI4_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,5)))
+#define TSB_TSPI4_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,6)))
+#define TSB_TSPI4_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,7)))
+#define TSB_TSPI4_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,21)))
+#define TSB_TSPI4_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR3,0)))
+#define TSB_TSPI4_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR3,1)))
+#define TSB_TSPI4_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,14)))
+#define TSB_TSPI4_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,15)))
+#define TSB_TSPI4_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,16)))
+#define TSB_TSPI4_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,17)))
+#define TSB_TSPI4_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,18)))
+#define TSB_TSPI4_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,19)))
+#define TSB_TSPI4_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,31)))
+#define TSB_TSPI4_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR1,0)))
+#define TSB_TSPI4_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR1,1)))
+#define TSB_TSPI4_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SECTCR0,0)))
+#define TSB_TSPI4_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,4)))
+#define TSB_TSPI4_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,5)))
+#define TSB_TSPI4_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,6)))
+#define TSB_TSPI4_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,7)))
+#define TSB_TSPI4_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,20)))
+#define TSB_TSPI4_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,21)))
+#define TSB_TSPI4_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,22)))
+#define TSB_TSPI4_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,23)))
+#define TSB_TSPI4_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,31)))
+#define TSB_TSPI4_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,0)))
+#define TSB_TSPI4_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,1)))
+#define TSB_TSPI4_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,2)))
+#define TSB_TSPI4_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,3)))
+
+#define TSB_TSPI5_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR0,0)))
+#define TSB_TSPI5_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,12)))
+#define TSB_TSPI5_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,13)))
+#define TSB_TSPI5_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,14)))
+#define TSB_TSPI5_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,15)))
+#define TSB_TSPI5_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,16)))
+#define TSB_TSPI5_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,0)))
+#define TSB_TSPI5_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,1)))
+#define TSB_TSPI5_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,2)))
+#define TSB_TSPI5_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,4)))
+#define TSB_TSPI5_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,5)))
+#define TSB_TSPI5_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,6)))
+#define TSB_TSPI5_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,7)))
+#define TSB_TSPI5_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,21)))
+#define TSB_TSPI5_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR3,0)))
+#define TSB_TSPI5_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR3,1)))
+#define TSB_TSPI5_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,14)))
+#define TSB_TSPI5_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,15)))
+#define TSB_TSPI5_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,16)))
+#define TSB_TSPI5_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,17)))
+#define TSB_TSPI5_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,18)))
+#define TSB_TSPI5_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,19)))
+#define TSB_TSPI5_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,31)))
+#define TSB_TSPI5_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR1,0)))
+#define TSB_TSPI5_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR1,1)))
+#define TSB_TSPI5_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SECTCR0,0)))
+#define TSB_TSPI5_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,4)))
+#define TSB_TSPI5_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,5)))
+#define TSB_TSPI5_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,6)))
+#define TSB_TSPI5_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,7)))
+#define TSB_TSPI5_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,20)))
+#define TSB_TSPI5_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,21)))
+#define TSB_TSPI5_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,22)))
+#define TSB_TSPI5_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,23)))
+#define TSB_TSPI5_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,31)))
+#define TSB_TSPI5_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,0)))
+#define TSB_TSPI5_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,1)))
+#define TSB_TSPI5_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,2)))
+#define TSB_TSPI5_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,3)))
+
+#define TSB_TSPI6_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR0,0)))
+#define TSB_TSPI6_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,12)))
+#define TSB_TSPI6_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,13)))
+#define TSB_TSPI6_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,14)))
+#define TSB_TSPI6_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,15)))
+#define TSB_TSPI6_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,16)))
+#define TSB_TSPI6_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,0)))
+#define TSB_TSPI6_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,1)))
+#define TSB_TSPI6_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,2)))
+#define TSB_TSPI6_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,4)))
+#define TSB_TSPI6_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,5)))
+#define TSB_TSPI6_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,6)))
+#define TSB_TSPI6_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,7)))
+#define TSB_TSPI6_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,21)))
+#define TSB_TSPI6_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR3,0)))
+#define TSB_TSPI6_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR3,1)))
+#define TSB_TSPI6_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,14)))
+#define TSB_TSPI6_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,15)))
+#define TSB_TSPI6_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,16)))
+#define TSB_TSPI6_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,17)))
+#define TSB_TSPI6_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,18)))
+#define TSB_TSPI6_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,19)))
+#define TSB_TSPI6_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,31)))
+#define TSB_TSPI6_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR1,0)))
+#define TSB_TSPI6_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR1,1)))
+#define TSB_TSPI6_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SECTCR0,0)))
+#define TSB_TSPI6_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,4)))
+#define TSB_TSPI6_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,5)))
+#define TSB_TSPI6_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,6)))
+#define TSB_TSPI6_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,7)))
+#define TSB_TSPI6_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,20)))
+#define TSB_TSPI6_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,21)))
+#define TSB_TSPI6_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,22)))
+#define TSB_TSPI6_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,23)))
+#define TSB_TSPI6_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,31)))
+#define TSB_TSPI6_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,0)))
+#define TSB_TSPI6_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,1)))
+#define TSB_TSPI6_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,2)))
+#define TSB_TSPI6_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,3)))
+
+#define TSB_TSPI7_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR0,0)))
+#define TSB_TSPI7_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,12)))
+#define TSB_TSPI7_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,13)))
+#define TSB_TSPI7_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,14)))
+#define TSB_TSPI7_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,15)))
+#define TSB_TSPI7_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,16)))
+#define TSB_TSPI7_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,0)))
+#define TSB_TSPI7_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,1)))
+#define TSB_TSPI7_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,2)))
+#define TSB_TSPI7_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,4)))
+#define TSB_TSPI7_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,5)))
+#define TSB_TSPI7_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,6)))
+#define TSB_TSPI7_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,7)))
+#define TSB_TSPI7_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,21)))
+#define TSB_TSPI7_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR3,0)))
+#define TSB_TSPI7_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR3,1)))
+#define TSB_TSPI7_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,14)))
+#define TSB_TSPI7_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,15)))
+#define TSB_TSPI7_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,16)))
+#define TSB_TSPI7_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,17)))
+#define TSB_TSPI7_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,18)))
+#define TSB_TSPI7_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,19)))
+#define TSB_TSPI7_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,31)))
+#define TSB_TSPI7_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR1,0)))
+#define TSB_TSPI7_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR1,1)))
+#define TSB_TSPI7_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SECTCR0,0)))
+#define TSB_TSPI7_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,4)))
+#define TSB_TSPI7_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,5)))
+#define TSB_TSPI7_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,6)))
+#define TSB_TSPI7_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,7)))
+#define TSB_TSPI7_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,20)))
+#define TSB_TSPI7_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,21)))
+#define TSB_TSPI7_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,22)))
+#define TSB_TSPI7_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,23)))
+#define TSB_TSPI7_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,31)))
+#define TSB_TSPI7_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,0)))
+#define TSB_TSPI7_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,1)))
+#define TSB_TSPI7_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,2)))
+#define TSB_TSPI7_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,3)))
+
+
+/* External Bus Interface(EXB) */
+#define TSB_EXB_MOD_EXBSEL                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->MOD,0)))
+#define TSB_EXB_CS0_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,0)))
+#define TSB_EXB_CS0_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,12)))
+#define TSB_EXB_CS0_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,13)))
+#define TSB_EXB_CS1_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,0)))
+#define TSB_EXB_CS1_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,12)))
+#define TSB_EXB_CS1_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,13)))
+#define TSB_EXB_CS2_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,0)))
+#define TSB_EXB_CS2_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,12)))
+#define TSB_EXB_CS2_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,13)))
+#define TSB_EXB_CS3_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,0)))
+#define TSB_EXB_CS3_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,12)))
+#define TSB_EXB_CS3_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,13)))
+#define TSB_EXB_CLKCTL_CLKEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CLKCTL,0)))
+
+
+/* Clock Generator (CG) */
+#define TSB_CG_OSCCR_IHOSC1EN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,0)))
+#define TSB_CG_OSCCR_OSCSEL                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,8)))
+#define TSB_CG_OSCCR_OSCF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,9)))
+#define TSB_CG_OSCCR_IHOSC1F                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,16)))
+#define TSB_CG_PLL0SEL_PLL0ON                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,0)))
+#define TSB_CG_PLL0SEL_PLL0SEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,1)))
+#define TSB_CG_PLL0SEL_PLL0ST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,2)))
+#define TSB_CG_WUPHCR_WUON                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,0)))
+#define TSB_CG_WUPHCR_WUEF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,1)))
+#define TSB_CG_WUPHCR_WUCLK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,8)))
+#define TSB_CG_WUPLCR_WULON                       (*((__O  uint32_t *)BITBAND_PERI(&TSB_CG->WUPLCR,0)))
+#define TSB_CG_WUPLCR_WULEF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->WUPLCR,1)))
+#define TSB_CG_FSYSMENC_IPMENC00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,0)))
+#define TSB_CG_FSYSMENC_IPMENC01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,1)))
+#define TSB_CG_FSYSMENC_IPMENC02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,2)))
+#define TSB_CG_FSYSMENC_IPMENC03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,3)))
+#define TSB_CG_FSYSMENC_IPMENC05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,5)))
+#define TSB_CG_FSYSMENC_IPMENC06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,6)))
+#define TSB_CG_FSYSMENC_IPMENC07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,7)))
+#define TSB_CG_FSYSMENC_IPMENC08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,8)))
+#define TSB_CG_FSYSMENC_IPMENC09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,9)))
+#define TSB_CG_FSYSMENC_IPMENC10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,10)))
+#define TSB_CG_FSYSMENC_IPMENC11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,11)))
+#define TSB_CG_FSYSMENC_IPMENC12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,12)))
+#define TSB_CG_FSYSMENC_IPMENC13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,13)))
+#define TSB_CG_FSYSMENC_IPMENC14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,14)))
+#define TSB_CG_FSYSMENC_IPMENC15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,15)))
+#define TSB_CG_FSYSMENC_IPMENC16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,16)))
+#define TSB_CG_FSYSMENA_IPMENA00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,0)))
+#define TSB_CG_FSYSMENA_IPMENA01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,1)))
+#define TSB_CG_FSYSMENA_IPMENA02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,2)))
+#define TSB_CG_FSYSMENA_IPMENA03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,3)))
+#define TSB_CG_FSYSMENA_IPMENA04                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,4)))
+#define TSB_CG_FSYSMENA_IPMENA05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,5)))
+#define TSB_CG_FSYSMENA_IPMENA06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,6)))
+#define TSB_CG_FSYSMENA_IPMENA07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,7)))
+#define TSB_CG_FSYSMENA_IPMENA08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,8)))
+#define TSB_CG_FSYSMENA_IPMENA09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,9)))
+#define TSB_CG_FSYSMENA_IPMENA10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,10)))
+#define TSB_CG_FSYSMENA_IPMENA11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,11)))
+#define TSB_CG_FSYSMENA_IPMENA12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,12)))
+#define TSB_CG_FSYSMENA_IPMENA13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,13)))
+#define TSB_CG_FSYSMENA_IPMENA14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,14)))
+#define TSB_CG_FSYSMENA_IPMENA15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,15)))
+#define TSB_CG_FSYSMENA_IPMENA16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,16)))
+#define TSB_CG_FSYSMENA_IPMENA17                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,17)))
+#define TSB_CG_FSYSMENA_IPMENA18                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,18)))
+#define TSB_CG_FSYSMENA_IPMENA19                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,19)))
+#define TSB_CG_FSYSMENA_IPMENA20                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,20)))
+#define TSB_CG_FSYSMENA_IPMENA21                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,21)))
+#define TSB_CG_FSYSMENA_IPMENA23                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,23)))
+#define TSB_CG_FSYSMENA_IPMENA24                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,24)))
+#define TSB_CG_FSYSMENA_IPMENA25                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,25)))
+#define TSB_CG_FSYSMENA_IPMENA26                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,26)))
+#define TSB_CG_FSYSMENA_IPMENA27                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,27)))
+#define TSB_CG_FSYSMENA_IPMENA29                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,29)))
+#define TSB_CG_FSYSMENA_IPMENA30                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,30)))
+#define TSB_CG_FSYSMENA_IPMENA31                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,31)))
+#define TSB_CG_FSYSMENB_IPMENB00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,0)))
+#define TSB_CG_FSYSMENB_IPMENB01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,1)))
+#define TSB_CG_FSYSMENB_IPMENB02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,2)))
+#define TSB_CG_FSYSMENB_IPMENB03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,3)))
+#define TSB_CG_FSYSMENB_IPMENB04                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,4)))
+#define TSB_CG_FSYSMENB_IPMENB05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,5)))
+#define TSB_CG_FSYSMENB_IPMENB06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,6)))
+#define TSB_CG_FSYSMENB_IPMENB07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,7)))
+#define TSB_CG_FSYSMENB_IPMENB08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,8)))
+#define TSB_CG_FSYSMENB_IPMENB09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,9)))
+#define TSB_CG_FSYSMENB_IPMENB11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,11)))
+#define TSB_CG_FSYSMENB_IPMENB12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,12)))
+#define TSB_CG_FSYSMENB_IPMENB13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,13)))
+#define TSB_CG_FSYSMENB_IPMENB14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,14)))
+#define TSB_CG_FSYSMENB_IPMENB15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,15)))
+#define TSB_CG_FSYSMENB_IPMENB16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,16)))
+#define TSB_CG_FSYSMENB_IPMENB17                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,17)))
+#define TSB_CG_FSYSMENB_IPMENB19                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,19)))
+#define TSB_CG_FSYSMENB_IPMENB21                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,21)))
+#define TSB_CG_FSYSMENB_IPMENB22                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,22)))
+#define TSB_CG_FSYSMENB_IPMENB23                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,23)))
+#define TSB_CG_FSYSMENB_IPMENB24                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,24)))
+#define TSB_CG_FSYSMENB_IPMENB28                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,28)))
+#define TSB_CG_FSYSMENB_IPMENB29                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,29)))
+#define TSB_CG_FSYSMENB_IPMENB30                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,30)))
+#define TSB_CG_FSYSMENB_IPMENB31                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,31)))
+#define TSB_CG_FSYSENA_IPENA00                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,0)))
+#define TSB_CG_FSYSENA_IPENA01                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,1)))
+#define TSB_CG_FSYSENA_IPENA02                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,2)))
+#define TSB_CG_FSYSENA_IPENA03                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,3)))
+#define TSB_CG_FSYSENA_IPENA04                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,4)))
+#define TSB_CG_FSYSENA_IPENA05                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,5)))
+#define TSB_CG_FSYSENA_IPENA06                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,6)))
+#define TSB_CG_FSYSENA_IPENA07                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,7)))
+#define TSB_CG_FSYSENA_IPENA08                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,8)))
+#define TSB_CG_FSYSENA_IPENA09                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,9)))
+#define TSB_CG_FCEN_FCIPEN23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,23)))
+#define TSB_CG_FCEN_FCIPEN26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,26)))
+#define TSB_CG_FCEN_FCIPEN27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,27)))
+#define TSB_CG_SPCLKEN_TRCKEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->SPCLKEN,0)))
+#define TSB_CG_SPCLKEN_ADCKEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->SPCLKEN,16)))
+#define TSB_CG_EXTEND2_RSV20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,0)))
+#define TSB_CG_EXTEND2_RSV21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,1)))
+#define TSB_CG_EXTEND2_RSV22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,2)))
+
+
+
+/* Interrupt Monitor Register */
+#define TSB_IMN_FLGNMI_INT000FLG                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLGNMI,0)))
+#define TSB_IMN_FLGNMI_INT016FLG                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLGNMI,16)))
+#define TSB_IMN_FLG1_INT032FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,0)))
+#define TSB_IMN_FLG1_INT033FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,1)))
+#define TSB_IMN_FLG1_INT034FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,2)))
+#define TSB_IMN_FLG1_INT035FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,3)))
+#define TSB_IMN_FLG1_INT036FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,4)))
+#define TSB_IMN_FLG1_INT037FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,5)))
+#define TSB_IMN_FLG1_INT038FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,6)))
+#define TSB_IMN_FLG1_INT040FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,8)))
+#define TSB_IMN_FLG1_INT041FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,9)))
+#define TSB_IMN_FLG1_INT042FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,10)))
+#define TSB_IMN_FLG1_INT043FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,11)))
+#define TSB_IMN_FLG1_INT045FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,13)))
+#define TSB_IMN_FLG1_INT047FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,15)))
+#define TSB_IMN_FLG1_INT048FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,16)))
+#define TSB_IMN_FLG1_INT050FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,18)))
+#define TSB_IMN_FLG1_INT052FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,20)))
+#define TSB_IMN_FLG1_INT053FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,21)))
+#define TSB_IMN_FLG1_INT054FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,22)))
+#define TSB_IMN_FLG1_INT055FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,23)))
+#define TSB_IMN_FLG1_INT061FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,29)))
+#define TSB_IMN_FLG1_INT063FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,31)))
+#define TSB_IMN_FLG2_INT081FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,17)))
+#define TSB_IMN_FLG2_INT082FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,18)))
+#define TSB_IMN_FLG2_INT083FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,19)))
+#define TSB_IMN_FLG2_INT084FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,20)))
+#define TSB_IMN_FLG2_INT085FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,21)))
+#define TSB_IMN_FLG2_INT086FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,22)))
+#define TSB_IMN_FLG2_INT087FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,23)))
+#define TSB_IMN_FLG2_INT088FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,24)))
+#define TSB_IMN_FLG2_INT089FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,25)))
+#define TSB_IMN_FLG3_INT096FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,0)))
+#define TSB_IMN_FLG3_INT097FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,1)))
+#define TSB_IMN_FLG3_INT098FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,2)))
+#define TSB_IMN_FLG3_INT099FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,3)))
+#define TSB_IMN_FLG3_INT100FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,4)))
+#define TSB_IMN_FLG3_INT101FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,5)))
+#define TSB_IMN_FLG3_INT102FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,6)))
+#define TSB_IMN_FLG3_INT103FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,7)))
+#define TSB_IMN_FLG3_INT104FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,8)))
+#define TSB_IMN_FLG3_INT105FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,9)))
+#define TSB_IMN_FLG3_INT106FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,10)))
+#define TSB_IMN_FLG3_INT107FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,11)))
+#define TSB_IMN_FLG3_INT108FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,12)))
+#define TSB_IMN_FLG3_INT109FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,13)))
+#define TSB_IMN_FLG3_INT110FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,14)))
+#define TSB_IMN_FLG3_INT111FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,15)))
+#define TSB_IMN_FLG3_INT112FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,16)))
+#define TSB_IMN_FLG3_INT113FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,17)))
+#define TSB_IMN_FLG3_INT114FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,18)))
+#define TSB_IMN_FLG3_INT115FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,19)))
+#define TSB_IMN_FLG3_INT116FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,20)))
+#define TSB_IMN_FLG3_INT117FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,21)))
+#define TSB_IMN_FLG3_INT118FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,22)))
+#define TSB_IMN_FLG3_INT119FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,23)))
+#define TSB_IMN_FLG3_INT120FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,24)))
+#define TSB_IMN_FLG3_INT121FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,25)))
+#define TSB_IMN_FLG3_INT122FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,26)))
+#define TSB_IMN_FLG3_INT123FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,27)))
+#define TSB_IMN_FLG3_INT124FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,28)))
+#define TSB_IMN_FLG3_INT125FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,29)))
+#define TSB_IMN_FLG3_INT126FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,30)))
+#define TSB_IMN_FLG3_INT127FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,31)))
+#define TSB_IMN_FLG4_INT128FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,0)))
+#define TSB_IMN_FLG4_INT129FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,1)))
+#define TSB_IMN_FLG4_INT130FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,2)))
+#define TSB_IMN_FLG4_INT131FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,3)))
+#define TSB_IMN_FLG4_INT132FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,4)))
+#define TSB_IMN_FLG4_INT133FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,5)))
+#define TSB_IMN_FLG4_INT134FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,6)))
+#define TSB_IMN_FLG4_INT135FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,7)))
+#define TSB_IMN_FLG4_INT136FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,8)))
+#define TSB_IMN_FLG4_INT137FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,9)))
+#define TSB_IMN_FLG4_INT138FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,10)))
+#define TSB_IMN_FLG4_INT139FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,11)))
+#define TSB_IMN_FLG4_INT140FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,12)))
+#define TSB_IMN_FLG4_INT141FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,13)))
+#define TSB_IMN_FLG4_INT142FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,14)))
+#define TSB_IMN_FLG4_INT143FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,15)))
+#define TSB_IMN_FLG4_INT144FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,16)))
+#define TSB_IMN_FLG4_INT145FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,17)))
+#define TSB_IMN_FLG4_INT146FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,18)))
+#define TSB_IMN_FLG4_INT147FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,19)))
+#define TSB_IMN_FLG4_INT148FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,20)))
+#define TSB_IMN_FLG4_INT149FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,21)))
+#define TSB_IMN_FLG4_INT150FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,22)))
+#define TSB_IMN_FLG4_INT151FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,23)))
+#define TSB_IMN_FLG4_INT152FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,24)))
+#define TSB_IMN_FLG4_INT153FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,25)))
+#define TSB_IMN_FLG4_INT154FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,26)))
+#define TSB_IMN_FLG4_INT155FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,27)))
+#define TSB_IMN_FLG4_INT156FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,28)))
+#define TSB_IMN_FLG4_INT157FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,29)))
+#define TSB_IMN_FLG4_INT158FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,30)))
+#define TSB_IMN_FLG4_INT159FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,31)))
+#define TSB_IMN_FLG5_INT160FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,0)))
+#define TSB_IMN_FLG5_INT161FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,1)))
+#define TSB_IMN_FLG5_INT162FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,2)))
+#define TSB_IMN_FLG5_INT163FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,3)))
+#define TSB_IMN_FLG5_INT164FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,4)))
+#define TSB_IMN_FLG5_INT165FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,5)))
+#define TSB_IMN_FLG5_INT166FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,6)))
+#define TSB_IMN_FLG5_INT167FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,7)))
+#define TSB_IMN_FLG5_INT168FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,8)))
+#define TSB_IMN_FLG5_INT169FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,9)))
+#define TSB_IMN_FLG5_INT170FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,10)))
+#define TSB_IMN_FLG5_INT171FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,11)))
+#define TSB_IMN_FLG5_INT172FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,12)))
+#define TSB_IMN_FLG5_INT173FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,13)))
+#define TSB_IMN_FLG5_INT174FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,14)))
+#define TSB_IMN_FLG5_INT175FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,15)))
+#define TSB_IMN_FLG5_INT176FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,16)))
+#define TSB_IMN_FLG5_INT177FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,17)))
+#define TSB_IMN_FLG5_INT178FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,18)))
+#define TSB_IMN_FLG5_INT179FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,19)))
+#define TSB_IMN_FLG5_INT180FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,20)))
+#define TSB_IMN_FLG5_INT181FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,21)))
+#define TSB_IMN_FLG5_INT182FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,22)))
+#define TSB_IMN_FLG5_INT183FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,23)))
+#define TSB_IMN_FLG5_INT184FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,24)))
+#define TSB_IMN_FLG5_INT185FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,25)))
+#define TSB_IMN_FLG5_INT186FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,26)))
+#define TSB_IMN_FLG5_INT187FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,27)))
+#define TSB_IMN_FLG5_INT188FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,28)))
+#define TSB_IMN_FLG5_INT189FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,29)))
+#define TSB_IMN_FLG5_INT190FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,30)))
+#define TSB_IMN_FLG5_INT191FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,31)))
+#define TSB_IMN_FLG6_INT192FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,0)))
+#define TSB_IMN_FLG6_INT193FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,1)))
+#define TSB_IMN_FLG6_INT194FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,2)))
+#define TSB_IMN_FLG6_INT195FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,3)))
+#define TSB_IMN_FLG6_INT196FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,4)))
+#define TSB_IMN_FLG6_INT197FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,5)))
+#define TSB_IMN_FLG6_INT198FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,6)))
+#define TSB_IMN_FLG6_INT199FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,7)))
+#define TSB_IMN_FLG6_INT200FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,8)))
+#define TSB_IMN_FLG6_INT201FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,9)))
+#define TSB_IMN_FLG6_INT202FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,10)))
+#define TSB_IMN_FLG6_INT203FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,11)))
+#define TSB_IMN_FLG6_INT204FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,12)))
+#define TSB_IMN_FLG6_INT205FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,13)))
+#define TSB_IMN_FLG6_INT206FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,14)))
+#define TSB_IMN_FLG6_INT207FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,15)))
+#define TSB_IMN_FLG6_INT208FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,16)))
+#define TSB_IMN_FLG6_INT209FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,17)))
+#define TSB_IMN_FLG6_INT210FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,18)))
+#define TSB_IMN_FLG6_INT211FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,19)))
+#define TSB_IMN_FLG6_INT212FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,20)))
+#define TSB_IMN_FLG6_INT213FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,21)))
+#define TSB_IMN_FLG6_INT214FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,22)))
+#define TSB_IMN_FLG6_INT215FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,23)))
+#define TSB_IMN_FLG6_INT216FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,24)))
+#define TSB_IMN_FLG6_INT217FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,25)))
+#define TSB_IMN_FLG6_INT218FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,26)))
+#define TSB_IMN_FLG6_INT219FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,27)))
+#define TSB_IMN_FLG6_INT220FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,28)))
+#define TSB_IMN_FLG6_INT221FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,29)))
+#define TSB_IMN_FLG6_INT222FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,30)))
+#define TSB_IMN_FLG6_INT223FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,31)))
+#define TSB_IMN_FLG7_INT224FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,0)))
+#define TSB_IMN_FLG7_INT225FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,1)))
+#define TSB_IMN_FLG7_INT226FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,2)))
+#define TSB_IMN_FLG7_INT227FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,3)))
+#define TSB_IMN_FLG7_INT228FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,4)))
+#define TSB_IMN_FLG7_INT229FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,5)))
+#define TSB_IMN_FLG7_INT230FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,6)))
+#define TSB_IMN_FLG7_INT231FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,7)))
+#define TSB_IMN_FLG7_INT232FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,8)))
+#define TSB_IMN_FLG7_INT233FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,9)))
+#define TSB_IMN_FLG7_INT234FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,10)))
+#define TSB_IMN_FLG7_INT235FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,11)))
+#define TSB_IMN_FLG7_INT236FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,12)))
+#define TSB_IMN_FLG7_INT237FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,13)))
+#define TSB_IMN_FLG7_INT238FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,14)))
+#define TSB_IMN_FLG7_INT239FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,15)))
+#define TSB_IMN_FLG7_INT240FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,16)))
+#define TSB_IMN_FLG7_INT241FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,17)))
+#define TSB_IMN_FLG7_INT242FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,18)))
+#define TSB_IMN_FLG7_INT243FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,19)))
+#define TSB_IMN_FLG7_INT244FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,20)))
+#define TSB_IMN_FLG7_INT245FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,21)))
+#define TSB_IMN_FLG7_INT246FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,22)))
+#define TSB_IMN_FLG7_INT247FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,23)))
+#define TSB_IMN_FLG7_INT248FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,24)))
+#define TSB_IMN_FLG7_INT249FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,25)))
+#define TSB_IMN_FLG7_INT250FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,26)))
+#define TSB_IMN_FLG7_INT251FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,27)))
+#define TSB_IMN_FLG7_INT252FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,28)))
+#define TSB_IMN_FLG7_INT253FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,29)))
+#define TSB_IMN_FLG7_INT254FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,30)))
+#define TSB_IMN_FLG7_INT255FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,31)))
+
+
+/* DNF */
+#define TSB_DNFA_ENCR_NFEN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,0)))
+#define TSB_DNFA_ENCR_NFEN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,1)))
+#define TSB_DNFA_ENCR_NFEN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,2)))
+#define TSB_DNFA_ENCR_NFEN3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,3)))
+#define TSB_DNFA_ENCR_NFEN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,4)))
+#define TSB_DNFA_ENCR_NFEN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,5)))
+#define TSB_DNFA_ENCR_NFEN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,8)))
+#define TSB_DNFA_ENCR_NFEN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,9)))
+#define TSB_DNFA_ENCR_NFEN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,10)))
+#define TSB_DNFA_ENCR_NFEN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,11)))
+
+#define TSB_DNFB_ENCR_NFEN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,0)))
+#define TSB_DNFB_ENCR_NFEN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,1)))
+#define TSB_DNFB_ENCR_NFEN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,2)))
+#define TSB_DNFB_ENCR_NFEN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,4)))
+#define TSB_DNFB_ENCR_NFEN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,5)))
+#define TSB_DNFB_ENCR_NFEN6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,6)))
+#define TSB_DNFB_ENCR_NFEN7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,7)))
+#define TSB_DNFB_ENCR_NFEN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,10)))
+#define TSB_DNFB_ENCR_NFEN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,11)))
+#define TSB_DNFB_ENCR_NFEN14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,14)))
+#define TSB_DNFB_ENCR_NFEN15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,15)))
+
+
+/* Watchdog Timer (SIWDT) */
+#define TSB_SIWD0_EN_WDTE                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->EN,0)))
+#define TSB_SIWD0_EN_WDTF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_SIWD0->EN,1)))
+#define TSB_SIWD0_MOD_RESCR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->MOD,0)))
+#define TSB_SIWD0_MOD_INTF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->MOD,1)))
+
+
+/* NBDIF */
+#define TSB_NBD_CR0_NBDEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_NBD->CR0,0)))
+
+
+/* Malti Porpose Direct Memory Accsess(MDMA) */
+#define TSB_MDMAA_XFTYP_UMODE                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->XFTYP,16)))
+#define TSB_MDMAA_XFTYP_DMODE                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->XFTYP,24)))
+#define TSB_MDMAA_DSNUM_DSINF                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->DSNUM,8)))
+#define TSB_MDMAA_C00XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00XFTYP,16)))
+#define TSB_MDMAA_C00XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00XFTYP,24)))
+#define TSB_MDMAA_C00DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00DSNUM,8)))
+#define TSB_MDMAA_C01XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01XFTYP,16)))
+#define TSB_MDMAA_C01XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01XFTYP,24)))
+#define TSB_MDMAA_C01DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01DSNUM,8)))
+#define TSB_MDMAA_C02XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02XFTYP,16)))
+#define TSB_MDMAA_C02XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02XFTYP,24)))
+#define TSB_MDMAA_C02DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02DSNUM,8)))
+#define TSB_MDMAA_C03XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03XFTYP,16)))
+#define TSB_MDMAA_C03XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03XFTYP,24)))
+#define TSB_MDMAA_C03DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03DSNUM,8)))
+#define TSB_MDMAA_C04XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04XFTYP,16)))
+#define TSB_MDMAA_C04XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04XFTYP,24)))
+#define TSB_MDMAA_C04DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04DSNUM,8)))
+#define TSB_MDMAA_C05XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05XFTYP,16)))
+#define TSB_MDMAA_C05XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05XFTYP,24)))
+#define TSB_MDMAA_C05DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05DSNUM,8)))
+#define TSB_MDMAA_C06XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06XFTYP,16)))
+#define TSB_MDMAA_C06XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06XFTYP,24)))
+#define TSB_MDMAA_C06DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06DSNUM,8)))
+#define TSB_MDMAA_C07XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07XFTYP,16)))
+#define TSB_MDMAA_C07XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07XFTYP,24)))
+#define TSB_MDMAA_C07DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07DSNUM,8)))
+#define TSB_MDMAA_C08XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08XFTYP,16)))
+#define TSB_MDMAA_C08XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08XFTYP,24)))
+#define TSB_MDMAA_C08DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08DSNUM,8)))
+#define TSB_MDMAA_C09XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09XFTYP,16)))
+#define TSB_MDMAA_C09XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09XFTYP,24)))
+#define TSB_MDMAA_C09DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09DSNUM,8)))
+#define TSB_MDMAA_C10XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10XFTYP,16)))
+#define TSB_MDMAA_C10XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10XFTYP,24)))
+#define TSB_MDMAA_C10DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10DSNUM,8)))
+#define TSB_MDMAA_C11XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11XFTYP,16)))
+#define TSB_MDMAA_C11XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11XFTYP,24)))
+#define TSB_MDMAA_C11DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11DSNUM,8)))
+#define TSB_MDMAA_C12XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12XFTYP,16)))
+#define TSB_MDMAA_C12XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12XFTYP,24)))
+#define TSB_MDMAA_C12DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12DSNUM,8)))
+#define TSB_MDMAA_C13XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13XFTYP,16)))
+#define TSB_MDMAA_C13XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13XFTYP,24)))
+#define TSB_MDMAA_C13DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13DSNUM,8)))
+#define TSB_MDMAA_C14XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14XFTYP,16)))
+#define TSB_MDMAA_C14XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14XFTYP,24)))
+#define TSB_MDMAA_C14DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14DSNUM,8)))
+#define TSB_MDMAA_C15XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15XFTYP,16)))
+#define TSB_MDMAA_C15XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15XFTYP,24)))
+#define TSB_MDMAA_C15DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15DSNUM,8)))
+#define TSB_MDMAA_C16XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16XFTYP,16)))
+#define TSB_MDMAA_C16XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16XFTYP,24)))
+#define TSB_MDMAA_C16DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16DSNUM,8)))
+#define TSB_MDMAA_C17XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17XFTYP,16)))
+#define TSB_MDMAA_C17XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17XFTYP,24)))
+#define TSB_MDMAA_C17DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17DSNUM,8)))
+#define TSB_MDMAA_C18XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18XFTYP,16)))
+#define TSB_MDMAA_C18XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18XFTYP,24)))
+#define TSB_MDMAA_C18DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18DSNUM,8)))
+#define TSB_MDMAA_C19XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19XFTYP,16)))
+#define TSB_MDMAA_C19XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19XFTYP,24)))
+#define TSB_MDMAA_C19DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19DSNUM,8)))
+#define TSB_MDMAA_C20XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20XFTYP,16)))
+#define TSB_MDMAA_C20XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20XFTYP,24)))
+#define TSB_MDMAA_C20DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20DSNUM,8)))
+#define TSB_MDMAA_C21XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21XFTYP,16)))
+#define TSB_MDMAA_C21XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21XFTYP,24)))
+#define TSB_MDMAA_C21DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21DSNUM,8)))
+#define TSB_MDMAA_C22XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22XFTYP,16)))
+#define TSB_MDMAA_C22XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22XFTYP,24)))
+#define TSB_MDMAA_C22DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22DSNUM,8)))
+#define TSB_MDMAA_C23XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23XFTYP,16)))
+#define TSB_MDMAA_C23XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23XFTYP,24)))
+#define TSB_MDMAA_C23DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23DSNUM,8)))
+#define TSB_MDMAA_C24XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24XFTYP,16)))
+#define TSB_MDMAA_C24XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24XFTYP,24)))
+#define TSB_MDMAA_C24DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24DSNUM,8)))
+#define TSB_MDMAA_C25XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25XFTYP,16)))
+#define TSB_MDMAA_C25XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25XFTYP,24)))
+#define TSB_MDMAA_C25DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25DSNUM,8)))
+#define TSB_MDMAA_C26XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26XFTYP,16)))
+#define TSB_MDMAA_C26XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26XFTYP,24)))
+#define TSB_MDMAA_C26DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26DSNUM,8)))
+#define TSB_MDMAA_C27XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27XFTYP,16)))
+#define TSB_MDMAA_C27XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27XFTYP,24)))
+#define TSB_MDMAA_C27DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27DSNUM,8)))
+#define TSB_MDMAA_C28XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28XFTYP,16)))
+#define TSB_MDMAA_C28XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28XFTYP,24)))
+#define TSB_MDMAA_C28DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28DSNUM,8)))
+#define TSB_MDMAA_C29XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29XFTYP,16)))
+#define TSB_MDMAA_C29XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29XFTYP,24)))
+#define TSB_MDMAA_C29DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29DSNUM,8)))
+#define TSB_MDMAA_C30XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30XFTYP,16)))
+#define TSB_MDMAA_C30XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30XFTYP,24)))
+#define TSB_MDMAA_C30DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30DSNUM,8)))
+#define TSB_MDMAA_C31XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31XFTYP,16)))
+#define TSB_MDMAA_C31XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31XFTYP,24)))
+#define TSB_MDMAA_C31DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31DSNUM,8)))
+#define TSB_MDMAA_MSK_MSK0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,0)))
+#define TSB_MDMAA_MSK_MSK1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,1)))
+#define TSB_MDMAA_MSK_MSK2                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,2)))
+#define TSB_MDMAA_MSK_MSK3                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,3)))
+#define TSB_MDMAA_MSK_MSK4                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,4)))
+#define TSB_MDMAA_MSK_MSK5                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,5)))
+#define TSB_MDMAA_MSK_MSK6                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,6)))
+#define TSB_MDMAA_MSK_MSK7                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,7)))
+#define TSB_MDMAA_MSK_MSK8                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,8)))
+#define TSB_MDMAA_MSK_MSK9                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,9)))
+#define TSB_MDMAA_MSK_MSK10                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,10)))
+#define TSB_MDMAA_MSK_MSK11                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,11)))
+#define TSB_MDMAA_MSK_MSK12                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,12)))
+#define TSB_MDMAA_MSK_MSK13                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,13)))
+#define TSB_MDMAA_MSK_MSK14                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,14)))
+#define TSB_MDMAA_MSK_MSK15                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,15)))
+#define TSB_MDMAA_MSK_MSK16                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,16)))
+#define TSB_MDMAA_MSK_MSK17                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,17)))
+#define TSB_MDMAA_MSK_MSK18                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,18)))
+#define TSB_MDMAA_MSK_MSK19                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,19)))
+#define TSB_MDMAA_MSK_MSK20                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,20)))
+#define TSB_MDMAA_MSK_MSK21                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,21)))
+#define TSB_MDMAA_MSK_MSK22                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,22)))
+#define TSB_MDMAA_MSK_MSK23                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,23)))
+#define TSB_MDMAA_MSK_MSK24                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,24)))
+#define TSB_MDMAA_MSK_MSK25                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,25)))
+#define TSB_MDMAA_MSK_MSK26                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,26)))
+#define TSB_MDMAA_MSK_MSK27                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,27)))
+#define TSB_MDMAA_MSK_MSK28                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,28)))
+#define TSB_MDMAA_MSK_MSK29                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,29)))
+#define TSB_MDMAA_MSK_MSK30                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,30)))
+#define TSB_MDMAA_MSK_MSK31                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,31)))
+
+
+/* ARM Prime Cell PL011 */
+#define TSB_FURT0_DR_FE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,8)))
+#define TSB_FURT0_DR_PE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,9)))
+#define TSB_FURT0_DR_BE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,10)))
+#define TSB_FURT0_DR_OE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,11)))
+#define TSB_FURT0_RSR_FE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,0)))
+#define TSB_FURT0_RSR_PE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,1)))
+#define TSB_FURT0_RSR_BE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,2)))
+#define TSB_FURT0_RSR_OE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,3)))
+#define TSB_FURT0_FR_CTS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,0)))
+#define TSB_FURT0_FR_BUSY                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,3)))
+#define TSB_FURT0_FR_RXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,4)))
+#define TSB_FURT0_FR_TXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,5)))
+#define TSB_FURT0_FR_RXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,6)))
+#define TSB_FURT0_FR_TXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,7)))
+#define TSB_FURT0_LCR_H_BRK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,0)))
+#define TSB_FURT0_LCR_H_PEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,1)))
+#define TSB_FURT0_LCR_H_EPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,2)))
+#define TSB_FURT0_LCR_H_STP2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,3)))
+#define TSB_FURT0_LCR_H_FEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,4)))
+#define TSB_FURT0_LCR_H_SPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,7)))
+#define TSB_FURT0_CR_UARTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,0)))
+#define TSB_FURT0_CR_SIREN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,1)))
+#define TSB_FURT0_CR_SIRLP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,2)))
+#define TSB_FURT0_CR_TXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,8)))
+#define TSB_FURT0_CR_RXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,9)))
+#define TSB_FURT0_CR_RTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,14)))
+#define TSB_FURT0_CR_CTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,15)))
+#define TSB_FURT0_IMSC_RXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,4)))
+#define TSB_FURT0_IMSC_TXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,5)))
+#define TSB_FURT0_IMSC_RTIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,6)))
+#define TSB_FURT0_IMSC_FEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,7)))
+#define TSB_FURT0_IMSC_PEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,8)))
+#define TSB_FURT0_IMSC_BEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,9)))
+#define TSB_FURT0_IMSC_OEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,10)))
+#define TSB_FURT0_RIS_RXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,4)))
+#define TSB_FURT0_RIS_TXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,5)))
+#define TSB_FURT0_RIS_RTRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,6)))
+#define TSB_FURT0_RIS_FERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,7)))
+#define TSB_FURT0_RIS_PERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,8)))
+#define TSB_FURT0_RIS_BERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,9)))
+#define TSB_FURT0_RIS_OERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,10)))
+#define TSB_FURT0_MIS_RXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,4)))
+#define TSB_FURT0_MIS_TXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,5)))
+#define TSB_FURT0_MIS_RTMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,6)))
+#define TSB_FURT0_MIS_FEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,7)))
+#define TSB_FURT0_MIS_PEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,8)))
+#define TSB_FURT0_MIS_BEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,9)))
+#define TSB_FURT0_MIS_OEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,10)))
+#define TSB_FURT0_ICR_RXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,4)))
+#define TSB_FURT0_ICR_TXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,5)))
+#define TSB_FURT0_ICR_RTIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,6)))
+#define TSB_FURT0_ICR_FEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,7)))
+#define TSB_FURT0_ICR_PEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,8)))
+#define TSB_FURT0_ICR_BEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,9)))
+#define TSB_FURT0_ICR_OEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,10)))
+#define TSB_FURT0_DMACR_RXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,0)))
+#define TSB_FURT0_DMACR_TXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,1)))
+#define TSB_FURT0_DMACR_DMAONERR                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,2)))
+
+#define TSB_FURT1_DR_FE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,8)))
+#define TSB_FURT1_DR_PE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,9)))
+#define TSB_FURT1_DR_BE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,10)))
+#define TSB_FURT1_DR_OE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,11)))
+#define TSB_FURT1_RSR_FE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,0)))
+#define TSB_FURT1_RSR_PE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,1)))
+#define TSB_FURT1_RSR_BE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,2)))
+#define TSB_FURT1_RSR_OE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,3)))
+#define TSB_FURT1_FR_CTS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,0)))
+#define TSB_FURT1_FR_BUSY                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,3)))
+#define TSB_FURT1_FR_RXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,4)))
+#define TSB_FURT1_FR_TXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,5)))
+#define TSB_FURT1_FR_RXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,6)))
+#define TSB_FURT1_FR_TXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,7)))
+#define TSB_FURT1_LCR_H_BRK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,0)))
+#define TSB_FURT1_LCR_H_PEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,1)))
+#define TSB_FURT1_LCR_H_EPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,2)))
+#define TSB_FURT1_LCR_H_STP2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,3)))
+#define TSB_FURT1_LCR_H_FEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,4)))
+#define TSB_FURT1_LCR_H_SPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,7)))
+#define TSB_FURT1_CR_UARTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,0)))
+#define TSB_FURT1_CR_SIREN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,1)))
+#define TSB_FURT1_CR_SIRLP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,2)))
+#define TSB_FURT1_CR_TXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,8)))
+#define TSB_FURT1_CR_RXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,9)))
+#define TSB_FURT1_CR_RTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,14)))
+#define TSB_FURT1_CR_CTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,15)))
+#define TSB_FURT1_IMSC_RXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,4)))
+#define TSB_FURT1_IMSC_TXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,5)))
+#define TSB_FURT1_IMSC_RTIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,6)))
+#define TSB_FURT1_IMSC_FEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,7)))
+#define TSB_FURT1_IMSC_PEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,8)))
+#define TSB_FURT1_IMSC_BEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,9)))
+#define TSB_FURT1_IMSC_OEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,10)))
+#define TSB_FURT1_RIS_RXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,4)))
+#define TSB_FURT1_RIS_TXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,5)))
+#define TSB_FURT1_RIS_RTRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,6)))
+#define TSB_FURT1_RIS_FERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,7)))
+#define TSB_FURT1_RIS_PERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,8)))
+#define TSB_FURT1_RIS_BERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,9)))
+#define TSB_FURT1_RIS_OERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,10)))
+#define TSB_FURT1_MIS_RXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,4)))
+#define TSB_FURT1_MIS_TXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,5)))
+#define TSB_FURT1_MIS_RTMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,6)))
+#define TSB_FURT1_MIS_FEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,7)))
+#define TSB_FURT1_MIS_PEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,8)))
+#define TSB_FURT1_MIS_BEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,9)))
+#define TSB_FURT1_MIS_OEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,10)))
+#define TSB_FURT1_ICR_RXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,4)))
+#define TSB_FURT1_ICR_TXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,5)))
+#define TSB_FURT1_ICR_RTIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,6)))
+#define TSB_FURT1_ICR_FEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,7)))
+#define TSB_FURT1_ICR_PEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,8)))
+#define TSB_FURT1_ICR_BEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,9)))
+#define TSB_FURT1_ICR_OEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,10)))
+#define TSB_FURT1_DMACR_RXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->DMACR,0)))
+#define TSB_FURT1_DMACR_TXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->DMACR,1)))
+#define TSB_FURT1_DMACR_DMAONERR                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->DMACR,2)))
+
+
+/* ADC */
+#define TSB_ADA_CR0_CNT                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,0)))
+#define TSB_ADA_CR0_SGL                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,1)))
+#define TSB_ADA_CR0_HPSGL                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,2)))
+#define TSB_ADA_CR0_ADEN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,7)))
+#define TSB_ADA_CR1_TRGEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,0)))
+#define TSB_ADA_CR1_HPTRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,1)))
+#define TSB_ADA_CR1_TRGDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,4)))
+#define TSB_ADA_CR1_SGLDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,5)))
+#define TSB_ADA_CR1_CNTDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,6)))
+#define TSB_ADA_CR1_HPDMEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,7)))
+#define TSB_ADA_ST_HPF                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,0)))
+#define TSB_ADA_ST_TRGF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,1)))
+#define TSB_ADA_ST_SNGF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,2)))
+#define TSB_ADA_ST_CNTF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,3)))
+#define TSB_ADA_ST_ADBF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,7)))
+#define TSB_ADA_MOD0_DACON                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->MOD0,0)))
+#define TSB_ADA_MOD0_RCUT                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->MOD0,1)))
+#define TSB_ADA_CMPEN_CMP0EN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPEN,0)))
+#define TSB_ADA_CMPEN_CMP1EN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPEN,1)))
+#define TSB_ADA_CMPCR0_ADBIG0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR0,5)))
+#define TSB_ADA_CMPCR0_CMPCND0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR0,6)))
+#define TSB_ADA_CMPCR1_ADBIG1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR1,5)))
+#define TSB_ADA_CMPCR1_CMPCND1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR1,6)))
+#define TSB_ADA_TSET0_ENINT0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET0,7)))
+#define TSB_ADA_TSET1_ENINT1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET1,7)))
+#define TSB_ADA_TSET2_ENINT2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET2,7)))
+#define TSB_ADA_TSET3_ENINT3                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET3,7)))
+#define TSB_ADA_TSET4_ENINT4                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET4,7)))
+#define TSB_ADA_TSET5_ENINT5                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET5,7)))
+#define TSB_ADA_TSET6_ENINT6                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET6,7)))
+#define TSB_ADA_TSET7_ENINT7                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET7,7)))
+#define TSB_ADA_TSET8_ENINT8                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET8,7)))
+#define TSB_ADA_TSET9_ENINT9                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET9,7)))
+#define TSB_ADA_TSET10_ENINT10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET10,7)))
+#define TSB_ADA_TSET11_ENINT11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET11,7)))
+#define TSB_ADA_TSET12_ENINT12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET12,7)))
+#define TSB_ADA_TSET13_ENINT13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET13,7)))
+#define TSB_ADA_TSET14_ENINT14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET14,7)))
+#define TSB_ADA_TSET15_ENINT15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET15,7)))
+#define TSB_ADA_TSET16_ENINT16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET16,7)))
+#define TSB_ADA_TSET17_ENINT17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET17,7)))
+#define TSB_ADA_TSET18_ENINT18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET18,7)))
+#define TSB_ADA_TSET19_ENINT19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET19,7)))
+#define TSB_ADA_TSET20_ENINT20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET20,7)))
+#define TSB_ADA_TSET21_ENINT21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET21,7)))
+#define TSB_ADA_TSET22_ENINT22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET22,7)))
+#define TSB_ADA_TSET23_ENINT23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET23,7)))
+#define TSB_ADA_REG0_ADRF0                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,0)))
+#define TSB_ADA_REG0_ADOVRF0                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,1)))
+#define TSB_ADA_REG0_ADRF_M0                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,28)))
+#define TSB_ADA_REG0_ADOVRF_M0                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,29)))
+#define TSB_ADA_REG1_ADRF1                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,0)))
+#define TSB_ADA_REG1_ADOVRF1                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,1)))
+#define TSB_ADA_REG1_ADRF_M1                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,28)))
+#define TSB_ADA_REG1_ADOVRF_M1                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,29)))
+#define TSB_ADA_REG2_ADRF2                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,0)))
+#define TSB_ADA_REG2_ADOVRF2                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,1)))
+#define TSB_ADA_REG2_ADRF_M2                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,28)))
+#define TSB_ADA_REG2_ADOVRF_M2                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,29)))
+#define TSB_ADA_REG3_ADRF3                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,0)))
+#define TSB_ADA_REG3_ADOVRF3                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,1)))
+#define TSB_ADA_REG3_ADRF_M3                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,28)))
+#define TSB_ADA_REG3_ADOVRF_M3                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,29)))
+#define TSB_ADA_REG4_ADRF4                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,0)))
+#define TSB_ADA_REG4_ADOVRF4                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,1)))
+#define TSB_ADA_REG4_ADRF_M4                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,28)))
+#define TSB_ADA_REG4_ADOVRF_M4                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,29)))
+#define TSB_ADA_REG5_ADRF5                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,0)))
+#define TSB_ADA_REG5_ADOVRF5                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,1)))
+#define TSB_ADA_REG5_ADRF_M5                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,28)))
+#define TSB_ADA_REG5_ADOVRF_M5                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,29)))
+#define TSB_ADA_REG6_ADRF6                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,0)))
+#define TSB_ADA_REG6_ADOVRF6                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,1)))
+#define TSB_ADA_REG6_ADRF_M6                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,28)))
+#define TSB_ADA_REG6_ADOVRF_M6                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,29)))
+#define TSB_ADA_REG7_ADRF7                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,0)))
+#define TSB_ADA_REG7_ADOVRF7                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,1)))
+#define TSB_ADA_REG7_ADRF_M7                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,28)))
+#define TSB_ADA_REG7_ADOVRF_M7                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,29)))
+#define TSB_ADA_REG8_ADRF8                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,0)))
+#define TSB_ADA_REG8_ADOVRF8                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,1)))
+#define TSB_ADA_REG8_ADRF_M8                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,28)))
+#define TSB_ADA_REG8_ADOVRF_M8                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,29)))
+#define TSB_ADA_REG9_ADRF9                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,0)))
+#define TSB_ADA_REG9_ADOVRF9                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,1)))
+#define TSB_ADA_REG9_ADRF_M9                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,28)))
+#define TSB_ADA_REG9_ADOVRF_M9                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,29)))
+#define TSB_ADA_REG10_ADRF10                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,0)))
+#define TSB_ADA_REG10_ADOVRF10                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,1)))
+#define TSB_ADA_REG10_ADRF_M10                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,28)))
+#define TSB_ADA_REG10_ADOVRF_M10                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,29)))
+#define TSB_ADA_REG11_ADRF11                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,0)))
+#define TSB_ADA_REG11_ADOVRF11                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,1)))
+#define TSB_ADA_REG11_ADRF_M11                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,28)))
+#define TSB_ADA_REG11_ADOVRF_M11                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,29)))
+#define TSB_ADA_REG12_ADRF12                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,0)))
+#define TSB_ADA_REG12_ADOVRF12                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,1)))
+#define TSB_ADA_REG12_ADRF_M12                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,28)))
+#define TSB_ADA_REG12_ADOVRF_M12                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,29)))
+#define TSB_ADA_REG13_ADRF13                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,0)))
+#define TSB_ADA_REG13_ADOVRF13                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,1)))
+#define TSB_ADA_REG13_ADRF_M13                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,28)))
+#define TSB_ADA_REG13_ADOVRF_M13                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,29)))
+#define TSB_ADA_REG14_ADRF14                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,0)))
+#define TSB_ADA_REG14_ADOVRF14                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,1)))
+#define TSB_ADA_REG14_ADRF_M14                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,28)))
+#define TSB_ADA_REG14_ADOVRF_M14                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,29)))
+#define TSB_ADA_REG15_ADRF15                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,0)))
+#define TSB_ADA_REG15_ADOVRF15                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,1)))
+#define TSB_ADA_REG15_ADRF_M15                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,28)))
+#define TSB_ADA_REG15_ADOVRF_M15                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,29)))
+#define TSB_ADA_REG16_ADRF16                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,0)))
+#define TSB_ADA_REG16_ADOVRF16                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,1)))
+#define TSB_ADA_REG16_ADRF_M16                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,28)))
+#define TSB_ADA_REG16_ADOVRF_M16                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,29)))
+#define TSB_ADA_REG17_ADRF17                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,0)))
+#define TSB_ADA_REG17_ADOVRF17                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,1)))
+#define TSB_ADA_REG17_ADRF_M17                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,28)))
+#define TSB_ADA_REG17_ADOVRF_M17                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,29)))
+#define TSB_ADA_REG18_ADRF18                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,0)))
+#define TSB_ADA_REG18_ADOVRF18                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,1)))
+#define TSB_ADA_REG18_ADRF_M18                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,28)))
+#define TSB_ADA_REG18_ADOVRF_M18                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,29)))
+#define TSB_ADA_REG19_ADRF19                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,0)))
+#define TSB_ADA_REG19_ADOVRF19                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,1)))
+#define TSB_ADA_REG19_ADRF_M19                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,28)))
+#define TSB_ADA_REG19_ADOVRF_M19                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,29)))
+#define TSB_ADA_REG20_ADRF20                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,0)))
+#define TSB_ADA_REG20_ADOVRF20                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,1)))
+#define TSB_ADA_REG20_ADRF_M20                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,28)))
+#define TSB_ADA_REG20_ADOVRF_M20                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,29)))
+#define TSB_ADA_REG21_ADRF21                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,0)))
+#define TSB_ADA_REG21_ADOVRF21                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,1)))
+#define TSB_ADA_REG21_ADRF_M21                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,28)))
+#define TSB_ADA_REG21_ADOVRF_M21                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,29)))
+#define TSB_ADA_REG22_ADRF22                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,0)))
+#define TSB_ADA_REG22_ADOVRF22                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,1)))
+#define TSB_ADA_REG22_ADRF_M22                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,28)))
+#define TSB_ADA_REG22_ADOVRF_M22                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,29)))
+#define TSB_ADA_REG23_ADRF23                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,0)))
+#define TSB_ADA_REG23_ADOVRF23                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,1)))
+#define TSB_ADA_REG23_ADRF_M23                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,28)))
+#define TSB_ADA_REG23_ADOVRF_M23                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,29)))
+
+
+/* Digital analog converter (DAC) */
+#define TSB_DA0_CR_EN                             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DA0->CR,0)))
+
+#define TSB_DA1_CR_EN                             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DA1->CR,0)))
+
+
+/* 16-bit Timer/Event Counter (TB) */
+#define TSB_T32A0_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->MOD,0)))
+#define TSB_T32A0_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->MOD,1)))
+#define TSB_T32A0_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,0)))
+#define TSB_T32A0_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,1)))
+#define TSB_T32A0_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,2)))
+#define TSB_T32A0_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,4)))
+#define TSB_T32A0_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRA,20)))
+#define TSB_T32A0_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,0)))
+#define TSB_T32A0_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,1)))
+#define TSB_T32A0_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,2)))
+#define TSB_T32A0_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,3)))
+#define TSB_T32A0_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,0)))
+#define TSB_T32A0_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,1)))
+#define TSB_T32A0_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,2)))
+#define TSB_T32A0_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,3)))
+#define TSB_T32A0_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,0)))
+#define TSB_T32A0_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,1)))
+#define TSB_T32A0_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,2)))
+#define TSB_T32A0_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,0)))
+#define TSB_T32A0_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,1)))
+#define TSB_T32A0_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,2)))
+#define TSB_T32A0_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,4)))
+#define TSB_T32A0_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRB,20)))
+#define TSB_T32A0_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,0)))
+#define TSB_T32A0_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,1)))
+#define TSB_T32A0_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,2)))
+#define TSB_T32A0_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,3)))
+#define TSB_T32A0_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,0)))
+#define TSB_T32A0_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,1)))
+#define TSB_T32A0_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,2)))
+#define TSB_T32A0_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,3)))
+#define TSB_T32A0_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,0)))
+#define TSB_T32A0_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,1)))
+#define TSB_T32A0_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,2)))
+#define TSB_T32A0_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,0)))
+#define TSB_T32A0_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,1)))
+#define TSB_T32A0_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,2)))
+#define TSB_T32A0_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,4)))
+#define TSB_T32A0_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRC,20)))
+#define TSB_T32A0_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,0)))
+#define TSB_T32A0_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,1)))
+#define TSB_T32A0_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,2)))
+#define TSB_T32A0_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,3)))
+#define TSB_T32A0_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,4)))
+#define TSB_T32A0_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,0)))
+#define TSB_T32A0_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,1)))
+#define TSB_T32A0_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,2)))
+#define TSB_T32A0_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,3)))
+#define TSB_T32A0_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,4)))
+#define TSB_T32A0_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,0)))
+#define TSB_T32A0_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,1)))
+#define TSB_T32A0_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,2)))
+#define TSB_T32A0_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->PLSCR,0)))
+#define TSB_T32A0_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->PLSCR,1)))
+
+#define TSB_T32A1_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->MOD,0)))
+#define TSB_T32A1_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->MOD,1)))
+#define TSB_T32A1_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,0)))
+#define TSB_T32A1_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,1)))
+#define TSB_T32A1_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,2)))
+#define TSB_T32A1_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,4)))
+#define TSB_T32A1_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRA,20)))
+#define TSB_T32A1_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,0)))
+#define TSB_T32A1_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,1)))
+#define TSB_T32A1_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,2)))
+#define TSB_T32A1_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,3)))
+#define TSB_T32A1_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,0)))
+#define TSB_T32A1_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,1)))
+#define TSB_T32A1_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,2)))
+#define TSB_T32A1_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,3)))
+#define TSB_T32A1_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,0)))
+#define TSB_T32A1_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,1)))
+#define TSB_T32A1_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,2)))
+#define TSB_T32A1_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,0)))
+#define TSB_T32A1_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,1)))
+#define TSB_T32A1_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,2)))
+#define TSB_T32A1_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,4)))
+#define TSB_T32A1_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRB,20)))
+#define TSB_T32A1_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,0)))
+#define TSB_T32A1_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,1)))
+#define TSB_T32A1_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,2)))
+#define TSB_T32A1_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,3)))
+#define TSB_T32A1_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,0)))
+#define TSB_T32A1_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,1)))
+#define TSB_T32A1_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,2)))
+#define TSB_T32A1_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,3)))
+#define TSB_T32A1_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,0)))
+#define TSB_T32A1_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,1)))
+#define TSB_T32A1_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,2)))
+#define TSB_T32A1_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,0)))
+#define TSB_T32A1_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,1)))
+#define TSB_T32A1_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,2)))
+#define TSB_T32A1_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,4)))
+#define TSB_T32A1_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRC,20)))
+#define TSB_T32A1_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,0)))
+#define TSB_T32A1_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,1)))
+#define TSB_T32A1_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,2)))
+#define TSB_T32A1_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,3)))
+#define TSB_T32A1_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,4)))
+#define TSB_T32A1_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,0)))
+#define TSB_T32A1_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,1)))
+#define TSB_T32A1_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,2)))
+#define TSB_T32A1_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,3)))
+#define TSB_T32A1_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,4)))
+#define TSB_T32A1_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,0)))
+#define TSB_T32A1_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,1)))
+#define TSB_T32A1_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,2)))
+#define TSB_T32A1_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->PLSCR,0)))
+#define TSB_T32A1_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->PLSCR,1)))
+
+#define TSB_T32A2_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->MOD,0)))
+#define TSB_T32A2_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->MOD,1)))
+#define TSB_T32A2_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,0)))
+#define TSB_T32A2_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,1)))
+#define TSB_T32A2_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,2)))
+#define TSB_T32A2_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,4)))
+#define TSB_T32A2_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRA,20)))
+#define TSB_T32A2_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,0)))
+#define TSB_T32A2_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,1)))
+#define TSB_T32A2_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,2)))
+#define TSB_T32A2_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,3)))
+#define TSB_T32A2_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,0)))
+#define TSB_T32A2_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,1)))
+#define TSB_T32A2_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,2)))
+#define TSB_T32A2_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,3)))
+#define TSB_T32A2_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,0)))
+#define TSB_T32A2_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,1)))
+#define TSB_T32A2_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,2)))
+#define TSB_T32A2_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,0)))
+#define TSB_T32A2_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,1)))
+#define TSB_T32A2_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,2)))
+#define TSB_T32A2_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,4)))
+#define TSB_T32A2_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRB,20)))
+#define TSB_T32A2_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,0)))
+#define TSB_T32A2_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,1)))
+#define TSB_T32A2_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,2)))
+#define TSB_T32A2_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,3)))
+#define TSB_T32A2_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,0)))
+#define TSB_T32A2_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,1)))
+#define TSB_T32A2_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,2)))
+#define TSB_T32A2_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,3)))
+#define TSB_T32A2_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,0)))
+#define TSB_T32A2_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,1)))
+#define TSB_T32A2_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,2)))
+#define TSB_T32A2_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,0)))
+#define TSB_T32A2_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,1)))
+#define TSB_T32A2_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,2)))
+#define TSB_T32A2_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,4)))
+#define TSB_T32A2_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRC,20)))
+#define TSB_T32A2_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,0)))
+#define TSB_T32A2_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,1)))
+#define TSB_T32A2_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,2)))
+#define TSB_T32A2_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,3)))
+#define TSB_T32A2_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,4)))
+#define TSB_T32A2_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,0)))
+#define TSB_T32A2_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,1)))
+#define TSB_T32A2_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,2)))
+#define TSB_T32A2_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,3)))
+#define TSB_T32A2_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,4)))
+#define TSB_T32A2_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,0)))
+#define TSB_T32A2_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,1)))
+#define TSB_T32A2_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,2)))
+#define TSB_T32A2_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->PLSCR,0)))
+#define TSB_T32A2_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->PLSCR,1)))
+
+#define TSB_T32A3_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->MOD,0)))
+#define TSB_T32A3_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->MOD,1)))
+#define TSB_T32A3_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,0)))
+#define TSB_T32A3_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,1)))
+#define TSB_T32A3_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,2)))
+#define TSB_T32A3_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,4)))
+#define TSB_T32A3_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRA,20)))
+#define TSB_T32A3_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,0)))
+#define TSB_T32A3_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,1)))
+#define TSB_T32A3_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,2)))
+#define TSB_T32A3_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,3)))
+#define TSB_T32A3_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,0)))
+#define TSB_T32A3_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,1)))
+#define TSB_T32A3_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,2)))
+#define TSB_T32A3_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,3)))
+#define TSB_T32A3_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,0)))
+#define TSB_T32A3_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,1)))
+#define TSB_T32A3_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,2)))
+#define TSB_T32A3_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,0)))
+#define TSB_T32A3_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,1)))
+#define TSB_T32A3_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,2)))
+#define TSB_T32A3_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,4)))
+#define TSB_T32A3_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRB,20)))
+#define TSB_T32A3_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,0)))
+#define TSB_T32A3_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,1)))
+#define TSB_T32A3_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,2)))
+#define TSB_T32A3_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,3)))
+#define TSB_T32A3_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,0)))
+#define TSB_T32A3_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,1)))
+#define TSB_T32A3_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,2)))
+#define TSB_T32A3_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,3)))
+#define TSB_T32A3_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,0)))
+#define TSB_T32A3_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,1)))
+#define TSB_T32A3_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,2)))
+#define TSB_T32A3_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,0)))
+#define TSB_T32A3_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,1)))
+#define TSB_T32A3_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,2)))
+#define TSB_T32A3_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,4)))
+#define TSB_T32A3_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRC,20)))
+#define TSB_T32A3_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,0)))
+#define TSB_T32A3_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,1)))
+#define TSB_T32A3_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,2)))
+#define TSB_T32A3_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,3)))
+#define TSB_T32A3_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,4)))
+#define TSB_T32A3_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,0)))
+#define TSB_T32A3_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,1)))
+#define TSB_T32A3_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,2)))
+#define TSB_T32A3_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,3)))
+#define TSB_T32A3_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,4)))
+#define TSB_T32A3_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,0)))
+#define TSB_T32A3_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,1)))
+#define TSB_T32A3_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,2)))
+#define TSB_T32A3_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->PLSCR,0)))
+#define TSB_T32A3_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->PLSCR,1)))
+
+#define TSB_T32A4_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->MOD,0)))
+#define TSB_T32A4_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->MOD,1)))
+#define TSB_T32A4_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,0)))
+#define TSB_T32A4_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,1)))
+#define TSB_T32A4_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,2)))
+#define TSB_T32A4_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,4)))
+#define TSB_T32A4_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRA,20)))
+#define TSB_T32A4_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,0)))
+#define TSB_T32A4_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,1)))
+#define TSB_T32A4_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,2)))
+#define TSB_T32A4_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,3)))
+#define TSB_T32A4_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,0)))
+#define TSB_T32A4_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,1)))
+#define TSB_T32A4_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,2)))
+#define TSB_T32A4_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,3)))
+#define TSB_T32A4_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,0)))
+#define TSB_T32A4_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,1)))
+#define TSB_T32A4_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,2)))
+#define TSB_T32A4_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,0)))
+#define TSB_T32A4_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,1)))
+#define TSB_T32A4_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,2)))
+#define TSB_T32A4_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,4)))
+#define TSB_T32A4_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRB,20)))
+#define TSB_T32A4_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,0)))
+#define TSB_T32A4_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,1)))
+#define TSB_T32A4_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,2)))
+#define TSB_T32A4_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,3)))
+#define TSB_T32A4_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,0)))
+#define TSB_T32A4_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,1)))
+#define TSB_T32A4_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,2)))
+#define TSB_T32A4_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,3)))
+#define TSB_T32A4_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,0)))
+#define TSB_T32A4_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,1)))
+#define TSB_T32A4_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,2)))
+#define TSB_T32A4_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,0)))
+#define TSB_T32A4_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,1)))
+#define TSB_T32A4_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,2)))
+#define TSB_T32A4_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,4)))
+#define TSB_T32A4_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRC,20)))
+#define TSB_T32A4_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,0)))
+#define TSB_T32A4_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,1)))
+#define TSB_T32A4_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,2)))
+#define TSB_T32A4_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,3)))
+#define TSB_T32A4_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,4)))
+#define TSB_T32A4_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,0)))
+#define TSB_T32A4_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,1)))
+#define TSB_T32A4_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,2)))
+#define TSB_T32A4_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,3)))
+#define TSB_T32A4_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,4)))
+#define TSB_T32A4_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,0)))
+#define TSB_T32A4_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,1)))
+#define TSB_T32A4_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,2)))
+#define TSB_T32A4_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->PLSCR,0)))
+#define TSB_T32A4_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->PLSCR,1)))
+
+#define TSB_T32A5_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->MOD,0)))
+#define TSB_T32A5_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->MOD,1)))
+#define TSB_T32A5_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,0)))
+#define TSB_T32A5_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,1)))
+#define TSB_T32A5_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,2)))
+#define TSB_T32A5_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,4)))
+#define TSB_T32A5_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRA,20)))
+#define TSB_T32A5_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,0)))
+#define TSB_T32A5_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,1)))
+#define TSB_T32A5_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,2)))
+#define TSB_T32A5_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,3)))
+#define TSB_T32A5_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,0)))
+#define TSB_T32A5_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,1)))
+#define TSB_T32A5_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,2)))
+#define TSB_T32A5_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,3)))
+#define TSB_T32A5_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,0)))
+#define TSB_T32A5_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,1)))
+#define TSB_T32A5_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,2)))
+#define TSB_T32A5_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,0)))
+#define TSB_T32A5_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,1)))
+#define TSB_T32A5_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,2)))
+#define TSB_T32A5_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,4)))
+#define TSB_T32A5_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRB,20)))
+#define TSB_T32A5_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,0)))
+#define TSB_T32A5_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,1)))
+#define TSB_T32A5_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,2)))
+#define TSB_T32A5_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,3)))
+#define TSB_T32A5_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,0)))
+#define TSB_T32A5_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,1)))
+#define TSB_T32A5_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,2)))
+#define TSB_T32A5_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,3)))
+#define TSB_T32A5_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,0)))
+#define TSB_T32A5_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,1)))
+#define TSB_T32A5_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,2)))
+#define TSB_T32A5_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,0)))
+#define TSB_T32A5_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,1)))
+#define TSB_T32A5_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,2)))
+#define TSB_T32A5_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,4)))
+#define TSB_T32A5_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRC,20)))
+#define TSB_T32A5_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,0)))
+#define TSB_T32A5_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,1)))
+#define TSB_T32A5_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,2)))
+#define TSB_T32A5_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,3)))
+#define TSB_T32A5_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,4)))
+#define TSB_T32A5_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,0)))
+#define TSB_T32A5_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,1)))
+#define TSB_T32A5_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,2)))
+#define TSB_T32A5_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,3)))
+#define TSB_T32A5_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,4)))
+#define TSB_T32A5_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,0)))
+#define TSB_T32A5_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,1)))
+#define TSB_T32A5_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,2)))
+#define TSB_T32A5_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->PLSCR,0)))
+#define TSB_T32A5_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->PLSCR,1)))
+
+#define TSB_T32A6_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->MOD,0)))
+#define TSB_T32A6_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->MOD,1)))
+#define TSB_T32A6_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,0)))
+#define TSB_T32A6_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,1)))
+#define TSB_T32A6_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,2)))
+#define TSB_T32A6_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,4)))
+#define TSB_T32A6_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRA,20)))
+#define TSB_T32A6_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,0)))
+#define TSB_T32A6_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,1)))
+#define TSB_T32A6_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,2)))
+#define TSB_T32A6_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,3)))
+#define TSB_T32A6_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,0)))
+#define TSB_T32A6_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,1)))
+#define TSB_T32A6_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,2)))
+#define TSB_T32A6_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,3)))
+#define TSB_T32A6_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,0)))
+#define TSB_T32A6_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,1)))
+#define TSB_T32A6_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,2)))
+#define TSB_T32A6_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,0)))
+#define TSB_T32A6_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,1)))
+#define TSB_T32A6_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,2)))
+#define TSB_T32A6_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,4)))
+#define TSB_T32A6_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRB,20)))
+#define TSB_T32A6_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,0)))
+#define TSB_T32A6_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,1)))
+#define TSB_T32A6_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,2)))
+#define TSB_T32A6_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,3)))
+#define TSB_T32A6_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,0)))
+#define TSB_T32A6_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,1)))
+#define TSB_T32A6_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,2)))
+#define TSB_T32A6_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,3)))
+#define TSB_T32A6_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,0)))
+#define TSB_T32A6_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,1)))
+#define TSB_T32A6_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,2)))
+#define TSB_T32A6_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,0)))
+#define TSB_T32A6_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,1)))
+#define TSB_T32A6_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,2)))
+#define TSB_T32A6_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,4)))
+#define TSB_T32A6_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRC,20)))
+#define TSB_T32A6_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,0)))
+#define TSB_T32A6_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,1)))
+#define TSB_T32A6_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,2)))
+#define TSB_T32A6_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,3)))
+#define TSB_T32A6_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,4)))
+#define TSB_T32A6_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,0)))
+#define TSB_T32A6_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,1)))
+#define TSB_T32A6_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,2)))
+#define TSB_T32A6_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,3)))
+#define TSB_T32A6_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,4)))
+#define TSB_T32A6_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,0)))
+#define TSB_T32A6_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,1)))
+#define TSB_T32A6_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,2)))
+#define TSB_T32A6_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->PLSCR,0)))
+#define TSB_T32A6_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->PLSCR,1)))
+
+#define TSB_T32A7_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->MOD,0)))
+#define TSB_T32A7_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->MOD,1)))
+#define TSB_T32A7_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,0)))
+#define TSB_T32A7_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,1)))
+#define TSB_T32A7_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,2)))
+#define TSB_T32A7_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,4)))
+#define TSB_T32A7_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRA,20)))
+#define TSB_T32A7_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,0)))
+#define TSB_T32A7_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,1)))
+#define TSB_T32A7_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,2)))
+#define TSB_T32A7_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,3)))
+#define TSB_T32A7_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,0)))
+#define TSB_T32A7_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,1)))
+#define TSB_T32A7_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,2)))
+#define TSB_T32A7_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,3)))
+#define TSB_T32A7_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,0)))
+#define TSB_T32A7_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,1)))
+#define TSB_T32A7_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,2)))
+#define TSB_T32A7_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,0)))
+#define TSB_T32A7_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,1)))
+#define TSB_T32A7_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,2)))
+#define TSB_T32A7_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,4)))
+#define TSB_T32A7_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRB,20)))
+#define TSB_T32A7_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,0)))
+#define TSB_T32A7_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,1)))
+#define TSB_T32A7_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,2)))
+#define TSB_T32A7_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,3)))
+#define TSB_T32A7_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,0)))
+#define TSB_T32A7_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,1)))
+#define TSB_T32A7_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,2)))
+#define TSB_T32A7_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,3)))
+#define TSB_T32A7_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,0)))
+#define TSB_T32A7_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,1)))
+#define TSB_T32A7_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,2)))
+#define TSB_T32A7_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,0)))
+#define TSB_T32A7_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,1)))
+#define TSB_T32A7_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,2)))
+#define TSB_T32A7_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,4)))
+#define TSB_T32A7_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRC,20)))
+#define TSB_T32A7_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,0)))
+#define TSB_T32A7_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,1)))
+#define TSB_T32A7_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,2)))
+#define TSB_T32A7_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,3)))
+#define TSB_T32A7_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,4)))
+#define TSB_T32A7_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,0)))
+#define TSB_T32A7_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,1)))
+#define TSB_T32A7_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,2)))
+#define TSB_T32A7_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,3)))
+#define TSB_T32A7_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,4)))
+#define TSB_T32A7_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,0)))
+#define TSB_T32A7_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,1)))
+#define TSB_T32A7_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,2)))
+#define TSB_T32A7_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->PLSCR,0)))
+#define TSB_T32A7_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->PLSCR,1)))
+
+#define TSB_T32A8_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->MOD,0)))
+#define TSB_T32A8_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->MOD,1)))
+#define TSB_T32A8_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,0)))
+#define TSB_T32A8_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,1)))
+#define TSB_T32A8_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,2)))
+#define TSB_T32A8_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,4)))
+#define TSB_T32A8_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRA,20)))
+#define TSB_T32A8_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,0)))
+#define TSB_T32A8_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,1)))
+#define TSB_T32A8_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,2)))
+#define TSB_T32A8_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,3)))
+#define TSB_T32A8_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,0)))
+#define TSB_T32A8_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,1)))
+#define TSB_T32A8_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,2)))
+#define TSB_T32A8_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,3)))
+#define TSB_T32A8_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,0)))
+#define TSB_T32A8_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,1)))
+#define TSB_T32A8_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,2)))
+#define TSB_T32A8_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,0)))
+#define TSB_T32A8_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,1)))
+#define TSB_T32A8_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,2)))
+#define TSB_T32A8_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,4)))
+#define TSB_T32A8_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRB,20)))
+#define TSB_T32A8_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,0)))
+#define TSB_T32A8_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,1)))
+#define TSB_T32A8_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,2)))
+#define TSB_T32A8_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,3)))
+#define TSB_T32A8_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,0)))
+#define TSB_T32A8_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,1)))
+#define TSB_T32A8_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,2)))
+#define TSB_T32A8_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,3)))
+#define TSB_T32A8_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,0)))
+#define TSB_T32A8_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,1)))
+#define TSB_T32A8_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,2)))
+#define TSB_T32A8_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,0)))
+#define TSB_T32A8_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,1)))
+#define TSB_T32A8_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,2)))
+#define TSB_T32A8_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,4)))
+#define TSB_T32A8_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRC,20)))
+#define TSB_T32A8_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,0)))
+#define TSB_T32A8_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,1)))
+#define TSB_T32A8_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,2)))
+#define TSB_T32A8_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,3)))
+#define TSB_T32A8_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,4)))
+#define TSB_T32A8_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,0)))
+#define TSB_T32A8_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,1)))
+#define TSB_T32A8_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,2)))
+#define TSB_T32A8_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,3)))
+#define TSB_T32A8_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,4)))
+#define TSB_T32A8_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,0)))
+#define TSB_T32A8_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,1)))
+#define TSB_T32A8_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,2)))
+#define TSB_T32A8_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->PLSCR,0)))
+#define TSB_T32A8_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->PLSCR,1)))
+
+#define TSB_T32A9_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->MOD,0)))
+#define TSB_T32A9_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->MOD,1)))
+#define TSB_T32A9_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,0)))
+#define TSB_T32A9_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,1)))
+#define TSB_T32A9_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,2)))
+#define TSB_T32A9_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,4)))
+#define TSB_T32A9_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRA,20)))
+#define TSB_T32A9_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,0)))
+#define TSB_T32A9_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,1)))
+#define TSB_T32A9_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,2)))
+#define TSB_T32A9_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,3)))
+#define TSB_T32A9_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,0)))
+#define TSB_T32A9_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,1)))
+#define TSB_T32A9_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,2)))
+#define TSB_T32A9_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,3)))
+#define TSB_T32A9_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,0)))
+#define TSB_T32A9_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,1)))
+#define TSB_T32A9_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,2)))
+#define TSB_T32A9_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,0)))
+#define TSB_T32A9_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,1)))
+#define TSB_T32A9_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,2)))
+#define TSB_T32A9_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,4)))
+#define TSB_T32A9_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRB,20)))
+#define TSB_T32A9_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,0)))
+#define TSB_T32A9_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,1)))
+#define TSB_T32A9_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,2)))
+#define TSB_T32A9_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,3)))
+#define TSB_T32A9_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,0)))
+#define TSB_T32A9_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,1)))
+#define TSB_T32A9_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,2)))
+#define TSB_T32A9_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,3)))
+#define TSB_T32A9_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,0)))
+#define TSB_T32A9_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,1)))
+#define TSB_T32A9_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,2)))
+#define TSB_T32A9_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,0)))
+#define TSB_T32A9_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,1)))
+#define TSB_T32A9_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,2)))
+#define TSB_T32A9_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,4)))
+#define TSB_T32A9_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRC,20)))
+#define TSB_T32A9_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,0)))
+#define TSB_T32A9_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,1)))
+#define TSB_T32A9_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,2)))
+#define TSB_T32A9_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,3)))
+#define TSB_T32A9_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,4)))
+#define TSB_T32A9_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,0)))
+#define TSB_T32A9_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,1)))
+#define TSB_T32A9_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,2)))
+#define TSB_T32A9_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,3)))
+#define TSB_T32A9_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,4)))
+#define TSB_T32A9_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,0)))
+#define TSB_T32A9_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,1)))
+#define TSB_T32A9_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,2)))
+#define TSB_T32A9_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->PLSCR,0)))
+#define TSB_T32A9_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->PLSCR,1)))
+
+#define TSB_T32A10_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->MOD,0)))
+#define TSB_T32A10_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->MOD,1)))
+#define TSB_T32A10_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,0)))
+#define TSB_T32A10_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,1)))
+#define TSB_T32A10_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,2)))
+#define TSB_T32A10_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,4)))
+#define TSB_T32A10_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRA,20)))
+#define TSB_T32A10_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,0)))
+#define TSB_T32A10_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,1)))
+#define TSB_T32A10_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,2)))
+#define TSB_T32A10_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,3)))
+#define TSB_T32A10_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,0)))
+#define TSB_T32A10_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,1)))
+#define TSB_T32A10_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,2)))
+#define TSB_T32A10_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,3)))
+#define TSB_T32A10_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,0)))
+#define TSB_T32A10_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,1)))
+#define TSB_T32A10_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,2)))
+#define TSB_T32A10_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,0)))
+#define TSB_T32A10_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,1)))
+#define TSB_T32A10_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,2)))
+#define TSB_T32A10_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,4)))
+#define TSB_T32A10_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRB,20)))
+#define TSB_T32A10_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,0)))
+#define TSB_T32A10_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,1)))
+#define TSB_T32A10_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,2)))
+#define TSB_T32A10_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,3)))
+#define TSB_T32A10_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,0)))
+#define TSB_T32A10_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,1)))
+#define TSB_T32A10_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,2)))
+#define TSB_T32A10_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,3)))
+#define TSB_T32A10_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,0)))
+#define TSB_T32A10_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,1)))
+#define TSB_T32A10_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,2)))
+#define TSB_T32A10_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,0)))
+#define TSB_T32A10_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,1)))
+#define TSB_T32A10_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,2)))
+#define TSB_T32A10_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,4)))
+#define TSB_T32A10_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRC,20)))
+#define TSB_T32A10_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,0)))
+#define TSB_T32A10_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,1)))
+#define TSB_T32A10_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,2)))
+#define TSB_T32A10_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,3)))
+#define TSB_T32A10_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,4)))
+#define TSB_T32A10_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,0)))
+#define TSB_T32A10_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,1)))
+#define TSB_T32A10_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,2)))
+#define TSB_T32A10_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,3)))
+#define TSB_T32A10_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,4)))
+#define TSB_T32A10_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,0)))
+#define TSB_T32A10_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,1)))
+#define TSB_T32A10_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,2)))
+#define TSB_T32A10_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->PLSCR,0)))
+#define TSB_T32A10_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->PLSCR,1)))
+
+#define TSB_T32A11_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->MOD,0)))
+#define TSB_T32A11_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->MOD,1)))
+#define TSB_T32A11_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,0)))
+#define TSB_T32A11_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,1)))
+#define TSB_T32A11_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,2)))
+#define TSB_T32A11_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,4)))
+#define TSB_T32A11_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRA,20)))
+#define TSB_T32A11_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,0)))
+#define TSB_T32A11_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,1)))
+#define TSB_T32A11_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,2)))
+#define TSB_T32A11_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,3)))
+#define TSB_T32A11_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,0)))
+#define TSB_T32A11_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,1)))
+#define TSB_T32A11_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,2)))
+#define TSB_T32A11_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,3)))
+#define TSB_T32A11_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,0)))
+#define TSB_T32A11_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,1)))
+#define TSB_T32A11_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,2)))
+#define TSB_T32A11_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,0)))
+#define TSB_T32A11_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,1)))
+#define TSB_T32A11_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,2)))
+#define TSB_T32A11_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,4)))
+#define TSB_T32A11_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRB,20)))
+#define TSB_T32A11_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,0)))
+#define TSB_T32A11_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,1)))
+#define TSB_T32A11_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,2)))
+#define TSB_T32A11_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,3)))
+#define TSB_T32A11_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,0)))
+#define TSB_T32A11_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,1)))
+#define TSB_T32A11_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,2)))
+#define TSB_T32A11_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,3)))
+#define TSB_T32A11_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,0)))
+#define TSB_T32A11_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,1)))
+#define TSB_T32A11_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,2)))
+#define TSB_T32A11_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,0)))
+#define TSB_T32A11_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,1)))
+#define TSB_T32A11_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,2)))
+#define TSB_T32A11_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,4)))
+#define TSB_T32A11_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRC,20)))
+#define TSB_T32A11_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,0)))
+#define TSB_T32A11_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,1)))
+#define TSB_T32A11_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,2)))
+#define TSB_T32A11_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,3)))
+#define TSB_T32A11_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,4)))
+#define TSB_T32A11_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,0)))
+#define TSB_T32A11_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,1)))
+#define TSB_T32A11_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,2)))
+#define TSB_T32A11_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,3)))
+#define TSB_T32A11_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,4)))
+#define TSB_T32A11_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,0)))
+#define TSB_T32A11_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,1)))
+#define TSB_T32A11_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,2)))
+#define TSB_T32A11_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->PLSCR,0)))
+#define TSB_T32A11_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->PLSCR,1)))
+
+#define TSB_T32A12_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->MOD,0)))
+#define TSB_T32A12_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->MOD,1)))
+#define TSB_T32A12_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,0)))
+#define TSB_T32A12_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,1)))
+#define TSB_T32A12_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,2)))
+#define TSB_T32A12_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,4)))
+#define TSB_T32A12_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRA,20)))
+#define TSB_T32A12_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,0)))
+#define TSB_T32A12_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,1)))
+#define TSB_T32A12_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,2)))
+#define TSB_T32A12_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,3)))
+#define TSB_T32A12_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,0)))
+#define TSB_T32A12_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,1)))
+#define TSB_T32A12_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,2)))
+#define TSB_T32A12_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,3)))
+#define TSB_T32A12_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,0)))
+#define TSB_T32A12_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,1)))
+#define TSB_T32A12_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,2)))
+#define TSB_T32A12_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,0)))
+#define TSB_T32A12_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,1)))
+#define TSB_T32A12_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,2)))
+#define TSB_T32A12_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,4)))
+#define TSB_T32A12_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRB,20)))
+#define TSB_T32A12_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,0)))
+#define TSB_T32A12_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,1)))
+#define TSB_T32A12_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,2)))
+#define TSB_T32A12_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,3)))
+#define TSB_T32A12_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,0)))
+#define TSB_T32A12_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,1)))
+#define TSB_T32A12_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,2)))
+#define TSB_T32A12_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,3)))
+#define TSB_T32A12_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,0)))
+#define TSB_T32A12_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,1)))
+#define TSB_T32A12_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,2)))
+#define TSB_T32A12_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,0)))
+#define TSB_T32A12_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,1)))
+#define TSB_T32A12_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,2)))
+#define TSB_T32A12_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,4)))
+#define TSB_T32A12_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRC,20)))
+#define TSB_T32A12_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,0)))
+#define TSB_T32A12_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,1)))
+#define TSB_T32A12_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,2)))
+#define TSB_T32A12_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,3)))
+#define TSB_T32A12_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,4)))
+#define TSB_T32A12_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,0)))
+#define TSB_T32A12_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,1)))
+#define TSB_T32A12_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,2)))
+#define TSB_T32A12_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,3)))
+#define TSB_T32A12_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,4)))
+#define TSB_T32A12_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,0)))
+#define TSB_T32A12_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,1)))
+#define TSB_T32A12_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,2)))
+#define TSB_T32A12_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->PLSCR,0)))
+#define TSB_T32A12_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->PLSCR,1)))
+
+#define TSB_T32A13_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->MOD,0)))
+#define TSB_T32A13_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->MOD,1)))
+#define TSB_T32A13_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,0)))
+#define TSB_T32A13_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,1)))
+#define TSB_T32A13_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,2)))
+#define TSB_T32A13_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,4)))
+#define TSB_T32A13_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRA,20)))
+#define TSB_T32A13_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,0)))
+#define TSB_T32A13_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,1)))
+#define TSB_T32A13_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,2)))
+#define TSB_T32A13_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,3)))
+#define TSB_T32A13_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,0)))
+#define TSB_T32A13_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,1)))
+#define TSB_T32A13_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,2)))
+#define TSB_T32A13_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,3)))
+#define TSB_T32A13_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,0)))
+#define TSB_T32A13_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,1)))
+#define TSB_T32A13_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,2)))
+#define TSB_T32A13_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,0)))
+#define TSB_T32A13_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,1)))
+#define TSB_T32A13_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,2)))
+#define TSB_T32A13_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,4)))
+#define TSB_T32A13_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRB,20)))
+#define TSB_T32A13_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,0)))
+#define TSB_T32A13_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,1)))
+#define TSB_T32A13_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,2)))
+#define TSB_T32A13_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,3)))
+#define TSB_T32A13_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,0)))
+#define TSB_T32A13_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,1)))
+#define TSB_T32A13_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,2)))
+#define TSB_T32A13_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,3)))
+#define TSB_T32A13_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,0)))
+#define TSB_T32A13_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,1)))
+#define TSB_T32A13_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,2)))
+#define TSB_T32A13_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,0)))
+#define TSB_T32A13_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,1)))
+#define TSB_T32A13_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,2)))
+#define TSB_T32A13_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,4)))
+#define TSB_T32A13_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRC,20)))
+#define TSB_T32A13_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,0)))
+#define TSB_T32A13_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,1)))
+#define TSB_T32A13_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,2)))
+#define TSB_T32A13_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,3)))
+#define TSB_T32A13_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,4)))
+#define TSB_T32A13_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,0)))
+#define TSB_T32A13_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,1)))
+#define TSB_T32A13_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,2)))
+#define TSB_T32A13_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,3)))
+#define TSB_T32A13_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,4)))
+#define TSB_T32A13_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,0)))
+#define TSB_T32A13_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,1)))
+#define TSB_T32A13_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,2)))
+#define TSB_T32A13_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->PLSCR,0)))
+#define TSB_T32A13_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->PLSCR,1)))
+
+#define TSB_T32A14_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->MOD,0)))
+#define TSB_T32A14_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->MOD,1)))
+#define TSB_T32A14_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,0)))
+#define TSB_T32A14_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,1)))
+#define TSB_T32A14_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,2)))
+#define TSB_T32A14_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,4)))
+#define TSB_T32A14_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRA,20)))
+#define TSB_T32A14_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,0)))
+#define TSB_T32A14_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,1)))
+#define TSB_T32A14_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,2)))
+#define TSB_T32A14_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,3)))
+#define TSB_T32A14_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,0)))
+#define TSB_T32A14_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,1)))
+#define TSB_T32A14_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,2)))
+#define TSB_T32A14_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,3)))
+#define TSB_T32A14_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,0)))
+#define TSB_T32A14_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,1)))
+#define TSB_T32A14_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,2)))
+#define TSB_T32A14_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,0)))
+#define TSB_T32A14_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,1)))
+#define TSB_T32A14_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,2)))
+#define TSB_T32A14_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,4)))
+#define TSB_T32A14_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRB,20)))
+#define TSB_T32A14_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,0)))
+#define TSB_T32A14_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,1)))
+#define TSB_T32A14_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,2)))
+#define TSB_T32A14_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,3)))
+#define TSB_T32A14_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,0)))
+#define TSB_T32A14_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,1)))
+#define TSB_T32A14_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,2)))
+#define TSB_T32A14_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,3)))
+#define TSB_T32A14_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,0)))
+#define TSB_T32A14_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,1)))
+#define TSB_T32A14_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,2)))
+#define TSB_T32A14_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,0)))
+#define TSB_T32A14_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,1)))
+#define TSB_T32A14_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,2)))
+#define TSB_T32A14_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,4)))
+#define TSB_T32A14_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRC,20)))
+#define TSB_T32A14_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,0)))
+#define TSB_T32A14_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,1)))
+#define TSB_T32A14_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,2)))
+#define TSB_T32A14_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,3)))
+#define TSB_T32A14_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,4)))
+#define TSB_T32A14_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,0)))
+#define TSB_T32A14_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,1)))
+#define TSB_T32A14_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,2)))
+#define TSB_T32A14_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,3)))
+#define TSB_T32A14_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,4)))
+#define TSB_T32A14_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,0)))
+#define TSB_T32A14_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,1)))
+#define TSB_T32A14_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,2)))
+#define TSB_T32A14_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->PLSCR,0)))
+#define TSB_T32A14_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->PLSCR,1)))
+
+#define TSB_T32A15_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->MOD,0)))
+#define TSB_T32A15_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->MOD,1)))
+#define TSB_T32A15_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,0)))
+#define TSB_T32A15_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,1)))
+#define TSB_T32A15_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,2)))
+#define TSB_T32A15_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,4)))
+#define TSB_T32A15_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRA,20)))
+#define TSB_T32A15_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,0)))
+#define TSB_T32A15_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,1)))
+#define TSB_T32A15_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,2)))
+#define TSB_T32A15_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,3)))
+#define TSB_T32A15_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,0)))
+#define TSB_T32A15_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,1)))
+#define TSB_T32A15_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,2)))
+#define TSB_T32A15_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,3)))
+#define TSB_T32A15_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,0)))
+#define TSB_T32A15_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,1)))
+#define TSB_T32A15_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,2)))
+#define TSB_T32A15_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,0)))
+#define TSB_T32A15_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,1)))
+#define TSB_T32A15_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,2)))
+#define TSB_T32A15_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,4)))
+#define TSB_T32A15_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRB,20)))
+#define TSB_T32A15_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,0)))
+#define TSB_T32A15_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,1)))
+#define TSB_T32A15_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,2)))
+#define TSB_T32A15_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,3)))
+#define TSB_T32A15_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,0)))
+#define TSB_T32A15_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,1)))
+#define TSB_T32A15_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,2)))
+#define TSB_T32A15_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,3)))
+#define TSB_T32A15_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,0)))
+#define TSB_T32A15_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,1)))
+#define TSB_T32A15_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,2)))
+#define TSB_T32A15_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,0)))
+#define TSB_T32A15_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,1)))
+#define TSB_T32A15_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,2)))
+#define TSB_T32A15_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,4)))
+#define TSB_T32A15_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRC,20)))
+#define TSB_T32A15_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,0)))
+#define TSB_T32A15_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,1)))
+#define TSB_T32A15_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,2)))
+#define TSB_T32A15_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,3)))
+#define TSB_T32A15_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,4)))
+#define TSB_T32A15_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,0)))
+#define TSB_T32A15_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,1)))
+#define TSB_T32A15_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,2)))
+#define TSB_T32A15_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,3)))
+#define TSB_T32A15_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,4)))
+#define TSB_T32A15_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,0)))
+#define TSB_T32A15_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,1)))
+#define TSB_T32A15_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,2)))
+#define TSB_T32A15_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->PLSCR,0)))
+#define TSB_T32A15_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->PLSCR,1)))
+
+
+/* TSSI */
+#define TSB_TSSI0_CR0_RXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,6)))
+#define TSB_TSSI0_CR0_RXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,7)))
+#define TSB_TSSI0_CR0_TXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,14)))
+#define TSB_TSSI0_CR0_TXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,15)))
+#define TSB_TSSI0_CR0_SWRST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,31)))
+#define TSB_TSSI0_CR1_RXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR1,2)))
+#define TSB_TSSI0_CR1_TXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR1,10)))
+#define TSB_TSSI0_RDMACR_RDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RDMACR,0)))
+#define TSB_TSSI0_RSR_RBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,0)))
+#define TSB_TSSI0_RSR_RFNE                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,1)))
+#define TSB_TSSI0_RSR_RFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,2)))
+#define TSB_TSSI0_RSR_RFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,4)))
+#define TSB_TSSI0_RSR_RFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,5)))
+#define TSB_TSSI0_RIER_RFNEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,1)))
+#define TSB_TSSI0_RIER_RFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,2)))
+#define TSB_TSSI0_RIER_RCMIE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,3)))
+#define TSB_TSSI0_RIER_RFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,4)))
+#define TSB_TSSI0_RIER_RFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,5)))
+#define TSB_TSSI0_RIER_RFTEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,7)))
+#define TSB_TSSI0_TDMACR_TDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TDMACR,0)))
+#define TSB_TSSI0_TSR_TBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,0)))
+#define TSB_TSSI0_TSR_TFNF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,1)))
+#define TSB_TSSI0_TSR_TFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,2)))
+#define TSB_TSSI0_TSR_TFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,4)))
+#define TSB_TSSI0_TSR_TFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,5)))
+#define TSB_TSSI0_TIER_TFNFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,1)))
+#define TSB_TSSI0_TIER_TFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,2)))
+#define TSB_TSSI0_TIER_TFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,4)))
+#define TSB_TSSI0_TIER_TFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,5)))
+
+
+/* UART */
+#define TSB_UART0_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SWRST,7)))
+#define TSB_UART0_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,2)))
+#define TSB_UART0_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,3)))
+#define TSB_UART0_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,4)))
+#define TSB_UART0_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,5)))
+#define TSB_UART0_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,6)))
+#define TSB_UART0_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,8)))
+#define TSB_UART0_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,9)))
+#define TSB_UART0_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,10)))
+#define TSB_UART0_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,15)))
+#define TSB_UART0_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,16)))
+#define TSB_UART0_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,17)))
+#define TSB_UART0_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,18)))
+#define TSB_UART0_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,0)))
+#define TSB_UART0_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,1)))
+#define TSB_UART0_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,2)))
+#define TSB_UART0_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,4)))
+#define TSB_UART0_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,5)))
+#define TSB_UART0_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,6)))
+#define TSB_UART0_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,7)))
+#define TSB_UART0_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->BRD,23)))
+#define TSB_UART0_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,0)))
+#define TSB_UART0_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,1)))
+#define TSB_UART0_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,2)))
+#define TSB_UART0_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,3)))
+#define TSB_UART0_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,16)))
+#define TSB_UART0_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,17)))
+#define TSB_UART0_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,18)))
+#define TSB_UART0_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,5)))
+#define TSB_UART0_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,6)))
+#define TSB_UART0_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,7)))
+#define TSB_UART0_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,13)))
+#define TSB_UART0_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,14)))
+#define TSB_UART0_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,15)))
+#define TSB_UART0_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,31)))
+#define TSB_UART0_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART0->FIFOCLR,0)))
+#define TSB_UART0_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART0->FIFOCLR,1)))
+#define TSB_UART0_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,0)))
+#define TSB_UART0_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,1)))
+#define TSB_UART0_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,2)))
+#define TSB_UART0_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,3)))
+#define TSB_UART0_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,4)))
+
+#define TSB_UART1_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SWRST,7)))
+#define TSB_UART1_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,2)))
+#define TSB_UART1_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,3)))
+#define TSB_UART1_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,4)))
+#define TSB_UART1_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,5)))
+#define TSB_UART1_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,6)))
+#define TSB_UART1_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,8)))
+#define TSB_UART1_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,9)))
+#define TSB_UART1_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,10)))
+#define TSB_UART1_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,15)))
+#define TSB_UART1_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,16)))
+#define TSB_UART1_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,17)))
+#define TSB_UART1_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,18)))
+#define TSB_UART1_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,0)))
+#define TSB_UART1_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,1)))
+#define TSB_UART1_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,2)))
+#define TSB_UART1_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,4)))
+#define TSB_UART1_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,5)))
+#define TSB_UART1_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,6)))
+#define TSB_UART1_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,7)))
+#define TSB_UART1_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->BRD,23)))
+#define TSB_UART1_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,0)))
+#define TSB_UART1_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,1)))
+#define TSB_UART1_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,2)))
+#define TSB_UART1_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,3)))
+#define TSB_UART1_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,16)))
+#define TSB_UART1_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,17)))
+#define TSB_UART1_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,18)))
+#define TSB_UART1_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,5)))
+#define TSB_UART1_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,6)))
+#define TSB_UART1_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,7)))
+#define TSB_UART1_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,13)))
+#define TSB_UART1_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,14)))
+#define TSB_UART1_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,15)))
+#define TSB_UART1_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,31)))
+#define TSB_UART1_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART1->FIFOCLR,0)))
+#define TSB_UART1_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART1->FIFOCLR,1)))
+#define TSB_UART1_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,0)))
+#define TSB_UART1_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,1)))
+#define TSB_UART1_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,2)))
+#define TSB_UART1_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,3)))
+#define TSB_UART1_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,4)))
+
+#define TSB_UART2_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SWRST,7)))
+#define TSB_UART2_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,2)))
+#define TSB_UART2_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,3)))
+#define TSB_UART2_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,4)))
+#define TSB_UART2_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,5)))
+#define TSB_UART2_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,6)))
+#define TSB_UART2_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,8)))
+#define TSB_UART2_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,9)))
+#define TSB_UART2_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,10)))
+#define TSB_UART2_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,15)))
+#define TSB_UART2_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,16)))
+#define TSB_UART2_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,17)))
+#define TSB_UART2_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,18)))
+#define TSB_UART2_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,0)))
+#define TSB_UART2_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,1)))
+#define TSB_UART2_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,2)))
+#define TSB_UART2_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,4)))
+#define TSB_UART2_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,5)))
+#define TSB_UART2_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,6)))
+#define TSB_UART2_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,7)))
+#define TSB_UART2_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->BRD,23)))
+#define TSB_UART2_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,0)))
+#define TSB_UART2_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,1)))
+#define TSB_UART2_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,2)))
+#define TSB_UART2_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,3)))
+#define TSB_UART2_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,16)))
+#define TSB_UART2_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,17)))
+#define TSB_UART2_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,18)))
+#define TSB_UART2_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,5)))
+#define TSB_UART2_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,6)))
+#define TSB_UART2_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,7)))
+#define TSB_UART2_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,13)))
+#define TSB_UART2_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,14)))
+#define TSB_UART2_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,15)))
+#define TSB_UART2_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,31)))
+#define TSB_UART2_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART2->FIFOCLR,0)))
+#define TSB_UART2_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART2->FIFOCLR,1)))
+#define TSB_UART2_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,0)))
+#define TSB_UART2_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,1)))
+#define TSB_UART2_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,2)))
+#define TSB_UART2_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,3)))
+#define TSB_UART2_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,4)))
+
+#define TSB_UART3_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SWRST,7)))
+#define TSB_UART3_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,2)))
+#define TSB_UART3_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,3)))
+#define TSB_UART3_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,4)))
+#define TSB_UART3_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,5)))
+#define TSB_UART3_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,6)))
+#define TSB_UART3_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,8)))
+#define TSB_UART3_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,9)))
+#define TSB_UART3_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,10)))
+#define TSB_UART3_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,15)))
+#define TSB_UART3_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,16)))
+#define TSB_UART3_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,17)))
+#define TSB_UART3_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,18)))
+#define TSB_UART3_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,0)))
+#define TSB_UART3_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,1)))
+#define TSB_UART3_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,2)))
+#define TSB_UART3_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,4)))
+#define TSB_UART3_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,5)))
+#define TSB_UART3_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,6)))
+#define TSB_UART3_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,7)))
+#define TSB_UART3_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->BRD,23)))
+#define TSB_UART3_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,0)))
+#define TSB_UART3_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,1)))
+#define TSB_UART3_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,2)))
+#define TSB_UART3_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,3)))
+#define TSB_UART3_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->DR,16)))
+#define TSB_UART3_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->DR,17)))
+#define TSB_UART3_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->DR,18)))
+#define TSB_UART3_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,5)))
+#define TSB_UART3_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,6)))
+#define TSB_UART3_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SR,7)))
+#define TSB_UART3_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,13)))
+#define TSB_UART3_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,14)))
+#define TSB_UART3_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SR,15)))
+#define TSB_UART3_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SR,31)))
+#define TSB_UART3_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART3->FIFOCLR,0)))
+#define TSB_UART3_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART3->FIFOCLR,1)))
+#define TSB_UART3_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,0)))
+#define TSB_UART3_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,1)))
+#define TSB_UART3_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,2)))
+#define TSB_UART3_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,3)))
+#define TSB_UART3_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,4)))
+
+#define TSB_UART4_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SWRST,7)))
+#define TSB_UART4_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,2)))
+#define TSB_UART4_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,3)))
+#define TSB_UART4_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,4)))
+#define TSB_UART4_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,5)))
+#define TSB_UART4_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,6)))
+#define TSB_UART4_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,8)))
+#define TSB_UART4_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,9)))
+#define TSB_UART4_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,10)))
+#define TSB_UART4_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,15)))
+#define TSB_UART4_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,16)))
+#define TSB_UART4_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,17)))
+#define TSB_UART4_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,18)))
+#define TSB_UART4_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,0)))
+#define TSB_UART4_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,1)))
+#define TSB_UART4_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,2)))
+#define TSB_UART4_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,4)))
+#define TSB_UART4_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,5)))
+#define TSB_UART4_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,6)))
+#define TSB_UART4_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,7)))
+#define TSB_UART4_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->BRD,23)))
+#define TSB_UART4_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,0)))
+#define TSB_UART4_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,1)))
+#define TSB_UART4_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,2)))
+#define TSB_UART4_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,3)))
+#define TSB_UART4_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->DR,16)))
+#define TSB_UART4_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->DR,17)))
+#define TSB_UART4_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->DR,18)))
+#define TSB_UART4_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,5)))
+#define TSB_UART4_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,6)))
+#define TSB_UART4_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SR,7)))
+#define TSB_UART4_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,13)))
+#define TSB_UART4_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,14)))
+#define TSB_UART4_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SR,15)))
+#define TSB_UART4_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SR,31)))
+#define TSB_UART4_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART4->FIFOCLR,0)))
+#define TSB_UART4_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART4->FIFOCLR,1)))
+#define TSB_UART4_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,0)))
+#define TSB_UART4_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,1)))
+#define TSB_UART4_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,2)))
+#define TSB_UART4_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,3)))
+#define TSB_UART4_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,4)))
+
+
+/* I2S interface */
+#define TSB_I2S0_CSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CSTART,8)))
+#define TSB_I2S0_CBUSY_BUSY                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CBUSY,8)))
+#define TSB_I2S0_CSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CSTOP,0)))
+#define TSB_I2S0_CAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CAUDIOSET,8)))
+#define TSB_I2S0_CAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CAUDIOSET,11)))
+#define TSB_I2S0_CREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,0)))
+#define TSB_I2S0_CREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,3)))
+#define TSB_I2S0_CREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,16)))
+#define TSB_I2S0_CREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,19)))
+#define TSB_I2S0_CMS_SEL_SEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CMS_SEL,0)))
+#define TSB_I2S0_CMCLK_IO_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CMCLK_IO_SEL,0)))
+#define TSB_I2S0_CPHT_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CPHT_DIVOUT_EN,0)))
+#define TSB_I2S0_CBCK_SRC_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CBCK_SRC_SEL,0)))
+#define TSB_I2S0_CBCK_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CBCK_DIVOUT_EN,0)))
+#define TSB_I2S0_ISTART_MICSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTART,0)))
+#define TSB_I2S0_ISTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTART,8)))
+#define TSB_I2S0_IBUSY_MICBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,0)))
+#define TSB_I2S0_IBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,1)))
+#define TSB_I2S0_IBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,16)))
+#define TSB_I2S0_IBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,17)))
+#define TSB_I2S0_ISTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTOP,0)))
+#define TSB_I2S0_IAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,8)))
+#define TSB_I2S0_IAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,11)))
+#define TSB_I2S0_IAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,12)))
+#define TSB_I2S0_IAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,16)))
+#define TSB_I2S0_IINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,0)))
+#define TSB_I2S0_IINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,1)))
+#define TSB_I2S0_IINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,2)))
+#define TSB_I2S0_IINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,3)))
+#define TSB_I2S0_IINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,0)))
+#define TSB_I2S0_IINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,1)))
+#define TSB_I2S0_IINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,2)))
+#define TSB_I2S0_IINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,3)))
+#define TSB_I2S0_IINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,16)))
+#define TSB_I2S0_IINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,0)))
+#define TSB_I2S0_IINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,1)))
+#define TSB_I2S0_IINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,2)))
+#define TSB_I2S0_IINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,3)))
+#define TSB_I2S0_IMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IMUTE,0)))
+#define TSB_I2S0_IREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,0)))
+#define TSB_I2S0_IREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,1)))
+#define TSB_I2S0_IREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,3)))
+#define TSB_I2S0_IREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,16)))
+#define TSB_I2S0_IREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,17)))
+#define TSB_I2S0_IREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,19)))
+#define TSB_I2S0_OSTART_SPKSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTART,0)))
+#define TSB_I2S0_OSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTART,8)))
+#define TSB_I2S0_OBUSY_SPKBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,0)))
+#define TSB_I2S0_OBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,1)))
+#define TSB_I2S0_OBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,16)))
+#define TSB_I2S0_OBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,17)))
+#define TSB_I2S0_OSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTOP,0)))
+#define TSB_I2S0_OAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,8)))
+#define TSB_I2S0_OAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,11)))
+#define TSB_I2S0_OAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,12)))
+#define TSB_I2S0_OAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,16)))
+#define TSB_I2S0_OINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,0)))
+#define TSB_I2S0_OINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,1)))
+#define TSB_I2S0_OINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,2)))
+#define TSB_I2S0_OINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,3)))
+#define TSB_I2S0_OINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,0)))
+#define TSB_I2S0_OINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,1)))
+#define TSB_I2S0_OINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,2)))
+#define TSB_I2S0_OINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,3)))
+#define TSB_I2S0_OINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,16)))
+#define TSB_I2S0_OINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,0)))
+#define TSB_I2S0_OINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,1)))
+#define TSB_I2S0_OINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,2)))
+#define TSB_I2S0_OINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,3)))
+#define TSB_I2S0_OMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OMUTE,0)))
+#define TSB_I2S0_OREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,0)))
+#define TSB_I2S0_OREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,1)))
+#define TSB_I2S0_OREGBUSY_TXSSIZEBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,2)))
+#define TSB_I2S0_OREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,3)))
+#define TSB_I2S0_OREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,16)))
+#define TSB_I2S0_OREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,17)))
+#define TSB_I2S0_OREGBUSY_TXSSIZEPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,18)))
+#define TSB_I2S0_OREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,19)))
+
+#define TSB_I2S1_CSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CSTART,8)))
+#define TSB_I2S1_CBUSY_BUSY                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CBUSY,8)))
+#define TSB_I2S1_CSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CSTOP,0)))
+#define TSB_I2S1_CAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CAUDIOSET,8)))
+#define TSB_I2S1_CAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CAUDIOSET,11)))
+#define TSB_I2S1_CREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,0)))
+#define TSB_I2S1_CREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,3)))
+#define TSB_I2S1_CREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,16)))
+#define TSB_I2S1_CREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,19)))
+#define TSB_I2S1_CMS_SEL_SEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CMS_SEL,0)))
+#define TSB_I2S1_CMCLK_IO_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CMCLK_IO_SEL,0)))
+#define TSB_I2S1_CPHT_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CPHT_DIVOUT_EN,0)))
+#define TSB_I2S1_CBCK_SRC_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CBCK_SRC_SEL,0)))
+#define TSB_I2S1_CBCK_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CBCK_DIVOUT_EN,0)))
+#define TSB_I2S1_ISTART_MICSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTART,0)))
+#define TSB_I2S1_ISTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTART,8)))
+#define TSB_I2S1_IBUSY_MICBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,0)))
+#define TSB_I2S1_IBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,1)))
+#define TSB_I2S1_IBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,16)))
+#define TSB_I2S1_IBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,17)))
+#define TSB_I2S1_ISTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTOP,0)))
+#define TSB_I2S1_IAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,8)))
+#define TSB_I2S1_IAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,11)))
+#define TSB_I2S1_IAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,12)))
+#define TSB_I2S1_IAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,16)))
+#define TSB_I2S1_IINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,0)))
+#define TSB_I2S1_IINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,1)))
+#define TSB_I2S1_IINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,2)))
+#define TSB_I2S1_IINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,3)))
+#define TSB_I2S1_IINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,0)))
+#define TSB_I2S1_IINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,1)))
+#define TSB_I2S1_IINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,2)))
+#define TSB_I2S1_IINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,3)))
+#define TSB_I2S1_IINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,16)))
+#define TSB_I2S1_IINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,0)))
+#define TSB_I2S1_IINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,1)))
+#define TSB_I2S1_IINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,2)))
+#define TSB_I2S1_IINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,3)))
+#define TSB_I2S1_IMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IMUTE,0)))
+#define TSB_I2S1_IREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,0)))
+#define TSB_I2S1_IREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,1)))
+#define TSB_I2S1_IREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,3)))
+#define TSB_I2S1_IREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,16)))
+#define TSB_I2S1_IREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,17)))
+#define TSB_I2S1_IREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,19)))
+#define TSB_I2S1_OSTART_SPKSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTART,0)))
+#define TSB_I2S1_OSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTART,8)))
+#define TSB_I2S1_OBUSY_SPKBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,0)))
+#define TSB_I2S1_OBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,1)))
+#define TSB_I2S1_OBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,16)))
+#define TSB_I2S1_OBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,17)))
+#define TSB_I2S1_OSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTOP,0)))
+#define TSB_I2S1_OAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,8)))
+#define TSB_I2S1_OAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,11)))
+#define TSB_I2S1_OAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,12)))
+#define TSB_I2S1_OAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,16)))
+#define TSB_I2S1_OINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,0)))
+#define TSB_I2S1_OINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,1)))
+#define TSB_I2S1_OINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,2)))
+#define TSB_I2S1_OINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,3)))
+#define TSB_I2S1_OINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,0)))
+#define TSB_I2S1_OINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,1)))
+#define TSB_I2S1_OINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,2)))
+#define TSB_I2S1_OINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,3)))
+#define TSB_I2S1_OINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,16)))
+#define TSB_I2S1_OINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,0)))
+#define TSB_I2S1_OINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,1)))
+#define TSB_I2S1_OINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,2)))
+#define TSB_I2S1_OINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,3)))
+#define TSB_I2S1_OMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OMUTE,0)))
+#define TSB_I2S1_OREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,0)))
+#define TSB_I2S1_OREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,1)))
+#define TSB_I2S1_OREGBUSY_TXSSIZEBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,2)))
+#define TSB_I2S1_OREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,3)))
+#define TSB_I2S1_OREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,16)))
+#define TSB_I2S1_OREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,17)))
+#define TSB_I2S1_OREGBUSY_TXSSIZEPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,18)))
+#define TSB_I2S1_OREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,19)))
+
+
+/* I2C  */
+#define TSB_I2C0_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->CR1,3)))
+#define TSB_I2C0_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->CR1,4)))
+#define TSB_I2C0_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->AR,0)))
+#define TSB_I2C0_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,3)))
+#define TSB_I2C0_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,4)))
+#define TSB_I2C0_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,5)))
+#define TSB_I2C0_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,6)))
+#define TSB_I2C0_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,7)))
+#define TSB_I2C0_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,0)))
+#define TSB_I2C0_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,1)))
+#define TSB_I2C0_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,2)))
+#define TSB_I2C0_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,3)))
+#define TSB_I2C0_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,4)))
+#define TSB_I2C0_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,5)))
+#define TSB_I2C0_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,6)))
+#define TSB_I2C0_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,7)))
+#define TSB_I2C0_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,0)))
+#define TSB_I2C0_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,1)))
+#define TSB_I2C0_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,2)))
+#define TSB_I2C0_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,3)))
+#define TSB_I2C0_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,4)))
+#define TSB_I2C0_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,5)))
+#define TSB_I2C0_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,6)))
+#define TSB_I2C0_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,0)))
+#define TSB_I2C0_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,1)))
+#define TSB_I2C0_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,2)))
+#define TSB_I2C0_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,3)))
+#define TSB_I2C0_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,0)))
+#define TSB_I2C0_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,1)))
+#define TSB_I2C0_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,2)))
+#define TSB_I2C0_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,3)))
+#define TSB_I2C0_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,4)))
+#define TSB_I2C0_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,5)))
+#define TSB_I2C0_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,6)))
+#define TSB_I2C0_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,7)))
+#define TSB_I2C0_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->PM,0)))
+#define TSB_I2C0_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->PM,1)))
+#define TSB_I2C0_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->AR2,0)))
+
+#define TSB_I2C1_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->CR1,3)))
+#define TSB_I2C1_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->CR1,4)))
+#define TSB_I2C1_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->AR,0)))
+#define TSB_I2C1_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,3)))
+#define TSB_I2C1_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,4)))
+#define TSB_I2C1_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,5)))
+#define TSB_I2C1_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,6)))
+#define TSB_I2C1_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,7)))
+#define TSB_I2C1_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,0)))
+#define TSB_I2C1_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,1)))
+#define TSB_I2C1_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,2)))
+#define TSB_I2C1_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,3)))
+#define TSB_I2C1_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,4)))
+#define TSB_I2C1_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,5)))
+#define TSB_I2C1_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,6)))
+#define TSB_I2C1_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,7)))
+#define TSB_I2C1_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,0)))
+#define TSB_I2C1_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,1)))
+#define TSB_I2C1_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,2)))
+#define TSB_I2C1_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,3)))
+#define TSB_I2C1_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,4)))
+#define TSB_I2C1_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,5)))
+#define TSB_I2C1_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,6)))
+#define TSB_I2C1_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,0)))
+#define TSB_I2C1_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,1)))
+#define TSB_I2C1_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,2)))
+#define TSB_I2C1_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,3)))
+#define TSB_I2C1_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,0)))
+#define TSB_I2C1_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,1)))
+#define TSB_I2C1_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,2)))
+#define TSB_I2C1_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,3)))
+#define TSB_I2C1_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,4)))
+#define TSB_I2C1_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,5)))
+#define TSB_I2C1_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,6)))
+#define TSB_I2C1_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,7)))
+#define TSB_I2C1_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->PM,0)))
+#define TSB_I2C1_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->PM,1)))
+#define TSB_I2C1_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->AR2,0)))
+
+#define TSB_I2C2_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->CR1,3)))
+#define TSB_I2C2_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->CR1,4)))
+#define TSB_I2C2_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->AR,0)))
+#define TSB_I2C2_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,3)))
+#define TSB_I2C2_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,4)))
+#define TSB_I2C2_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,5)))
+#define TSB_I2C2_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,6)))
+#define TSB_I2C2_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,7)))
+#define TSB_I2C2_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,0)))
+#define TSB_I2C2_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,1)))
+#define TSB_I2C2_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,2)))
+#define TSB_I2C2_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,3)))
+#define TSB_I2C2_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,4)))
+#define TSB_I2C2_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,5)))
+#define TSB_I2C2_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,6)))
+#define TSB_I2C2_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,7)))
+#define TSB_I2C2_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,0)))
+#define TSB_I2C2_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,1)))
+#define TSB_I2C2_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,2)))
+#define TSB_I2C2_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,3)))
+#define TSB_I2C2_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,4)))
+#define TSB_I2C2_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,5)))
+#define TSB_I2C2_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,6)))
+#define TSB_I2C2_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,0)))
+#define TSB_I2C2_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,1)))
+#define TSB_I2C2_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,2)))
+#define TSB_I2C2_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,3)))
+#define TSB_I2C2_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,0)))
+#define TSB_I2C2_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,1)))
+#define TSB_I2C2_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,2)))
+#define TSB_I2C2_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,3)))
+#define TSB_I2C2_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,4)))
+#define TSB_I2C2_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,5)))
+#define TSB_I2C2_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,6)))
+#define TSB_I2C2_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,7)))
+#define TSB_I2C2_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->PM,0)))
+#define TSB_I2C2_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->PM,1)))
+#define TSB_I2C2_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->AR2,0)))
+
+#define TSB_I2C3_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->CR1,3)))
+#define TSB_I2C3_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->CR1,4)))
+#define TSB_I2C3_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->AR,0)))
+#define TSB_I2C3_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,3)))
+#define TSB_I2C3_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,4)))
+#define TSB_I2C3_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,5)))
+#define TSB_I2C3_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,6)))
+#define TSB_I2C3_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,7)))
+#define TSB_I2C3_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,0)))
+#define TSB_I2C3_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,1)))
+#define TSB_I2C3_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,2)))
+#define TSB_I2C3_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,3)))
+#define TSB_I2C3_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,4)))
+#define TSB_I2C3_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,5)))
+#define TSB_I2C3_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,6)))
+#define TSB_I2C3_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,7)))
+#define TSB_I2C3_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,0)))
+#define TSB_I2C3_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,1)))
+#define TSB_I2C3_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,2)))
+#define TSB_I2C3_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,3)))
+#define TSB_I2C3_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,4)))
+#define TSB_I2C3_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,5)))
+#define TSB_I2C3_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,6)))
+#define TSB_I2C3_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,0)))
+#define TSB_I2C3_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,1)))
+#define TSB_I2C3_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,2)))
+#define TSB_I2C3_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,3)))
+#define TSB_I2C3_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,0)))
+#define TSB_I2C3_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,1)))
+#define TSB_I2C3_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,2)))
+#define TSB_I2C3_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,3)))
+#define TSB_I2C3_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,4)))
+#define TSB_I2C3_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,5)))
+#define TSB_I2C3_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,6)))
+#define TSB_I2C3_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,7)))
+#define TSB_I2C3_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->PM,0)))
+#define TSB_I2C3_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->PM,1)))
+#define TSB_I2C3_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->AR2,0)))
+
+#define TSB_I2C4_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->CR1,3)))
+#define TSB_I2C4_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->CR1,4)))
+#define TSB_I2C4_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->AR,0)))
+#define TSB_I2C4_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,3)))
+#define TSB_I2C4_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,4)))
+#define TSB_I2C4_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,5)))
+#define TSB_I2C4_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,6)))
+#define TSB_I2C4_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,7)))
+#define TSB_I2C4_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,0)))
+#define TSB_I2C4_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,1)))
+#define TSB_I2C4_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,2)))
+#define TSB_I2C4_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,3)))
+#define TSB_I2C4_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,4)))
+#define TSB_I2C4_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,5)))
+#define TSB_I2C4_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,6)))
+#define TSB_I2C4_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,7)))
+#define TSB_I2C4_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,0)))
+#define TSB_I2C4_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,1)))
+#define TSB_I2C4_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,2)))
+#define TSB_I2C4_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,3)))
+#define TSB_I2C4_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,4)))
+#define TSB_I2C4_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,5)))
+#define TSB_I2C4_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,6)))
+#define TSB_I2C4_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,0)))
+#define TSB_I2C4_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,1)))
+#define TSB_I2C4_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,2)))
+#define TSB_I2C4_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,3)))
+#define TSB_I2C4_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,0)))
+#define TSB_I2C4_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,1)))
+#define TSB_I2C4_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,2)))
+#define TSB_I2C4_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,3)))
+#define TSB_I2C4_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,4)))
+#define TSB_I2C4_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,5)))
+#define TSB_I2C4_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,6)))
+#define TSB_I2C4_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,7)))
+#define TSB_I2C4_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->PM,0)))
+#define TSB_I2C4_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->PM,1)))
+#define TSB_I2C4_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->AR2,0)))
+
+
+/* EI2C */
+#define TSB_EI2C0_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AEN,0)))
+#define TSB_EI2C0_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,0)))
+#define TSB_EI2C0_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,1)))
+#define TSB_EI2C0_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,2)))
+#define TSB_EI2C0_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,3)))
+#define TSB_EI2C0_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,4)))
+#define TSB_EI2C0_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,8)))
+#define TSB_EI2C0_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,11)))
+#define TSB_EI2C0_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,0)))
+#define TSB_EI2C0_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,1)))
+#define TSB_EI2C0_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,2)))
+#define TSB_EI2C0_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,3)))
+#define TSB_EI2C0_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,4)))
+#define TSB_EI2C0_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,10)))
+#define TSB_EI2C0_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,0)))
+#define TSB_EI2C0_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,1)))
+#define TSB_EI2C0_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,2)))
+#define TSB_EI2C0_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,3)))
+#define TSB_EI2C0_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,0)))
+#define TSB_EI2C0_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,1)))
+#define TSB_EI2C0_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,2)))
+#define TSB_EI2C0_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,3)))
+#define TSB_EI2C0_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,4)))
+#define TSB_EI2C0_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,5)))
+#define TSB_EI2C0_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,6)))
+#define TSB_EI2C0_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,7)))
+#define TSB_EI2C0_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,8)))
+#define TSB_EI2C0_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,9)))
+#define TSB_EI2C0_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,10)))
+#define TSB_EI2C0_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,11)))
+#define TSB_EI2C0_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,12)))
+#define TSB_EI2C0_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,13)))
+#define TSB_EI2C0_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR1,0)))
+#define TSB_EI2C0_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR1,15)))
+#define TSB_EI2C0_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR2,0)))
+#define TSB_EI2C0_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR2,15)))
+#define TSB_EI2C0_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,0)))
+#define TSB_EI2C0_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,1)))
+#define TSB_EI2C0_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,2)))
+#define TSB_EI2C0_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,6)))
+#define TSB_EI2C0_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,7)))
+#define TSB_EI2C0_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,8)))
+#define TSB_EI2C0_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,9)))
+#define TSB_EI2C0_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,11)))
+#define TSB_EI2C0_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,12)))
+#define TSB_EI2C0_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,13)))
+#define TSB_EI2C0_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,14)))
+#define TSB_EI2C0_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,15)))
+#define TSB_EI2C0_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,0)))
+#define TSB_EI2C0_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,1)))
+#define TSB_EI2C0_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,2)))
+#define TSB_EI2C0_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,3)))
+
+#define TSB_EI2C1_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AEN,0)))
+#define TSB_EI2C1_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,0)))
+#define TSB_EI2C1_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,1)))
+#define TSB_EI2C1_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,2)))
+#define TSB_EI2C1_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,3)))
+#define TSB_EI2C1_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,4)))
+#define TSB_EI2C1_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,8)))
+#define TSB_EI2C1_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,11)))
+#define TSB_EI2C1_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,0)))
+#define TSB_EI2C1_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,1)))
+#define TSB_EI2C1_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,2)))
+#define TSB_EI2C1_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,3)))
+#define TSB_EI2C1_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,4)))
+#define TSB_EI2C1_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,10)))
+#define TSB_EI2C1_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,0)))
+#define TSB_EI2C1_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,1)))
+#define TSB_EI2C1_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,2)))
+#define TSB_EI2C1_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,3)))
+#define TSB_EI2C1_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,0)))
+#define TSB_EI2C1_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,1)))
+#define TSB_EI2C1_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,2)))
+#define TSB_EI2C1_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,3)))
+#define TSB_EI2C1_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,4)))
+#define TSB_EI2C1_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,5)))
+#define TSB_EI2C1_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,6)))
+#define TSB_EI2C1_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,7)))
+#define TSB_EI2C1_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,8)))
+#define TSB_EI2C1_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,9)))
+#define TSB_EI2C1_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,10)))
+#define TSB_EI2C1_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,11)))
+#define TSB_EI2C1_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,12)))
+#define TSB_EI2C1_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,13)))
+#define TSB_EI2C1_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR1,0)))
+#define TSB_EI2C1_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR1,15)))
+#define TSB_EI2C1_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR2,0)))
+#define TSB_EI2C1_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR2,15)))
+#define TSB_EI2C1_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,0)))
+#define TSB_EI2C1_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,1)))
+#define TSB_EI2C1_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,2)))
+#define TSB_EI2C1_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,6)))
+#define TSB_EI2C1_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,7)))
+#define TSB_EI2C1_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,8)))
+#define TSB_EI2C1_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,9)))
+#define TSB_EI2C1_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,11)))
+#define TSB_EI2C1_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,12)))
+#define TSB_EI2C1_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,13)))
+#define TSB_EI2C1_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,14)))
+#define TSB_EI2C1_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,15)))
+#define TSB_EI2C1_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,0)))
+#define TSB_EI2C1_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,1)))
+#define TSB_EI2C1_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,2)))
+#define TSB_EI2C1_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,3)))
+
+#define TSB_EI2C2_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AEN,0)))
+#define TSB_EI2C2_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,0)))
+#define TSB_EI2C2_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,1)))
+#define TSB_EI2C2_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,2)))
+#define TSB_EI2C2_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,3)))
+#define TSB_EI2C2_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,4)))
+#define TSB_EI2C2_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,8)))
+#define TSB_EI2C2_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,11)))
+#define TSB_EI2C2_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,0)))
+#define TSB_EI2C2_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,1)))
+#define TSB_EI2C2_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,2)))
+#define TSB_EI2C2_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,3)))
+#define TSB_EI2C2_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,4)))
+#define TSB_EI2C2_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,10)))
+#define TSB_EI2C2_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,0)))
+#define TSB_EI2C2_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,1)))
+#define TSB_EI2C2_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,2)))
+#define TSB_EI2C2_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,3)))
+#define TSB_EI2C2_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,0)))
+#define TSB_EI2C2_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,1)))
+#define TSB_EI2C2_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,2)))
+#define TSB_EI2C2_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,3)))
+#define TSB_EI2C2_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,4)))
+#define TSB_EI2C2_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,5)))
+#define TSB_EI2C2_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,6)))
+#define TSB_EI2C2_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,7)))
+#define TSB_EI2C2_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,8)))
+#define TSB_EI2C2_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,9)))
+#define TSB_EI2C2_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,10)))
+#define TSB_EI2C2_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,11)))
+#define TSB_EI2C2_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,12)))
+#define TSB_EI2C2_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,13)))
+#define TSB_EI2C2_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR1,0)))
+#define TSB_EI2C2_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR1,15)))
+#define TSB_EI2C2_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR2,0)))
+#define TSB_EI2C2_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR2,15)))
+#define TSB_EI2C2_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,0)))
+#define TSB_EI2C2_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,1)))
+#define TSB_EI2C2_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,2)))
+#define TSB_EI2C2_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,6)))
+#define TSB_EI2C2_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,7)))
+#define TSB_EI2C2_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,8)))
+#define TSB_EI2C2_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,9)))
+#define TSB_EI2C2_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,11)))
+#define TSB_EI2C2_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,12)))
+#define TSB_EI2C2_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,13)))
+#define TSB_EI2C2_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,14)))
+#define TSB_EI2C2_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,15)))
+#define TSB_EI2C2_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,0)))
+#define TSB_EI2C2_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,1)))
+#define TSB_EI2C2_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,2)))
+#define TSB_EI2C2_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,3)))
+
+#define TSB_EI2C3_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AEN,0)))
+#define TSB_EI2C3_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,0)))
+#define TSB_EI2C3_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,1)))
+#define TSB_EI2C3_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,2)))
+#define TSB_EI2C3_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,3)))
+#define TSB_EI2C3_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,4)))
+#define TSB_EI2C3_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,8)))
+#define TSB_EI2C3_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,11)))
+#define TSB_EI2C3_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,0)))
+#define TSB_EI2C3_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,1)))
+#define TSB_EI2C3_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,2)))
+#define TSB_EI2C3_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,3)))
+#define TSB_EI2C3_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,4)))
+#define TSB_EI2C3_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,10)))
+#define TSB_EI2C3_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,0)))
+#define TSB_EI2C3_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,1)))
+#define TSB_EI2C3_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,2)))
+#define TSB_EI2C3_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,3)))
+#define TSB_EI2C3_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,0)))
+#define TSB_EI2C3_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,1)))
+#define TSB_EI2C3_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,2)))
+#define TSB_EI2C3_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,3)))
+#define TSB_EI2C3_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,4)))
+#define TSB_EI2C3_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,5)))
+#define TSB_EI2C3_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,6)))
+#define TSB_EI2C3_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,7)))
+#define TSB_EI2C3_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,8)))
+#define TSB_EI2C3_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,9)))
+#define TSB_EI2C3_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,10)))
+#define TSB_EI2C3_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,11)))
+#define TSB_EI2C3_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,12)))
+#define TSB_EI2C3_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,13)))
+#define TSB_EI2C3_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR1,0)))
+#define TSB_EI2C3_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR1,15)))
+#define TSB_EI2C3_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR2,0)))
+#define TSB_EI2C3_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR2,15)))
+#define TSB_EI2C3_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,0)))
+#define TSB_EI2C3_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,1)))
+#define TSB_EI2C3_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,2)))
+#define TSB_EI2C3_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,6)))
+#define TSB_EI2C3_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,7)))
+#define TSB_EI2C3_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,8)))
+#define TSB_EI2C3_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,9)))
+#define TSB_EI2C3_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,11)))
+#define TSB_EI2C3_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,12)))
+#define TSB_EI2C3_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,13)))
+#define TSB_EI2C3_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,14)))
+#define TSB_EI2C3_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,15)))
+#define TSB_EI2C3_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,0)))
+#define TSB_EI2C3_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,1)))
+#define TSB_EI2C3_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,2)))
+#define TSB_EI2C3_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,3)))
+
+#define TSB_EI2C4_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AEN,0)))
+#define TSB_EI2C4_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,0)))
+#define TSB_EI2C4_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,1)))
+#define TSB_EI2C4_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,2)))
+#define TSB_EI2C4_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,3)))
+#define TSB_EI2C4_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,4)))
+#define TSB_EI2C4_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,8)))
+#define TSB_EI2C4_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,11)))
+#define TSB_EI2C4_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,0)))
+#define TSB_EI2C4_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,1)))
+#define TSB_EI2C4_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,2)))
+#define TSB_EI2C4_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,3)))
+#define TSB_EI2C4_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,4)))
+#define TSB_EI2C4_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,10)))
+#define TSB_EI2C4_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,0)))
+#define TSB_EI2C4_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,1)))
+#define TSB_EI2C4_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,2)))
+#define TSB_EI2C4_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,3)))
+#define TSB_EI2C4_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,0)))
+#define TSB_EI2C4_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,1)))
+#define TSB_EI2C4_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,2)))
+#define TSB_EI2C4_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,3)))
+#define TSB_EI2C4_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,4)))
+#define TSB_EI2C4_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,5)))
+#define TSB_EI2C4_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,6)))
+#define TSB_EI2C4_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,7)))
+#define TSB_EI2C4_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,8)))
+#define TSB_EI2C4_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,9)))
+#define TSB_EI2C4_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,10)))
+#define TSB_EI2C4_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,11)))
+#define TSB_EI2C4_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,12)))
+#define TSB_EI2C4_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,13)))
+#define TSB_EI2C4_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR1,0)))
+#define TSB_EI2C4_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR1,15)))
+#define TSB_EI2C4_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR2,0)))
+#define TSB_EI2C4_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR2,15)))
+#define TSB_EI2C4_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,0)))
+#define TSB_EI2C4_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,1)))
+#define TSB_EI2C4_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,2)))
+#define TSB_EI2C4_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,6)))
+#define TSB_EI2C4_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,7)))
+#define TSB_EI2C4_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,8)))
+#define TSB_EI2C4_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,9)))
+#define TSB_EI2C4_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,11)))
+#define TSB_EI2C4_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,12)))
+#define TSB_EI2C4_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,13)))
+#define TSB_EI2C4_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,14)))
+#define TSB_EI2C4_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,15)))
+#define TSB_EI2C4_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,0)))
+#define TSB_EI2C4_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,1)))
+#define TSB_EI2C4_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,2)))
+#define TSB_EI2C4_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,3)))
+
+
+/* Finite Impulse Response */
+#define TSB_FIRnore_START_START                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->START,0)))
+#define TSB_FIRnore_CTRL_ODATAFMT                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->CTRL,28)))
+#define TSB_FIRnore_INITIALIZE_INITIALIZE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INITIALIZE,0)))
+#define TSB_FIRnore_INTEN_IDATAWREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,0)))
+#define TSB_FIRnore_INTEN_ODATARREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,1)))
+#define TSB_FIRnore_INTEN_OVERFLOW                (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,2)))
+#define TSB_FIRnore_DMAEN_IDATAWREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->DMAEN,0)))
+#define TSB_FIRnore_DMAEN_ODATARREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->DMAEN,1)))
+#define TSB_FIRnore_RAWINTSTAT_IDATAWREQ          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,0)))
+#define TSB_FIRnore_RAWINTSTAT_ODATARREQ          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,1)))
+#define TSB_FIRnore_RAWINTSTAT_OVERFLOW           (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,2)))
+
+
+/* Port A */
+#define TSB_PA_DATA_PA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,0)))
+#define TSB_PA_DATA_PA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,1)))
+#define TSB_PA_DATA_PA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,2)))
+#define TSB_PA_DATA_PA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,3)))
+#define TSB_PA_DATA_PA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,4)))
+#define TSB_PA_DATA_PA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,5)))
+#define TSB_PA_DATA_PA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,6)))
+#define TSB_PA_DATA_PA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,7)))
+#define TSB_PA_CR_PA0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,0)))
+#define TSB_PA_CR_PA1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,1)))
+#define TSB_PA_CR_PA2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,2)))
+#define TSB_PA_CR_PA3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,3)))
+#define TSB_PA_CR_PA4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,4)))
+#define TSB_PA_CR_PA5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,5)))
+#define TSB_PA_CR_PA6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,6)))
+#define TSB_PA_CR_PA7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,7)))
+#define TSB_PA_FR1_PA0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,0)))
+#define TSB_PA_FR1_PA1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,1)))
+#define TSB_PA_FR1_PA2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,2)))
+#define TSB_PA_FR1_PA3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,3)))
+#define TSB_PA_FR1_PA4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,4)))
+#define TSB_PA_FR1_PA5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,5)))
+#define TSB_PA_FR1_PA6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,6)))
+#define TSB_PA_FR1_PA7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,7)))
+#define TSB_PA_FR2_PA0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,0)))
+#define TSB_PA_FR2_PA3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,3)))
+#define TSB_PA_FR2_PA4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,4)))
+#define TSB_PA_FR2_PA7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,7)))
+#define TSB_PA_FR3_PA0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,0)))
+#define TSB_PA_FR3_PA1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,1)))
+#define TSB_PA_FR3_PA2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,2)))
+#define TSB_PA_FR3_PA3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,3)))
+#define TSB_PA_FR3_PA4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,4)))
+#define TSB_PA_FR3_PA5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,5)))
+#define TSB_PA_FR3_PA6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,6)))
+#define TSB_PA_FR3_PA7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,7)))
+#define TSB_PA_FR5_PA0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,0)))
+#define TSB_PA_FR5_PA1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,1)))
+#define TSB_PA_FR5_PA3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,3)))
+#define TSB_PA_FR5_PA4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,4)))
+#define TSB_PA_FR5_PA5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,5)))
+#define TSB_PA_FR5_PA7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,7)))
+#define TSB_PA_FR6_PA0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,0)))
+#define TSB_PA_FR6_PA3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,3)))
+#define TSB_PA_FR6_PA4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,4)))
+#define TSB_PA_FR6_PA5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,5)))
+#define TSB_PA_FR6_PA6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,6)))
+#define TSB_PA_FR6_PA7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,7)))
+#define TSB_PA_FR7_PA0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,0)))
+#define TSB_PA_FR7_PA1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,1)))
+#define TSB_PA_FR7_PA2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,2)))
+#define TSB_PA_FR7_PA3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,3)))
+#define TSB_PA_FR7_PA4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,4)))
+#define TSB_PA_FR7_PA5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,5)))
+#define TSB_PA_FR7_PA6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,6)))
+#define TSB_PA_FR7_PA7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,7)))
+#define TSB_PA_FR8_PA2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR8,2)))
+#define TSB_PA_FR8_PA6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR8,6)))
+#define TSB_PA_OD_PA0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,0)))
+#define TSB_PA_OD_PA1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,1)))
+#define TSB_PA_OD_PA2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,2)))
+#define TSB_PA_OD_PA3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,3)))
+#define TSB_PA_OD_PA4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,4)))
+#define TSB_PA_OD_PA5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,5)))
+#define TSB_PA_OD_PA6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,6)))
+#define TSB_PA_OD_PA7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,7)))
+#define TSB_PA_PUP_PA0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,0)))
+#define TSB_PA_PUP_PA1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,1)))
+#define TSB_PA_PUP_PA2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,2)))
+#define TSB_PA_PUP_PA3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,3)))
+#define TSB_PA_PUP_PA4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,4)))
+#define TSB_PA_PUP_PA5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,5)))
+#define TSB_PA_PUP_PA6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,6)))
+#define TSB_PA_PUP_PA7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,7)))
+#define TSB_PA_PDN_PA0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,0)))
+#define TSB_PA_PDN_PA1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,1)))
+#define TSB_PA_PDN_PA2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,2)))
+#define TSB_PA_PDN_PA3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,3)))
+#define TSB_PA_PDN_PA4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,4)))
+#define TSB_PA_PDN_PA5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,5)))
+#define TSB_PA_PDN_PA6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,6)))
+#define TSB_PA_PDN_PA7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,7)))
+#define TSB_PA_IE_PA0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,0)))
+#define TSB_PA_IE_PA1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,1)))
+#define TSB_PA_IE_PA2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,2)))
+#define TSB_PA_IE_PA3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,3)))
+#define TSB_PA_IE_PA4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,4)))
+#define TSB_PA_IE_PA5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,5)))
+#define TSB_PA_IE_PA6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,6)))
+#define TSB_PA_IE_PA7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,7)))
+
+
+/* Port B */
+#define TSB_PB_DATA_PB0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,0)))
+#define TSB_PB_DATA_PB1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,1)))
+#define TSB_PB_DATA_PB2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,2)))
+#define TSB_PB_DATA_PB3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,3)))
+#define TSB_PB_CR_PB0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,0)))
+#define TSB_PB_CR_PB1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,1)))
+#define TSB_PB_CR_PB2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,2)))
+#define TSB_PB_CR_PB3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,3)))
+#define TSB_PB_FR1_PB0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,0)))
+#define TSB_PB_FR1_PB1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,1)))
+#define TSB_PB_FR1_PB2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,2)))
+#define TSB_PB_FR1_PB3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,3)))
+#define TSB_PB_FR2_PB0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR2,0)))
+#define TSB_PB_FR2_PB1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR2,1)))
+#define TSB_PB_FR3_PB0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,0)))
+#define TSB_PB_FR3_PB1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,1)))
+#define TSB_PB_FR3_PB2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,2)))
+#define TSB_PB_FR3_PB3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,3)))
+#define TSB_PB_FR4_PB0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR4,0)))
+#define TSB_PB_FR5_PB0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,0)))
+#define TSB_PB_FR5_PB1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,1)))
+#define TSB_PB_FR5_PB2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,2)))
+#define TSB_PB_FR6_PB0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,0)))
+#define TSB_PB_FR6_PB1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,1)))
+#define TSB_PB_FR6_PB2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,2)))
+#define TSB_PB_FR6_PB3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,3)))
+#define TSB_PB_OD_PB0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,0)))
+#define TSB_PB_OD_PB1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,1)))
+#define TSB_PB_OD_PB2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,2)))
+#define TSB_PB_OD_PB3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,3)))
+#define TSB_PB_PUP_PB0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,0)))
+#define TSB_PB_PUP_PB1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,1)))
+#define TSB_PB_PUP_PB2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,2)))
+#define TSB_PB_PUP_PB3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,3)))
+#define TSB_PB_PDN_PB0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,0)))
+#define TSB_PB_PDN_PB1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,1)))
+#define TSB_PB_PDN_PB2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,2)))
+#define TSB_PB_PDN_PB3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,3)))
+#define TSB_PB_IE_PB0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,0)))
+#define TSB_PB_IE_PB1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,1)))
+#define TSB_PB_IE_PB2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,2)))
+#define TSB_PB_IE_PB3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,3)))
+
+
+/* Port D */
+#define TSB_PD_DATA_PD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,0)))
+#define TSB_PD_DATA_PD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,1)))
+#define TSB_PD_DATA_PD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,2)))
+#define TSB_PD_DATA_PD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,3)))
+#define TSB_PD_DATA_PD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,4)))
+#define TSB_PD_DATA_PD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,5)))
+#define TSB_PD_DATA_PD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,6)))
+#define TSB_PD_DATA_PD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,7)))
+#define TSB_PD_CR_PD0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,0)))
+#define TSB_PD_CR_PD1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,1)))
+#define TSB_PD_CR_PD2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,2)))
+#define TSB_PD_CR_PD3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,3)))
+#define TSB_PD_CR_PD4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,4)))
+#define TSB_PD_CR_PD5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,5)))
+#define TSB_PD_CR_PD6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,6)))
+#define TSB_PD_CR_PD7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,7)))
+#define TSB_PD_FR1_PD0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,0)))
+#define TSB_PD_FR1_PD1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,1)))
+#define TSB_PD_FR1_PD2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,2)))
+#define TSB_PD_FR1_PD3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,3)))
+#define TSB_PD_FR1_PD4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,4)))
+#define TSB_PD_FR1_PD5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,5)))
+#define TSB_PD_FR1_PD6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,6)))
+#define TSB_PD_FR1_PD7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,7)))
+#define TSB_PD_FR2_PD0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,0)))
+#define TSB_PD_FR2_PD1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,1)))
+#define TSB_PD_FR2_PD6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,6)))
+#define TSB_PD_FR2_PD7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,7)))
+#define TSB_PD_FR3_PD0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,0)))
+#define TSB_PD_FR3_PD1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,1)))
+#define TSB_PD_FR3_PD2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,2)))
+#define TSB_PD_FR3_PD3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,3)))
+#define TSB_PD_FR3_PD4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,4)))
+#define TSB_PD_FR3_PD5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,5)))
+#define TSB_PD_FR3_PD6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,6)))
+#define TSB_PD_FR3_PD7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,7)))
+#define TSB_PD_FR4_PD0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,0)))
+#define TSB_PD_FR4_PD1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,1)))
+#define TSB_PD_FR4_PD2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,2)))
+#define TSB_PD_FR4_PD3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,3)))
+#define TSB_PD_FR5_PD0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,0)))
+#define TSB_PD_FR5_PD1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,1)))
+#define TSB_PD_FR5_PD2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,2)))
+#define TSB_PD_FR5_PD4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,4)))
+#define TSB_PD_FR5_PD6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,6)))
+#define TSB_PD_FR5_PD7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,7)))
+#define TSB_PD_FR6_PD0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,0)))
+#define TSB_PD_FR6_PD4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,4)))
+#define TSB_PD_FR6_PD5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,5)))
+#define TSB_PD_FR6_PD6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,6)))
+#define TSB_PD_FR6_PD7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,7)))
+#define TSB_PD_FR7_PD0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,0)))
+#define TSB_PD_FR7_PD1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,1)))
+#define TSB_PD_FR7_PD2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,2)))
+#define TSB_PD_FR7_PD3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,3)))
+#define TSB_PD_FR7_PD4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,4)))
+#define TSB_PD_FR7_PD5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,5)))
+#define TSB_PD_FR7_PD6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,6)))
+#define TSB_PD_FR7_PD7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,7)))
+#define TSB_PD_FR8_PD2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,2)))
+#define TSB_PD_FR8_PD3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,3)))
+#define TSB_PD_FR8_PD4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,4)))
+#define TSB_PD_FR8_PD5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,5)))
+#define TSB_PD_FR8_PD6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,6)))
+#define TSB_PD_FR8_PD7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,7)))
+#define TSB_PD_OD_PD0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,0)))
+#define TSB_PD_OD_PD1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,1)))
+#define TSB_PD_OD_PD2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,2)))
+#define TSB_PD_OD_PD3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,3)))
+#define TSB_PD_OD_PD4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,4)))
+#define TSB_PD_OD_PD5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,5)))
+#define TSB_PD_OD_PD6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,6)))
+#define TSB_PD_OD_PD7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,7)))
+#define TSB_PD_PUP_PD0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,0)))
+#define TSB_PD_PUP_PD1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,1)))
+#define TSB_PD_PUP_PD2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,2)))
+#define TSB_PD_PUP_PD3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,3)))
+#define TSB_PD_PUP_PD4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,4)))
+#define TSB_PD_PUP_PD5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,5)))
+#define TSB_PD_PUP_PD6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,6)))
+#define TSB_PD_PUP_PD7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,7)))
+#define TSB_PD_PDN_PD0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,0)))
+#define TSB_PD_PDN_PD1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,1)))
+#define TSB_PD_PDN_PD2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,2)))
+#define TSB_PD_PDN_PD3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,3)))
+#define TSB_PD_PDN_PD4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,4)))
+#define TSB_PD_PDN_PD5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,5)))
+#define TSB_PD_PDN_PD6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,6)))
+#define TSB_PD_PDN_PD7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,7)))
+#define TSB_PD_IE_PD0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,0)))
+#define TSB_PD_IE_PD1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,1)))
+#define TSB_PD_IE_PD2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,2)))
+#define TSB_PD_IE_PD3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,3)))
+#define TSB_PD_IE_PD4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,4)))
+#define TSB_PD_IE_PD5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,5)))
+#define TSB_PD_IE_PD6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,6)))
+#define TSB_PD_IE_PD7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,7)))
+
+
+/* Port E */
+#define TSB_PE_DATA_PE0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,0)))
+#define TSB_PE_DATA_PE1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,1)))
+#define TSB_PE_DATA_PE2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,2)))
+#define TSB_PE_DATA_PE3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,3)))
+#define TSB_PE_DATA_PE4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,4)))
+#define TSB_PE_DATA_PE5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,5)))
+#define TSB_PE_DATA_PE6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,6)))
+#define TSB_PE_DATA_PE7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,7)))
+#define TSB_PE_CR_PE0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,0)))
+#define TSB_PE_CR_PE1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,1)))
+#define TSB_PE_CR_PE2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,2)))
+#define TSB_PE_CR_PE3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,3)))
+#define TSB_PE_CR_PE4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,4)))
+#define TSB_PE_CR_PE5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,5)))
+#define TSB_PE_CR_PE6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,6)))
+#define TSB_PE_CR_PE7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,7)))
+#define TSB_PE_FR1_PE0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,0)))
+#define TSB_PE_FR1_PE1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,1)))
+#define TSB_PE_FR1_PE2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,2)))
+#define TSB_PE_FR1_PE3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,3)))
+#define TSB_PE_FR1_PE4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,4)))
+#define TSB_PE_FR1_PE5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,5)))
+#define TSB_PE_FR1_PE6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,6)))
+#define TSB_PE_FR1_PE7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,7)))
+#define TSB_PE_FR2_PE0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR2,0)))
+#define TSB_PE_FR2_PE7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR2,7)))
+#define TSB_PE_FR3_PE0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,0)))
+#define TSB_PE_FR3_PE1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,1)))
+#define TSB_PE_FR3_PE2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,2)))
+#define TSB_PE_FR3_PE3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,3)))
+#define TSB_PE_FR3_PE4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,4)))
+#define TSB_PE_FR3_PE5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,5)))
+#define TSB_PE_FR3_PE6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,6)))
+#define TSB_PE_FR3_PE7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,7)))
+#define TSB_PE_FR4_PE0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,0)))
+#define TSB_PE_FR4_PE1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,1)))
+#define TSB_PE_FR4_PE2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,2)))
+#define TSB_PE_FR4_PE3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,3)))
+#define TSB_PE_FR4_PE4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,4)))
+#define TSB_PE_FR4_PE5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,5)))
+#define TSB_PE_FR4_PE6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,6)))
+#define TSB_PE_FR4_PE7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,7)))
+#define TSB_PE_FR5_PE0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,0)))
+#define TSB_PE_FR5_PE1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,1)))
+#define TSB_PE_FR5_PE2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,2)))
+#define TSB_PE_FR5_PE3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,3)))
+#define TSB_PE_FR5_PE4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,4)))
+#define TSB_PE_FR5_PE5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,5)))
+#define TSB_PE_FR5_PE6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,6)))
+#define TSB_PE_FR5_PE7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,7)))
+#define TSB_PE_FR6_PE0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,0)))
+#define TSB_PE_FR6_PE1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,1)))
+#define TSB_PE_FR6_PE2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,2)))
+#define TSB_PE_FR6_PE3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,3)))
+#define TSB_PE_FR6_PE4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,4)))
+#define TSB_PE_FR6_PE5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,5)))
+#define TSB_PE_FR6_PE6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,6)))
+#define TSB_PE_FR6_PE7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,7)))
+#define TSB_PE_FR7_PE0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,0)))
+#define TSB_PE_FR7_PE1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,1)))
+#define TSB_PE_FR7_PE2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,2)))
+#define TSB_PE_FR7_PE3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,3)))
+#define TSB_PE_FR8_PE0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,0)))
+#define TSB_PE_FR8_PE1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,1)))
+#define TSB_PE_FR8_PE2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,2)))
+#define TSB_PE_FR8_PE3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,3)))
+#define TSB_PE_FR8_PE4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,4)))
+#define TSB_PE_FR8_PE5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,5)))
+#define TSB_PE_FR8_PE6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,6)))
+#define TSB_PE_FR8_PE7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,7)))
+#define TSB_PE_OD_PE0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,0)))
+#define TSB_PE_OD_PE1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,1)))
+#define TSB_PE_OD_PE2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,2)))
+#define TSB_PE_OD_PE3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,3)))
+#define TSB_PE_OD_PE4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,4)))
+#define TSB_PE_OD_PE5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,5)))
+#define TSB_PE_OD_PE6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,6)))
+#define TSB_PE_OD_PE7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,7)))
+#define TSB_PE_PUP_PE0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,0)))
+#define TSB_PE_PUP_PE1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,1)))
+#define TSB_PE_PUP_PE2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,2)))
+#define TSB_PE_PUP_PE3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,3)))
+#define TSB_PE_PUP_PE4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,4)))
+#define TSB_PE_PUP_PE5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,5)))
+#define TSB_PE_PUP_PE6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,6)))
+#define TSB_PE_PUP_PE7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,7)))
+#define TSB_PE_PDN_PE0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,0)))
+#define TSB_PE_PDN_PE1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,1)))
+#define TSB_PE_PDN_PE2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,2)))
+#define TSB_PE_PDN_PE3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,3)))
+#define TSB_PE_PDN_PE4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,4)))
+#define TSB_PE_PDN_PE5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,5)))
+#define TSB_PE_PDN_PE6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,6)))
+#define TSB_PE_PDN_PE7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,7)))
+#define TSB_PE_IE_PE0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,0)))
+#define TSB_PE_IE_PE1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,1)))
+#define TSB_PE_IE_PE2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,2)))
+#define TSB_PE_IE_PE3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,3)))
+#define TSB_PE_IE_PE4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,4)))
+#define TSB_PE_IE_PE5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,5)))
+#define TSB_PE_IE_PE6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,6)))
+#define TSB_PE_IE_PE7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,7)))
+
+
+/* Port F */
+#define TSB_PF_DATA_PF0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,0)))
+#define TSB_PF_DATA_PF1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,1)))
+#define TSB_PF_DATA_PF2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,2)))
+#define TSB_PF_DATA_PF3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,3)))
+#define TSB_PF_DATA_PF4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,4)))
+#define TSB_PF_DATA_PF5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,5)))
+#define TSB_PF_DATA_PF6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,6)))
+#define TSB_PF_DATA_PF7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,7)))
+#define TSB_PF_CR_PF0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,0)))
+#define TSB_PF_CR_PF1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,1)))
+#define TSB_PF_CR_PF2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,2)))
+#define TSB_PF_CR_PF3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,3)))
+#define TSB_PF_CR_PF4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,4)))
+#define TSB_PF_CR_PF5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,5)))
+#define TSB_PF_CR_PF6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,6)))
+#define TSB_PF_CR_PF7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,7)))
+#define TSB_PF_FR1_PF0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,0)))
+#define TSB_PF_FR1_PF1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,1)))
+#define TSB_PF_FR1_PF4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,4)))
+#define TSB_PF_FR1_PF5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,5)))
+#define TSB_PF_FR1_PF6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,6)))
+#define TSB_PF_FR1_PF7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,7)))
+#define TSB_PF_FR4_PF7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR4,7)))
+#define TSB_PF_FR5_PF7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR5,7)))
+#define TSB_PF_FR6_PF2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,2)))
+#define TSB_PF_FR6_PF3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,3)))
+#define TSB_PF_FR6_PF5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,5)))
+#define TSB_PF_FR6_PF6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,6)))
+#define TSB_PF_FR6_PF7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,7)))
+#define TSB_PF_FR7_PF2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR7,2)))
+#define TSB_PF_FR7_PF3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR7,3)))
+#define TSB_PF_OD_PF0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,0)))
+#define TSB_PF_OD_PF1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,1)))
+#define TSB_PF_OD_PF2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,2)))
+#define TSB_PF_OD_PF3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,3)))
+#define TSB_PF_OD_PF4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,4)))
+#define TSB_PF_OD_PF5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,5)))
+#define TSB_PF_OD_PF6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,6)))
+#define TSB_PF_OD_PF7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,7)))
+#define TSB_PF_PUP_PF0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,0)))
+#define TSB_PF_PUP_PF1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,1)))
+#define TSB_PF_PUP_PF2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,2)))
+#define TSB_PF_PUP_PF3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,3)))
+#define TSB_PF_PUP_PF4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,4)))
+#define TSB_PF_PUP_PF5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,5)))
+#define TSB_PF_PUP_PF6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,6)))
+#define TSB_PF_PUP_PF7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,7)))
+#define TSB_PF_PDN_PF0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,0)))
+#define TSB_PF_PDN_PF1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,1)))
+#define TSB_PF_PDN_PF2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,2)))
+#define TSB_PF_PDN_PF3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,3)))
+#define TSB_PF_PDN_PF4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,4)))
+#define TSB_PF_PDN_PF5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,5)))
+#define TSB_PF_PDN_PF6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,6)))
+#define TSB_PF_PDN_PF7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,7)))
+#define TSB_PF_IE_PF0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,0)))
+#define TSB_PF_IE_PF1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,1)))
+#define TSB_PF_IE_PF2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,2)))
+#define TSB_PF_IE_PF3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,3)))
+#define TSB_PF_IE_PF4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,4)))
+#define TSB_PF_IE_PF5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,5)))
+#define TSB_PF_IE_PF6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,6)))
+#define TSB_PF_IE_PF7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,7)))
+
+
+/* Port G */
+#define TSB_PG_DATA_PG0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,0)))
+#define TSB_PG_DATA_PG1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,1)))
+#define TSB_PG_DATA_PG2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,2)))
+#define TSB_PG_DATA_PG3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,3)))
+#define TSB_PG_DATA_PG4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,4)))
+#define TSB_PG_DATA_PG5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,5)))
+#define TSB_PG_DATA_PG6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,6)))
+#define TSB_PG_DATA_PG7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,7)))
+#define TSB_PG_CR_PG0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,0)))
+#define TSB_PG_CR_PG1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,1)))
+#define TSB_PG_CR_PG2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,2)))
+#define TSB_PG_CR_PG3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,3)))
+#define TSB_PG_CR_PG4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,4)))
+#define TSB_PG_CR_PG5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,5)))
+#define TSB_PG_CR_PG6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,6)))
+#define TSB_PG_CR_PG7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,7)))
+#define TSB_PG_FR1_PG0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,0)))
+#define TSB_PG_FR1_PG1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,1)))
+#define TSB_PG_FR1_PG6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,6)))
+#define TSB_PG_FR1_PG7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,7)))
+#define TSB_PG_FR2_PG4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR2,4)))
+#define TSB_PG_FR2_PG5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR2,5)))
+#define TSB_PG_FR3_PG0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,0)))
+#define TSB_PG_FR3_PG1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,1)))
+#define TSB_PG_FR3_PG2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,2)))
+#define TSB_PG_FR3_PG3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,3)))
+#define TSB_PG_FR3_PG5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,5)))
+#define TSB_PG_FR4_PG2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,2)))
+#define TSB_PG_FR4_PG3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,3)))
+#define TSB_PG_FR4_PG4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,4)))
+#define TSB_PG_FR4_PG5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,5)))
+#define TSB_PG_FR4_PG6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,6)))
+#define TSB_PG_FR4_PG7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,7)))
+#define TSB_PG_FR5_PG0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,0)))
+#define TSB_PG_FR5_PG1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,1)))
+#define TSB_PG_FR5_PG2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,2)))
+#define TSB_PG_FR5_PG3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,3)))
+#define TSB_PG_FR5_PG4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,4)))
+#define TSB_PG_FR5_PG5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,5)))
+#define TSB_PG_FR5_PG6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,6)))
+#define TSB_PG_FR5_PG7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,7)))
+#define TSB_PG_FR6_PG2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,2)))
+#define TSB_PG_FR6_PG3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,3)))
+#define TSB_PG_FR6_PG4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,4)))
+#define TSB_PG_FR6_PG5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,5)))
+#define TSB_PG_FR6_PG6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,6)))
+#define TSB_PG_FR7_PG2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,2)))
+#define TSB_PG_FR7_PG3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,3)))
+#define TSB_PG_FR7_PG4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,4)))
+#define TSB_PG_FR7_PG5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,5)))
+#define TSB_PG_FR8_PG0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,0)))
+#define TSB_PG_FR8_PG1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,1)))
+#define TSB_PG_FR8_PG2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,2)))
+#define TSB_PG_FR8_PG3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,3)))
+#define TSB_PG_FR8_PG4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,4)))
+#define TSB_PG_FR8_PG5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,5)))
+#define TSB_PG_FR8_PG7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,7)))
+#define TSB_PG_OD_PG0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,0)))
+#define TSB_PG_OD_PG1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,1)))
+#define TSB_PG_OD_PG2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,2)))
+#define TSB_PG_OD_PG3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,3)))
+#define TSB_PG_OD_PG4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,4)))
+#define TSB_PG_OD_PG5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,5)))
+#define TSB_PG_OD_PG6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,6)))
+#define TSB_PG_OD_PG7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,7)))
+#define TSB_PG_PUP_PG0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,0)))
+#define TSB_PG_PUP_PG1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,1)))
+#define TSB_PG_PUP_PG2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,2)))
+#define TSB_PG_PUP_PG3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,3)))
+#define TSB_PG_PUP_PG4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,4)))
+#define TSB_PG_PUP_PG5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,5)))
+#define TSB_PG_PUP_PG6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,6)))
+#define TSB_PG_PUP_PG7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,7)))
+#define TSB_PG_PDN_PG0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,0)))
+#define TSB_PG_PDN_PG1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,1)))
+#define TSB_PG_PDN_PG2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,2)))
+#define TSB_PG_PDN_PG3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,3)))
+#define TSB_PG_PDN_PG4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,4)))
+#define TSB_PG_PDN_PG5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,5)))
+#define TSB_PG_PDN_PG6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,6)))
+#define TSB_PG_PDN_PG7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,7)))
+#define TSB_PG_IE_PG0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,0)))
+#define TSB_PG_IE_PG1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,1)))
+#define TSB_PG_IE_PG2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,2)))
+#define TSB_PG_IE_PG3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,3)))
+#define TSB_PG_IE_PG4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,4)))
+#define TSB_PG_IE_PG5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,5)))
+#define TSB_PG_IE_PG6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,6)))
+#define TSB_PG_IE_PG7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,7)))
+
+
+/* Port H */
+#define TSB_PH_DATA_PH0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,0)))
+#define TSB_PH_DATA_PH1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,1)))
+#define TSB_PH_DATA_PH2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,2)))
+#define TSB_PH_DATA_PH3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,3)))
+#define TSB_PH_DATA_PH4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,4)))
+#define TSB_PH_DATA_PH5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,5)))
+#define TSB_PH_DATA_PH6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,6)))
+#define TSB_PH_DATA_PH7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,7)))
+#define TSB_PH_CR_PH0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,0)))
+#define TSB_PH_CR_PH1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,1)))
+#define TSB_PH_CR_PH2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,2)))
+#define TSB_PH_CR_PH3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,3)))
+#define TSB_PH_CR_PH4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,4)))
+#define TSB_PH_CR_PH5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,5)))
+#define TSB_PH_CR_PH6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,6)))
+#define TSB_PH_CR_PH7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,7)))
+#define TSB_PH_FR1_PH0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,0)))
+#define TSB_PH_FR1_PH1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,1)))
+#define TSB_PH_FR1_PH2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,2)))
+#define TSB_PH_FR1_PH3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,3)))
+#define TSB_PH_FR1_PH4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,4)))
+#define TSB_PH_FR1_PH5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,5)))
+#define TSB_PH_FR1_PH6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,6)))
+#define TSB_PH_FR1_PH7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,7)))
+#define TSB_PH_FR3_PH0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,0)))
+#define TSB_PH_FR3_PH1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,1)))
+#define TSB_PH_FR3_PH2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,2)))
+#define TSB_PH_FR3_PH3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,3)))
+#define TSB_PH_FR3_PH4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,4)))
+#define TSB_PH_FR3_PH5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,5)))
+#define TSB_PH_FR3_PH6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,6)))
+#define TSB_PH_FR3_PH7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,7)))
+#define TSB_PH_FR4_PH0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,0)))
+#define TSB_PH_FR4_PH1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,1)))
+#define TSB_PH_FR4_PH2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,2)))
+#define TSB_PH_FR4_PH3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,3)))
+#define TSB_PH_FR5_PH0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,0)))
+#define TSB_PH_FR5_PH1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,1)))
+#define TSB_PH_FR5_PH2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,2)))
+#define TSB_PH_FR5_PH3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,3)))
+#define TSB_PH_FR5_PH4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,4)))
+#define TSB_PH_FR5_PH5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,5)))
+#define TSB_PH_FR5_PH6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,6)))
+#define TSB_PH_FR5_PH7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,7)))
+#define TSB_PH_FR8_PH0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR8,0)))
+#define TSB_PH_OD_PH0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,0)))
+#define TSB_PH_OD_PH1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,1)))
+#define TSB_PH_OD_PH2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,2)))
+#define TSB_PH_OD_PH3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,3)))
+#define TSB_PH_OD_PH4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,4)))
+#define TSB_PH_OD_PH5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,5)))
+#define TSB_PH_OD_PH6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,6)))
+#define TSB_PH_OD_PH7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,7)))
+#define TSB_PH_PUP_PH0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,0)))
+#define TSB_PH_PUP_PH1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,1)))
+#define TSB_PH_PUP_PH2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,2)))
+#define TSB_PH_PUP_PH3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,3)))
+#define TSB_PH_PUP_PH4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,4)))
+#define TSB_PH_PUP_PH5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,5)))
+#define TSB_PH_PUP_PH6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,6)))
+#define TSB_PH_PUP_PH7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,7)))
+#define TSB_PH_PDN_PH0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,0)))
+#define TSB_PH_PDN_PH1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,1)))
+#define TSB_PH_PDN_PH2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,2)))
+#define TSB_PH_PDN_PH3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,3)))
+#define TSB_PH_PDN_PH4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,4)))
+#define TSB_PH_PDN_PH5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,5)))
+#define TSB_PH_PDN_PH6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,6)))
+#define TSB_PH_PDN_PH7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,7)))
+#define TSB_PH_IE_PH0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,0)))
+#define TSB_PH_IE_PH1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,1)))
+#define TSB_PH_IE_PH2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,2)))
+#define TSB_PH_IE_PH3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,3)))
+#define TSB_PH_IE_PH4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,4)))
+#define TSB_PH_IE_PH5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,5)))
+#define TSB_PH_IE_PH6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,6)))
+#define TSB_PH_IE_PH7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,7)))
+
+
+/* Port K */
+#define TSB_PK_DATA_PK0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,0)))
+#define TSB_PK_DATA_PK1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,1)))
+#define TSB_PK_DATA_PK2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,2)))
+#define TSB_PK_DATA_PK3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,3)))
+#define TSB_PK_DATA_PK4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,4)))
+#define TSB_PK_DATA_PK5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,5)))
+#define TSB_PK_DATA_PK6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,6)))
+#define TSB_PK_DATA_PK7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,7)))
+#define TSB_PK_CR_PK0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,0)))
+#define TSB_PK_CR_PK1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,1)))
+#define TSB_PK_CR_PK2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,2)))
+#define TSB_PK_CR_PK3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,3)))
+#define TSB_PK_CR_PK4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,4)))
+#define TSB_PK_CR_PK5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,5)))
+#define TSB_PK_CR_PK6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,6)))
+#define TSB_PK_CR_PK7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,7)))
+#define TSB_PK_FR1_PK0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,0)))
+#define TSB_PK_FR1_PK1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,1)))
+#define TSB_PK_FR1_PK2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,2)))
+#define TSB_PK_FR1_PK3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,3)))
+#define TSB_PK_FR1_PK4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,4)))
+#define TSB_PK_FR1_PK5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,5)))
+#define TSB_PK_FR1_PK6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,6)))
+#define TSB_PK_FR2_PK0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,0)))
+#define TSB_PK_FR2_PK1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,1)))
+#define TSB_PK_FR2_PK6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,6)))
+#define TSB_PK_FR2_PK7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,7)))
+#define TSB_PK_FR3_PK0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,0)))
+#define TSB_PK_FR3_PK1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,1)))
+#define TSB_PK_FR3_PK6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,6)))
+#define TSB_PK_FR3_PK7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,7)))
+#define TSB_PK_FR4_PK1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,1)))
+#define TSB_PK_FR4_PK4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,4)))
+#define TSB_PK_FR4_PK5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,5)))
+#define TSB_PK_FR4_PK6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,6)))
+#define TSB_PK_FR4_PK7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,7)))
+#define TSB_PK_FR5_PK1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR5,1)))
+#define TSB_PK_FR6_PK0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,0)))
+#define TSB_PK_FR6_PK1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,1)))
+#define TSB_PK_FR6_PK2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,2)))
+#define TSB_PK_FR6_PK3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,3)))
+#define TSB_PK_FR6_PK4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,4)))
+#define TSB_PK_FR6_PK5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,5)))
+#define TSB_PK_FR6_PK6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,6)))
+#define TSB_PK_FR6_PK7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,7)))
+#define TSB_PK_FR7_PK7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR7,7)))
+#define TSB_PK_FR8_PK0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,0)))
+#define TSB_PK_FR8_PK2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,2)))
+#define TSB_PK_FR8_PK3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,3)))
+#define TSB_PK_FR8_PK4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,4)))
+#define TSB_PK_FR8_PK5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,5)))
+#define TSB_PK_FR8_PK6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,6)))
+#define TSB_PK_FR8_PK7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,7)))
+#define TSB_PK_OD_PK0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,0)))
+#define TSB_PK_OD_PK1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,1)))
+#define TSB_PK_OD_PK2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,2)))
+#define TSB_PK_OD_PK3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,3)))
+#define TSB_PK_OD_PK4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,4)))
+#define TSB_PK_OD_PK5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,5)))
+#define TSB_PK_OD_PK6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,6)))
+#define TSB_PK_OD_PK7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,7)))
+#define TSB_PK_PUP_PK0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,0)))
+#define TSB_PK_PUP_PK1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,1)))
+#define TSB_PK_PUP_PK2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,2)))
+#define TSB_PK_PUP_PK3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,3)))
+#define TSB_PK_PUP_PK4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,4)))
+#define TSB_PK_PUP_PK5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,5)))
+#define TSB_PK_PUP_PK6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,6)))
+#define TSB_PK_PUP_PK7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,7)))
+#define TSB_PK_PDN_PK0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,0)))
+#define TSB_PK_PDN_PK1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,1)))
+#define TSB_PK_PDN_PK2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,2)))
+#define TSB_PK_PDN_PK3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,3)))
+#define TSB_PK_PDN_PK4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,4)))
+#define TSB_PK_PDN_PK5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,5)))
+#define TSB_PK_PDN_PK6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,6)))
+#define TSB_PK_PDN_PK7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,7)))
+#define TSB_PK_IE_PK0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,0)))
+#define TSB_PK_IE_PK1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,1)))
+#define TSB_PK_IE_PK2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,2)))
+#define TSB_PK_IE_PK3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,3)))
+#define TSB_PK_IE_PK4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,4)))
+#define TSB_PK_IE_PK5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,5)))
+#define TSB_PK_IE_PK6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,6)))
+#define TSB_PK_IE_PK7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,7)))
+
+
+/* Port L */
+#define TSB_PL_DATA_PL0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,0)))
+#define TSB_PL_DATA_PL1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,1)))
+#define TSB_PL_DATA_PL2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,2)))
+#define TSB_PL_DATA_PL3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,3)))
+#define TSB_PL_CR_PL0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,0)))
+#define TSB_PL_CR_PL1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,1)))
+#define TSB_PL_CR_PL2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,2)))
+#define TSB_PL_CR_PL3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,3)))
+#define TSB_PL_FR2_PL0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,0)))
+#define TSB_PL_FR2_PL3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,3)))
+#define TSB_PL_FR3_PL0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,0)))
+#define TSB_PL_FR3_PL3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,3)))
+#define TSB_PL_FR5_PL0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,0)))
+#define TSB_PL_FR5_PL1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,1)))
+#define TSB_PL_FR5_PL2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,2)))
+#define TSB_PL_FR5_PL3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,3)))
+#define TSB_PL_FR6_PL0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR6,0)))
+#define TSB_PL_FR6_PL3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR6,3)))
+#define TSB_PL_FR7_PL0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,0)))
+#define TSB_PL_FR7_PL1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,1)))
+#define TSB_PL_FR7_PL2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,2)))
+#define TSB_PL_FR7_PL3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,3)))
+#define TSB_PL_FR8_PL0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,0)))
+#define TSB_PL_FR8_PL1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,1)))
+#define TSB_PL_FR8_PL2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,2)))
+#define TSB_PL_FR8_PL3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,3)))
+#define TSB_PL_OD_PL0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,0)))
+#define TSB_PL_OD_PL1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,1)))
+#define TSB_PL_OD_PL2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,2)))
+#define TSB_PL_OD_PL3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,3)))
+#define TSB_PL_PUP_PL0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,0)))
+#define TSB_PL_PUP_PL1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,1)))
+#define TSB_PL_PUP_PL2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,2)))
+#define TSB_PL_PUP_PL3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,3)))
+#define TSB_PL_PDN_PL0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,0)))
+#define TSB_PL_PDN_PL1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,1)))
+#define TSB_PL_PDN_PL2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,2)))
+#define TSB_PL_PDN_PL3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,3)))
+#define TSB_PL_IE_PL0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,0)))
+#define TSB_PL_IE_PL1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,1)))
+#define TSB_PL_IE_PL2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,2)))
+#define TSB_PL_IE_PL3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,3)))
+
+
+/* Port M */
+#define TSB_PM_DATA_PM0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,0)))
+#define TSB_PM_DATA_PM1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,1)))
+#define TSB_PM_DATA_PM2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,2)))
+#define TSB_PM_DATA_PM3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,3)))
+#define TSB_PM_DATA_PM4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,4)))
+#define TSB_PM_DATA_PM5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,5)))
+#define TSB_PM_DATA_PM6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,6)))
+#define TSB_PM_DATA_PM7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,7)))
+#define TSB_PM_CR_PM0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,0)))
+#define TSB_PM_CR_PM1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,1)))
+#define TSB_PM_CR_PM2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,2)))
+#define TSB_PM_CR_PM3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,3)))
+#define TSB_PM_CR_PM4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,4)))
+#define TSB_PM_CR_PM5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,5)))
+#define TSB_PM_CR_PM6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,6)))
+#define TSB_PM_CR_PM7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,7)))
+#define TSB_PM_FR1_PM0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,0)))
+#define TSB_PM_FR1_PM1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,1)))
+#define TSB_PM_FR1_PM6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,6)))
+#define TSB_PM_FR1_PM7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,7)))
+#define TSB_PM_FR2_PM2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,2)))
+#define TSB_PM_FR2_PM3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,3)))
+#define TSB_PM_FR2_PM4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,4)))
+#define TSB_PM_FR2_PM5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,5)))
+#define TSB_PM_FR2_PM6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,6)))
+#define TSB_PM_FR2_PM7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,7)))
+#define TSB_PM_FR3_PM1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,1)))
+#define TSB_PM_FR3_PM2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,2)))
+#define TSB_PM_FR3_PM5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,5)))
+#define TSB_PM_FR3_PM6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,6)))
+#define TSB_PM_FR4_PM0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,0)))
+#define TSB_PM_FR4_PM1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,1)))
+#define TSB_PM_FR4_PM3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,3)))
+#define TSB_PM_FR4_PM4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,4)))
+#define TSB_PM_FR4_PM6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,6)))
+#define TSB_PM_FR4_PM7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,7)))
+#define TSB_PM_FR5_PM0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,0)))
+#define TSB_PM_FR5_PM1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,1)))
+#define TSB_PM_FR5_PM2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,2)))
+#define TSB_PM_FR5_PM3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,3)))
+#define TSB_PM_FR5_PM6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,6)))
+#define TSB_PM_FR5_PM7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,7)))
+#define TSB_PM_FR6_PM0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,0)))
+#define TSB_PM_FR6_PM1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,1)))
+#define TSB_PM_FR6_PM2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,2)))
+#define TSB_PM_FR6_PM3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,3)))
+#define TSB_PM_FR6_PM4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,4)))
+#define TSB_PM_FR6_PM5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,5)))
+#define TSB_PM_FR6_PM6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,6)))
+#define TSB_PM_FR6_PM7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,7)))
+#define TSB_PM_FR7_PM0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,0)))
+#define TSB_PM_FR7_PM1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,1)))
+#define TSB_PM_FR7_PM2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,2)))
+#define TSB_PM_FR7_PM3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,3)))
+#define TSB_PM_FR7_PM4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,4)))
+#define TSB_PM_FR7_PM5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,5)))
+#define TSB_PM_FR7_PM6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,6)))
+#define TSB_PM_FR7_PM7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,7)))
+#define TSB_PM_FR8_PM0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,0)))
+#define TSB_PM_FR8_PM1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,1)))
+#define TSB_PM_FR8_PM2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,2)))
+#define TSB_PM_FR8_PM3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,3)))
+#define TSB_PM_OD_PM0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,0)))
+#define TSB_PM_OD_PM1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,1)))
+#define TSB_PM_OD_PM2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,2)))
+#define TSB_PM_OD_PM3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,3)))
+#define TSB_PM_OD_PM4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,4)))
+#define TSB_PM_OD_PM5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,5)))
+#define TSB_PM_OD_PM6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,6)))
+#define TSB_PM_OD_PM7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,7)))
+#define TSB_PM_PUP_PM0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,0)))
+#define TSB_PM_PUP_PM1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,1)))
+#define TSB_PM_PUP_PM2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,2)))
+#define TSB_PM_PUP_PM3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,3)))
+#define TSB_PM_PUP_PM4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,4)))
+#define TSB_PM_PUP_PM5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,5)))
+#define TSB_PM_PUP_PM6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,6)))
+#define TSB_PM_PUP_PM7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,7)))
+#define TSB_PM_PDN_PM0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,0)))
+#define TSB_PM_PDN_PM1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,1)))
+#define TSB_PM_PDN_PM2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,2)))
+#define TSB_PM_PDN_PM3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,3)))
+#define TSB_PM_PDN_PM4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,4)))
+#define TSB_PM_PDN_PM5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,5)))
+#define TSB_PM_PDN_PM6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,6)))
+#define TSB_PM_PDN_PM7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,7)))
+#define TSB_PM_IE_PM0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,0)))
+#define TSB_PM_IE_PM1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,1)))
+#define TSB_PM_IE_PM2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,2)))
+#define TSB_PM_IE_PM3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,3)))
+#define TSB_PM_IE_PM4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,4)))
+#define TSB_PM_IE_PM5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,5)))
+#define TSB_PM_IE_PM6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,6)))
+#define TSB_PM_IE_PM7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,7)))
+
+
+/* Port N */
+#define TSB_PN_DATA_PN0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,0)))
+#define TSB_PN_DATA_PN1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,1)))
+#define TSB_PN_DATA_PN2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,2)))
+#define TSB_PN_DATA_PN3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,3)))
+#define TSB_PN_DATA_PN4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,4)))
+#define TSB_PN_DATA_PN5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,5)))
+#define TSB_PN_DATA_PN6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,6)))
+#define TSB_PN_DATA_PN7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,7)))
+#define TSB_PN_CR_PN0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,0)))
+#define TSB_PN_CR_PN1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,1)))
+#define TSB_PN_CR_PN2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,2)))
+#define TSB_PN_CR_PN3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,3)))
+#define TSB_PN_CR_PN4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,4)))
+#define TSB_PN_CR_PN5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,5)))
+#define TSB_PN_CR_PN6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,6)))
+#define TSB_PN_CR_PN7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,7)))
+#define TSB_PN_OD_PN0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,0)))
+#define TSB_PN_OD_PN1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,1)))
+#define TSB_PN_OD_PN2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,2)))
+#define TSB_PN_OD_PN3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,3)))
+#define TSB_PN_OD_PN4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,4)))
+#define TSB_PN_OD_PN5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,5)))
+#define TSB_PN_OD_PN6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,6)))
+#define TSB_PN_OD_PN7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,7)))
+#define TSB_PN_PUP_PN0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,0)))
+#define TSB_PN_PUP_PN1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,1)))
+#define TSB_PN_PUP_PN2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,2)))
+#define TSB_PN_PUP_PN3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,3)))
+#define TSB_PN_PUP_PN4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,4)))
+#define TSB_PN_PUP_PN5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,5)))
+#define TSB_PN_PUP_PN6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,6)))
+#define TSB_PN_PUP_PN7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,7)))
+#define TSB_PN_PDN_PN0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,0)))
+#define TSB_PN_PDN_PN1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,1)))
+#define TSB_PN_PDN_PN2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,2)))
+#define TSB_PN_PDN_PN3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,3)))
+#define TSB_PN_PDN_PN4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,4)))
+#define TSB_PN_PDN_PN5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,5)))
+#define TSB_PN_PDN_PN6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,6)))
+#define TSB_PN_PDN_PN7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,7)))
+#define TSB_PN_IE_PN0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,0)))
+#define TSB_PN_IE_PN1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,1)))
+#define TSB_PN_IE_PN2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,2)))
+#define TSB_PN_IE_PN3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,3)))
+#define TSB_PN_IE_PN4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,4)))
+#define TSB_PN_IE_PN5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,5)))
+#define TSB_PN_IE_PN6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,6)))
+#define TSB_PN_IE_PN7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,7)))
+
+
+/* Port P */
+#define TSB_PP_DATA_PP0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,0)))
+#define TSB_PP_DATA_PP1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,1)))
+#define TSB_PP_DATA_PP2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,2)))
+#define TSB_PP_DATA_PP3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,3)))
+#define TSB_PP_DATA_PP4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,4)))
+#define TSB_PP_DATA_PP5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,5)))
+#define TSB_PP_DATA_PP6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,6)))
+#define TSB_PP_DATA_PP7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,7)))
+#define TSB_PP_CR_PP0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,0)))
+#define TSB_PP_CR_PP1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,1)))
+#define TSB_PP_CR_PP2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,2)))
+#define TSB_PP_CR_PP3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,3)))
+#define TSB_PP_CR_PP4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,4)))
+#define TSB_PP_CR_PP5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,5)))
+#define TSB_PP_CR_PP6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,6)))
+#define TSB_PP_CR_PP7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,7)))
+#define TSB_PP_FR2_PP0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,0)))
+#define TSB_PP_FR2_PP1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,1)))
+#define TSB_PP_FR2_PP2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,2)))
+#define TSB_PP_FR2_PP3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,3)))
+#define TSB_PP_FR2_PP4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,4)))
+#define TSB_PP_FR2_PP5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,5)))
+#define TSB_PP_FR2_PP6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,6)))
+#define TSB_PP_FR2_PP7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,7)))
+#define TSB_PP_FR3_PP0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,0)))
+#define TSB_PP_FR3_PP1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,1)))
+#define TSB_PP_FR3_PP2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,2)))
+#define TSB_PP_FR3_PP3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,3)))
+#define TSB_PP_FR3_PP4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,4)))
+#define TSB_PP_FR3_PP5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,5)))
+#define TSB_PP_FR3_PP6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,6)))
+#define TSB_PP_FR3_PP7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,7)))
+#define TSB_PP_FR5_PP0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,0)))
+#define TSB_PP_FR5_PP1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,1)))
+#define TSB_PP_FR5_PP2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,2)))
+#define TSB_PP_FR5_PP3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,3)))
+#define TSB_PP_FR5_PP4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,4)))
+#define TSB_PP_FR5_PP5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,5)))
+#define TSB_PP_FR5_PP6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,6)))
+#define TSB_PP_FR5_PP7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,7)))
+#define TSB_PP_OD_PP0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,0)))
+#define TSB_PP_OD_PP1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,1)))
+#define TSB_PP_OD_PP2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,2)))
+#define TSB_PP_OD_PP3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,3)))
+#define TSB_PP_OD_PP4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,4)))
+#define TSB_PP_OD_PP5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,5)))
+#define TSB_PP_OD_PP6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,6)))
+#define TSB_PP_OD_PP7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,7)))
+#define TSB_PP_PUP_PP0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,0)))
+#define TSB_PP_PUP_PP1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,1)))
+#define TSB_PP_PUP_PP2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,2)))
+#define TSB_PP_PUP_PP3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,3)))
+#define TSB_PP_PUP_PP4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,4)))
+#define TSB_PP_PUP_PP5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,5)))
+#define TSB_PP_PUP_PP6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,6)))
+#define TSB_PP_PUP_PP7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,7)))
+#define TSB_PP_PDN_PP0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,0)))
+#define TSB_PP_PDN_PP1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,1)))
+#define TSB_PP_PDN_PP2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,2)))
+#define TSB_PP_PDN_PP3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,3)))
+#define TSB_PP_PDN_PP4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,4)))
+#define TSB_PP_PDN_PP5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,5)))
+#define TSB_PP_PDN_PP6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,6)))
+#define TSB_PP_PDN_PP7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,7)))
+#define TSB_PP_IE_PP0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,0)))
+#define TSB_PP_IE_PP1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,1)))
+#define TSB_PP_IE_PP2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,2)))
+#define TSB_PP_IE_PP3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,3)))
+#define TSB_PP_IE_PP4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,4)))
+#define TSB_PP_IE_PP5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,5)))
+#define TSB_PP_IE_PP6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,6)))
+#define TSB_PP_IE_PP7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,7)))
+
+
+/* Port R */
+#define TSB_PR_DATA_PR0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,0)))
+#define TSB_PR_DATA_PR1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,1)))
+#define TSB_PR_DATA_PR2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,2)))
+#define TSB_PR_DATA_PR3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,3)))
+#define TSB_PR_DATA_PR4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,4)))
+#define TSB_PR_DATA_PR5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,5)))
+#define TSB_PR_DATA_PR6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,6)))
+#define TSB_PR_DATA_PR7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,7)))
+#define TSB_PR_CR_PR0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,0)))
+#define TSB_PR_CR_PR1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,1)))
+#define TSB_PR_CR_PR2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,2)))
+#define TSB_PR_CR_PR3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,3)))
+#define TSB_PR_CR_PR4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,4)))
+#define TSB_PR_CR_PR5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,5)))
+#define TSB_PR_CR_PR6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,6)))
+#define TSB_PR_CR_PR7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,7)))
+#define TSB_PR_FR2_PR0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,0)))
+#define TSB_PR_FR2_PR1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,1)))
+#define TSB_PR_FR2_PR2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,2)))
+#define TSB_PR_FR2_PR3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,3)))
+#define TSB_PR_FR2_PR4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,4)))
+#define TSB_PR_FR2_PR5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,5)))
+#define TSB_PR_FR2_PR6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,6)))
+#define TSB_PR_FR2_PR7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,7)))
+#define TSB_PR_FR3_PR0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,0)))
+#define TSB_PR_FR3_PR1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,1)))
+#define TSB_PR_FR3_PR2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,2)))
+#define TSB_PR_FR3_PR3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,3)))
+#define TSB_PR_FR3_PR4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,4)))
+#define TSB_PR_FR3_PR5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,5)))
+#define TSB_PR_FR3_PR6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,6)))
+#define TSB_PR_FR3_PR7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,7)))
+#define TSB_PR_OD_PR0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,0)))
+#define TSB_PR_OD_PR1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,1)))
+#define TSB_PR_OD_PR2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,2)))
+#define TSB_PR_OD_PR3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,3)))
+#define TSB_PR_OD_PR4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,4)))
+#define TSB_PR_OD_PR5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,5)))
+#define TSB_PR_OD_PR6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,6)))
+#define TSB_PR_OD_PR7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,7)))
+#define TSB_PR_PUP_PR0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,0)))
+#define TSB_PR_PUP_PR1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,1)))
+#define TSB_PR_PUP_PR2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,2)))
+#define TSB_PR_PUP_PR3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,3)))
+#define TSB_PR_PUP_PR4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,4)))
+#define TSB_PR_PUP_PR5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,5)))
+#define TSB_PR_PUP_PR6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,6)))
+#define TSB_PR_PUP_PR7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,7)))
+#define TSB_PR_PDN_PR0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,0)))
+#define TSB_PR_PDN_PR1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,1)))
+#define TSB_PR_PDN_PR2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,2)))
+#define TSB_PR_PDN_PR3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,3)))
+#define TSB_PR_PDN_PR4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,4)))
+#define TSB_PR_PDN_PR5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,5)))
+#define TSB_PR_PDN_PR6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,6)))
+#define TSB_PR_PDN_PR7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,7)))
+#define TSB_PR_IE_PR0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,0)))
+#define TSB_PR_IE_PR1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,1)))
+#define TSB_PR_IE_PR2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,2)))
+#define TSB_PR_IE_PR3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,3)))
+#define TSB_PR_IE_PR4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,4)))
+#define TSB_PR_IE_PR5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,5)))
+#define TSB_PR_IE_PR6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,6)))
+#define TSB_PR_IE_PR7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,7)))
+
+
+/* Port T */
+#define TSB_PT_DATA_PT0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,0)))
+#define TSB_PT_DATA_PT1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,1)))
+#define TSB_PT_DATA_PT2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,2)))
+#define TSB_PT_DATA_PT3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,3)))
+#define TSB_PT_DATA_PT4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,4)))
+#define TSB_PT_DATA_PT5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,5)))
+#define TSB_PT_CR_PT0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,0)))
+#define TSB_PT_CR_PT1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,1)))
+#define TSB_PT_CR_PT2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,2)))
+#define TSB_PT_CR_PT3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,3)))
+#define TSB_PT_CR_PT4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,4)))
+#define TSB_PT_CR_PT5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,5)))
+#define TSB_PT_FR1_PT3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR1,3)))
+#define TSB_PT_FR2_PT3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR2,3)))
+#define TSB_PT_FR2_PT5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR2,5)))
+#define TSB_PT_FR3_PT3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR3,3)))
+#define TSB_PT_FR6_PT3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR6,3)))
+#define TSB_PT_FR7_PT2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR7,2)))
+#define TSB_PT_FR8_PT4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR8,4)))
+#define TSB_PT_OD_PT0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,0)))
+#define TSB_PT_OD_PT1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,1)))
+#define TSB_PT_OD_PT2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,2)))
+#define TSB_PT_OD_PT3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,3)))
+#define TSB_PT_OD_PT4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,4)))
+#define TSB_PT_OD_PT5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,5)))
+#define TSB_PT_PUP_PT0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,0)))
+#define TSB_PT_PUP_PT1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,1)))
+#define TSB_PT_PUP_PT2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,2)))
+#define TSB_PT_PUP_PT3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,3)))
+#define TSB_PT_PUP_PT4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,4)))
+#define TSB_PT_PUP_PT5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,5)))
+#define TSB_PT_PDN_PT0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,0)))
+#define TSB_PT_PDN_PT1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,1)))
+#define TSB_PT_PDN_PT2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,2)))
+#define TSB_PT_PDN_PT3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,3)))
+#define TSB_PT_PDN_PT4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,4)))
+#define TSB_PT_PDN_PT5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,5)))
+#define TSB_PT_IE_PT0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,0)))
+#define TSB_PT_IE_PT1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,1)))
+#define TSB_PT_IE_PT2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,2)))
+#define TSB_PT_IE_PT3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,3)))
+#define TSB_PT_IE_PT4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,4)))
+#define TSB_PT_IE_PT5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,5)))
+
+
+/* Port U */
+#define TSB_PU_DATA_PU0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,0)))
+#define TSB_PU_DATA_PU2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,2)))
+#define TSB_PU_DATA_PU3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,3)))
+#define TSB_PU_CR_PU0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,0)))
+#define TSB_PU_CR_PU2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,2)))
+#define TSB_PU_CR_PU3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,3)))
+#define TSB_PU_FR2_PU0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,0)))
+#define TSB_PU_FR2_PU2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,2)))
+#define TSB_PU_FR2_PU3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,3)))
+#define TSB_PU_FR3_PU0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,0)))
+#define TSB_PU_FR3_PU2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,2)))
+#define TSB_PU_FR3_PU3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,3)))
+#define TSB_PU_FR5_PU0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR5,0)))
+#define TSB_PU_FR5_PU3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR5,3)))
+#define TSB_PU_FR7_PU0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,0)))
+#define TSB_PU_FR7_PU2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,2)))
+#define TSB_PU_FR7_PU3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,3)))
+#define TSB_PU_OD_PU0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,0)))
+#define TSB_PU_OD_PU2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,2)))
+#define TSB_PU_OD_PU3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,3)))
+#define TSB_PU_PUP_PU0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,0)))
+#define TSB_PU_PUP_PU2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,2)))
+#define TSB_PU_PUP_PU3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,3)))
+#define TSB_PU_PDN_PU0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,0)))
+#define TSB_PU_PDN_PU2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,2)))
+#define TSB_PU_PDN_PU3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,3)))
+#define TSB_PU_IE_PU0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,0)))
+#define TSB_PU_IE_PU2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,2)))
+#define TSB_PU_IE_PU3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,3)))
+
+
+/* Port V */
+#define TSB_PV_DATA_PV0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,0)))
+#define TSB_PV_DATA_PV1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,1)))
+#define TSB_PV_DATA_PV2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,2)))
+#define TSB_PV_DATA_PV3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,3)))
+#define TSB_PV_DATA_PV4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,4)))
+#define TSB_PV_DATA_PV5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,5)))
+#define TSB_PV_DATA_PV6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,6)))
+#define TSB_PV_DATA_PV7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,7)))
+#define TSB_PV_CR_PV0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,0)))
+#define TSB_PV_CR_PV1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,1)))
+#define TSB_PV_CR_PV2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,2)))
+#define TSB_PV_CR_PV3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,3)))
+#define TSB_PV_CR_PV4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,4)))
+#define TSB_PV_CR_PV5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,5)))
+#define TSB_PV_CR_PV6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,6)))
+#define TSB_PV_CR_PV7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,7)))
+#define TSB_PV_FR1_PV4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR1,4)))
+#define TSB_PV_FR1_PV5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR1,5)))
+#define TSB_PV_FR2_PV0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,0)))
+#define TSB_PV_FR2_PV1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,1)))
+#define TSB_PV_FR2_PV2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,2)))
+#define TSB_PV_FR2_PV3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,3)))
+#define TSB_PV_FR2_PV4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,4)))
+#define TSB_PV_FR2_PV5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,5)))
+#define TSB_PV_FR2_PV6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,6)))
+#define TSB_PV_FR2_PV7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,7)))
+#define TSB_PV_FR3_PV0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,0)))
+#define TSB_PV_FR3_PV1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,1)))
+#define TSB_PV_FR3_PV2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,2)))
+#define TSB_PV_FR3_PV5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,5)))
+#define TSB_PV_FR3_PV6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,6)))
+#define TSB_PV_FR4_PV4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,4)))
+#define TSB_PV_FR4_PV5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,5)))
+#define TSB_PV_FR4_PV6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,6)))
+#define TSB_PV_FR4_PV7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,7)))
+#define TSB_PV_FR5_PV0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,0)))
+#define TSB_PV_FR5_PV1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,1)))
+#define TSB_PV_FR5_PV2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,2)))
+#define TSB_PV_FR5_PV3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,3)))
+#define TSB_PV_FR5_PV4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,4)))
+#define TSB_PV_FR5_PV5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,5)))
+#define TSB_PV_FR5_PV6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,6)))
+#define TSB_PV_FR5_PV7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,7)))
+#define TSB_PV_FR6_PV0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,0)))
+#define TSB_PV_FR6_PV1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,1)))
+#define TSB_PV_FR6_PV2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,2)))
+#define TSB_PV_FR6_PV3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,3)))
+#define TSB_PV_FR6_PV4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,4)))
+#define TSB_PV_FR6_PV5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,5)))
+#define TSB_PV_FR6_PV7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,7)))
+#define TSB_PV_FR7_PV0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,0)))
+#define TSB_PV_FR7_PV1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,1)))
+#define TSB_PV_FR7_PV2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,2)))
+#define TSB_PV_FR7_PV3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,3)))
+#define TSB_PV_FR7_PV4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,4)))
+#define TSB_PV_FR7_PV5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,5)))
+#define TSB_PV_FR7_PV6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,6)))
+#define TSB_PV_FR7_PV7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,7)))
+#define TSB_PV_FR8_PV0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,0)))
+#define TSB_PV_FR8_PV1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,1)))
+#define TSB_PV_FR8_PV2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,2)))
+#define TSB_PV_FR8_PV3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,3)))
+#define TSB_PV_FR8_PV4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,4)))
+#define TSB_PV_FR8_PV5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,5)))
+#define TSB_PV_OD_PV0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,0)))
+#define TSB_PV_OD_PV1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,1)))
+#define TSB_PV_OD_PV2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,2)))
+#define TSB_PV_OD_PV3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,3)))
+#define TSB_PV_OD_PV4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,4)))
+#define TSB_PV_OD_PV5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,5)))
+#define TSB_PV_OD_PV6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,6)))
+#define TSB_PV_OD_PV7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,7)))
+#define TSB_PV_PUP_PV0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,0)))
+#define TSB_PV_PUP_PV1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,1)))
+#define TSB_PV_PUP_PV2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,2)))
+#define TSB_PV_PUP_PV3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,3)))
+#define TSB_PV_PUP_PV4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,4)))
+#define TSB_PV_PUP_PV5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,5)))
+#define TSB_PV_PUP_PV6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,6)))
+#define TSB_PV_PUP_PV7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,7)))
+#define TSB_PV_PDN_PV0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,0)))
+#define TSB_PV_PDN_PV1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,1)))
+#define TSB_PV_PDN_PV2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,2)))
+#define TSB_PV_PDN_PV3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,3)))
+#define TSB_PV_PDN_PV4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,4)))
+#define TSB_PV_PDN_PV5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,5)))
+#define TSB_PV_PDN_PV6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,6)))
+#define TSB_PV_PDN_PV7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,7)))
+#define TSB_PV_IE_PV0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,0)))
+#define TSB_PV_IE_PV1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,1)))
+#define TSB_PV_IE_PV2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,2)))
+#define TSB_PV_IE_PV3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,3)))
+#define TSB_PV_IE_PV4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,4)))
+#define TSB_PV_IE_PV5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,5)))
+#define TSB_PV_IE_PV6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,6)))
+#define TSB_PV_IE_PV7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,7)))
+
+
+/* Port Y */
+#define TSB_PY_DATA_PY0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,0)))
+#define TSB_PY_DATA_PY1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,1)))
+#define TSB_PY_DATA_PY2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,2)))
+#define TSB_PY_DATA_PY3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,3)))
+#define TSB_PY_DATA_PY4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,4)))
+#define TSB_PY_CR_PY4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->CR,4)))
+#define TSB_PY_FR4_PY4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR4,4)))
+#define TSB_PY_FR6_PY4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR6,4)))
+#define TSB_PY_OD_PY4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->OD,4)))
+#define TSB_PY_PUP_PY0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,0)))
+#define TSB_PY_PUP_PY1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,1)))
+#define TSB_PY_PUP_PY2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,2)))
+#define TSB_PY_PUP_PY3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,3)))
+#define TSB_PY_PUP_PY4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,4)))
+#define TSB_PY_PDN_PY0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,0)))
+#define TSB_PY_PDN_PY1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,1)))
+#define TSB_PY_PDN_PY2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,2)))
+#define TSB_PY_PDN_PY3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,3)))
+#define TSB_PY_PDN_PY4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,4)))
+#define TSB_PY_IE_PY0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,0)))
+#define TSB_PY_IE_PY1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,1)))
+#define TSB_PY_IE_PY2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,2)))
+#define TSB_PY_IE_PY3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,3)))
+
+
+/* Internal High-speed Oscillation Adjustment */
+#define TSB_TRM_OSCEN_TRIMEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TRM->OSCEN,0)))
+
+
+/* Oscillation Frequency Detector (OFD) */
+#define TSB_OFD_RST_OFDRSTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_OFD->RST,0)))
+#define TSB_OFD_STAT_FRQERR                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_OFD->STAT,0)))
+#define TSB_OFD_STAT_OFDBUSY                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_OFD->STAT,1)))
+#define TSB_OFD_MON_OFDMON                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_OFD->MON,0)))
+
+
+
+/* Consumer Electronics Control (CEC) */
+#define TSB_CEC0_EN_CECEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->EN,0)))
+#define TSB_CEC0_RESET_CECRESET                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_CEC0->RESET,0)))
+#define TSB_CEC0_REN_CECREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->REN,0)))
+#define TSB_CEC0_RBUF_CECEOM                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RBUF,8)))
+#define TSB_CEC0_RBUF_CECACK                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RBUF,9)))
+#define TSB_CEC0_RCR1_CECOTH                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR1,0)))
+#define TSB_CEC0_RCR1_CECRIHLD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR1,1)))
+#define TSB_CEC0_RCR1_CECACKDIS                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR1,24)))
+#define TSB_CEC0_RCR3_CECWAVEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR3,0)))
+#define TSB_CEC0_RCR3_CECRSTAEN                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR3,1)))
+#define TSB_CEC0_TEN_CECTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->TEN,0)))
+#define TSB_CEC0_TEN_CECTRANS                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TEN,1)))
+#define TSB_CEC0_TBUF_CECTEOM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->TBUF,8)))
+#define TSB_CEC0_TCR_CECBRD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->TCR,4)))
+#define TSB_CEC0_RSTAT_CECRIEND                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,0)))
+#define TSB_CEC0_RSTAT_CECRISTA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,1)))
+#define TSB_CEC0_RSTAT_CECRIMAX                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,2)))
+#define TSB_CEC0_RSTAT_CECRIMIN                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,3)))
+#define TSB_CEC0_RSTAT_CECRIACK                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,4)))
+#define TSB_CEC0_RSTAT_CECRIOR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,5)))
+#define TSB_CEC0_RSTAT_CECRIWAV                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,6)))
+#define TSB_CEC0_TSTAT_CECTISTA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,0)))
+#define TSB_CEC0_TSTAT_CECTIEND                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,1)))
+#define TSB_CEC0_TSTAT_CECTIAL                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,2)))
+#define TSB_CEC0_TSTAT_CECTIACK                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,3)))
+#define TSB_CEC0_TSTAT_CECTIUR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,4)))
+#define TSB_CEC0_FSSEL_CECCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->FSSEL,0)))
+
+
+/* Remote Control Signal Preprocessor (RMC) */
+#define TSB_RMC0_EN_RMCEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->EN,0)))
+#define TSB_RMC0_REN_RMCREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->REN,0)))
+#define TSB_RMC0_RCR2_RMCPHM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,24)))
+#define TSB_RMC0_RCR2_RMCLD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,25)))
+#define TSB_RMC0_RCR2_RMCRPIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,29)))
+#define TSB_RMC0_RCR2_RMCEDIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,30)))
+#define TSB_RMC0_RCR2_RMCLIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,31)))
+#define TSB_RMC0_RCR3_RMCRP                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR3,15)))
+#define TSB_RMC0_RCR4_RMCPO                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR4,7)))
+#define TSB_RMC0_RSTAT_RMCRLDR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,7)))
+#define TSB_RMC0_RSTAT_RMCRRP                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,8)))
+#define TSB_RMC0_RSTAT_RMCRRPIF                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,11)))
+#define TSB_RMC0_RSTAT_RMCEDIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,12)))
+#define TSB_RMC0_RSTAT_RMCDMAXIF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,13)))
+#define TSB_RMC0_RSTAT_RMCLOIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,14)))
+#define TSB_RMC0_RSTAT_RMCRLIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,15)))
+#define TSB_RMC0_FSSEL_RMCCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->FSSEL,0)))
+
+#define TSB_RMC1_EN_RMCEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->EN,0)))
+#define TSB_RMC1_REN_RMCREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->REN,0)))
+#define TSB_RMC1_RCR2_RMCPHM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,24)))
+#define TSB_RMC1_RCR2_RMCLD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,25)))
+#define TSB_RMC1_RCR2_RMCRPIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,29)))
+#define TSB_RMC1_RCR2_RMCEDIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,30)))
+#define TSB_RMC1_RCR2_RMCLIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,31)))
+#define TSB_RMC1_RCR3_RMCRP                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR3,15)))
+#define TSB_RMC1_RCR4_RMCPO                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR4,7)))
+#define TSB_RMC1_RSTAT_RMCRLDR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,7)))
+#define TSB_RMC1_RSTAT_RMCRRP                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,8)))
+#define TSB_RMC1_RSTAT_RMCRRPIF                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,11)))
+#define TSB_RMC1_RSTAT_RMCEDIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,12)))
+#define TSB_RMC1_RSTAT_RMCDMAXIF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,13)))
+#define TSB_RMC1_RSTAT_RMCLOIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,14)))
+#define TSB_RMC1_RSTAT_RMCRLIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,15)))
+#define TSB_RMC1_FSSEL_RMCCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->FSSEL,0)))
+
+
+/*  */
+#define TSB_PMD0_MDEN_PWMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDEN,0)))
+#define TSB_PMD0_MDCR_PINT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,3)))
+#define TSB_PMD0_MDCR_DTYMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,4)))
+#define TSB_PMD0_MDCR_SYNTMD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,5)))
+#define TSB_PMD0_MDCR_DCMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,6)))
+#define TSB_PMD0_MDCR_DTCREN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,7)))
+#define TSB_PMD0_CARSTA_PWMUST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,0)))
+#define TSB_PMD0_CARSTA_PWMVST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,1)))
+#define TSB_PMD0_CARSTA_PWMWST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,2)))
+#define TSB_PMD0_MODESEL_MDSEL0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,0)))
+#define TSB_PMD0_MODESEL_MDSEL1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,1)))
+#define TSB_PMD0_MODESEL_MDSEL2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,2)))
+#define TSB_PMD0_MODESEL_MDSEL3                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,3)))
+#define TSB_PMD0_MODESEL_DCMPEN                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,7)))
+#define TSB_PMD0_MDOUT_UPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,8)))
+#define TSB_PMD0_MDOUT_VPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,9)))
+#define TSB_PMD0_MDOUT_WPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,10)))
+#define TSB_PMD0_MDPOT_POLL                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDPOT,2)))
+#define TSB_PMD0_MDPOT_POLH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDPOT,3)))
+#define TSB_PMD0_EMGCR_EMGEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,0)))
+#define TSB_PMD0_EMGCR_EMGRS                      (*((__O  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,1)))
+#define TSB_PMD0_EMGCR_EMGISEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,2)))
+#define TSB_PMD0_EMGCR_INHEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,5)))
+#define TSB_PMD0_EMGCR_EMGIPOL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,7)))
+#define TSB_PMD0_EMGCR_CPAIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,13)))
+#define TSB_PMD0_EMGCR_CPBIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,14)))
+#define TSB_PMD0_EMGCR_CPCIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,15)))
+#define TSB_PMD0_EMGSTA_EMGST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGSTA,0)))
+#define TSB_PMD0_EMGSTA_EMGI                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGSTA,1)))
+#define TSB_PMD0_OVVCR_OVVEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,0)))
+#define TSB_PMD0_OVVCR_OVVRS                      (*((__O  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,1)))
+#define TSB_PMD0_OVVCR_OVVISEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,2)))
+#define TSB_PMD0_OVVCR_ADIN0EN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,5)))
+#define TSB_PMD0_OVVCR_ADIN1EN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,6)))
+#define TSB_PMD0_OVVCR_OVVIPOL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,7)))
+#define TSB_PMD0_OVVCR_OVVRSMD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,15)))
+#define TSB_PMD0_OVVSTA_OVVST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVSTA,0)))
+#define TSB_PMD0_OVVSTA_OVVI                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVSTA,1)))
+#define TSB_PMD0_TRGCR_TRG0BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,3)))
+#define TSB_PMD0_TRGCR_TRG1BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,7)))
+#define TSB_PMD0_TRGCR_TRG2BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,11)))
+#define TSB_PMD0_TRGCR_TRG3BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,15)))
+#define TSB_PMD0_TRGCR_CARSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,16)))
+#define TSB_PMD0_TRGMD_EMGTGE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGMD,0)))
+#define TSB_PMD0_TRGMD_TRGOUT                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGMD,1)))
+#define TSB_PMD0_SYNCCR_PWMSMD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->SYNCCR,0)))
+
+
+/*  */
+#define TSB_ISDA_EN_EN                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->EN,0)))
+#define TSB_ISDA_CLKCR_MS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CLKCR,0)))
+#define TSB_ISDA_CLKCR_SC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CLKCR,1)))
+#define TSB_ISDA_OCR0_OP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->OCR0,0)))
+#define TSB_ISDA_CR_START                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CR,0)))
+#define TSB_ISDA_BR_B0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,0)))
+#define TSB_ISDA_BR_B1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,1)))
+#define TSB_ISDA_BR_B2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,2)))
+#define TSB_ISDA_BR_B3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,3)))
+#define TSB_ISDA_SR_S0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,0)))
+#define TSB_ISDA_SR_S1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,1)))
+#define TSB_ISDA_SR_S2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,2)))
+#define TSB_ISDA_SR_S3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,3)))
+#define TSB_ISDA_INTCR_INTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->INTCR,0)))
+
+#define TSB_ISDB_EN_EN                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->EN,0)))
+#define TSB_ISDB_CLKCR_MS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->CLKCR,0)))
+#define TSB_ISDB_CLKCR_SC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->CLKCR,1)))
+#define TSB_ISDB_OCR0_OP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->OCR0,0)))
+#define TSB_ISDB_CR_START                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->CR,0)))
+#define TSB_ISDB_BR_B0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,0)))
+#define TSB_ISDB_BR_B1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,1)))
+#define TSB_ISDB_BR_B2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,2)))
+#define TSB_ISDB_BR_B3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,3)))
+#define TSB_ISDB_SR_S0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,0)))
+#define TSB_ISDB_SR_S1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,1)))
+#define TSB_ISDB_SR_S2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,2)))
+#define TSB_ISDB_SR_S3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,3)))
+#define TSB_ISDB_INTCR_INTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->INTCR,0)))
+
+/** @} */ /* End of group Device_Peripheral_registers */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  /* __TMPM4NQ_H__ */
+
+/** @} */ /* End of group TMPM4NQ */
+/** @} */ /* End of group TOSHIBA_TXZ_MICROCONTROLLER */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NR.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NR.h
new file mode 100644
index 0000000000..4c1156ae23
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4NR.h
@@ -0,0 +1,9386 @@
+/**
+ *******************************************************************************
+ * @file    TMPM4NR.h
+ * @brief   CMSIS Cortex-M4 Core Peripheral Access Layer Header File for the
+ *          TOSHIBA 'TMPM4NR' Device Series
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *******************************************************************************
+ */
+
+/** @addtogroup TOSHIBA_TXZ_MICROCONTROLLER
+  * @{
+  */
+
+/** @addtogroup TMPM4NR
+  * @{
+  */
+
+#ifndef __TMPM4NR_H__
+#define __TMPM4NR_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup Configuration_of_CMSIS
+  * @{
+  */
+
+/** Interrupt Number Definition */
+typedef enum IRQn
+{
+/******  Cortex-M4 Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn           = -14,       /*!< 2 Non Maskable Interrupt                                    */
+  HardFault_IRQn                = -13,       /*!< 3 Cortex-M4 Hard Fault Interrupt                            */
+  MemoryManagement_IRQn         = -12,       /*!< 4 Cortex-M4 Memory Management Interrupt                     */
+  BusFault_IRQn                 = -11,       /*!< 5 Cortex-M4 Bus Fault Interrupt                             */
+  UsageFault_IRQn               = -10,       /*!< 6 Cortex-M4 Usage Fault Interrupt                           */
+  SVCall_IRQn                   = -5,        /*!< 11 Cortex-M4 SV Call Interrupt                              */
+  DebugMonitor_IRQn             = -4,        /*!< 12 Cortex-M4 Debug Monitor Interrupt                        */
+  PendSV_IRQn                   = -2,        /*!< 14 Cortex-M4 Pend SV Interrupt                              */
+  SysTick_IRQn                  = -1,        /*!< 15 Cortex-M4 System Tick Interrupt                          */
+
+/******  TMPM4NR Specific Interrupt Numbers *******************************************************************/
+  INT00_IRQn                    = 0,         /*!< Interrupt pin 00a/00b                                       */
+  INT01_IRQn                    = 1,         /*!< Interrupt pin 01a/00b                                       */
+  INT02_IRQn                    = 2,         /*!< Interrupt pin 02a/00b                                       */
+  INT03_IRQn                    = 3,         /*!< Interrupt pin 03a/03b                                       */
+  INT04_IRQn                    = 4,         /*!< Interrupt pin 04a/04b                                       */
+  INT05_IRQn                    = 5,         /*!< Interrupt pin 05a/05b                                       */
+  INT06_IRQn                    = 6,         /*!< Interrupt pin 06a/06b                                       */
+  INT07_IRQn                    = 7,         /*!< Interrupt pin 07a/07b                                       */
+  INT08_IRQn                    = 8,         /*!< Interrupt pin 08a/08b                                       */
+  INT09_IRQn                    = 9,         /*!< Interrupt pin 09a/09b                                       */
+  INT10_IRQn                    = 10,        /*!< Interrupt pin 10a/10b                                       */
+  INT11_IRQn                    = 11,        /*!< Interrupt pin 11a/11b                                       */
+  INT12_IRQn                    = 12,        /*!< Interrupt pin 12a/12b                                       */
+  INT13_IRQn                    = 13,        /*!< Interrupt pin 13a/13b                                       */
+  INT14_IRQn                    = 14,        /*!< Interrupt pin 14a/14b                                       */
+  INT15_IRQn                    = 15,        /*!< Interrupt pin 15a/15b                                       */
+  INTRTC_IRQn                   = 16,        /*!< Real time clock(XHz) interrupt                              */
+  INTCEC0RX_IRQn                = 17,        /*!< CEC reception interrupt (channel 0)                         */
+  INTCEC0TX_IRQn                = 18,        /*!< CEC transmission interrupt (channel 0)                      */
+  INTISDA_IRQn                  = 19,        /*!< Interval Sensing Detector interrupt (Unit A)                */
+  INTISDB_IRQn                  = 20,        /*!< Interval Sensing Detector interrupt (Unit B)                */
+  INTISDC_IRQn                  = 21,        /*!< Interval Sensing Detector interrupt (Unit C)                */
+  INTRMC0_IRQn                  = 22,        /*!< Remote control reception interrupt 0                        */
+  INTRMC1_IRQn                  = 23,        /*!< Remote control reception interrupt 1                        */
+  INTLTTMR0_IRQn                = 24,        /*!< Long Term Timer Interrupt(channel 0)                        */
+  INTHDMAATC_IRQn               = 25,        /*!< HDMA complete of transfer(Unit A)                           */
+  INTHDMAAERR_IRQn              = 26,        /*!< HDMA transfer error(Unit A)                                 */
+  INTHDMABTC_IRQn               = 27,        /*!< HDMA end of transfer(Unit B)                                */
+  INTHDMABERR_IRQn              = 28,        /*!< HDMA transfer error(Unit B)                                 */
+  INTMDMAATC_IRQn               = 29,        /*!< MDMA complete of transfer(Unit A)                           */
+  INTT32A00_A_CT_IRQn           = 30,        /*!< T32A00 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A00_B_C01_CPC_IRQn      = 31,        /*!< T32A00 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A01_A_CT_IRQn           = 32,        /*!< T32A01 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A01_B_C01_CPC_IRQn      = 33,        /*!< T32A01 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A02_A_CT_IRQn           = 34,        /*!< T32A02 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A02_B_C01_CPC_IRQn      = 35,        /*!< T32A02 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A03_A_CT_IRQn           = 36,        /*!< T32A03 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A03_B_C01_CPC_IRQn      = 37,        /*!< T32A03 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A04_A_CT_IRQn           = 38,        /*!< T32A04 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A04_B_C01_CPC_IRQn      = 39,        /*!< T32A04 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A05_A_CT_IRQn           = 40,        /*!< T32A05 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A05_B_C01_CPC_IRQn      = 41,        /*!< T32A05 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A06_A_CT_IRQn           = 42,        /*!< T32A06 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A06_B_C01_CPC_IRQn      = 43,        /*!< T32A06 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A07_A_CT_IRQn           = 44,        /*!< T32A07 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A07_B_C01_CPC_IRQn      = 45,        /*!< T32A07 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A08_A_CT_IRQn           = 46,        /*!< T32A08 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A08_B_C01_CPC_IRQn      = 47,        /*!< T32A08 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A09_A_CT_IRQn           = 48,        /*!< T32A09 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A09_B_C01_CPC_IRQn      = 49,        /*!< T32A09 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A10_A_CT_IRQn           = 50,        /*!< T32A10 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A10_B_C01_CPC_IRQn      = 51,        /*!< T32A10 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A11_A_CT_IRQn           = 52,        /*!< T32A11 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A11_B_C01_CPC_IRQn      = 53,        /*!< T32A11 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A12_A_CT_IRQn           = 54,        /*!< T32A12 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A12_B_C01_CPC_IRQn      = 55,        /*!< T32A12 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTT32A13_A_CT_IRQn           = 56,        /*!< T32A13 TimerA all interrupt /TimerC match, overflow, and underflow*/
+  INTT32A13_B_C01_CPC_IRQn      = 57,        /*!< T32A13 TimerB all interrupt /TimerC capture C0_C1, pulse count interrupt*/
+  INTEMG0_IRQn                  = 58,        /*!< PMD0 EMG interrupt                                          */
+  INTOVV0_IRQn                  = 59,        /*!< PMD0 OVV interrupt                                          */
+  INTPWM0_IRQn                  = 60,        /*!< PMD0 interrupt                                              */
+  INTT0RX_IRQn                  = 61,        /*!< TSPI/SIO reception (channel 0) interrupt                    */
+  INTT0TX_IRQn                  = 62,        /*!< TSPI/SIO transmit (channel 0) interrupt                     */
+  INTT0ERR_IRQn                 = 63,        /*!< TSPI/SIO error (channel 0) interrupt                        */
+  INTT1RX_IRQn                  = 64,        /*!< TSPI/SIO reception (channel 1) interrupt                    */
+  INTT1TX_IRQn                  = 65,        /*!< TSPI/SIO transmit (channel 1) interrupt                     */
+  INTT1ERR_IRQn                 = 66,        /*!< TSPI/SIO error (channel 1) interrupt                        */
+  INTT2RX_IRQn                  = 67,        /*!< TSPI/SIO reception (channel 2) interrupt                    */
+  INTT2TX_IRQn                  = 68,        /*!< TSPI/SIO transmit (channel 2) interrupt                     */
+  INTT2ERR_IRQn                 = 69,        /*!< TSPI/SIO error (channel 2) interrupt                        */
+  INTT3RX_IRQn                  = 70,        /*!< TSPI/SIO reception (channel 3) interrupt                    */
+  INTT3TX_IRQn                  = 71,        /*!< TSPI/SIO transmit (channel 3) interrupt                     */
+  INTT3ERR_IRQn                 = 72,        /*!< TSPI/SIO error (channel 3) interrupt                        */
+  INTT4RX_IRQn                  = 73,        /*!< TSPI/SIO reception (channel 4) interrupt                    */
+  INTT4TX_IRQn                  = 74,        /*!< TSPI/SIO transmit (channel 4) interrupt                     */
+  INTT4ERR_IRQn                 = 75,        /*!< TSPI/SIO error (channel 4) interrupt                        */
+  INTT5RX_IRQn                  = 76,        /*!< TSPI/SIO reception (channel 5) interrupt                    */
+  INTT5TX_IRQn                  = 77,        /*!< TSPI/SIO transmit (channel 5) interrupt                     */
+  INTT5ERR_IRQn                 = 78,        /*!< TSPI/SIO error (channel 5) interrupt                        */
+  INTT6RX_IRQn                  = 79,        /*!< TSPI/SIO reception (channel 6) interrupt                    */
+  INTT6TX_IRQn                  = 80,        /*!< TSPI/SIO transmit (channel 6) interrupt                     */
+  INTT6ERR_IRQn                 = 81,        /*!< TSPI/SIO error (channel 6) interrupt                        */
+  INTT7RX_IRQn                  = 82,        /*!< TSPI/SIO reception (channel 7) interrupt                    */
+  INTT7TX_IRQn                  = 83,        /*!< TSPI/SIO transmit (channel 7) interrupt                     */
+  INTT7ERR_IRQn                 = 84,        /*!< TSPI/SIO error (channel 7) interrupt                        */
+  INTT8RX_IRQn                  = 85,        /*!< TSPI/SIO reception (channel 8) interrupt                    */
+  INTT8TX_IRQn                  = 86,        /*!< TSPI/SIO transmit (channel 8) interrupt                     */
+  INTT8ERR_IRQn                 = 87,        /*!< TSPI/SIO error (channel 8) interrupt                        */
+  INTSMI0_IRQn                  = 88,        /*!< Serial Memory Interface interrupt                           */
+  INTUART0RX_IRQn               = 89,        /*!< UART reception (channel 0) interrupt                        */
+  INTUART0TX_IRQn               = 90,        /*!< UART transmit (channel 0) interrupt                         */
+  INTUART0ERR_IRQn              = 91,        /*!< UART error (channel 0) interrupt                            */
+  INTUART1RX_IRQn               = 92,        /*!< UART reception (channel 1) interrupt                        */
+  INTUART1TX_IRQn               = 93,        /*!< UART transmit (channel 1) interrupt                         */
+  INTUART1ERR_IRQn              = 94,        /*!< UART error (channel 1) interrupt                            */
+  INTUART2RX_IRQn               = 95,        /*!< UART reception (channel 2) interrupt                        */
+  INTUART2TX_IRQn               = 96,        /*!< UART transmit (channel 2) interrupt                         */
+  INTUART2ERR_IRQn              = 97,        /*!< UART error (channel 2) interrupt                            */
+  INTUART3RX_IRQn               = 98,        /*!< UART reception (channel 3) interrupt                        */
+  INTUART3TX_IRQn               = 99,        /*!< UART transmit (channel 3) interrupt                         */
+  INTUART3ERR_IRQn              = 100,       /*!< UART error (channel 3) interrupt                            */
+  INTUART4RX_IRQn               = 101,       /*!< UART reception (channel 4) interrupt                        */
+  INTUART4TX_IRQn               = 102,       /*!< UART transmit (channel 4) interrupt                         */
+  INTUART4ERR_IRQn              = 103,       /*!< UART error (channel 4) interrupt                            */
+  INTUART5RX_IRQn               = 104,       /*!< UART reception (channel 5) interrupt                        */
+  INTUART5TX_IRQn               = 105,       /*!< UART transmit (channel 5) interrupt                         */
+  INTUART5ERR_IRQn              = 106,       /*!< UART error (channel 5) interrupt                            */
+  INTFUART0_IRQn                = 107,       /*!< FUART interrupt(channel 0)                                  */
+  INTFUART1_IRQn                = 108,       /*!< FUART interrupt(channel 1)                                  */
+  INTI2C0NST_IRQn               = 109,       /*!< I2C0 interrupt / EI2C0 status interrupt                     */
+  INTI2C0ATX_IRQn               = 110,       /*!< I2C0 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C0BRX_IRQn               = 111,       /*!< I2C0 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C0NA_IRQn                = 112,       /*!< I2C0 NACK detection interrupt                               */
+  INTI2C1NST_IRQn               = 113,       /*!< I2C1 interrupt / EI2C0 status interrupt                     */
+  INTI2C1ATX_IRQn               = 114,       /*!< I2C1 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C1BRX_IRQn               = 115,       /*!< I2C1 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C1NA_IRQn                = 116,       /*!< I2C1 NACK detection interrupt                               */
+  INTI2C2NST_IRQn               = 117,       /*!< I2C2 interrupt / EI2C0 status interrupt                     */
+  INTI2C2ATX_IRQn               = 118,       /*!< I2C2 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C2BRX_IRQn               = 119,       /*!< I2C2 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C2NA_IRQn                = 120,       /*!< I2C2 NACK detection interrupt                               */
+  INTI2C3NST_IRQn               = 121,       /*!< I2C3 interrupt / EI2C0 status interrupt                     */
+  INTI2C3ATX_IRQn               = 122,       /*!< I2C3 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C3BRX_IRQn               = 123,       /*!< I2C3 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C3NA_IRQn                = 124,       /*!< I2C3 NACK detection interrupt                               */
+  INTI2C4NST_IRQn               = 125,       /*!< I2C4 interrupt / EI2C0 status interrupt                     */
+  INTI2C4ATX_IRQn               = 126,       /*!< I2C4 arbitration lost detection interrupt / EI2C0 transmit buffer empty interrupt*/
+  INTI2C4BRX_IRQn               = 127,       /*!< I2C4 bus free detection interrupt / EI2C0receive buffer empty interrupt*/
+  INTI2C4NA_IRQn                = 128,       /*!< I2C4 NACK detection interrupt                               */
+  INTADACP0_IRQn                = 129,       /*!< ADC conversion monitoring function interrupt 0              */
+  INTADACP1_IRQn                = 130,       /*!< ADC conversion monitoring function interrupt 1              */
+  INTADATRG_IRQn                = 131,       /*!< ADC conversion triggered by General purpose is finished     */
+  INTADASGL_IRQn                = 132,       /*!< ADC conversion triggered by Single program is finished      */
+  INTADACNT_IRQn                = 133,       /*!< ADC conversion triggered by Continuity program is finished  */
+  INTADAHP_IRQn                 = 134,       /*!< ADC high priority AD conversion interrupt                   */
+  INTFLDRDY_IRQn                = 135,       /*!< Data FLASH Ready interrupt                                  */
+  INTFLCRDY_IRQn                = 136,       /*!< Code FLASH Area0/1 Ready interrupt                          */
+  INTMDMAABERR_IRQn             = 139,       /*!< MDMA bus error(Unit A) interrupt                            */
+  INTMDMAADERR_IRQn             = 140,       /*!< MDMA descriptor error(Unit A) interrupt                     */
+  INTI2S0SI_IRQn                = 141,       /*!< I2S ch0 SI transfer end interrupt                           */
+  INTI2S0SIERR_IRQn             = 142,       /*!< I2S ch0 SI error interrupt                                  */
+  INTI2S0SO_IRQn                = 143,       /*!< I2S ch0 SO transfer end interrupt                           */
+  INTI2S0SOERR_IRQn             = 144,       /*!< I2S ch0 SO error interrupt                                  */
+  INTI2S1SI_IRQn                = 145,       /*!< I2S ch1 SI transfer end interrupt                           */
+  INTI2S1SIERR_IRQn             = 146,       /*!< I2S ch1 SI error interrupt                                  */
+  INTI2S1SO_IRQn                = 147,       /*!< I2S ch1 SO transfer end interrupt                           */
+  INTI2S1SOERR_IRQn             = 148,       /*!< I2S ch1 SO error interrupt                                  */
+  INTFIR0_IRQn                  = 149,       /*!< FIR ch0 interrupt                                           */
+  INTTSSI0RX_IRQn               = 150,       /*!< TSSI ch0 receive interrupt                                  */
+  INTTSSI0TX_IRQn               = 151,       /*!< TSSI ch0 transmission interrupt                             */
+  INTTSSI0ERR_IRQn              = 152,       /*!< TSSI ch0 error interrupt                                    */
+  INTTSSI1RX_IRQn               = 153,       /*!< TSSI ch1 receive interrupt                                  */
+  INTTSSI1TX_IRQn               = 154,       /*!< TSSI ch1 transmission interrupt                             */
+  INTTSSI1ERR_IRQn              = 155,       /*!< TSSI ch1 error interrupt                                    */
+  INTEMA_IRQn                   = 156,       /*!< ETHM unit A interrupt                                       */
+  INTEMAMP_IRQn                 = 157,       /*!< ETHM unit A magic packet detection interrupt                */
+  INTCANARXD_IRQn               = 158,       /*!< CAN unit A receive interrupt                                */
+  INTCANATXD_IRQn               = 159,       /*!< CAN unit A transmission interrupt                           */
+  INTCANAGLB_IRQn               = 160,       /*!< CAN unit A Global interrupt                                 */
+  INTCANBRXD_IRQn               = 161,       /*!< CAN unit B receive interrupt                                */
+  INTCANBTXD_IRQn               = 162,       /*!< CAN unit B transmission interrupt                           */
+  INTCANBGLB_IRQn               = 163,       /*!< CAN unit B Global interrupt                                 */
+  INTUSBOTGA_IRQn               = 164,       /*!< USB OTG unit A interrupt                                    */
+  INTUSBOTGAWK_IRQn             = 165,       /*!< USB OTG unit A Wakeup interrupt                             */
+  INTUSBOTGB_IRQn               = 166,       /*!< USB OTG unit B interrupt                                    */
+  INTUSBOTGBWK_IRQn             = 167,       /*!< USB OTG unit B Wakeup interrupt                             */
+  INTT32A14_A_IRQn              = 168,       /*!< T32A14 TimerA all interrupt                                 */
+  INTT32A14_B_IRQn              = 169,       /*!< T32A14 TimerB all interrupt                                 */
+  INTT32A14_CT_IRQn             = 170,       /*!< T32A14 TimerC match, overflow, and underflow Interrupt      */
+  INTT32A15_A_IRQn              = 171,       /*!< T32A15 TimerA all interrupt                                 */
+  INTT32A15_B_IRQn              = 172,       /*!< T32A15 TimerB all interrupt                                 */
+  INTT32A15_C_IRQn              = 173,       /*!< T32A15 TimerC all interrupt                                 */
+  INTMDMAADISR_IRQn             = 174        /*!< MDMAC unit A Descriptor interrupt                           */
+} IRQn_Type;
+
+/** Processor and Core Peripheral Section */
+
+/* Configuration of the Cortex-M4 Processor and Core Peripherals */
+#define __CM4_REV 0x0001 /*!< Cortex-M4 Core Revision */
+#define __MPU_PRESENT 1 /*!< MPU present or not */
+#define __FPU_PRESENT 1 /*!< FPU present or not */
+#define __NVIC_PRIO_BITS 4 /*!< Number of Bits used for Priority Levels */
+#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
+/** @} */ /* End of group Configuration_of_CMSIS */
+
+#include "core_cm4.h"                       /* Cortex-M4 processor and core peripherals            */
+#include "system_TMPM4Nx.h"                 /* TMPM4Nx System                                      */
+
+/** @addtogroup Device_Peripheral_registers
+  * @{
+  */
+
+/** Device Specific Peripheral registers structures */
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __I  uint32_t INTSTATUS;         /*!< DMAC Interrupt Status Register               */
+  __I  uint32_t INTTCSTATUS;       /*!< DMAC Transfer Completion Interrupt Status Register*/
+  __O  uint32_t INTTCCLEAR;        /*!< DMAC Transfer Completion Interrupt Clear Register*/
+  __I  uint32_t INTERRORSTATUS;    /*!< DMAC Error Interrupt Status Register         */
+  __O  uint32_t INTERRCLR;         /*!< DMAC Error Interrupt Clear Register          */
+  __I  uint32_t RAWINTTCSTATUS;    /*!< DMAC Raw Transfer Completion Interrupt Status Register*/
+  __I  uint32_t RAWINTERRORSTATUS; /*!< DMAC Raw Error Interrupt Status Register     */
+  __I  uint32_t ENBLDCHNS;         /*!< DMAC Channel Enable Register                 */
+  __IO uint32_t SOFTBREQ;          /*!< DMAC Software Burst Transfer Request Register*/
+  __IO uint32_t SOFTSREQ;          /*!< DMAC Software Single Transfer Request Register*/
+       uint32_t RESERVED0[2];
+  __IO uint32_t CONFIGURATION;     /*!< DMAC Configuration Register                  */
+       uint32_t RESERVED1[51];
+  __IO uint32_t C0SRCADDR;         /*!< DMAC Channel 0 Transfer Source Address Register*/
+  __IO uint32_t C0DESTADDR;        /*!< DMAC Channel 0 Transfer Destination Address Register*/
+  __IO uint32_t C0LLI;             /*!< DMAC Channel 0 Linked List Item Register     */
+  __IO uint32_t C0CONTROL;         /*!< DMAC Channel 0 Control Register              */
+  __IO uint32_t C0CONFIGURATION;   /*!< DMAC Channel 0 Configuration Register        */
+       uint32_t RESERVED2[3];
+  __IO uint32_t C1SRCADDR;         /*!< DMAC Channel 1 Transfer Source Address Register*/
+  __IO uint32_t C1DESTADDR;        /*!< DMAC Channel 1 Transfer Destination Address Register*/
+  __IO uint32_t C1LLI;             /*!< DMAC Channel 1 Linked List Item Register     */
+  __IO uint32_t C1CONTROL;         /*!< DMAC Channel 1 Control Register              */
+  __IO uint32_t C1CONFIGURATION;   /*!< DMAC Channel 1 Configuration Register        */
+} TSB_DMAC_TypeDef;
+
+/**
+  * @brief CAN Controller Mailbox RAM (CANMB)
+  */
+typedef struct
+{
+  __IO uint32_t ID;                /*!< CAN Message ID Field Register                */
+       uint32_t RESERVED0;
+  __IO uint32_t TSVMCF;            /*!< CAN Time Stamp Values/ Message Control Filed Register*/
+       uint32_t RESERVED1;
+  __IO uint32_t DL;                /*!< CAN Data Filed Register (DL)                 */
+       uint32_t RESERVED2;
+  __IO uint32_t DH;                /*!< CAN Data Filed Register (DH)                 */
+} TSB_CANAMB_TypeDef;
+
+/**
+  * @brief CAN Controller Mailbox RAM (CANMB)
+  */
+typedef struct
+{
+  __IO uint32_t ID;                /*!< CAN Message ID Field Register                */
+       uint32_t RESERVED0;
+  __IO uint32_t TSVMCF;            /*!< CAN Time Stamp Values/ Message Control Filed Register*/
+       uint32_t RESERVED1;
+  __IO uint32_t DL;                /*!< CAN Data Filed Register (DL)                 */
+       uint32_t RESERVED2;
+  __IO uint32_t DH;                /*!< CAN Data Filed Register (DH)                 */
+} TSB_CANBMB_TypeDef;
+
+/**
+  * @brief CAN Controller (CAN)
+  */
+typedef struct
+{
+  __IO uint32_t MC;                /*!< CAN Mailbox Configuration Register           */
+       uint32_t RESERVED0;
+  __IO uint32_t MD;                /*!< CAN Mailbox Direction Register               */
+       uint32_t RESERVED1;
+  __IO uint32_t TRS;               /*!< CAN Transmission Request Set Register        */
+       uint32_t RESERVED2;
+  __IO uint32_t TRR;               /*!< CAN Transmission Request Reset Register      */
+       uint32_t RESERVED3;
+  __IO uint32_t TA;                /*!< CAN Transmission Acknowledge Register        */
+       uint32_t RESERVED4;
+  __IO uint32_t AA;                /*!< CAN Abort Acknowledge Register               */
+       uint32_t RESERVED5;
+  __IO uint32_t RMP;               /*!< CAN Receive Message Pending Register         */
+       uint32_t RESERVED6;
+  __IO uint32_t RML;               /*!< CAN Receive Message Lost Register            */
+       uint32_t RESERVED7;
+  __IO uint32_t LAM;               /*!< CAN Local Acceptance Mask Register           */
+       uint32_t RESERVED8;
+  __IO uint32_t GAM;               /*!< CAN Global Acceptance Mask Register          */
+       uint32_t RESERVED9;
+  __IO uint32_t MCR;               /*!< CAN Master Control Register                  */
+       uint32_t RESERVED10;
+  __I  uint32_t GSR;               /*!< CAN Global Status Register                   */
+       uint32_t RESERVED11;
+  __IO uint32_t BCR1;              /*!< CAN Bit Configuration Register 1             */
+       uint32_t RESERVED12;
+  __IO uint32_t BCR2;              /*!< CAN Bit Configuration Register 2             */
+       uint32_t RESERVED13;
+  __IO uint32_t GIF;               /*!< CAN Global Interrupt Flag Register           */
+       uint32_t RESERVED14;
+  __IO uint32_t GIM;               /*!< CAN Global Interrupt Mask Register           */
+       uint32_t RESERVED15;
+  __IO uint32_t MBTIF;             /*!< CAN Mailbox Transmit Interrupt Flag Register */
+       uint32_t RESERVED16;
+  __IO uint32_t MBRIF;             /*!< CAN Mailbox Receive Interrupt Flag Register  */
+       uint32_t RESERVED17;
+  __IO uint32_t MBIM;              /*!< CAN Mailbox Interrupt Mask Register          */
+       uint32_t RESERVED18;
+  __IO uint32_t CDR;               /*!< CAN Change Data Request Register             */
+       uint32_t RESERVED19;
+  __IO uint32_t RFP;               /*!< CAN Remote Frame Pending Register            */
+       uint32_t RESERVED20;
+  __IO uint32_t CEC;               /*!< CAN Error Counter Register                   */
+       uint32_t RESERVED21;
+  __IO uint32_t TSP;               /*!< CAN Time Stamp Counter Prescaler Register    */
+       uint32_t RESERVED22;
+  __I  uint32_t TSC;               /*!< CAN Time Stamp Counter Register              */
+} TSB_CAN_TypeDef;
+
+/**
+  * @brief Ether Mac
+  */
+typedef struct
+{
+  __IO uint32_t TMAC_CONFIGURATION;/*!< TMAC Configuration Register                  */
+  __IO uint32_t TMAC_FRAME_FILTER; /*!< TMAC Frame Filter Register                   */
+  __IO uint32_t HASH_TABLE_HIGH;   /*!< Hash Table High Register                     */
+  __IO uint32_t HASH_TABLE_LOW;    /*!< Hash Table Low Register                      */
+  __IO uint32_t MII_ADDRESS;       /*!< MII Address Register                         */
+  __IO uint32_t MII_DATA;          /*!< MII Data Register                            */
+  __IO uint32_t FLOW_CONTROL;      /*!< Flow Control Register                        */
+  __IO uint32_t VLAN_TAG;          /*!< VLAN Tag Register                            */
+       uint32_t RESERVED0;
+  __I  uint32_t DEBUG;             /*!< Debug Register                               */
+  __IO uint32_t REMOTE_WAKE_UP_FRAME_FILTER;/*!< Remote Wake-Up Frame Filter Register         */
+  __IO uint32_t PMT_CONTROL_STATUS;/*!< PMT Control and Status Register              */
+       uint32_t RESERVED1[2];
+  __I  uint32_t INTERRUPT_STATUS;  /*!< Interrupt Status Register                    */
+  __IO uint32_t INTERRUPT_MASK;    /*!< Interrupt Mask Register                      */
+  __IO uint32_t MAC_ADDRESS0_HIGH; /*!< MAC Address0 High Register                   */
+  __IO uint32_t MAC_ADDRESS0_LOW;  /*!< MAC Address0 Low Register                    */
+  __IO uint32_t MAC_ADDRESS1_HIGH; /*!< MAC Address1 High Register                   */
+  __IO uint32_t MAC_ADDRESS1_LOW;  /*!< MAC Address1 Low Register                    */
+  __IO uint32_t MAC_ADDRESS2_HIGH; /*!< MAC Address2 High Register                   */
+  __IO uint32_t MAC_ADDRESS2_LOW;  /*!< MAC Address2 Low Register                    */
+  __IO uint32_t MAC_ADDRESS3_HIGH; /*!< MAC Address3 High Register                   */
+  __IO uint32_t MAC_ADDRESS3_LOW;  /*!< MAC Address3 Low Register                    */
+       uint32_t RESERVED2[31];
+  __IO uint32_t WDOG_TIMEOUT;      /*!< Watchdog Timeout Register                    */
+       uint32_t RESERVED3[8];
+  __IO uint32_t MMC_CONTROL;       /*!< MMC Control Register                         */
+  __I  uint32_t MMC_RECEIVE_INTERRUPT;/*!< MMC Receive Interrupt Register               */
+  __I  uint32_t MMC_TRANSMIT_INTERRUPT;/*!< MMC Transmit Interrupt Register              */
+  __IO uint32_t MMC_RECEIVE_INTERRUPT_MASK;/*!< MMC Receive Interrupt Mask Register          */
+  __IO uint32_t MMC_TRANSMIT_INTERRUPT_MASK;/*!< MMC Transmit Interrupt Mask Register         */
+       uint32_t RESERVED4;
+  __I  uint32_t TX_FRAME_COUNT_GOOD_BAD;/*!< Transmit Frame Count for Good and Bad Frames Register*/
+       uint32_t RESERVED5[11];
+  __I  uint32_t TX_UNDERFLOW_ERROR_FRAMES;/*!< Transmit Frame Count for Underflow Error Frames Register*/
+  __I  uint32_t TX_SINGLE_COLLISION_GOOD_FRAMES;/*!< Transmit Frame Count for Frames Transmitted after Single Collision Register*/
+  __I  uint32_t TX_MULTIPLE_COLLISION_GOOD_FRAMES;/*!< Transmit Frame Count for Frames Transmitted after Multiple Collision Register*/
+       uint32_t RESERVED6[5];
+  __I  uint32_t TX_FRAME_COUNT_GOOD;/*!< Transmit Frame Count for Good Frames Register*/
+       uint32_t RESERVED7[5];
+  __I  uint32_t RX_FRAMES_COUNT_GOOD_BAD;/*!< Receive Frame Count for Good and Bad Frames Register*/
+       uint32_t RESERVED8[4];
+  __I  uint32_t RX_CRC_ERROR_FRAMES;/*!< Receive Frame Count for CRC Error Frames Register*/
+  __I  uint32_t RX_ALIGNMENT_ERROR_FRAMES;/*!< Receive Frame Count for Alignment Error Frames Register*/
+       uint32_t RESERVED9[10];
+  __I  uint32_t RX_UNICAST_FRAMES_GOOD;/*!< Receive Frame Count for Good Unicast Frames Register*/
+       uint32_t RESERVED10[3];
+  __I  uint32_t RX_FIFO_OVERFLOW_FRAMES;/*!< Receive Frame Count for FIFO Overflow Frames Register*/
+       uint32_t RESERVED11[10];
+  __IO uint32_t MMC_IPC_RECEIVE_INTERRUPT_MASK;/*!< MMC Receive Checksum Offload Interrupt Mask Register*/
+       uint32_t RESERVED12;
+  __I  uint32_t MMC_IPC_RECEIVE_INTERRUPT;/*!< MMC Receive Checksum Offload Interrupt Register*/
+       uint32_t RESERVED13[13];
+  __I  uint32_t RXICMP_GOOD_FRAMES;/*!< Receive ICMP Good Frame Counter Register     */
+  __I  uint32_t RXICMP_ERROR_FRAMES;/*!< Receive ICMP Error Frame Counter Register    */
+       uint32_t RESERVED14[207];
+  __IO uint32_t VLAN_INCL_REG;     /*!< VLAN Tag Inclusion or Replacement Register   */
+  __IO uint32_t VLAN_HASH_TABLE_REG;/*!< VLAN Hash Table Register                     */
+       uint32_t RESERVED15[93];
+  __IO uint32_t TIMESTAMP_CONTROL; /*!< Timestamp Control Register                   */
+  __IO uint32_t SUB_SECOND_INCREMENT;/*!< Sub-Second Increment Register                */
+  __I  uint32_t SYSTEM_TIME_SECONDS;/*!< System Time - Seconds Register               */
+  __I  uint32_t SYSTEM_TIME_NANOSECONDS;/*!< System Time - Nanoseconds Register           */
+  __IO uint32_t SYSTEM_TIME_SECONDS_UPDATE;/*!< System Time - Seconds Update Register        */
+  __IO uint32_t SYSTEM_TIME_NANOSECONDS_UPDATE;/*!< System Time - Nanoseconds Update Register    */
+  __IO uint32_t TIMESTAMP_ADDEND;  /*!< Timestamp Addend Register                    */
+  __IO uint32_t TARGET_TIME_SECONDS;/*!< Target Time Seconds Register                 */
+  __IO uint32_t TARGET_TIME_NANOSECONDS;/*!< Target Time Nanoseconds Register             */
+  __IO uint32_t SYSTEM_TIME_HIGHER_WORD_SECONDS;/*!< System Time - Higher Word Seconds Register   */
+  __I  uint32_t TIMESTAMP_STATUS;  /*!< Timestamp Status Register                    */
+  __IO uint32_t PPS_CONTROL;       /*!< PPS Control Register                         */
+       uint32_t RESERVED16[12];
+  __IO uint32_t PPS0_INTERVAL;     /*!< PPS0 Interval Register                       */
+  __IO uint32_t PPS0_WIDTH;        /*!< PPS0 Width Register                          */
+       uint32_t RESERVED17[6];
+  __IO uint32_t PPS1_TARGET_TIME_SECONDS;/*!< PPS1 Target Time Seconds Register            */
+  __IO uint32_t PPS1_TARGET_TIME_NANOSECONDS;/*!< PPS1 Target Time NanoSeconds Register        */
+  __IO uint32_t PPS1_INTERVAL;     /*!< PPS1 Interval Register                       */
+  __IO uint32_t PPS1_WIDTH;        /*!< PPS1 Width Register                          */
+       uint32_t RESERVED18[540];
+  __IO uint32_t BUS_MODE;          /*!< Bus Mode Register                            */
+  __IO uint32_t TRANSMIT_POLL_DEMAND;/*!< Transmit Poll Demand Register                */
+  __IO uint32_t RECEIVE_POLL_DEMAND;/*!< Receive Poll Demand Register                 */
+  __IO uint32_t RECEIVE_DESCRIPTOR_LIST_ADDRESS;/*!< Receive Descriptor List Address Register     */
+  __IO uint32_t TRANSMIT_DESCRIPTOR_LIST_ADDRESS;/*!< Transmit Descriptor List Address Register    */
+  __IO uint32_t STATUS;            /*!< Status Register                              */
+  __IO uint32_t OPERATION_MODE;    /*!< Operation Mode Register                      */
+  __IO uint32_t INTERRUPT_ENABLE;  /*!< Interrupt Enable Register                    */
+  __I  uint32_t MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER;/*!< Missed Frame and Buffer Overflow Counter Register*/
+  __IO uint32_t RECEIVE_INTERRUPT_WATCHDOG_TIMER;/*!< Receive Interrupt Watchdog Timer Register    */
+       uint32_t RESERVED19;
+  __I  uint32_t AHB_STATUS;        /*!< AHB Status Register                          */
+       uint32_t RESERVED20[6];
+  __I  uint32_t CURRENT_HOST_TRANSMIT_DESCRIPTOR;/*!< Current Host Transmit Descriptor Register    */
+  __I  uint32_t CURRENT_HOST_RECEIVE_DESCRIPTOR;/*!< Current Host Receive Descriptor Register     */
+  __I  uint32_t CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS;/*!< Current Host Transmit Buffer Address Register*/
+  __I  uint32_t CURRENT_HOST_RECEIVE_BUFFER_ADDRESS;/*!< Current Host Receive Buffer Address Register */
+       uint32_t RESERVED21[490];
+  __IO uint32_t MAC_CTRL0;         /*!< Ether Mac Control Register 0                 */
+  __IO uint32_t MAC_CTRL1;         /*!< Ether Mac Control Register 1                 */
+  __IO uint32_t MAC_CTRL2;         /*!< Ether Mac Control Register 2                 */
+} TSB_EM_TypeDef;
+
+/**
+  * @brief SMIF
+  */
+typedef struct
+{
+  __IO uint32_t MAP0;              /*!< SMIF Address Map Control Register 0          */
+  __IO uint32_t MAP1;              /*!< SMIF Address Map Control Register 1          */
+  __IO uint32_t DACR0;             /*!< SMIF Direct Access Control Register 0        */
+  __IO uint32_t DACR1;             /*!< SMIF Direct Access Control Register 1        */
+  __IO uint32_t DRCR0;             /*!< SMIF Direct Read Control Register 0          */
+  __IO uint32_t DRCR1;             /*!< SMIF Direct Read Control Register 1          */
+  __IO uint32_t DWCR0;             /*!< SMIF Direct Write Control Register 0         */
+  __IO uint32_t DWCR1;             /*!< SMIF Direct Write Control Register 1         */
+       uint32_t RESERVED0[248];
+  __IO uint32_t RACR0;             /*!< SMIF Indirect Access Control Register 0      */
+  __IO uint32_t RACR1;             /*!< SMIF Indirect Access Control Register 1      */
+  __IO uint32_t IOCR;              /*!< SMIF Indirect Access I/O Control Register    */
+  __IO uint32_t OECR;              /*!< SMIF  Indirect Access Output Enable Register */
+       uint32_t RESERVED1[12];
+  __IO uint32_t INT;               /*!< SMIF Interrupt Control Register              */
+  __IO uint32_t STAT;              /*!< SMIF Status Register                         */
+       uint32_t RESERVED2[14];
+  __IO uint32_t SWR;               /*!< SMIF Software Reset Register                 */
+  __IO uint32_t ACKR;              /*!< SMIF Additional Clock Control Register       */
+  __IO uint32_t CCOR;              /*!< SMIF Serial Clock, CS pin Direction Control Register*/
+  __IO uint32_t STPR;              /*!< SMIF Forced Stop Control Register            */
+       uint32_t RESERVED3[28];
+  __IO uint32_t PBUF0;             /*!< SMIF  Indirect Access Primary Buffer Register 0*/
+  __IO uint32_t PBUF1;             /*!< SMIF Indirect Access Primary Buffer Register 1*/
+  __IO uint32_t PBUF2;             /*!< SMIF Indirect Access Primary Buffer Register 2*/
+  __IO uint32_t PBUF3;             /*!< SMIF Indirect Access Primary Buffer Register 3*/
+  __IO uint32_t PBUF4;             /*!< SMIF Indirect Access Primary Buffer Register 4*/
+  __IO uint32_t PBUF5;             /*!< SMIF Indirect Access Primary Buffer Register 5*/
+  __IO uint32_t PBUF6;             /*!< SMIF Indirect Access Primary Buffer Register 6*/
+  __IO uint32_t PBUF7;             /*!< SMIF Indirect Access Primary Buffer Register 7*/
+       uint32_t RESERVED4[56];
+  __IO uint32_t SBUF00;            /*!< SMIF Indirect Access Secondary Buffer Register 00*/
+  __IO uint32_t SBUF01;            /*!< SMIF Indirect Access Secondary Buffer Register 01*/
+  __IO uint32_t SBUF02;            /*!< SMIF Indirect Access Secondary Buffer Register 02*/
+  __IO uint32_t SBUF03;            /*!< SMIF Indirect Access Secondary Buffer Register 03*/
+  __IO uint32_t SBUF04;            /*!< SMIF Indirect Access Secondary Buffer Register 04*/
+  __IO uint32_t SBUF05;            /*!< SMIF Indirect Access Secondary Buffer Register 05*/
+  __IO uint32_t SBUF06;            /*!< SMIF Indirect Access Secondary Buffer Register 06*/
+  __IO uint32_t SBUF07;            /*!< SMIF Indirect Access Secondary Buffer Register 07*/
+  __IO uint32_t SBUF08;            /*!< SMIF Indirect Access Secondary Buffer Register 08*/
+  __IO uint32_t SBUF09;            /*!< SMIF Indirect Access Secondary Buffer Register 09*/
+  __IO uint32_t SBUF10;            /*!< SMIF Indirect Access Secondary Buffer Register 10*/
+  __IO uint32_t SBUF11;            /*!< SMIF Indirect Access Secondary Buffer Register 11*/
+  __IO uint32_t SBUF12;            /*!< SMIF Indirect Access Secondary Buffer Register 12*/
+  __IO uint32_t SBUF13;            /*!< SMIF Indirect Access Secondary Buffer Register 13*/
+  __IO uint32_t SBUF14;            /*!< SMIF Indirect Access Secondary Buffer Register 14*/
+  __IO uint32_t SBUF15;            /*!< SMIF Indirect Access Secondary Buffer Register 15*/
+  __IO uint32_t SBUF16;            /*!< SMIF Indirect Access Secondary Buffer Register 16*/
+  __IO uint32_t SBUF17;            /*!< SMIF Indirect Access Secondary Buffer Register 17*/
+  __IO uint32_t SBUF18;            /*!< SMIF Indirect Access Secondary Buffer Register 18*/
+  __IO uint32_t SBUF19;            /*!< SMIF Indirect Access Secondary Buffer Register 19*/
+  __IO uint32_t SBUF20;            /*!< SMIF Indirect Access Secondary Buffer Register 20*/
+  __IO uint32_t SBUF21;            /*!< SMIF Indirect Access Secondary Buffer Register 21*/
+  __IO uint32_t SBUF22;            /*!< SMIF Indirect Access Secondary Buffer Register 22*/
+  __IO uint32_t SBUF23;            /*!< SMIF Indirect Access Secondary Buffer Register 23*/
+  __IO uint32_t SBUF24;            /*!< SMIF Indirect Access Secondary Buffer Register 24*/
+  __IO uint32_t SBUF25;            /*!< SMIF Indirect Access Secondary Buffer Register 25*/
+  __IO uint32_t SBUF26;            /*!< SMIF Indirect Access Secondary Buffer Register 26*/
+  __IO uint32_t SBUF27;            /*!< SMIF Indirect Access Secondary Buffer Register 27*/
+  __IO uint32_t SBUF28;            /*!< SMIF Indirect Access Secondary Buffer Register 28*/
+  __IO uint32_t SBUF29;            /*!< SMIF Indirect Access Secondary Buffer Register 29*/
+  __IO uint32_t SBUF30;            /*!< SMIF Indirect Access Secondary Buffer Register 30*/
+  __IO uint32_t SBUF31;            /*!< SMIF Indirect Access Secondary Buffer Register 31*/
+  __IO uint32_t SBUF32;            /*!< SMIF Indirect Access Secondary Buffer Register 32*/
+  __IO uint32_t SBUF33;            /*!< SMIF Indirect Access Secondary Buffer Register 33*/
+  __IO uint32_t SBUF34;            /*!< SMIF Indirect Access Secondary Buffer Register 34*/
+  __IO uint32_t SBUF35;            /*!< SMIF Indirect Access Secondary Buffer Register 35*/
+  __IO uint32_t SBUF36;            /*!< SMIF Indirect Access Secondary Buffer Register 36*/
+  __IO uint32_t SBUF37;            /*!< SMIF Indirect Access Secondary Buffer Register 37*/
+  __IO uint32_t SBUF38;            /*!< SMIF Indirect Access Secondary Buffer Register 38*/
+  __IO uint32_t SBUF39;            /*!< SMIF Indirect Access Secondary Buffer Register 39*/
+  __IO uint32_t SBUF40;            /*!< SMIF Indirect Access Secondary Buffer Register 40*/
+  __IO uint32_t SBUF41;            /*!< SMIF Indirect Access Secondary Buffer Register 41*/
+  __IO uint32_t SBUF42;            /*!< SMIF Indirect Access Secondary Buffer Register 42*/
+  __IO uint32_t SBUF43;            /*!< SMIF Indirect Access Secondary Buffer Register 43*/
+  __IO uint32_t SBUF44;            /*!< SMIF Indirect Access Secondary Buffer Register 44*/
+  __IO uint32_t SBUF45;            /*!< SMIF Indirect Access Secondary Buffer Register 45*/
+  __IO uint32_t SBUF46;            /*!< SMIF Indirect Access Secondary Buffer Register 46*/
+  __IO uint32_t SBUF47;            /*!< SMIF Indirect Access Secondary Buffer Register 47*/
+  __IO uint32_t SBUF48;            /*!< SMIF Indirect Access Secondary Buffer Register 48*/
+  __IO uint32_t SBUF49;            /*!< SMIF Indirect Access Secondary Buffer Register 49*/
+  __IO uint32_t SBUF50;            /*!< SMIF Indirect Access Secondary Buffer Register 50*/
+  __IO uint32_t SBUF51;            /*!< SMIF Indirect Access Secondary Buffer Register 51*/
+  __IO uint32_t SBUF52;            /*!< SMIF Indirect Access Secondary Buffer Register 52*/
+  __IO uint32_t SBUF53;            /*!< SMIF Indirect Access Secondary Buffer Register 53*/
+  __IO uint32_t SBUF54;            /*!< SMIF Indirect Access Secondary Buffer Register 54*/
+  __IO uint32_t SBUF55;            /*!< SMIF Indirect Access Secondary Buffer Register 55*/
+  __IO uint32_t SBUF56;            /*!< SMIF Indirect Access Secondary Buffer Register 56*/
+  __IO uint32_t SBUF57;            /*!< SMIF Indirect Access Secondary Buffer Register 57*/
+  __IO uint32_t SBUF58;            /*!< SMIF Indirect Access Secondary Buffer Register 58*/
+  __IO uint32_t SBUF59;            /*!< SMIF Indirect Access Secondary Buffer Register 59*/
+  __IO uint32_t SBUF60;            /*!< SMIF Indirect Access Secondary Buffer Register 60*/
+  __IO uint32_t SBUF61;            /*!< SMIF Indirect Access Secondary Buffer Register 61*/
+  __IO uint32_t SBUF62;            /*!< SMIF Indirect Access Secondary Buffer Register 62*/
+  __IO uint32_t SBUF63;            /*!< SMIF Indirect Access Secondary Buffer Register 63*/
+} TSB_SMI_TypeDef;
+
+/**
+  * @brief Interrupt Control Registers A
+  */
+typedef struct
+{
+  __IO uint8_t  NIC00;             /*!< Non-maskable Interrupt A Control Register 00 */
+       uint8_t  RESERVED0[31];
+  __IO uint8_t  IMC00;             /*!< Interrupt A Mode Control Register 00         */
+  __IO uint8_t  IMC01;             /*!< Interrupt A Mode Control Register 01         */
+  __IO uint8_t  IMC02;             /*!< Interrupt A Mode Control Register 02         */
+  __IO uint8_t  IMC03;             /*!< Interrupt A Mode Control Register 03         */
+  __IO uint8_t  IMC04;             /*!< Interrupt A Mode Control Register 04         */
+  __IO uint8_t  IMC05;             /*!< Interrupt A Mode Control Register 05         */
+  __IO uint8_t  IMC06;             /*!< Interrupt A Mode Control Register 06         */
+  __IO uint8_t  IMC07;             /*!< Interrupt A Mode Control Register 07         */
+  __IO uint8_t  IMC08;             /*!< Interrupt A Mode Control Register 08         */
+  __IO uint8_t  IMC09;             /*!< Interrupt A Mode Control Register 09         */
+  __IO uint8_t  IMC10;             /*!< Interrupt A Mode Control Register 10         */
+  __IO uint8_t  IMC11;             /*!< Interrupt A Mode Control Register 11         */
+       uint8_t  RESERVED1;
+  __IO uint8_t  IMC13;             /*!< Interrupt A Mode Control Register 13         */
+       uint8_t  RESERVED2;
+  __IO uint8_t  IMC15;             /*!< Interrupt A Mode Control Register 15         */
+  __IO uint8_t  IMC16;             /*!< Interrupt A Mode Control Register 16         */
+  __IO uint8_t  IMC17;             /*!< Interrupt A Mode Control Register 17         */
+  __IO uint8_t  IMC18;             /*!< Interrupt A Mode Control Register 18         */
+  __IO uint8_t  IMC19;             /*!< Interrupt A Mode Control Register 19         */
+  __IO uint8_t  IMC20;             /*!< Interrupt A Mode Control Register 20         */
+  __IO uint8_t  IMC21;             /*!< Interrupt A Mode Control Register 21         */
+  __IO uint8_t  IMC22;             /*!< Interrupt A Mode Control Register 22         */
+  __IO uint8_t  IMC23;             /*!< Interrupt A Mode Control Register 23         */
+       uint8_t  RESERVED3;
+  __IO uint8_t  IMC25;             /*!< Interrupt A Mode Control Register 25         */
+       uint8_t  RESERVED4;
+  __IO uint8_t  IMC27;             /*!< Interrupt A Mode Control Register 27         */
+  __IO uint8_t  IMC28;             /*!< Interrupt A Mode Control Register 28         */
+  __IO uint8_t  IMC29;             /*!< Interrupt A Mode Control Register 29         */
+  __IO uint8_t  IMC30;             /*!< Interrupt A Mode Control Register 30         */
+  __IO uint8_t  IMC31;             /*!< Interrupt A Mode Control Register 31         */
+       uint8_t  RESERVED5[17];
+  __IO uint8_t  IMC49;             /*!< Interrupt A Mode Control Register 49         */
+  __IO uint8_t  IMC50;             /*!< Interrupt A Mode Control Register 50         */
+  __IO uint8_t  IMC51;             /*!< Interrupt A Mode Control Register 51         */
+  __IO uint8_t  IMC52;             /*!< Interrupt A Mode Control Register 52         */
+  __IO uint8_t  IMC53;             /*!< Interrupt A Mode Control Register 53         */
+  __IO uint8_t  IMC54;             /*!< Interrupt A Mode Control Register 54         */
+  __IO uint8_t  IMC55;             /*!< Interrupt A Mode Control Register 55         */
+  __IO uint8_t  IMC56;             /*!< Interrupt A Mode Control Register 56         */
+  __IO uint8_t  IMC57;             /*!< Interrupt A Mode Control Register 57         */
+} TSB_IA_TypeDef;
+
+/**
+  * @brief Low speed oscillation/power control/reset
+  */
+typedef struct
+{
+  __IO uint8_t  LOSCCR;            /*!< Low speed oscillation and Internal High speed oscillation 2 clock control register*/
+  __IO uint8_t  SHTDNOP;           /*!< Power supply cut off control register        */
+  __IO uint8_t  RSTFLG0;           /*!< Reset flag register 0                        */
+  __IO uint8_t  RSTFLG1;           /*!< Reset flag register 1                        */
+       uint8_t  RESERVED0[11];
+  __IO uint8_t  PROTECT;           /*!< RLM write protection register                */
+} TSB_RLM_TypeDef;
+
+/**
+  * @brief LVD0
+  */
+typedef struct
+{
+  __IO uint8_t  CR1;               /*!< LVD Control Register1                        */
+  __IO uint8_t  CR2;               /*!< LVD Control Register2                        */
+  __IO uint8_t  LVL1;              /*!< LVD Detection Voltage Select Register 1      */
+       uint8_t  RESERVED0;
+  __I  uint8_t  SR;                /*!< LVD Status Register                          */
+} TSB_LVD_TypeDef;
+
+/**
+  * @brief TRGSEL
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TRGSEL Control register 0                    */
+  __IO uint32_t CR1;               /*!< TRGSEL Control register 1                    */
+  __IO uint32_t CR2;               /*!< TSEL Control register 2                      */
+  __IO uint32_t CR3;               /*!< TRGSEL Control register 3                    */
+  __IO uint32_t CR4;               /*!< TRGSEL Control register 4                    */
+  __IO uint32_t CR5;               /*!< TRGSEL Control register 5                    */
+  __IO uint32_t CR6;               /*!< TRGSEL Control register 6                    */
+  __IO uint32_t CR7;               /*!< TRGSEL Control register 7                    */
+  __IO uint32_t CR8;               /*!< TRGSEL Control register 8                    */
+  __IO uint32_t CR9;               /*!< TRGSEL Control register 9                    */
+  __IO uint32_t CR10;              /*!< TRGSEL Control register 10                   */
+  __IO uint32_t CR11;              /*!< TRGSEL Control register 11                   */
+  __IO uint32_t CR12;              /*!< TRGSEL Control register 12                   */
+  __IO uint32_t CR13;              /*!< TRGSEL Control register 13                   */
+  __IO uint32_t CR14;              /*!< TRGSEL Control register 14                   */
+} TSB_TSEL_TypeDef;
+
+/**
+  * @brief Long Term Timer(LTTMR)
+  */
+typedef struct
+{
+  __IO uint8_t  CR0;               /*!< LTTMR Control Register                       */
+  __IO uint8_t  VALL;              /*!< LTTMR Data Register (Lower)                  */
+  __IO uint8_t  VALH;              /*!< LTTMR Data Register (Upper)                  */
+} TSB_LTT_TypeDef;
+
+/**
+  * @brief Serial Interface (TSPI)
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TSPI Control Register 0                      */
+  __IO uint32_t CR1;               /*!< TSPI Control Register 1                      */
+  __IO uint32_t CR2;               /*!< TSPI Control Register 2                      */
+  __IO uint32_t CR3;               /*!< TSPI Control Register 3                      */
+  __IO uint32_t BR;                /*!< TSPI Baud Rate Register                      */
+  __IO uint32_t FMTR0;             /*!< TSPI Format Control Register 0               */
+  __IO uint32_t FMTR1;             /*!< TSPI Format Control Register 1               */
+  __IO uint32_t SECTCR0;           /*!< TSPI Sector mode Control Register 0          */
+  __IO uint32_t SECTCR1;           /*!< TSPI Sector mode Control Register 1          */
+       uint32_t RESERVED0[55];
+  __IO uint32_t DR;                /*!< TSPI Data Register                           */
+       uint32_t RESERVED1[63];
+  __IO uint32_t SR;                /*!< TSPI Status Register                         */
+  __IO uint32_t ERR;               /*!< TSPI Error Flag Register                     */
+} TSB_TSPI_TypeDef;
+
+/**
+  * @brief External Bus Interface(EXB)
+  */
+typedef struct
+{
+  __IO uint32_t MOD;               /*!< EBIF Mode Control Register                   */
+       uint32_t RESERVED0[3];
+  __IO uint32_t AS0;               /*!< EBIF Area and Start Address Configuration Register 0*/
+  __IO uint32_t AS1;               /*!< EBIF Area and Start Address Configuration Register 1*/
+  __IO uint32_t AS2;               /*!< EBIF Area and Start Address Configuration Register 2*/
+  __IO uint32_t AS3;               /*!< EBIF Area and Start Address Configuration Register 3*/
+       uint32_t RESERVED1[8];
+  __IO uint32_t CS0;               /*!< EBIF Chip Select Control Register 0          */
+  __IO uint32_t CS1;               /*!< EBIF Chip Select Control Register 1          */
+  __IO uint32_t CS2;               /*!< EBIF Chip Select Control Register 2          */
+  __IO uint32_t CS3;               /*!< EBIF Chip Select Control Register 3          */
+       uint32_t RESERVED2[4];
+  __IO uint32_t CLKCTL;            /*!< EBIF Clock Output Control Register           */
+} TSB_EXB_TypeDef;
+
+/**
+  * @brief Clock Generator (CG)
+  */
+typedef struct
+{
+  __IO uint32_t PROTECT;           /*!< CG write protection register                 */
+  __IO uint32_t OSCCR;             /*!< CG Oscillation control register              */
+  __IO uint32_t SYSCR;             /*!< CG System clock control register             */
+  __IO uint32_t STBYCR;            /*!< CG Standby control register                  */
+       uint32_t RESERVED0[4];
+  __IO uint32_t PLL0SEL;           /*!< CG PLL selection register for fsys           */
+       uint32_t RESERVED1[3];
+  __IO uint32_t WUPHCR;            /*!< CG High speed oscillation warming up register*/
+  __IO uint32_t WUPLCR;            /*!< CG Low speed oscillation warming up register */
+       uint32_t RESERVED2[3];
+  __IO uint32_t FSYSMENC;          /*!< CG Middle speed clock supply and stop register C for fsys*/
+  __IO uint32_t FSYSMENA;          /*!< CG Middle speed clock supply and stop register A for fsys*/
+  __IO uint32_t FSYSMENB;          /*!< CG Middle speed clock supply and stop register B for fsys*/
+  __IO uint32_t FSYSENA;           /*!< CG High speed clock supply and stop register A for fsys*/
+       uint32_t RESERVED3;
+  __IO uint32_t FCEN;              /*!< CG Clock supply and stop register for fc     */
+  __IO uint32_t SPCLKEN;           /*!< CG Clock supply for ADC and Trace Register   */
+       uint32_t RESERVED4[2];
+  __IO uint32_t EXTEND2;           /*!< CG Function extension register 2             */
+} TSB_CG_TypeDef;
+
+/**
+  * @brief Interrupt Control Register B
+  */
+typedef struct
+{
+       uint8_t  RESERVED0[16];
+  __IO uint8_t  NIC00;             /*!< Non-maskable Interrupt B Control Register 00 */
+       uint8_t  RESERVED1[79];
+  __IO uint8_t  IMC000;            /*!< Interrupt B Mode Control Register 000        */
+  __IO uint8_t  IMC001;            /*!< Interrupt B Mode Control Register 001        */
+  __IO uint8_t  IMC002;            /*!< Interrupt B Mode Control Register 002        */
+  __IO uint8_t  IMC003;            /*!< Interrupt B Mode Control Register 003        */
+  __IO uint8_t  IMC004;            /*!< Interrupt B Mode Control Register 004        */
+  __IO uint8_t  IMC005;            /*!< Interrupt B Mode Control Register 005        */
+  __IO uint8_t  IMC006;            /*!< Interrupt B Mode Control Register 006        */
+  __IO uint8_t  IMC007;            /*!< Interrupt B Mode Control Register 007        */
+  __IO uint8_t  IMC008;            /*!< Interrupt B Mode Control Register 008        */
+  __IO uint8_t  IMC009;            /*!< Interrupt B Mode Control Register 009        */
+  __IO uint8_t  IMC010;            /*!< Interrupt B Mode Control Register 010        */
+  __IO uint8_t  IMC011;            /*!< Interrupt B Mode Control Register 011        */
+  __IO uint8_t  IMC012;            /*!< Interrupt B Mode Control Register 012        */
+  __IO uint8_t  IMC013;            /*!< Interrupt B Mode Control Register 013        */
+  __IO uint8_t  IMC014;            /*!< Interrupt B Mode Control Register 014        */
+  __IO uint8_t  IMC015;            /*!< Interrupt B Mode Control Register 015        */
+  __IO uint8_t  IMC016;            /*!< Interrupt B Mode Control Register 016        */
+  __IO uint8_t  IMC017;            /*!< Interrupt B Mode Control Register 017        */
+  __IO uint8_t  IMC018;            /*!< Interrupt B Mode Control Register 018        */
+  __IO uint8_t  IMC019;            /*!< Interrupt B Mode Control Register 019        */
+  __IO uint8_t  IMC020;            /*!< Interrupt B Mode Control Register 020        */
+  __IO uint8_t  IMC021;            /*!< Interrupt B Mode Control Register 021        */
+  __IO uint8_t  IMC022;            /*!< Interrupt B Mode Control Register 022        */
+  __IO uint8_t  IMC023;            /*!< Interrupt B Mode Control Register 023        */
+  __IO uint8_t  IMC024;            /*!< Interrupt B Mode Control Register 024        */
+  __IO uint8_t  IMC025;            /*!< Interrupt B Mode Control Register 025        */
+  __IO uint8_t  IMC026;            /*!< Interrupt B Mode Control Register 026        */
+  __IO uint8_t  IMC027;            /*!< Interrupt B Mode Control Register 027        */
+  __IO uint8_t  IMC028;            /*!< Interrupt B Mode Control Register 028        */
+  __IO uint8_t  IMC029;            /*!< Interrupt B Mode Control Register 029        */
+  __IO uint8_t  IMC030;            /*!< Interrupt B Mode Control Register 030        */
+  __IO uint8_t  IMC031;            /*!< Interrupt B Mode Control Register 031        */
+  __IO uint8_t  IMC032;            /*!< Interrupt B Mode Control Register 032        */
+  __IO uint8_t  IMC033;            /*!< Interrupt B Mode Control Register 033        */
+  __IO uint8_t  IMC034;            /*!< Interrupt B Mode Control Register 034        */
+  __IO uint8_t  IMC035;            /*!< Interrupt B Mode Control Register 035        */
+  __IO uint8_t  IMC036;            /*!< Interrupt B Mode Control Register 036        */
+  __IO uint8_t  IMC037;            /*!< Interrupt B Mode Control Register 037        */
+  __IO uint8_t  IMC038;            /*!< Interrupt B Mode Control Register 038        */
+  __IO uint8_t  IMC039;            /*!< Interrupt B Mode Control Register 039        */
+  __IO uint8_t  IMC040;            /*!< Interrupt B Mode Control Register 040        */
+  __IO uint8_t  IMC041;            /*!< Interrupt B Mode Control Register 041        */
+  __IO uint8_t  IMC042;            /*!< Interrupt B Mode Control Register 042        */
+  __IO uint8_t  IMC043;            /*!< Interrupt B Mode Control Register 043        */
+  __IO uint8_t  IMC044;            /*!< Interrupt B Mode Control Register 044        */
+  __IO uint8_t  IMC045;            /*!< Interrupt B Mode Control Register 045        */
+  __IO uint8_t  IMC046;            /*!< Interrupt B Mode Control Register 046        */
+  __IO uint8_t  IMC047;            /*!< Interrupt B Mode Control Register 047        */
+  __IO uint8_t  IMC048;            /*!< Interrupt B Mode Control Register 048        */
+  __IO uint8_t  IMC049;            /*!< Interrupt B Mode Control Register 049        */
+  __IO uint8_t  IMC050;            /*!< Interrupt B Mode Control Register 050        */
+  __IO uint8_t  IMC051;            /*!< Interrupt B Mode Control Register 051        */
+  __IO uint8_t  IMC052;            /*!< Interrupt B Mode Control Register 052        */
+  __IO uint8_t  IMC053;            /*!< Interrupt B Mode Control Register 053        */
+  __IO uint8_t  IMC054;            /*!< Interrupt B Mode Control Register 054        */
+  __IO uint8_t  IMC055;            /*!< Interrupt B Mode Control Register 055        */
+  __IO uint8_t  IMC056;            /*!< Interrupt B Mode Control Register 056        */
+  __IO uint8_t  IMC057;            /*!< Interrupt B Mode Control Register 057        */
+  __IO uint8_t  IMC058;            /*!< Interrupt B Mode Control Register 058        */
+  __IO uint8_t  IMC059;            /*!< Interrupt B Mode Control Register 059        */
+  __IO uint8_t  IMC060;            /*!< Interrupt B Mode Control Register 060        */
+  __IO uint8_t  IMC061;            /*!< Interrupt B Mode Control Register 061        */
+  __IO uint8_t  IMC062;            /*!< Interrupt B Mode Control Register 062        */
+  __IO uint8_t  IMC063;            /*!< Interrupt B Mode Control Register 063        */
+  __IO uint8_t  IMC064;            /*!< Interrupt B Mode Control Register 064        */
+  __IO uint8_t  IMC065;            /*!< Interrupt B Mode Control Register 065        */
+  __IO uint8_t  IMC066;            /*!< Interrupt B Mode Control Register 066        */
+  __IO uint8_t  IMC067;            /*!< Interrupt B Mode Control Register 067        */
+  __IO uint8_t  IMC068;            /*!< Interrupt B Mode Control Register 068        */
+  __IO uint8_t  IMC069;            /*!< Interrupt B Mode Control Register 069        */
+  __IO uint8_t  IMC070;            /*!< Interrupt B Mode Control Register 070        */
+  __IO uint8_t  IMC071;            /*!< Interrupt B Mode Control Register 071        */
+  __IO uint8_t  IMC072;            /*!< Interrupt B Mode Control Register 072        */
+  __IO uint8_t  IMC073;            /*!< Interrupt B Mode Control Register 073        */
+  __IO uint8_t  IMC074;            /*!< Interrupt B Mode Control Register 074        */
+  __IO uint8_t  IMC075;            /*!< Interrupt B Mode Control Register 075        */
+  __IO uint8_t  IMC076;            /*!< Interrupt B Mode Control Register 076        */
+  __IO uint8_t  IMC077;            /*!< Interrupt B Mode Control Register 077        */
+  __IO uint8_t  IMC078;            /*!< Interrupt B Mode Control Register 078        */
+  __IO uint8_t  IMC079;            /*!< Interrupt B Mode Control Register 079        */
+  __IO uint8_t  IMC080;            /*!< Interrupt B Mode Control Register 080        */
+  __IO uint8_t  IMC081;            /*!< Interrupt B Mode Control Register 081        */
+  __IO uint8_t  IMC082;            /*!< Interrupt B Mode Control Register 082        */
+  __IO uint8_t  IMC083;            /*!< Interrupt B Mode Control Register 083        */
+  __IO uint8_t  IMC084;            /*!< Interrupt B Mode Control Register 084        */
+  __IO uint8_t  IMC085;            /*!< Interrupt B Mode Control Register 085        */
+  __IO uint8_t  IMC086;            /*!< Interrupt B Mode Control Register 086        */
+  __IO uint8_t  IMC087;            /*!< Interrupt B Mode Control Register 087        */
+  __IO uint8_t  IMC088;            /*!< Interrupt B Mode Control Register 088        */
+  __IO uint8_t  IMC089;            /*!< Interrupt B Mode Control Register 089        */
+  __IO uint8_t  IMC090;            /*!< Interrupt B Mode Control Register 090        */
+  __IO uint8_t  IMC091;            /*!< Interrupt B Mode Control Register 091        */
+  __IO uint8_t  IMC092;            /*!< Interrupt B Mode Control Register 092        */
+  __IO uint8_t  IMC093;            /*!< Interrupt B Mode Control Register 093        */
+  __IO uint8_t  IMC094;            /*!< Interrupt B Mode Control Register 094        */
+  __IO uint8_t  IMC095;            /*!< Interrupt B Mode Control Register 095        */
+  __IO uint8_t  IMC096;            /*!< Interrupt B Mode Control Register 096        */
+  __IO uint8_t  IMC097;            /*!< Interrupt B Mode Control Register 097        */
+  __IO uint8_t  IMC098;            /*!< Interrupt B Mode Control Register 098        */
+  __IO uint8_t  IMC099;            /*!< Interrupt B Mode Control Register 099        */
+  __IO uint8_t  IMC100;            /*!< Interrupt B Mode Control Register 100        */
+  __IO uint8_t  IMC101;            /*!< Interrupt B Mode Control Register 101        */
+  __IO uint8_t  IMC102;            /*!< Interrupt B Mode Control Register 102        */
+  __IO uint8_t  IMC103;            /*!< Interrupt B Mode Control Register 103        */
+  __IO uint8_t  IMC104;            /*!< Interrupt B Mode Control Register 104        */
+  __IO uint8_t  IMC105;            /*!< Interrupt B Mode Control Register 105        */
+  __IO uint8_t  IMC106;            /*!< Interrupt B Mode Control Register 106        */
+  __IO uint8_t  IMC107;            /*!< Interrupt B Mode Control Register 107        */
+  __IO uint8_t  IMC108;            /*!< Interrupt B Mode Control Register 108        */
+  __IO uint8_t  IMC109;            /*!< Interrupt B Mode Control Register 109        */
+  __IO uint8_t  IMC110;            /*!< Interrupt B Mode Control Register 110        */
+  __IO uint8_t  IMC111;            /*!< Interrupt B Mode Control Register 111        */
+  __IO uint8_t  IMC112;            /*!< Interrupt B Mode Control Register 112        */
+  __IO uint8_t  IMC113;            /*!< Interrupt B Mode Control Register 113        */
+  __IO uint8_t  IMC114;            /*!< Interrupt B Mode Control Register 114        */
+  __IO uint8_t  IMC115;            /*!< Interrupt B Mode Control Register 115        */
+  __IO uint8_t  IMC116;            /*!< Interrupt B Mode Control Register 116        */
+  __IO uint8_t  IMC117;            /*!< Interrupt B Mode Control Register 117        */
+  __IO uint8_t  IMC118;            /*!< Interrupt B Mode Control Register 118        */
+  __IO uint8_t  IMC119;            /*!< Interrupt B Mode Control Register 119        */
+  __IO uint8_t  IMC120;            /*!< Interrupt B Mode Control Register 120        */
+  __IO uint8_t  IMC121;            /*!< Interrupt B Mode Control Register 121        */
+  __IO uint8_t  IMC122;            /*!< Interrupt B Mode Control Register 122        */
+  __IO uint8_t  IMC123;            /*!< Interrupt B Mode Control Register 123        */
+  __IO uint8_t  IMC124;            /*!< Interrupt B Mode Control Register 124        */
+  __IO uint8_t  IMC125;            /*!< Interrupt B Mode Control Register 125        */
+  __IO uint8_t  IMC126;            /*!< Interrupt B Mode Control Register 126        */
+  __IO uint8_t  IMC127;            /*!< Interrupt B Mode Control Register 127        */
+  __IO uint8_t  IMC128;            /*!< Interrupt B Mode Control Register 128        */
+  __IO uint8_t  IMC129;            /*!< Interrupt B Mode Control Register 129        */
+  __IO uint8_t  IMC130;            /*!< Interrupt B Mode Control Register 130        */
+  __IO uint8_t  IMC131;            /*!< Interrupt B Mode Control Register 131        */
+  __IO uint8_t  IMC132;            /*!< Interrupt B Mode Control Register 132        */
+  __IO uint8_t  IMC133;            /*!< Interrupt B Mode Control Register 133        */
+  __IO uint8_t  IMC134;            /*!< Interrupt B Mode Control Register 134        */
+  __IO uint8_t  IMC135;            /*!< Interrupt B Mode Control Register 135        */
+  __IO uint8_t  IMC136;            /*!< Interrupt B Mode Control Register 136        */
+  __IO uint8_t  IMC137;            /*!< Interrupt B Mode Control Register 137        */
+  __IO uint8_t  IMC138;            /*!< Interrupt B Mode Control Register 138        */
+  __IO uint8_t  IMC139;            /*!< Interrupt B Mode Control Register 139        */
+  __IO uint8_t  IMC140;            /*!< Interrupt B Mode Control Register 140        */
+  __IO uint8_t  IMC141;            /*!< Interrupt B Mode Control Register 141        */
+  __IO uint8_t  IMC142;            /*!< Interrupt B Mode Control Register 142        */
+  __IO uint8_t  IMC143;            /*!< Interrupt B Mode Control Register 143        */
+  __IO uint8_t  IMC144;            /*!< Interrupt B Mode Control Register 144        */
+  __IO uint8_t  IMC145;            /*!< Interrupt B Mode Control Register 145        */
+  __IO uint8_t  IMC146;            /*!< Interrupt B Mode Control Register 146        */
+  __IO uint8_t  IMC147;            /*!< Interrupt B Mode Control Register 147        */
+  __IO uint8_t  IMC148;            /*!< Interrupt B Mode Control Register 148        */
+  __IO uint8_t  IMC149;            /*!< Interrupt B Mode Control Register 149        */
+  __IO uint8_t  IMC150;            /*!< Interrupt B Mode Control Register 150        */
+  __IO uint8_t  IMC151;            /*!< Interrupt B Mode Control Register 151        */
+  __IO uint8_t  IMC152;            /*!< Interrupt B Mode Control Register 152        */
+  __IO uint8_t  IMC153;            /*!< Interrupt B Mode Control Register 153        */
+  __IO uint8_t  IMC154;            /*!< Interrupt B Mode Control Register 154        */
+  __IO uint8_t  IMC155;            /*!< Interrupt B Mode Control Register 155        */
+  __IO uint8_t  IMC156;            /*!< Interrupt B Mode Control Register 156        */
+  __IO uint8_t  IMC157;            /*!< Interrupt B Mode Control Register 157        */
+  __IO uint8_t  IMC158;            /*!< Interrupt B Mode Control Register 158        */
+  __IO uint8_t  IMC159;            /*!< Interrupt B Mode Control Register 159        */
+} TSB_IB_TypeDef;
+
+/**
+  * @brief Interrupt Monitor Register
+  */
+typedef struct
+{
+  __I  uint32_t FLGNMI;            /*!< Non-maskable Interrupt Monitor Flag Register Register*/
+  __I  uint32_t FLG1;              /*!< Interrupt Monitor Flag Register 1 (032 - 063)*/
+  __I  uint32_t FLG2;              /*!< Interrupt Monitor Flag Register 2 (064 - 095)*/
+  __I  uint32_t FLG3;              /*!< Interrupt Monitor Flag Register 3 (096 - 127)*/
+  __I  uint32_t FLG4;              /*!< Interrupt Monitor Flag Register 4 (128 - 159)*/
+  __I  uint32_t FLG5;              /*!< Interrupt Monitor Flag Register 5 (160 - 191)*/
+  __I  uint32_t FLG6;              /*!< Interrupt Monitor Flag Register 6 (192 - 223)*/
+  __I  uint32_t FLG7;              /*!< Interrupt Monitor Flag Register 7 (224 - 255)*/
+} TSB_IMN_TypeDef;
+
+/**
+  * @brief DNF
+  */
+typedef struct
+{
+  __IO uint32_t CKCR;              /*!< DNF Unit A Noise Filter Control Register     */
+  __IO uint32_t ENCR;              /*!< DNF Unit A Noise Filter Enable Register      */
+} TSB_DNF_TypeDef;
+
+/**
+  * @brief Watchdog Timer (SIWDT)
+  */
+typedef struct
+{
+  __IO uint32_t PRO;               /*!< SIWDT Protect Register                       */
+  __IO uint32_t EN;                /*!< SIWDT Enable Register                        */
+  __O  uint32_t CR;                /*!< SIWDT Control Register                       */
+  __IO uint32_t MOD;               /*!< SIWDT Mode Register                          */
+  __I  uint32_t MONI;              /*!< SIWDT Count Monitor Register                 */
+} TSB_SIWD_TypeDef;
+
+/**
+  * @brief NBDIF
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< NBDIF control register 0                     */
+  __IO uint32_t CR1;               /*!< NBDIF control register 1                     */
+} TSB_NBD_TypeDef;
+
+/**
+  * @brief Malti Porpose Direct Memory Accsess(MDMA)
+  */
+typedef struct
+{
+       uint32_t RESERVED0;
+  __IO uint32_t CEN;               /*!< MDMA Transfer Channel Enable Register        */
+  __IO uint32_t REQ;               /*!< MDMA Transfer Request Register               */
+  __IO uint32_t SUS;               /*!< MDMA Transfer Suspension Register            */
+  __IO uint32_t ACT;               /*!< MDMA Transfer Active Register                */
+  __IO uint32_t END;               /*!< MDMA Transfer End Register                   */
+  __IO uint32_t PRI;               /*!< MDMA Transfer Priority Setting Register      */
+  __IO uint32_t ENE;               /*!< MDMA Transfer Completion Interrupt Enable Register*/
+  __IO uint32_t DTAB;              /*!< MDMA Transfer Descriptor Table Start Address Register*/
+       uint32_t RESERVED1;
+  __I  uint32_t CHN;               /*!< MDMA Transfer Execution Channel Number Register*/
+  __I  uint32_t XFTYP;             /*!< MDMA Transfer Type Register                  */
+  __I  uint32_t XFSAD;             /*!< MDMA Transfer Source Address Register        */
+  __I  uint32_t XFDAD;             /*!< MDMA Transfer Destination Address Register   */
+  __I  uint32_t XFSIZ;             /*!< MDMA Transfer Size Register                  */
+  __I  uint32_t DSADS;             /*!< MDMA Transfer Descriptor Storage Address Register*/
+  __I  uint32_t DSNUM;             /*!< MDMA Transfer Descriptor Count Register      */
+       uint32_t RESERVED2;
+  __IO uint32_t DEND;              /*!< MDMA Descriptor End Register                 */
+  __IO uint32_t DENE;              /*!< MDMA Descriptor Completion Interrupt Enable Register*/
+  __I  uint32_t C00XFTYP;          /*!< MDMA ch 00 Transfer Type Saving Register     */
+  __I  uint32_t C00XFSAD;          /*!< MDMA ch 00 Transfer Source Address Saving Register*/
+  __I  uint32_t C00XFDAD;          /*!< MDMA ch 00 Transfer Destination Address Saving Register*/
+  __I  uint32_t C00XFSIZ;          /*!< MDMA ch 00 Transfer Size Saving Register     */
+  __I  uint32_t C00DSADS;          /*!< MDMA ch 00 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C00DSNUM;          /*!< MDMA ch 00 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED3[2];
+  __I  uint32_t C01XFTYP;          /*!< MDMA ch 01 Transfer Type Saving Register     */
+  __I  uint32_t C01XFSAD;          /*!< MDMA ch 01 Transfer Source Address Saving Register*/
+  __I  uint32_t C01XFDAD;          /*!< MDMA ch 01 Transfer Destination Address Saving Register*/
+  __I  uint32_t C01XFSIZ;          /*!< MDMA ch 01 Transfer Size Saving Register     */
+  __I  uint32_t C01DSADS;          /*!< MDMA ch 01 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C01DSNUM;          /*!< MDMA ch 01 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED4[2];
+  __I  uint32_t C02XFTYP;          /*!< MDMA ch 02 Transfer Type Saving Register     */
+  __I  uint32_t C02XFSAD;          /*!< MDMA ch 02 Transfer Source Address Saving Register*/
+  __I  uint32_t C02XFDAD;          /*!< MDMA ch 02 Transfer Destination Address Saving Register*/
+  __I  uint32_t C02XFSIZ;          /*!< MDMA ch 02 Transfer Size Saving Register     */
+  __I  uint32_t C02DSADS;          /*!< MDMA ch 02 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C02DSNUM;          /*!< MDMA ch 02 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED5[2];
+  __I  uint32_t C03XFTYP;          /*!< MDMA ch 03 Transfer Type Saving Register     */
+  __I  uint32_t C03XFSAD;          /*!< MDMA ch 03 Transfer Source Address Saving Register*/
+  __I  uint32_t C03XFDAD;          /*!< MDMA ch 03 Transfer Destination Address Saving Register*/
+  __I  uint32_t C03XFSIZ;          /*!< MDMA ch 03 Transfer Size Saving Register     */
+  __I  uint32_t C03DSADS;          /*!< MDMA ch 03 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C03DSNUM;          /*!< MDMA ch 03 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED6[2];
+  __I  uint32_t C04XFTYP;          /*!< MDMA ch 04 Transfer Type Saving Register     */
+  __I  uint32_t C04XFSAD;          /*!< MDMA ch 04 Transfer Source Address Saving Register*/
+  __I  uint32_t C04XFDAD;          /*!< MDMA ch 04 Transfer Destination Address Saving Register*/
+  __I  uint32_t C04XFSIZ;          /*!< MDMA ch 04 Transfer Size Saving Register     */
+  __I  uint32_t C04DSADS;          /*!< MDMA ch 04 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C04DSNUM;          /*!< MDMA ch 04 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED7[2];
+  __I  uint32_t C05XFTYP;          /*!< MDMA ch 05 Transfer Type Saving Register     */
+  __I  uint32_t C05XFSAD;          /*!< MDMA ch 05 Transfer Source Address Saving Register*/
+  __I  uint32_t C05XFDAD;          /*!< MDMA ch 05 Transfer Destination Address Saving Register*/
+  __I  uint32_t C05XFSIZ;          /*!< MDMA ch 05 Transfer Size Saving Register     */
+  __I  uint32_t C05DSADS;          /*!< MDMA ch 05 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C05DSNUM;          /*!< MDMA ch 05 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED8[2];
+  __I  uint32_t C06XFTYP;          /*!< MDMA ch 06 Transfer Type Saving Register     */
+  __I  uint32_t C06XFSAD;          /*!< MDMA ch 06 Transfer Source Address Saving Register*/
+  __I  uint32_t C06XFDAD;          /*!< MDMA ch 06 Transfer Destination Address Saving Register*/
+  __I  uint32_t C06XFSIZ;          /*!< MDMA ch 06 Transfer Size Saving Register     */
+  __I  uint32_t C06DSADS;          /*!< MDMA ch 06 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C06DSNUM;          /*!< MDMA ch 06 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED9[2];
+  __I  uint32_t C07XFTYP;          /*!< MDMA ch 07 Transfer Type Saving Register     */
+  __I  uint32_t C07XFSAD;          /*!< MDMA ch 07 Transfer Source Address Saving Register*/
+  __I  uint32_t C07XFDAD;          /*!< MDMA ch 07 Transfer Destination Address Saving Register*/
+  __I  uint32_t C07XFSIZ;          /*!< MDMA ch 07 Transfer Size Saving Register     */
+  __I  uint32_t C07DSADS;          /*!< MDMA ch 07 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C07DSNUM;          /*!< MDMA ch 07 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED10[2];
+  __I  uint32_t C08XFTYP;          /*!< MDMA ch 08 Transfer Type Saving Register     */
+  __I  uint32_t C08XFSAD;          /*!< MDMA ch 08 Transfer Source Address Saving Register*/
+  __I  uint32_t C08XFDAD;          /*!< MDMA ch 08 Transfer Destination Address Saving Register*/
+  __I  uint32_t C08XFSIZ;          /*!< MDMA ch 08 Transfer Size Saving Register     */
+  __I  uint32_t C08DSADS;          /*!< MDMA ch 08 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C08DSNUM;          /*!< MDMA ch 08 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED11[2];
+  __I  uint32_t C09XFTYP;          /*!< MDMA ch n Transfer Type Saving Register      */
+  __I  uint32_t C09XFSAD;          /*!< MDMA ch n Transfer Source Address Saving Register*/
+  __I  uint32_t C09XFDAD;          /*!< MDMA ch n Transfer Destination Address Saving Register*/
+  __I  uint32_t C09XFSIZ;          /*!< MDMA ch n Transfer Size Saving Register      */
+  __I  uint32_t C09DSADS;          /*!< MDMA ch n Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C09DSNUM;          /*!< MDMA ch n Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED12[2];
+  __I  uint32_t C10XFTYP;          /*!< MDMA ch 10 Transfer Type Saving Register     */
+  __I  uint32_t C10XFSAD;          /*!< MDMA ch 10 Transfer Source Address Saving Register*/
+  __I  uint32_t C10XFDAD;          /*!< MDMA ch 10 Transfer Destination Address Saving Register*/
+  __I  uint32_t C10XFSIZ;          /*!< MDMA ch 10 Transfer Size Saving Register     */
+  __I  uint32_t C10DSADS;          /*!< MDMA ch 10 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C10DSNUM;          /*!< MDMA ch 10 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED13[2];
+  __I  uint32_t C11XFTYP;          /*!< MDMA ch 11 Transfer Type Saving Register     */
+  __I  uint32_t C11XFSAD;          /*!< MDMA ch 11 Transfer Source Address Saving Register*/
+  __I  uint32_t C11XFDAD;          /*!< MDMA ch 11 Transfer Destination Address Saving Register*/
+  __I  uint32_t C11XFSIZ;          /*!< MDMA ch 11 Transfer Size Saving Register     */
+  __I  uint32_t C11DSADS;          /*!< MDMA ch 11 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C11DSNUM;          /*!< MDMA ch 11 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED14[2];
+  __I  uint32_t C12XFTYP;          /*!< MDMA ch 12 Transfer Type Saving Register     */
+  __I  uint32_t C12XFSAD;          /*!< MDMA ch 12 Transfer Source Address Saving Register*/
+  __I  uint32_t C12XFDAD;          /*!< MDMA ch 12 Transfer Destination Address Saving Register*/
+  __I  uint32_t C12XFSIZ;          /*!< MDMA ch 12 Transfer Size Saving Register     */
+  __I  uint32_t C12DSADS;          /*!< MDMA ch 12 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C12DSNUM;          /*!< MDMA ch 12 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED15[2];
+  __I  uint32_t C13XFTYP;          /*!< MDMA ch 13 Transfer Type Saving Register     */
+  __I  uint32_t C13XFSAD;          /*!< MDMA ch 13 Transfer Source Address Saving Register*/
+  __I  uint32_t C13XFDAD;          /*!< MDMA ch 13 Transfer Destination Address Saving Register*/
+  __I  uint32_t C13XFSIZ;          /*!< MDMA ch 13 Transfer Size Saving Register     */
+  __I  uint32_t C13DSADS;          /*!< MDMA ch 13 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C13DSNUM;          /*!< MDMA ch 13 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED16[2];
+  __I  uint32_t C14XFTYP;          /*!< MDMA ch 14 Transfer Type Saving Register     */
+  __I  uint32_t C14XFSAD;          /*!< MDMA ch 14 Transfer Source Address Saving Register*/
+  __I  uint32_t C14XFDAD;          /*!< MDMA ch 14 Transfer Destination Address Saving Register*/
+  __I  uint32_t C14XFSIZ;          /*!< MDMA ch 14 Transfer Size Saving Register     */
+  __I  uint32_t C14DSADS;          /*!< MDMA ch 14 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C14DSNUM;          /*!< MDMA ch 14 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED17[2];
+  __I  uint32_t C15XFTYP;          /*!< MDMA ch 15 Transfer Type Saving Register     */
+  __I  uint32_t C15XFSAD;          /*!< MDMA ch 15 Transfer Source Address Saving Register*/
+  __I  uint32_t C15XFDAD;          /*!< MDMA ch 15 Transfer Destination Address Saving Register*/
+  __I  uint32_t C15XFSIZ;          /*!< MDMA ch 15 Transfer Size Saving Register     */
+  __I  uint32_t C15DSADS;          /*!< MDMA ch 15 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C15DSNUM;          /*!< MDMA ch 15 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED18[2];
+  __I  uint32_t C16XFTYP;          /*!< MDMA ch 16 Transfer Type Saving Register     */
+  __I  uint32_t C16XFSAD;          /*!< MDMA ch 16 Transfer Source Address Saving Register*/
+  __I  uint32_t C16XFDAD;          /*!< MDMA ch 16 Transfer Destination Address Saving Register*/
+  __I  uint32_t C16XFSIZ;          /*!< MDMA ch 16 Transfer Size Saving Register     */
+  __I  uint32_t C16DSADS;          /*!< MDMA ch 16 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C16DSNUM;          /*!< MDMA ch 16 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED19[2];
+  __I  uint32_t C17XFTYP;          /*!< MDMA ch 17 Transfer Type Saving Register     */
+  __I  uint32_t C17XFSAD;          /*!< MDMA ch 17 Transfer Source Address Saving Register*/
+  __I  uint32_t C17XFDAD;          /*!< MDMA ch 17 Transfer Destination Address Saving Register*/
+  __I  uint32_t C17XFSIZ;          /*!< MDMA ch 17 Transfer Size Saving Register     */
+  __I  uint32_t C17DSADS;          /*!< MDMA ch 17 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C17DSNUM;          /*!< MDMA ch 17 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED20[2];
+  __I  uint32_t C18XFTYP;          /*!< MDMA ch 18 Transfer Type Saving Register     */
+  __I  uint32_t C18XFSAD;          /*!< MDMA ch 18 Transfer Source Address Saving Register*/
+  __I  uint32_t C18XFDAD;          /*!< MDMA ch 18 Transfer Destination Address Saving Register*/
+  __I  uint32_t C18XFSIZ;          /*!< MDMA ch 18 Transfer Size Saving Register     */
+  __I  uint32_t C18DSADS;          /*!< MDMA ch 18 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C18DSNUM;          /*!< MDMA ch 18 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED21[2];
+  __I  uint32_t C19XFTYP;          /*!< MDMA ch 19 Transfer Type Saving Register     */
+  __I  uint32_t C19XFSAD;          /*!< MDMA ch 19 Transfer Source Address Saving Register*/
+  __I  uint32_t C19XFDAD;          /*!< MDMA ch 19 Transfer Destination Address Saving Register*/
+  __I  uint32_t C19XFSIZ;          /*!< MDMA ch 19 Transfer Size Saving Register     */
+  __I  uint32_t C19DSADS;          /*!< MDMA ch 19 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C19DSNUM;          /*!< MDMA ch 19 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED22[2];
+  __I  uint32_t C20XFTYP;          /*!< MDMA ch 20 Transfer Type Saving Register     */
+  __I  uint32_t C20XFSAD;          /*!< MDMA ch 20 Transfer Source Address Saving Register*/
+  __I  uint32_t C20XFDAD;          /*!< MDMA ch 20 Transfer Destination Address Saving Register*/
+  __I  uint32_t C20XFSIZ;          /*!< MDMA ch 20 Transfer Size Saving Register     */
+  __I  uint32_t C20DSADS;          /*!< MDMA ch 20 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C20DSNUM;          /*!< MDMA ch 20 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED23[2];
+  __I  uint32_t C21XFTYP;          /*!< MDMA ch 21 Transfer Type Saving Register     */
+  __I  uint32_t C21XFSAD;          /*!< MDMA ch 21 Transfer Source Address Saving Register*/
+  __I  uint32_t C21XFDAD;          /*!< MDMA ch 21 Transfer Destination Address Saving Register*/
+  __I  uint32_t C21XFSIZ;          /*!< MDMA ch 21 Transfer Size Saving Register     */
+  __I  uint32_t C21DSADS;          /*!< MDMA ch 21 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C21DSNUM;          /*!< MDMA ch 21 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED24[2];
+  __I  uint32_t C22XFTYP;          /*!< MDMA ch 22 Transfer Type Saving Register     */
+  __I  uint32_t C22XFSAD;          /*!< MDMA ch 22 Transfer Source Address Saving Register*/
+  __I  uint32_t C22XFDAD;          /*!< MDMA ch 22 Transfer Destination Address Saving Register*/
+  __I  uint32_t C22XFSIZ;          /*!< MDMA ch 22 Transfer Size Saving Register     */
+  __I  uint32_t C22DSADS;          /*!< MDMA ch 22 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C22DSNUM;          /*!< MDMA ch 22 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED25[2];
+  __I  uint32_t C23XFTYP;          /*!< MDMA ch 23 Transfer Type Saving Register     */
+  __I  uint32_t C23XFSAD;          /*!< MDMA ch 23 Transfer Source Address Saving Register*/
+  __I  uint32_t C23XFDAD;          /*!< MDMA ch 23 Transfer Destination Address Saving Register*/
+  __I  uint32_t C23XFSIZ;          /*!< MDMA ch 23 Transfer Size Saving Register     */
+  __I  uint32_t C23DSADS;          /*!< MDMA ch 23 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C23DSNUM;          /*!< MDMA ch 23 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED26[2];
+  __I  uint32_t C24XFTYP;          /*!< MDMA ch 24 Transfer Type Saving Register     */
+  __I  uint32_t C24XFSAD;          /*!< MDMA ch 24 Transfer Source Address Saving Register*/
+  __I  uint32_t C24XFDAD;          /*!< MDMA ch 24 Transfer Destination Address Saving Register*/
+  __I  uint32_t C24XFSIZ;          /*!< MDMA ch 24 Transfer Size Saving Register     */
+  __I  uint32_t C24DSADS;          /*!< MDMA ch 24 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C24DSNUM;          /*!< MDMA ch 24 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED27[2];
+  __I  uint32_t C25XFTYP;          /*!< MDMA ch 25 Transfer Type Saving Register     */
+  __I  uint32_t C25XFSAD;          /*!< MDMA ch 25 Transfer Source Address Saving Register*/
+  __I  uint32_t C25XFDAD;          /*!< MDMA ch 25 Transfer Destination Address Saving Register*/
+  __I  uint32_t C25XFSIZ;          /*!< MDMA ch 25 Transfer Size Saving Register     */
+  __I  uint32_t C25DSADS;          /*!< MDMA ch 25 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C25DSNUM;          /*!< MDMA ch 25 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED28[2];
+  __I  uint32_t C26XFTYP;          /*!< MDMA ch 26 Transfer Type Saving Register     */
+  __I  uint32_t C26XFSAD;          /*!< MDMA ch 26 Transfer Source Address Saving Register*/
+  __I  uint32_t C26XFDAD;          /*!< MDMA ch 26 Transfer Destination Address Saving Register*/
+  __I  uint32_t C26XFSIZ;          /*!< MDMA ch 26 Transfer Size Saving Register     */
+  __I  uint32_t C26DSADS;          /*!< MDMA ch 26 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C26DSNUM;          /*!< MDMA ch 26 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED29[2];
+  __I  uint32_t C27XFTYP;          /*!< MDMA ch 27 Transfer Type Saving Register     */
+  __I  uint32_t C27XFSAD;          /*!< MDMA ch 27 Transfer Source Address Saving Register*/
+  __I  uint32_t C27XFDAD;          /*!< MDMA ch 27 Transfer Destination Address Saving Register*/
+  __I  uint32_t C27XFSIZ;          /*!< MDMA ch 27 Transfer Size Saving Register     */
+  __I  uint32_t C27DSADS;          /*!< MDMA ch 27 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C27DSNUM;          /*!< MDMA ch 27 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED30[2];
+  __I  uint32_t C28XFTYP;          /*!< MDMA ch 28 Transfer Type Saving Register     */
+  __I  uint32_t C28XFSAD;          /*!< MDMA ch 28 Transfer Source Address Saving Register*/
+  __I  uint32_t C28XFDAD;          /*!< MDMA ch 28 Transfer Destination Address Saving Register*/
+  __I  uint32_t C28XFSIZ;          /*!< MDMA ch 28 Transfer Size Saving Register     */
+  __I  uint32_t C28DSADS;          /*!< MDMA ch 28 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C28DSNUM;          /*!< MDMA ch 28 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED31[2];
+  __I  uint32_t C29XFTYP;          /*!< MDMA ch 29 Transfer Type Saving Register     */
+  __I  uint32_t C29XFSAD;          /*!< MDMA ch 29 Transfer Source Address Saving Register*/
+  __I  uint32_t C29XFDAD;          /*!< MDMA ch 29 Transfer Destination Address Saving Register*/
+  __I  uint32_t C29XFSIZ;          /*!< MDMA ch 29 Transfer Size Saving Register     */
+  __I  uint32_t C29DSADS;          /*!< MDMA ch 29 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C29DSNUM;          /*!< MDMA ch 29 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED32[2];
+  __I  uint32_t C30XFTYP;          /*!< MDMA ch 30 Transfer Type Saving Register     */
+  __I  uint32_t C30XFSAD;          /*!< MDMA ch 30 Transfer Source Address Saving Register*/
+  __I  uint32_t C30XFDAD;          /*!< MDMA ch 30 Transfer Destination Address Saving Register*/
+  __I  uint32_t C30XFSIZ;          /*!< MDMA ch 30 Transfer Size Saving Register     */
+  __I  uint32_t C30DSADS;          /*!< MDMA ch 30 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C30DSNUM;          /*!< MDMA ch 30 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED33[2];
+  __I  uint32_t C31XFTYP;          /*!< MDMA ch 31 Transfer Type Saving Register     */
+  __I  uint32_t C31XFSAD;          /*!< MDMA ch 31 Transfer Source Address Saving Register*/
+  __I  uint32_t C31XFDAD;          /*!< MDMA ch 31 Transfer Destination Address Saving Register*/
+  __I  uint32_t C31XFSIZ;          /*!< MDMA ch 31 Transfer Size Saving Register     */
+  __I  uint32_t C31DSADS;          /*!< MDMA ch 31 Transfer Descriptor Storage Address Saving Register*/
+  __I  uint32_t C31DSNUM;          /*!< MDMA ch 31 Transfer Descriptor Count Saving Register*/
+       uint32_t RESERVED34[238];
+  __IO uint32_t MSK;               /*!< MDMA Transfer Request Mask Register          */
+} TSB_MDMA_TypeDef;
+
+#if defined ( __CC_ARM   )           /* RealView Compiler */
+#pragma anon_unions
+#elif (defined (__ICCARM__))         /*  ICC Compiler     */
+#pragma language=extended
+#endif
+
+/**
+  * @brief ARM Prime Cell PL011
+  */
+typedef struct
+{
+  __IO uint32_t DR;                /*!< FUART Data Register                          */
+union {
+  __I  uint32_t RSR;               /*!< FUART Receive Status Register                */
+  __O  uint32_t ECR;               /*!< FUART Error Clear Register                   */
+  };
+       uint32_t RESERVED0[4];
+  __I  uint32_t FR;                /*!< FUART Flag Register                          */
+       uint32_t RESERVED1;
+  __IO uint32_t ILPR;              /*!< FUART IrDA Low-power Counter register        */
+  __IO uint32_t BRD;               /*!< FUART Integer Baud Rate Register             */
+  __IO uint32_t FBRD;              /*!< FUART Fractional Baud Rate Register          */
+  __IO uint32_t LCR_H;             /*!< FUART Line Control Register                  */
+  __IO uint32_t CR;                /*!< FUART Cntrol Register                        */
+  __IO uint32_t IFLS;              /*!< FUART Interrupt FIFO Level Select Register   */
+  __IO uint32_t IMSC;              /*!< FUART Interrupt Mask Set/Clear Register      */
+  __I  uint32_t RIS;               /*!< FUART Raw Interrupt Status Register          */
+  __I  uint32_t MIS;               /*!< FUART Masked Interrupt Status Register       */
+  __O  uint32_t ICR;               /*!< FUART Interrupt Clear Register               */
+  __IO uint32_t DMACR;             /*!< FUART DMA Control Register                   */
+} TSB_FURT_TypeDef;
+
+/**
+  * @brief ADC
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< AD Control Register 0                        */
+  __IO uint32_t CR1;               /*!< AD Control Register 1                        */
+  __I  uint32_t ST;                /*!< AD Status Register                           */
+  __IO uint32_t CLK;               /*!< AD Conversion Clock Setting Register         */
+  __IO uint32_t MOD0;              /*!< AD Mode Setting Register 0                   */
+  __IO uint32_t MOD1;              /*!< AD Mode Setting Register 1                   */
+  __IO uint32_t MOD2;              /*!< AD Mode Setting Register 2                   */
+       uint32_t RESERVED0;
+  __IO uint32_t CMPEN;             /*!< Monitor function Enable Register             */
+  __IO uint32_t CMPCR0;            /*!< AD Monitor function Setting Register 0       */
+  __IO uint32_t CMPCR1;            /*!< AD Monitor function Setting Register 1       */
+  __IO uint32_t CMP0;              /*!< AD Conversion Result Comparison Register 0   */
+  __IO uint32_t CMP1;              /*!< AD Conversion Result Comparison Register 1   */
+       uint32_t RESERVED1[34];
+  __IO uint32_t EXAZSEL;           /*!< AD External AIN sampling period selection Register*/
+  __IO uint32_t TSET0;             /*!< AD Start-up Factor Program Register 0        */
+  __IO uint32_t TSET1;             /*!< AD Start-up Factor Program Register 1        */
+  __IO uint32_t TSET2;             /*!< AD Start-up Factor Program Register 2        */
+  __IO uint32_t TSET3;             /*!< AD Start-up Factor Program Register 3        */
+  __IO uint32_t TSET4;             /*!< AD Start-up Factor Program Register 4        */
+  __IO uint32_t TSET5;             /*!< AD Start-up Factor Program Register 5        */
+  __IO uint32_t TSET6;             /*!< AD Start-up Factor Program Register 6        */
+  __IO uint32_t TSET7;             /*!< AD Start-up Factor Program Register 7        */
+  __IO uint32_t TSET8;             /*!< AD Start-up Factor Program Register 8        */
+  __IO uint32_t TSET9;             /*!< AD Start-up Factor Program Register 9        */
+  __IO uint32_t TSET10;            /*!< AD Start-up Factor Program Register 10       */
+  __IO uint32_t TSET11;            /*!< AD Start-up Factor Program Register 11       */
+  __IO uint32_t TSET12;            /*!< AD Start-up Factor Program Register 12       */
+  __IO uint32_t TSET13;            /*!< AD Start-up Factor Program Register 13       */
+  __IO uint32_t TSET14;            /*!< AD Start-up Factor Program Register 14       */
+  __IO uint32_t TSET15;            /*!< AD Start-up Factor Program Register 15       */
+  __IO uint32_t TSET16;            /*!< AD Start-up Factor Program Register 16       */
+  __IO uint32_t TSET17;            /*!< AD Start-up Factor Program Register 17       */
+  __IO uint32_t TSET18;            /*!< AD Start-up Factor Program Register 18       */
+  __IO uint32_t TSET19;            /*!< AD Start-up Factor Program Register 19       */
+  __IO uint32_t TSET20;            /*!< AD Start-up Factor Program Register 20       */
+  __IO uint32_t TSET21;            /*!< AD Start-up Factor Program Register 21       */
+  __IO uint32_t TSET22;            /*!< AD Start-up Factor Program Register 22       */
+  __IO uint32_t TSET23;            /*!< AD Start-up Factor Program Register 23       */
+       uint32_t RESERVED2[8];
+  __I  uint32_t REG0;              /*!< AD Conversion Result Storage Register 0      */
+  __I  uint32_t REG1;              /*!< AD Conversion Result Storage Register 1      */
+  __I  uint32_t REG2;              /*!< AD Conversion Result Storage Register 2      */
+  __I  uint32_t REG3;              /*!< AD Conversion Result Storage Register 3      */
+  __I  uint32_t REG4;              /*!< AD Conversion Result Storage Register 4      */
+  __I  uint32_t REG5;              /*!< AD Conversion Result Storage Register 5      */
+  __I  uint32_t REG6;              /*!< AD Conversion Result Storage Register 6      */
+  __I  uint32_t REG7;              /*!< AD Conversion Result Storage Register 7      */
+  __I  uint32_t REG8;              /*!< AD Conversion Result Storage Register 8      */
+  __I  uint32_t REG9;              /*!< AD Conversion Result Storage Register 9      */
+  __I  uint32_t REG10;             /*!< AD Conversion Result Storage Register 10     */
+  __I  uint32_t REG11;             /*!< AD Conversion Result Storage Register 11     */
+  __I  uint32_t REG12;             /*!< AD Conversion Result Storage Register 12     */
+  __I  uint32_t REG13;             /*!< AD Conversion Result Storage Register 13     */
+  __I  uint32_t REG14;             /*!< AD Conversion Result Storage Register 14     */
+  __I  uint32_t REG15;             /*!< AD Conversion Result Storage Register 15     */
+  __I  uint32_t REG16;             /*!< AD Conversion Result Storage Register 16     */
+  __I  uint32_t REG17;             /*!< AD Conversion Result Storage Register 17     */
+  __I  uint32_t REG18;             /*!< AD Conversion Result Storage Register 18     */
+  __I  uint32_t REG19;             /*!< AD Conversion Result Storage Register 19     */
+  __I  uint32_t REG20;             /*!< AD Conversion Result Storage Register 20     */
+  __I  uint32_t REG21;             /*!< AD Conversion Result Storage Register 21     */
+  __I  uint32_t REG22;             /*!< AD Conversion Result Storage Register 22     */
+  __I  uint32_t REG23;             /*!< AD Conversion Result Storage Register 23     */
+} TSB_AD_TypeDef;
+
+/**
+  * @brief Digital analog converter (DAC)
+  */
+typedef struct
+{
+  __IO uint32_t CR;                /*!< DAC Control Register                         */
+  __IO uint32_t REG;               /*!< DAC Converted Value Setting Register         */
+} TSB_DA_TypeDef;
+
+/**
+  * @brief 16-bit Timer/Event Counter (TB)
+  */
+typedef struct
+{
+  __IO uint32_t MOD;               /*!< T32A Mode Register                           */
+       uint32_t RESERVED0[15];
+  __IO uint32_t RUNA;              /*!< T32A Run Register A                          */
+  __IO uint32_t CRA;               /*!< T32A Counter Control Register A              */
+  __IO uint32_t CAPCRA;            /*!< T32A Capture Control Register A              */
+  __O  uint32_t OUTCRA0;           /*!< T32A Output Control Register A0              */
+  __IO uint32_t OUTCRA1;           /*!< T32A Output Control Register A1              */
+  __IO uint32_t STA;               /*!< T32A Status Register A                       */
+  __IO uint32_t IMA;               /*!< T32A Interrupt Mask Register A               */
+  __I  uint32_t TMRA;              /*!< T32A Counter Capture Register A              */
+  __IO uint32_t RELDA;             /*!< T32A Counter Reload Register A               */
+  __IO uint32_t RGA0;              /*!< T32A Timer Register A0                       */
+  __IO uint32_t RGA1;              /*!< T32A Timer Register A1                       */
+  __I  uint32_t CAPA0;             /*!< T32A Timer Capture A0 Register               */
+  __I  uint32_t CAPA1;             /*!< T32A Timer Cupture A1 Register               */
+  __IO uint32_t DMAA;              /*!< T32A DMA Request Enable Register A           */
+       uint32_t RESERVED1[2];
+  __IO uint32_t RUNB;              /*!< T32A Run Register B                          */
+  __IO uint32_t CRB;               /*!< T32A Counter Control Register B              */
+  __IO uint32_t CAPCRB;            /*!< T32A Capture Control Register B              */
+  __O  uint32_t OUTCRB0;           /*!< T32A Output Control Register B0              */
+  __IO uint32_t OUTCRB1;           /*!< T32A Output Control Register B1              */
+  __IO uint32_t STB;               /*!< T32A Status Register B                       */
+  __IO uint32_t IMB;               /*!< T32A Interrupt Mask Register B               */
+  __I  uint32_t TMRB;              /*!< T32A Counter Capture Register B              */
+  __IO uint32_t RELDB;             /*!< T32A Counter Reload Register B               */
+  __IO uint32_t RGB0;              /*!< T32A Timer Register B0                       */
+  __IO uint32_t RGB1;              /*!< T32A Timer Register B1                       */
+  __I  uint32_t CAPB0;             /*!< T32A Timer Capture B0 Register               */
+  __I  uint32_t CAPB1;             /*!< T32A Timer Capture B1 Register               */
+  __IO uint32_t DMAB;              /*!< T32A DMA Request Enable Register B           */
+       uint32_t RESERVED2[2];
+  __IO uint32_t RUNC;              /*!< T32A Run Register C                          */
+  __IO uint32_t CRC;               /*!< T32A Counter Control Register C              */
+  __IO uint32_t CAPCRC;            /*!< T32A Capture Control Register C              */
+  __O  uint32_t OUTCRC0;           /*!< T32A Output Control Register C0              */
+  __IO uint32_t OUTCRC1;           /*!< T32A Output Control Register C1              */
+  __IO uint32_t STC;               /*!< T32A Status Register C                       */
+  __IO uint32_t IMC;               /*!< T32A Interrupt Mask Register C               */
+  __I  uint32_t TMRC;              /*!< T32A Counter Capture Register C              */
+  __IO uint32_t RELDC;             /*!< T32A Counter Reload Register C               */
+  __IO uint32_t RGC0;              /*!< T32A Timer Register C0                       */
+  __IO uint32_t RGC1;              /*!< T32A Timer Register C1                       */
+  __I  uint32_t CAPC0;             /*!< T32A Timer Capture C0 Register               */
+  __I  uint32_t CAPC1;             /*!< T32A Capture Register C1                     */
+  __IO uint32_t DMAC;              /*!< T32A DMA Request Enable Register C           */
+  __IO uint32_t PLSCR;             /*!< T32A Pulse Count Control Register            */
+} TSB_T32A_TypeDef;
+
+/**
+  * @brief TSSI
+  */
+typedef struct
+{
+  __IO uint32_t CR0;               /*!< TSSI Control Register 0                      */
+  __IO uint32_t CR1;               /*!< TSSI Control Register 1                      */
+       uint32_t RESERVED0[2];
+  __IO uint32_t CPR;               /*!< TSSI Clock Divider Register                  */
+       uint32_t RESERVED1[11];
+  __IO uint32_t RCMR;              /*!< TSSI Receive Clock / Mode Control Register   */
+  __IO uint32_t RFMR;              /*!< TSSI Receive Data Frame Control Register     */
+  __IO uint32_t RCR;               /*!< TSSI Receive Data Comparison Register        */
+  __IO uint32_t RDMACR;            /*!< TSSI Receive DMA Control Register            */
+       uint32_t RESERVED2[4];
+  __IO uint32_t RSR;               /*!< TSSI Reception Status Register               */
+  __IO uint32_t RIER;              /*!< TSSI Receive Interrupt Enable Register       */
+       uint32_t RESERVED3[2];
+  __IO uint32_t RFTLR;             /*!< TSSI Receive FIFO Threshold Register         */
+  __I  uint32_t RFLR;              /*!< TSSI Receive FIFO Entry Register             */
+       uint32_t RESERVED4[2];
+  __I  uint32_t RDR0;              /*!< TSSI Receive Data Register 0                 */
+  __I  uint32_t RDR1;              /*!< TSSI Receive Data Register 1                 */
+  __I  uint32_t RDR2;              /*!< TSSI Receive Data Register 2                 */
+  __I  uint32_t RDR3;              /*!< TSSI Receive Data Register 3                 */
+       uint32_t RESERVED5[4];
+  __IO uint32_t TCMR;              /*!< TSSI Transmit Clock / Mode Control Register  */
+  __IO uint32_t TFMR;              /*!< TSSI Transmit Data Frame Control Register    */
+       uint32_t RESERVED6;
+  __IO uint32_t TDMACR;            /*!< TSSI Transmit DMA Control Register           */
+       uint32_t RESERVED7[4];
+  __IO uint32_t TSR;               /*!< TSSI Transmission Status Register            */
+  __IO uint32_t TIER;              /*!< TSSI Transmission Interrupt Enable Register  */
+       uint32_t RESERVED8[2];
+  __IO uint32_t TFTLR;             /*!< TSSI Transmit FIFO Threshold Register        */
+  __I  uint32_t TFLR;              /*!< TSSI Transmit FIFO Entry Register            */
+       uint32_t RESERVED9[2];
+  __O  uint32_t TDR0;              /*!< TSSI Transmission Data Register 0            */
+  __O  uint32_t TDR1;              /*!< TSSI Transmission Data Register 1            */
+  __O  uint32_t TDR2;              /*!< TSSI Transmission Data Register 2            */
+  __O  uint32_t TDR3;              /*!< TSSI Transmission Data Register 3            */
+} TSB_TSSI_TypeDef;
+
+/**
+  * @brief UART
+  */
+typedef struct
+{
+  __IO uint32_t SWRST;             /*!< UART Software Reset Register                 */
+  __IO uint32_t CR0;               /*!< UART Control Register 0                      */
+  __IO uint32_t CR1;               /*!< UART Control Register 1                      */
+  __IO uint32_t CLK;               /*!< UART Clock Control Register                  */
+  __IO uint32_t BRD;               /*!< UART Baud Rate Register                      */
+  __IO uint32_t TRANS;             /*!< UART Transfer Enable Register                */
+  __IO uint32_t DR;                /*!< UART Data Register                           */
+  __IO uint32_t SR;                /*!< UART Status Register                         */
+  __O  uint32_t FIFOCLR;           /*!< UART FIFO Clear Register                     */
+  __IO uint32_t ERR;               /*!< UART Error Register                          */
+} TSB_UART_TypeDef;
+
+/**
+  * @brief I2S interface
+  */
+typedef struct
+{
+       uint32_t RESERVED0;
+  __IO uint32_t CSTART;            /*!< I2S Clock LRCK Generation Start Register     */
+  __I  uint32_t CBUSY;             /*!< I2S Clock LRCK Generation Status Register    */
+  __IO uint32_t CSTOP;             /*!< I2S Clock LRCK Generation Stop Register      */
+  __IO uint32_t CAUDIOSET;         /*!< I2S Clock AUDIOSET Register                  */
+       uint32_t RESERVED1[11];
+  __I  uint32_t CREGBUSY;          /*!< I2S Clock REGBUSY Register                   */
+       uint32_t RESERVED2[45];
+  __IO uint32_t CMODESET;          /*!< I2S Clock Audio Data Format Setting Register */
+       uint32_t RESERVED3[65];
+  __IO uint32_t CMS_SEL;           /*!< I2S Clock Master/Slave Select Register       */
+  __IO uint32_t CMCLK_IO_SEL;      /*!< I2S Clock MCLK pin input/output Selection Register*/
+       uint32_t RESERVED4[3];
+  __IO uint32_t CPHT_DIV;          /*!< I2S Clock Phi T0 Frequency Division Setting Register*/
+  __IO uint32_t CPHT_DIVOUT_EN;    /*!< I2S Clock Phi T0 Divided Clock Output Enable Register*/
+       uint32_t RESERVED5;
+  __IO uint32_t CBCK_SRC_SEL;      /*!< I2S Clock BCK Source Clock Select Register   */
+  __IO uint32_t CBCK_DIV;          /*!< I2S Clock BCK Frequency Division Setting Register*/
+  __IO uint32_t CBCK_DIVOUT_EN;    /*!< I2S Clock BCK Output Enable Register         */
+       uint32_t RESERVED6[118];
+  __IO uint32_t ISTART;            /*!< I2S Receive Control Start Register           */
+  __I  uint32_t IBUSY;             /*!< I2S Receive Operation Status Register        */
+  __IO uint32_t ISTOP;             /*!< I2S Data Receive Stop Register               */
+  __IO uint32_t IAUDIOSET;         /*!< I2S Receive AUDIOSET Register                */
+  __I  uint32_t IINTSTAT;          /*!< I2S Receive Control Interrupt Status Register*/
+  __IO uint32_t IINTMASK;          /*!< I2S Receive Control Interrupt Mask Register  */
+  __IO uint32_t IINTCLR;           /*!< I2S Receive Control Interrupt Clear Register */
+       uint32_t RESERVED7;
+  __IO uint32_t IMUTE;             /*!< I2S Receive Mute Setting Register            */
+  __I  uint32_t IEPTR;             /*!< I2S Receive Control Error Occurrence Address Storage Register*/
+       uint32_t RESERVED8[5];
+  __I  uint32_t IREGBUSY;          /*!< I2S Receive REGBUSY register                 */
+       uint32_t RESERVED9[3];
+  __IO uint32_t ITHRESHOLD;        /*!< I2S Receive Threshold Setting Register       */
+  __I  uint32_t IFIFO_STS;         /*!< I2S Receive FIFO Status Register             */
+       uint32_t RESERVED10[40];
+  __IO uint32_t IMODESET;          /*!< I2S Receive Audio Data Format Setting Register*/
+       uint32_t RESERVED11;
+  __I  uint32_t ILMEM00;           /*!< I2S Receive Data Storage Register 00         */
+  __I  uint32_t ILMEM01;           /*!< I2S Receive Data Storage Register 01         */
+  __I  uint32_t ILMEM02;           /*!< I2S Receive Data Storage Register 02         */
+  __I  uint32_t ILMEM03;           /*!< I2S Receive Data Storage Register 03         */
+  __I  uint32_t ILMEM04;           /*!< I2S Receive Data Storage Register 04         */
+  __I  uint32_t ILMEM05;           /*!< I2S Receive Data Storage Register 05         */
+  __I  uint32_t ILMEM06;           /*!< I2S Receive Data Storage Register 06         */
+  __I  uint32_t ILMEM07;           /*!< I2S Receive Data Storage Register 07         */
+  __I  uint32_t ILMEM08;           /*!< I2S Receive Data Storage Register 08         */
+  __I  uint32_t ILMEM09;           /*!< I2S Receive Data Storage Register 09         */
+  __I  uint32_t ILMEM10;           /*!< I2S Receive Data Storage Register 10         */
+  __I  uint32_t ILMEM11;           /*!< I2S Receive Data Storage Register 11         */
+  __I  uint32_t ILMEM12;           /*!< I2S Receive Data Storage Register 12         */
+  __I  uint32_t ILMEM13;           /*!< I2S Receive Data Storage Register 13         */
+  __I  uint32_t ILMEM14;           /*!< I2S Receive Data Storage Register 14         */
+  __I  uint32_t ILMEM15;           /*!< I2S Receive Data Storage Register 15         */
+  __I  uint32_t ILMEM16;           /*!< I2S Receive Data Storage Register 16         */
+  __I  uint32_t ILMEM17;           /*!< I2S Receive Data Storage Register 17         */
+  __I  uint32_t ILMEM18;           /*!< I2S Receive Data Storage Register 18         */
+  __I  uint32_t ILMEM19;           /*!< I2S Receive Data Storage Register 19         */
+  __I  uint32_t ILMEM20;           /*!< I2S Receive Data Storage Register 20         */
+  __I  uint32_t ILMEM21;           /*!< I2S Receive Data Storage Register 21         */
+  __I  uint32_t ILMEM22;           /*!< I2S Receive Data Storage Register 22         */
+  __I  uint32_t ILMEM23;           /*!< I2S Receive Data Storage Register 23         */
+  __I  uint32_t ILMEM24;           /*!< I2S Receive Data Storage Register 24         */
+  __I  uint32_t ILMEM25;           /*!< I2S Receive Data Storage Register 25         */
+  __I  uint32_t ILMEM26;           /*!< I2S Receive Data Storage Register 26         */
+  __I  uint32_t ILMEM27;           /*!< I2S Receive Data Storage Register 27         */
+  __I  uint32_t ILMEM28;           /*!< I2S Receive Data Storage Register 28         */
+  __I  uint32_t ILMEM29;           /*!< I2S Receive Data Storage Register 29         */
+  __I  uint32_t ILMEM30;           /*!< I2S Receive Data Storage Register 30         */
+  __I  uint32_t ILMEM31;           /*!< I2S Receive Data Storage Register 31         */
+  __I  uint32_t ILMEM32;           /*!< I2S Receive Data Storage Register 32         */
+  __I  uint32_t ILMEM33;           /*!< I2S Receive Data Storage Register 33         */
+  __I  uint32_t ILMEM34;           /*!< I2S Receive Data Storage Register 34         */
+  __I  uint32_t ILMEM35;           /*!< I2S Receive Data Storage Register 35         */
+  __I  uint32_t ILMEM36;           /*!< I2S Receive Data Storage Register 36         */
+  __I  uint32_t ILMEM37;           /*!< I2S Receive Data Storage Register 37         */
+  __I  uint32_t ILMEM38;           /*!< I2S Receive Data Storage Register 38         */
+  __I  uint32_t ILMEM39;           /*!< I2S Receive Data Storage Register 39         */
+  __I  uint32_t ILMEM40;           /*!< I2S Receive Data Storage Register 40         */
+  __I  uint32_t ILMEM41;           /*!< I2S Receive Data Storage Register 41         */
+  __I  uint32_t ILMEM42;           /*!< I2S Receive Data Storage Register 42         */
+  __I  uint32_t ILMEM43;           /*!< I2S Receive Data Storage Register 43         */
+  __I  uint32_t ILMEM44;           /*!< I2S Receive Data Storage Register 44         */
+  __I  uint32_t ILMEM45;           /*!< I2S Receive Data Storage Register 45         */
+  __I  uint32_t ILMEM46;           /*!< I2S Receive Data Storage Register 46         */
+  __I  uint32_t ILMEM47;           /*!< I2S Receive Data Storage Register 47         */
+  __I  uint32_t ILMEM48;           /*!< I2S Receive Data Storage Register 48         */
+  __I  uint32_t ILMEM49;           /*!< I2S Receive Data Storage Register 49         */
+  __I  uint32_t ILMEM50;           /*!< I2S Receive Data Storage Register 50         */
+  __I  uint32_t ILMEM51;           /*!< I2S Receive Data Storage Register 51         */
+  __I  uint32_t ILMEM52;           /*!< I2S Receive Data Storage Register 52         */
+  __I  uint32_t ILMEM53;           /*!< I2S Receive Data Storage Register 53         */
+  __I  uint32_t ILMEM54;           /*!< I2S Receive Data Storage Register 54         */
+  __I  uint32_t ILMEM55;           /*!< I2S Receive Data Storage Register 55         */
+  __I  uint32_t ILMEM56;           /*!< I2S Receive Data Storage Register 56         */
+  __I  uint32_t ILMEM57;           /*!< I2S Receive Data Storage Register 57         */
+  __I  uint32_t ILMEM58;           /*!< I2S Receive Data Storage Register 58         */
+  __I  uint32_t ILMEM59;           /*!< I2S Receive Data Storage Register 59         */
+  __I  uint32_t ILMEM60;           /*!< I2S Receive Data Storage Register 60         */
+  __I  uint32_t ILMEM61;           /*!< I2S Receive Data Storage Register 61         */
+  __I  uint32_t ILMEM62;           /*!< I2S Receive Data Storage Register 62         */
+  __I  uint32_t ILMEM63;           /*!< I2S Receive Data Storage Register 63         */
+       uint32_t RESERVED12;
+  __IO uint32_t OSTART;            /*!< I2S Transmit Control Start Register          */
+  __I  uint32_t OBUSY;             /*!< I2S Transmit Operation Status Register       */
+  __IO uint32_t OSTOP;             /*!< I2S Data Transmit Stop Register              */
+  __IO uint32_t OAUDIOSET;         /*!< I2S Transmit AUDIOSET Register               */
+  __I  uint32_t OINTSTAT;          /*!< I2S Transmit Control Interrupt Status Register*/
+  __IO uint32_t OINTMASK;          /*!< I2S Transmit Control Interrupt Mask Register */
+  __IO uint32_t OINTCLR;           /*!< I2S Transmit Control Interrupt Clear Register*/
+       uint32_t RESERVED13;
+  __IO uint32_t OMUTE;             /*!< I2S Transmit Mute Setting Register           */
+  __I  uint32_t OEPTR;             /*!< I2S Transmit Control Error Occurrence Address Storage Register*/
+       uint32_t RESERVED14;
+  __IO uint32_t OTX_SSIZE;         /*!< I2S TX_SSIZE Register                        */
+       uint32_t RESERVED15[3];
+  __I  uint32_t OREGBUSY;          /*!< I2S Transmit  REGBUSY Register               */
+       uint32_t RESERVED16[3];
+  __IO uint32_t OTHRESHOLD;        /*!< I2S Transmit Threshold Setting Register      */
+  __I  uint32_t OFIFO_STS;         /*!< I2S Transmit FIFO Status Register            */
+       uint32_t RESERVED17[40];
+  __IO uint32_t OMODESET;          /*!< I2S Transmit Audio Data Format Setting Register*/
+       uint32_t RESERVED18;
+  __O  uint32_t OLMEM00;           /*!< I2S Transmit Data Storage Register 00        */
+  __O  uint32_t OLMEM01;           /*!< I2S Transmit Data Storage Register 01        */
+  __O  uint32_t OLMEM02;           /*!< I2S Transmit Data Storage Register 02        */
+  __O  uint32_t OLMEM03;           /*!< I2S Transmit Data Storage Register 03        */
+  __O  uint32_t OLMEM04;           /*!< I2S Transmit Data Storage Register 04        */
+  __O  uint32_t OLMEM05;           /*!< I2S Transmit Data Storage Register 05        */
+  __O  uint32_t OLMEM06;           /*!< I2S Transmit Data Storage Register 06        */
+  __O  uint32_t OLMEM07;           /*!< I2S Transmit Data Storage Register 07        */
+  __O  uint32_t OLMEM08;           /*!< I2S Transmit Data Storage Register 08        */
+  __O  uint32_t OLMEM09;           /*!< I2S Transmit Data Storage Register 09        */
+  __O  uint32_t OLMEM10;           /*!< I2S Transmit Data Storage Register 10        */
+  __O  uint32_t OLMEM11;           /*!< I2S Transmit Data Storage Register 11        */
+  __O  uint32_t OLMEM12;           /*!< I2S Transmit Data Storage Register 12        */
+  __O  uint32_t OLMEM13;           /*!< I2S Transmit Data Storage Register 13        */
+  __O  uint32_t OLMEM14;           /*!< I2S Transmit Data Storage Register 14        */
+  __O  uint32_t OLMEM15;           /*!< I2S Transmit Data Storage Register 15        */
+  __O  uint32_t OLMEM16;           /*!< I2S Transmit Data Storage Register 16        */
+  __O  uint32_t OLMEM17;           /*!< I2S Transmit Data Storage Register 17        */
+  __O  uint32_t OLMEM18;           /*!< I2S Transmit Data Storage Register 18        */
+  __O  uint32_t OLMEM19;           /*!< I2S Transmit Data Storage Register 19        */
+  __O  uint32_t OLMEM20;           /*!< I2S Transmit Data Storage Register 20        */
+  __O  uint32_t OLMEM21;           /*!< I2S Transmit Data Storage Register 21        */
+  __O  uint32_t OLMEM22;           /*!< I2S Transmit Data Storage Register 22        */
+  __O  uint32_t OLMEM23;           /*!< I2S Transmit Data Storage Register 23        */
+  __O  uint32_t OLMEM24;           /*!< I2S Transmit Data Storage Register 24        */
+  __O  uint32_t OLMEM25;           /*!< I2S Transmit Data Storage Register 25        */
+  __O  uint32_t OLMEM26;           /*!< I2S Transmit Data Storage Register 26        */
+  __O  uint32_t OLMEM27;           /*!< I2S Transmit Data Storage Register 27        */
+  __O  uint32_t OLMEM28;           /*!< I2S Transmit Data Storage Register 28        */
+  __O  uint32_t OLMEM29;           /*!< I2S Transmit Data Storage Register 29        */
+  __O  uint32_t OLMEM30;           /*!< I2S Transmit Data Storage Register 30        */
+  __O  uint32_t OLMEM31;           /*!< I2S Transmit Data Storage Register 31        */
+  __O  uint32_t OLMEM32;           /*!< I2S Transmit Data Storage Register 32        */
+  __O  uint32_t OLMEM33;           /*!< I2S Transmit Data Storage Register 33        */
+  __O  uint32_t OLMEM34;           /*!< I2S Transmit Data Storage Register 34        */
+  __O  uint32_t OLMEM35;           /*!< I2S Transmit Data Storage Register 35        */
+  __O  uint32_t OLMEM36;           /*!< I2S Transmit Data Storage Register 36        */
+  __O  uint32_t OLMEM37;           /*!< I2S Transmit Data Storage Register 37        */
+  __O  uint32_t OLMEM38;           /*!< I2S Transmit Data Storage Register 38        */
+  __O  uint32_t OLMEM39;           /*!< I2S Transmit Data Storage Register 39        */
+  __O  uint32_t OLMEM40;           /*!< I2S Transmit Data Storage Register 40        */
+  __O  uint32_t OLMEM41;           /*!< I2S Transmit Data Storage Register 41        */
+  __O  uint32_t OLMEM42;           /*!< I2S Transmit Data Storage Register 42        */
+  __O  uint32_t OLMEM43;           /*!< I2S Transmit Data Storage Register 43        */
+  __O  uint32_t OLMEM44;           /*!< I2S Transmit Data Storage Register 44        */
+  __O  uint32_t OLMEM45;           /*!< I2S Transmit Data Storage Register 45        */
+  __O  uint32_t OLMEM46;           /*!< I2S Transmit Data Storage Register 46        */
+  __O  uint32_t OLMEM47;           /*!< I2S Transmit Data Storage Register 47        */
+  __O  uint32_t OLMEM48;           /*!< I2S Transmit Data Storage Register 48        */
+  __O  uint32_t OLMEM49;           /*!< I2S Transmit Data Storage Register 49        */
+  __O  uint32_t OLMEM50;           /*!< I2S Transmit Data Storage Register 50        */
+  __O  uint32_t OLMEM51;           /*!< I2S Transmit Data Storage Register 51        */
+  __O  uint32_t OLMEM52;           /*!< I2S Transmit Data Storage Register 52        */
+  __O  uint32_t OLMEM53;           /*!< I2S Transmit Data Storage Register 53        */
+  __O  uint32_t OLMEM54;           /*!< I2S Transmit Data Storage Register 54        */
+  __O  uint32_t OLMEM55;           /*!< I2S Transmit Data Storage Register 55        */
+  __O  uint32_t OLMEM56;           /*!< I2S Transmit Data Storage Register 56        */
+  __O  uint32_t OLMEM57;           /*!< I2S Transmit Data Storage Register 57        */
+  __O  uint32_t OLMEM58;           /*!< I2S Transmit Data Storage Register 58        */
+  __O  uint32_t OLMEM59;           /*!< I2S Transmit Data Storage Register 59        */
+  __O  uint32_t OLMEM60;           /*!< I2S Transmit Data Storage Register 60        */
+  __O  uint32_t OLMEM61;           /*!< I2S Transmit Data Storage Register 61        */
+  __O  uint32_t OLMEM62;           /*!< I2S Transmit Data Storage Register 62        */
+  __O  uint32_t OLMEM63;           /*!< I2S Transmit Data Storage Register 63        */
+} TSB_I2S_TypeDef;
+
+/**
+  * @brief I2C
+  */
+typedef struct
+{
+  __IO uint32_t CR1;               /*!< I2C Control Register 1                       */
+  __IO uint32_t DBR;               /*!< I2C Data Buffer Register                     */
+  __IO uint32_t AR;                /*!< I2C Bus address Register                     */
+union {
+  __O  uint32_t CR2;               /*!< I2C Control Register 2                       */
+  __I  uint32_t SR;                /*!< I2C Status Register                          */
+  };
+  __IO uint32_t PRS;               /*!< I2C Prescaler clcok setting Register         */
+  __IO uint32_t IE;                /*!< I2C Interrupt Enable Register                */
+  __IO uint32_t ST;                /*!< I2C Interruption Status Register             */
+  __IO uint32_t OP;                /*!< I2C Expanded function setting Register       */
+  __I  uint32_t PM;                /*!< I2C Bus pin Monitor Register                 */
+  __IO uint32_t AR2;               /*!< I2C 2nd address Register                     */
+} TSB_I2C_TypeDef;
+
+/**
+  * @brief EI2C
+  */
+typedef struct
+{
+  __IO uint32_t ARST;              /*!< I2C Reset Register                           */
+  __IO uint32_t AEN;               /*!< I2C Bus Enable Register                      */
+  __IO uint32_t ACR0;              /*!< I2C Control Register 0                       */
+  __IO uint32_t ACR1;              /*!< I2C Control Register 1                       */
+  __IO uint32_t ADBRT;             /*!< I2C Transmit Data Buffer Register            */
+  __I  uint32_t ADBRR;             /*!< I2C Receive Data Buffer Register             */
+  __I  uint32_t ASR0;              /*!< I2C Status Register 0                        */
+  __IO uint32_t ASR1;              /*!< I2C Status Register 1                        */
+  __IO uint32_t APRS;              /*!< I2C Prescaler Clock Setting Register         */
+  __IO uint32_t ASCL;              /*!< I2C SCL Wdth Setting Register                */
+  __IO uint32_t AAR1;              /*!< I2C 1st Slave Address Register               */
+  __IO uint32_t AAR2;              /*!< I2C 2nd Slave Address Register               */
+  __IO uint32_t AIE;               /*!< I2C Interrupt DMA Setting Register           */
+  __I  uint32_t APM;               /*!< I2C Bus Terminal Monitor Setting Register    */
+} TSB_EI2C_TypeDef;
+
+/**
+  * @brief Finite Impulse Response
+  */
+typedef struct
+{
+  __IO uint32_t START;             /*!< FIR Start Register                           */
+  __IO uint32_t CTRL;              /*!< FIR Control Register                         */
+  __IO uint32_t INITIALIZE;        /*!< FIR Initialize Register                      */
+  __IO uint32_t INITDATA;          /*!< FIR Init data Register                       */
+  __IO uint32_t INTEN;             /*!< FIR Interrupt Enable Register                */
+  __IO uint32_t DMAEN;             /*!< FIR DMA Enable Register                      */
+  __IO uint32_t RAWINTSTAT;        /*!< FIR Raw Interrupt Status Register            */
+  __I  uint32_t SEQSTAT;           /*!< FIR Sequencer Status Register                */
+  __IO uint32_t DBUFWPTR;          /*!< FIR Data Buffer Write Pointer Register       */
+  __IO uint32_t DBUFRPTR;          /*!< FIR Data Buffer Read Pointer Register        */
+       uint32_t RESERVED0[2];
+  __IO uint32_t IDATA;             /*!< FIR Input Data Register                      */
+  __I  uint32_t ODATA;             /*!< FIR Output Data Register                     */
+       uint32_t RESERVED1[2];
+  __IO uint32_t COEF0;             /*!< FIR Coefficient Register0                    */
+  __IO uint32_t COEF1;             /*!< FIR Coefficient Register1                    */
+  __IO uint32_t COEF2;             /*!< FIR Coefficient Register2                    */
+  __IO uint32_t COEF3;             /*!< FIR Coefficient Register3                    */
+  __IO uint32_t COEF4;             /*!< FIR Coefficient Register4                    */
+  __IO uint32_t COEF5;             /*!< FIR Coefficient Register5                    */
+  __IO uint32_t COEF6;             /*!< FIR Coefficient Register6                    */
+  __IO uint32_t COEF7;             /*!< FIR Coefficient Register7                    */
+  __IO uint32_t COEF8;             /*!< FIR Coefficient Register8                    */
+  __IO uint32_t COEF9;             /*!< FIR Coefficient Register9                    */
+  __IO uint32_t COEF10;            /*!< FIR Coefficient Register10                   */
+  __IO uint32_t COEF11;            /*!< FIR Coefficient Register11                   */
+  __IO uint32_t COEF12;            /*!< FIR Coefficient Register12                   */
+  __IO uint32_t COEF13;            /*!< FIR Coefficient Register13                   */
+  __IO uint32_t COEF14;            /*!< FIR Coefficient Register14                   */
+  __IO uint32_t COEF15;            /*!< FIR Coefficient Register15                   */
+  __IO uint32_t COEF16;            /*!< FIR Coefficient Register16                   */
+  __IO uint32_t COEF17;            /*!< FIR Coefficient Register17                   */
+  __IO uint32_t COEF18;            /*!< FIR Coefficient Register18                   */
+  __IO uint32_t COEF19;            /*!< FIR Coefficient Register19                   */
+  __IO uint32_t COEF20;            /*!< FIR Coefficient Register20                   */
+  __IO uint32_t COEF21;            /*!< FIR Coefficient Register21                   */
+  __IO uint32_t COEF22;            /*!< FIR Coefficient Register22                   */
+  __IO uint32_t COEF23;            /*!< FIR Coefficient Register23                   */
+  __IO uint32_t COEF24;            /*!< FIR Coefficient Register24                   */
+  __IO uint32_t COEF25;            /*!< FIR Coefficient Register25                   */
+  __IO uint32_t COEF26;            /*!< FIR Coefficient Register26                   */
+  __IO uint32_t COEF27;            /*!< FIR Coefficient Register27                   */
+  __IO uint32_t COEF28;            /*!< FIR Coefficient Register28                   */
+  __IO uint32_t COEF29;            /*!< FIR Coefficient Register29                   */
+  __IO uint32_t COEF30;            /*!< FIR Coefficient Register30                   */
+  __IO uint32_t COEF31;            /*!< FIR Coefficient Register31                   */
+  __IO uint32_t COEF32;            /*!< FIR Coefficient Register32                   */
+  __IO uint32_t COEF33;            /*!< FIR Coefficient Register33                   */
+  __IO uint32_t COEF34;            /*!< FIR Coefficient Register34                   */
+  __IO uint32_t COEF35;            /*!< FIR Coefficient Register35                   */
+  __IO uint32_t COEF36;            /*!< FIR Coefficient Register36                   */
+  __IO uint32_t COEF37;            /*!< FIR Coefficient Register37                   */
+  __IO uint32_t COEF38;            /*!< FIR Coefficient Register38                   */
+  __IO uint32_t COEF39;            /*!< FIR Coefficient Register39                   */
+  __IO uint32_t COEF40;            /*!< FIR Coefficient Register40                   */
+  __IO uint32_t COEF41;            /*!< FIR Coefficient Register41                   */
+  __IO uint32_t COEF42;            /*!< FIR Coefficient Register42                   */
+  __IO uint32_t COEF43;            /*!< FIR Coefficient Register43                   */
+  __IO uint32_t COEF44;            /*!< FIR Coefficient Register44                   */
+  __IO uint32_t COEF45;            /*!< FIR Coefficient Register45                   */
+  __IO uint32_t COEF46;            /*!< FIR Coefficient Register46                   */
+  __IO uint32_t COEF47;            /*!< FIR Coefficient Register47                   */
+  __IO uint32_t COEF48;            /*!< FIR Coefficient Register48                   */
+  __IO uint32_t COEF49;            /*!< FIR Coefficient Register49                   */
+  __IO uint32_t COEF50;            /*!< FIR Coefficient Register50                   */
+  __IO uint32_t COEF51;            /*!< FIR Coefficient Register51                   */
+  __IO uint32_t COEF52;            /*!< FIR Coefficient Register52                   */
+  __IO uint32_t COEF53;            /*!< FIR Coefficient Register53                   */
+  __IO uint32_t COEF54;            /*!< FIR Coefficient Register54                   */
+  __IO uint32_t COEF55;            /*!< FIR Coefficient Register55                   */
+  __IO uint32_t COEF56;            /*!< FIR Coefficient Register56                   */
+  __IO uint32_t COEF57;            /*!< FIR Coefficient Register57                   */
+  __IO uint32_t COEF58;            /*!< FIR Coefficient Register58                   */
+  __IO uint32_t COEF59;            /*!< FIR Coefficient Register59                   */
+  __IO uint32_t COEF60;            /*!< FIR Coefficient Register60                   */
+  __IO uint32_t COEF61;            /*!< FIR Coefficient Register61                   */
+  __IO uint32_t COEF62;            /*!< FIR Coefficient Register62                   */
+  __IO uint32_t COEF63;            /*!< FIR Coefficient Register63                   */
+  __IO uint32_t COEF64;            /*!< FIR Coefficient Register64                   */
+  __IO uint32_t COEF65;            /*!< FIR Coefficient Register65                   */
+  __IO uint32_t COEF66;            /*!< FIR Coefficient Register66                   */
+  __IO uint32_t COEF67;            /*!< FIR Coefficient Register67                   */
+  __IO uint32_t COEF68;            /*!< FIR Coefficient Register68                   */
+  __IO uint32_t COEF69;            /*!< FIR Coefficient Register69                   */
+  __IO uint32_t COEF70;            /*!< FIR Coefficient Register70                   */
+  __IO uint32_t COEF71;            /*!< FIR Coefficient Register71                   */
+  __IO uint32_t COEF72;            /*!< FIR Coefficient Register72                   */
+  __IO uint32_t COEF73;            /*!< FIR Coefficient Register73                   */
+  __IO uint32_t COEF74;            /*!< FIR Coefficient Register74                   */
+  __IO uint32_t COEF75;            /*!< FIR Coefficient Register75                   */
+  __IO uint32_t COEF76;            /*!< FIR Coefficient Register76                   */
+  __IO uint32_t COEF77;            /*!< FIR Coefficient Register77                   */
+  __IO uint32_t COEF78;            /*!< FIR Coefficient Register78                   */
+  __IO uint32_t COEF79;            /*!< FIR Coefficient Register79                   */
+  __IO uint32_t COEF80;            /*!< FIR Coefficient Register80                   */
+  __IO uint32_t COEF81;            /*!< FIR Coefficient Register81                   */
+  __IO uint32_t COEF82;            /*!< FIR Coefficient Register82                   */
+  __IO uint32_t COEF83;            /*!< FIR Coefficient Register83                   */
+  __IO uint32_t COEF84;            /*!< FIR Coefficient Register84                   */
+  __IO uint32_t COEF85;            /*!< FIR Coefficient Register85                   */
+  __IO uint32_t COEF86;            /*!< FIR Coefficient Register86                   */
+  __IO uint32_t COEF87;            /*!< FIR Coefficient Register87                   */
+  __IO uint32_t COEF88;            /*!< FIR Coefficient Register88                   */
+  __IO uint32_t COEF89;            /*!< FIR Coefficient Register89                   */
+  __IO uint32_t COEF90;            /*!< FIR Coefficient Register90                   */
+  __IO uint32_t COEF91;            /*!< FIR Coefficient Register91                   */
+  __IO uint32_t COEF92;            /*!< FIR Coefficient Register92                   */
+  __IO uint32_t COEF93;            /*!< FIR Coefficient Register93                   */
+  __IO uint32_t COEF94;            /*!< FIR Coefficient Register94                   */
+  __IO uint32_t COEF95;            /*!< FIR Coefficient Register95                   */
+  __IO uint32_t COEF96;            /*!< FIR Coefficient Register96                   */
+  __IO uint32_t COEF97;            /*!< FIR Coefficient Register97                   */
+  __IO uint32_t COEF98;            /*!< FIR Coefficient Register98                   */
+  __IO uint32_t COEF99;            /*!< FIR Coefficient Register99                   */
+  __IO uint32_t COEF100;           /*!< FIR Coefficient Register100                  */
+  __IO uint32_t COEF101;           /*!< FIR Coefficient Register101                  */
+  __IO uint32_t COEF102;           /*!< FIR Coefficient Register102                  */
+  __IO uint32_t COEF103;           /*!< FIR Coefficient Register103                  */
+  __IO uint32_t COEF104;           /*!< FIR Coefficient Register104                  */
+  __IO uint32_t COEF105;           /*!< FIR Coefficient Register105                  */
+  __IO uint32_t COEF106;           /*!< FIR Coefficient Register106                  */
+  __IO uint32_t COEF107;           /*!< FIR Coefficient Register107                  */
+  __IO uint32_t COEF108;           /*!< FIR Coefficient Register108                  */
+  __IO uint32_t COEF109;           /*!< FIR Coefficient Register109                  */
+  __IO uint32_t COEF110;           /*!< FIR Coefficient Register110                  */
+  __IO uint32_t COEF111;           /*!< FIR Coefficient Register111                  */
+  __IO uint32_t COEF112;           /*!< FIR Coefficient Register112                  */
+  __IO uint32_t COEF113;           /*!< FIR Coefficient Register113                  */
+  __IO uint32_t COEF114;           /*!< FIR Coefficient Register114                  */
+  __IO uint32_t COEF115;           /*!< FIR Coefficient Register115                  */
+  __IO uint32_t COEF116;           /*!< FIR Coefficient Register116                  */
+  __IO uint32_t COEF117;           /*!< FIR Coefficient Register117                  */
+  __IO uint32_t COEF118;           /*!< FIR Coefficient Register118                  */
+  __IO uint32_t COEF119;           /*!< FIR Coefficient Register119                  */
+  __IO uint32_t COEF120;           /*!< FIR Coefficient Register120                  */
+  __IO uint32_t COEF121;           /*!< FIR Coefficient Register121                  */
+  __IO uint32_t COEF122;           /*!< FIR Coefficient Register122                  */
+  __IO uint32_t COEF123;           /*!< FIR Coefficient Register123                  */
+  __IO uint32_t COEF124;           /*!< FIR Coefficient Register124                  */
+  __IO uint32_t COEF125;           /*!< FIR Coefficient Register125                  */
+  __IO uint32_t COEF126;           /*!< FIR Coefficient Register126                  */
+  __IO uint32_t COEF127;           /*!< FIR Coefficient Register127                  */
+} TSB_FIR_TypeDef;
+
+/**
+  * @brief Port A
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port A Data Register                         */
+  __IO uint32_t CR;                /*!< Port A Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port A Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port A Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port A Function Register 3                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR5;               /*!< Port A Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port A Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port A Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port A Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port A Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port A Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port A Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port A Input Control Register                */
+} TSB_PA_TypeDef;
+
+/**
+  * @brief Port B
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port B Data Register                         */
+  __IO uint32_t CR;                /*!< Port B Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port B Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port B Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port B Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port B Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port B Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port B Function Register 6                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t OD;                /*!< Port B Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port B Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port B Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port B Input Control Register                */
+} TSB_PB_TypeDef;
+
+/**
+  * @brief Port C
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port C Data Register                         */
+  __IO uint32_t CR;                /*!< Port C Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port C Function Register 1                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR3;               /*!< Port C Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port C Function Register 5                   */
+       uint32_t RESERVED2[3];
+  __IO uint32_t OD;                /*!< Port C Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port C Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port C Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port C Input Control Register                */
+} TSB_PC_TypeDef;
+
+/**
+  * @brief Port D
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port D Data Register                         */
+  __IO uint32_t CR;                /*!< Port D Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port D Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port D Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port D Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port D Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port D Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port D Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port D Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port D Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port D Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port D Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port D Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port D Input Control Register                */
+} TSB_PD_TypeDef;
+
+/**
+  * @brief Port E
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port E Data Register                         */
+  __IO uint32_t CR;                /*!< Port E Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port E Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port E Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port E Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port E Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port E Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port E Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port E Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port E Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port E Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port E Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port E Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port E Input Control Register                */
+} TSB_PE_TypeDef;
+
+/**
+  * @brief Port F
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port F Data Register                         */
+  __IO uint32_t CR;                /*!< Port F Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port F Function Register 1                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR4;               /*!< Port F Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port F Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port F Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port F Function Register 7                   */
+       uint32_t RESERVED1;
+  __IO uint32_t OD;                /*!< Port F Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port F Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port F Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port F Input Control Register                */
+} TSB_PF_TypeDef;
+
+/**
+  * @brief Port G
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port G Data Register                         */
+  __IO uint32_t CR;                /*!< Port G Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port G Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port G Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port G Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port G Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port G Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port G Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port G Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port G Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port G Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port G Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port G Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port G Input Control Register                */
+} TSB_PG_TypeDef;
+
+/**
+  * @brief Port H
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port H Data Register                         */
+  __IO uint32_t CR;                /*!< Port H Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port H Function Register 1                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR3;               /*!< Port H Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port H Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port H Function Register 5                   */
+       uint32_t RESERVED1[2];
+  __IO uint32_t FR8;               /*!< Port H Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port H Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port H Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port H Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port H Input Control Register                */
+} TSB_PH_TypeDef;
+
+/**
+  * @brief Port J
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port J Data Register                         */
+  __IO uint32_t CR;                /*!< Port J Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port J Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port J Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port J Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port J Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port J Function Register 7                   */
+       uint32_t RESERVED2;
+  __IO uint32_t OD;                /*!< Port J Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port J Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port J Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port J Input Control Register                */
+} TSB_PJ_TypeDef;
+
+/**
+  * @brief Port K
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port K Data Register                         */
+  __IO uint32_t CR;                /*!< Port K Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port K Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port K Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port K Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port K Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port K Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port K Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port K Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port K Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port K Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port K Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port K Pull-up Control Register              */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port K Input Control Register                */
+} TSB_PK_TypeDef;
+
+/**
+  * @brief Port L
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port L Data Register                         */
+  __IO uint32_t CR;                /*!< Port L Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port L Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port L Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port L Function Register 3                   */
+       uint32_t RESERVED0;
+  __IO uint32_t FR5;               /*!< Port L Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port L Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port L Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port L Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port L Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port L Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port L Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port L Input Control Register                */
+} TSB_PL_TypeDef;
+
+/**
+  * @brief Port M
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port M Data Register                         */
+  __IO uint32_t CR;                /*!< Port M Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port M Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port M Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port M Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port M Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port M Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port M Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port M Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port M Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port M Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port M Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port M Pull-up Control Register              */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port M Input Control Register                */
+} TSB_PM_TypeDef;
+
+/**
+  * @brief Port N
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port N Data Register                         */
+  __IO uint32_t CR;                /*!< Port N Output Control Register               */
+       uint32_t RESERVED0[8];
+  __IO uint32_t OD;                /*!< Port N Opend Drain Control Register          */
+  __IO uint32_t PUP;               /*!< Port N Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port N Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port N Input Control Register                */
+} TSB_PN_TypeDef;
+
+/**
+  * @brief Port P
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port P Data Register                         */
+  __IO uint32_t CR;                /*!< Port P Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port P Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port P Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port P Function Register 5                   */
+       uint32_t RESERVED2[3];
+  __IO uint32_t OD;                /*!< Port P Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port P Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port P Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port P Input Control Register                */
+} TSB_PP_TypeDef;
+
+/**
+  * @brief Port R
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port R Data Register                         */
+  __IO uint32_t CR;                /*!< Port R Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port R Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port R Function Register 3                   */
+       uint32_t RESERVED1[5];
+  __IO uint32_t OD;                /*!< Port R Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port R Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port R Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port R Input Control Register                */
+} TSB_PR_TypeDef;
+
+/**
+  * @brief Port T
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port T Data Register                         */
+  __IO uint32_t CR;                /*!< Port T Output Control Register               */
+  __IO uint32_t FR1;               /*!< Port T Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port T Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port T Function Register 3                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR6;               /*!< Port T Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port T Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port T Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port T Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port T Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port T Pull-down Control Register            */
+       uint32_t RESERVED1;
+  __IO uint32_t IE;                /*!< Port T Input Control Register                */
+} TSB_PT_TypeDef;
+
+/**
+  * @brief Port U
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port U Data Register                         */
+  __IO uint32_t CR;                /*!< Port U Output Control Register               */
+       uint32_t RESERVED0;
+  __IO uint32_t FR2;               /*!< Port U Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port U Function Register 3                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR5;               /*!< Port U Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port U Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port U Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port U Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port U Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port U Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port U Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port U Input Control Register                */
+} TSB_PU_TypeDef;
+
+/**
+  * @brief Port V
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port V Data Register                         */
+  __IO uint32_t CR;                /*!< Port V OutPut Control Register               */
+  __IO uint32_t FR1;               /*!< Port V Function Register 1                   */
+  __IO uint32_t FR2;               /*!< Port V Function Register 2                   */
+  __IO uint32_t FR3;               /*!< Port V Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port V Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port V Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port V Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port V Function Register 7                   */
+  __IO uint32_t FR8;               /*!< Port V Function Register 8                   */
+  __IO uint32_t OD;                /*!< Port V Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port V Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port V Pull-down Control Register            */
+       uint32_t RESERVED0;
+  __IO uint32_t IE;                /*!< Port V InPut Control Register                */
+} TSB_PV_TypeDef;
+
+/**
+  * @brief Port W
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port W Data Register                         */
+  __IO uint32_t CR;                /*!< Port W OutPut Control Register               */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR3;               /*!< Port W Function Register 3                   */
+  __IO uint32_t FR4;               /*!< Port W Function Register 4                   */
+  __IO uint32_t FR5;               /*!< Port W Function Register 5                   */
+  __IO uint32_t FR6;               /*!< Port W Function Register 6                   */
+  __IO uint32_t FR7;               /*!< Port W Function Register 7                   */
+       uint32_t RESERVED1;
+  __IO uint32_t OD;                /*!< Port W Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port W Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port W Pull-down Control Register            */
+       uint32_t RESERVED2;
+  __IO uint32_t IE;                /*!< Port W InPut Control Register                */
+} TSB_PW_TypeDef;
+
+/**
+  * @brief Port Y
+  */
+typedef struct
+{
+  __IO uint32_t DATA;              /*!< Port Y Data Register                         */
+  __IO uint32_t CR;                /*!< Port Y OutPut Control Register               */
+  __IO uint32_t FR1;               /*!< Port Y Function Register 1                   */
+       uint32_t RESERVED0[2];
+  __IO uint32_t FR4;               /*!< Port Y Function Register 4                   */
+       uint32_t RESERVED1;
+  __IO uint32_t FR6;               /*!< Port Y Function Register 6                   */
+       uint32_t RESERVED2[2];
+  __IO uint32_t OD;                /*!< Port Y Open Drain Control Register           */
+  __IO uint32_t PUP;               /*!< Port Y Pull-up Control Register              */
+  __IO uint32_t PDN;               /*!< Port Y Pull-down Control Register            */
+       uint32_t RESERVED3;
+  __IO uint32_t IE;                /*!< Port Y InPut Control Register                */
+} TSB_PY_TypeDef;
+
+/**
+  * @brief Internal High-speed Oscillation Adjustment
+  */
+typedef struct
+{
+  __IO uint32_t OSCPRO;            /*!< TRM Protection Register                      */
+  __IO uint32_t OSCEN;             /*!< TRM User Trimming Value Enable Register      */
+       uint32_t RESERVED0[2];
+  __I  uint32_t OSCINIT0;          /*!< TRM Initial trimming level monitor register0 */
+  __I  uint32_t OSCINIT1;          /*!< TRM Initial trimming level monitor register1 */
+  __I  uint32_t OSCINIT2;          /*!< TRM Initial trimming level monitor register2 */
+       uint32_t RESERVED1;
+  __IO uint32_t OSCSET0;           /*!< TRM Trimming level setting register0 for User*/
+  __IO uint32_t OSCSET1;           /*!< TRM Trimming level setting register1 for User*/
+  __IO uint32_t OSCSET2;           /*!< TRM Trimming level setting register2 for User*/
+} TSB_TRM_TypeDef;
+
+/**
+  * @brief Oscillation Frequency Detector (OFD)
+  */
+typedef struct
+{
+  __IO uint32_t CR1;               /*!< OFD Frequency Detection Control Register 1   */
+  __IO uint32_t CR2;               /*!< OFD Frequency Detection Control Register 2   */
+  __IO uint32_t MN0;               /*!< OFD Minimum Detection Frequency Setting Register 0 (EHOSC)*/
+  __IO uint32_t MN1;               /*!< OFD Minimum Detection Frequency Setting Register 1 (fc)*/
+  __IO uint32_t MX0;               /*!< OFD Maximum Detection Frequency Setting Register 0 (EHOSC)*/
+  __IO uint32_t MX1;               /*!< OFD Maximum Detection Frequency Setting Register 1 (fc)*/
+  __IO uint32_t RST;               /*!< OFD Reset Control Register                   */
+  __I  uint32_t STAT;              /*!< OFD Status Register                          */
+  __IO uint32_t MON;               /*!< OFD Detection Target Clock 1 Monitor Setting Register*/
+} TSB_OFD_TypeDef;
+
+/**
+  * @brief Real Time Clock (RTC)
+  */
+typedef struct
+{
+  __IO uint8_t  SECR;              /*!< RTC Second column register (PAGE0)           */
+  __IO uint8_t  MINR;              /*!< RTC Minute column register (PAGE0/1)         */
+  __IO uint8_t  HOURR;             /*!< RTC Hour column register (PAGE0/1)           */
+       uint8_t  RESERVED0;
+  __IO uint8_t  DAYR;              /*!< RTC Day of the week column register (PAGE0/1)*/
+  __IO uint8_t  DATER;             /*!< RTC Day column register (PAGE0/1)            */
+  __IO uint8_t  MONTHR;            /*!< RTC Month column register (PAGE0)            */
+  __IO uint8_t  YEARR;             /*!< RTC Year column register (PAGE0)             */
+  __IO uint8_t  PAGER;             /*!< RTC PAGE register (PAGE0/1)                  */
+       uint8_t  RESERVED1[3];
+  __IO uint8_t  RESTR;             /*!< RTC Reset register (PAGE0/1)                 */
+       uint8_t  RESERVED2;
+  __IO uint8_t  PROTECT;           /*!< RTC Protect register                         */
+  __IO uint8_t  ADJCTL;            /*!< RTC Correction Function Control Register     */
+  __IO uint8_t  ADJDAT;            /*!< RTC Correction Value Register                */
+  __IO uint8_t  ADJSIGN;           /*!< RTC Correction Value sign Register           */
+} TSB_RTC_TypeDef;
+
+/**
+  * @brief Consumer Electronics Control (CEC)
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< CEC Enable Register                          */
+  __IO uint32_t ADD;               /*!< CEC Logical Address Register                 */
+  __O  uint32_t RESET;             /*!< CEC Software Reset Register                  */
+  __IO uint32_t REN;               /*!< CEC Receive Enable Register                  */
+  __I  uint32_t RBUF;              /*!< CEC Receive Buffer Register                  */
+  __IO uint32_t RCR1;              /*!< CEC Receive Control Register 1               */
+  __IO uint32_t RCR2;              /*!< CEC Receive Control Register 2               */
+  __IO uint32_t RCR3;              /*!< CEC Receive Control Register 3               */
+  __IO uint32_t TEN;               /*!< CEC Transmit Enable Register                 */
+  __IO uint32_t TBUF;              /*!< CEC Transmit Buffer Register                 */
+  __IO uint32_t TCR;               /*!< CEC Transmit Control Register                */
+  __I  uint32_t RSTAT;             /*!< CEC Receive Interrupt Status Register        */
+  __I  uint32_t TSTAT;             /*!< CEC Transmit Interrupt Status Register       */
+  __IO uint32_t FSSEL;             /*!< CEC sampling clock select Register           */
+} TSB_CEC_TypeDef;
+
+/**
+  * @brief Remote Control Signal Preprocessor (RMC)
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< RMC Enable Register                          */
+  __IO uint32_t REN;               /*!< RMC Receive Enable Register                  */
+  __I  uint32_t RBUF1;             /*!< RMC Receive Data Buffer Register 1           */
+  __I  uint32_t RBUF2;             /*!< RMC Receive Data Buffer Register 2           */
+  __I  uint32_t RBUF3;             /*!< RMC Receive Data Buffer Register 3           */
+  __IO uint32_t RCR1;              /*!< RMC Receive Control Register 1               */
+  __IO uint32_t RCR2;              /*!< RMC Receive Control Register 2               */
+  __IO uint32_t RCR3;              /*!< RMC Receive Control Register 3               */
+  __IO uint32_t RCR4;              /*!< RMC Receive Control Register 4               */
+  __I  uint32_t RSTAT;             /*!< RMC Receive Status Register                  */
+  __IO uint32_t END1;              /*!< RMC Receive End Bit Number Register 1        */
+  __IO uint32_t END2;              /*!< RMC Receive End Bit Number Register 2        */
+  __IO uint32_t END3;              /*!< RMC Receive End Bit Number Register 3        */
+  __IO uint32_t FSSEL;             /*!< RMC Sampling Clock Selection Register        */
+} TSB_RMC_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+  __IO uint32_t MDEN;              /*!< PMD Enable Register                          */
+  __IO uint32_t PORTMD;            /*!< PMD Port Output Mode Register                */
+  __IO uint32_t MDCR;              /*!< PMD Control Register                         */
+  __I  uint32_t CARSTA;            /*!< PWM Carrier Status Register                  */
+  __I  uint32_t BCARI;             /*!< PWM Basic Carrier Register                   */
+  __IO uint32_t RATE;              /*!< PWM Frequency Register                       */
+  __IO uint32_t CMPU;              /*!< PMD PWM duty comparison U Register           */
+  __IO uint32_t CMPV;              /*!< PMD PWM duty comparison V Register           */
+  __IO uint32_t CMPW;              /*!< PMD PWM duty comparison W Register           */
+  __IO uint32_t MODESEL;           /*!< PMD Mode Select Register                     */
+  __IO uint32_t MDOUT;             /*!< PMD Conduction Control Register              */
+  __IO uint32_t MDPOT;             /*!< PMD Output Setting Register                  */
+  __O  uint32_t EMGREL;            /*!< PMD EMG Release Register                     */
+  __IO uint32_t EMGCR;             /*!< PMD EMG Control Register                     */
+  __I  uint32_t EMGSTA;            /*!< PMD EMG Status Register                      */
+  __IO uint32_t OVVCR;             /*!< PMD OVV Control Register                     */
+  __I  uint32_t OVVSTA;            /*!< PMD OVV Status Register                      */
+  __IO uint32_t DTR;               /*!< PMD Dead Time Register                       */
+  __IO uint32_t TRGCMP0;           /*!< PMD Trigger comparison Register 0            */
+  __IO uint32_t TRGCMP1;           /*!< PMD Trigger comparison Register 1            */
+  __IO uint32_t TRGCMP2;           /*!< PMD Trigger comparison Register 2            */
+  __IO uint32_t TRGCMP3;           /*!< PMD Trigger comparison Register 3            */
+  __IO uint32_t TRGCR;             /*!< PMD Trigger Control Register                 */
+  __IO uint32_t TRGMD;             /*!< PMD Trigger Output Mode Setting Register     */
+  __IO uint32_t TRGSEL;            /*!< PMD Trigger Output Select Register           */
+  __IO uint32_t TRGSYNCR;          /*!< PMD Trigger Update Timing Setting Register   */
+  __IO uint32_t VPWMPH;            /*!< PMD V-phase phase difference register        */
+  __IO uint32_t WPWMPH;            /*!< PMD W-phase phase difference register        */
+  __IO uint32_t MBUFCR;            /*!< PMD Intermediate buffer control register     */
+  __IO uint32_t SYNCCR;            /*!< Synchronization control between the PMD channel*/
+} TSB_PMD_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+  __IO uint32_t EN;                /*!< Interval Sencing Detector(ISD)               */
+  __IO uint32_t CLKCR;             /*!< ISD Clock Control Register                   */
+  __IO uint32_t OCR0;              /*!< ISD Output Control Register 0                */
+  __IO uint32_t OCR1;              /*!< ISD Output Control Register 1                */
+  __IO uint32_t ICR;               /*!< ISD Input Control Register                   */
+  __IO uint32_t CR;                /*!< ISD Control Register                         */
+  __I  uint32_t BR;                /*!< ISD Buffer Register                          */
+  __I  uint32_t SR;                /*!< ISD Status Register                          */
+  __IO uint32_t INTCR;             /*!< ISD Interrupt Control Register               */
+} TSB_ISD_TypeDef;
+
+/**
+  * @brief USB interface
+  */
+typedef struct
+{
+  __IO uint32_t GOTGCTL;           /*!< OTG Control and Status Register              */
+  __IO uint32_t GOTGINT;           /*!< OTG Interrupt Register                       */
+  __IO uint32_t GAHBCFG;           /*!< AHB Configuration Register                   */
+  __IO uint32_t GUSBCFG;           /*!< USB Configuration Register                   */
+  __IO uint32_t GRSTCTL;           /*!< Reset Register                               */
+  __IO uint32_t GINTSTS;           /*!< Interrupt Register                           */
+  __IO uint32_t GINTMSK;           /*!< Interrupt Mask Register                      */
+  __I  uint32_t GRXSTSR;           /*!< Receive Status Debug Read Register           */
+  __I  uint32_t GRXSTSP;           /*!< Receive Status Read/Pop Register             */
+  __IO uint32_t GRXFSIZ;           /*!< Receive FIFO Size Register                   */
+  __IO uint32_t GNPTXFSIZ;         /*!< Non-periodic Transmit FIFO Size Register     */
+  __I  uint32_t GNPTXSTS;          /*!< Non-periodic Transmit FIFO/Queue Status Register*/
+       uint32_t RESERVED0[5];
+  __I  uint32_t GHWCFG1;           /*!< User Hardware Configuration 1 Register       */
+  __I  uint32_t GHWCFG2;           /*!< User Hardware Configuration 2 Register       */
+  __I  uint32_t GHWCFG3;           /*!< User Hardware Configuration 3 Register       */
+  __I  uint32_t GHWCFG4;           /*!< User Hardware Configuration 4 Register       */
+       uint32_t RESERVED1[2];
+  __IO uint32_t GDFIFOCFG;         /*!< Global DFIFO Configuration Register          */
+       uint32_t RESERVED2[40];
+  __IO uint32_t HPTXFSIZ;          /*!< Host Periodic Transmit FIFO Size Register    */
+  __IO uint32_t DIEPTXF1;          /*!< Device IN Endpoint Transmit FIFO Size Register 1*/
+  __IO uint32_t DIEPTXF2;          /*!< Device IN Endpoint Transmit FIFO Size Register 2*/
+  __IO uint32_t DIEPTXF3;          /*!< Device IN Endpoint Transmit FIFO Size Register 3*/
+  __IO uint32_t DIEPTXF4;          /*!< Device IN Endpoint Transmit FIFO Size Register 4*/
+  __IO uint32_t DIEPTXF5;          /*!< Device IN Endpoint Transmit FIFO Size Register 5*/
+       uint32_t RESERVED3[186];
+  __IO uint32_t HCFG;              /*!< Host Configuration Register                  */
+  __IO uint32_t HFIR;              /*!< Host Frame Interval Register                 */
+  __I  uint32_t HFNUM;             /*!< Host Frame Number/Frame Time Remaining Register*/
+       uint32_t RESERVED4;
+  __I  uint32_t HPTXSTS;           /*!< Host Periodic Transmit FIFO/Queue Status Register*/
+  __I  uint32_t HAINT;             /*!< Host All Channels Interrupt Register         */
+  __IO uint32_t HAINTMSK;          /*!< Host All Channels Interrupt Mask Register    */
+  __IO uint32_t HFLBADDR;          /*!< Host Frame List Base Address Register        */
+       uint32_t RESERVED5[8];
+  __IO uint32_t HPRT;              /*!< Host Port Control and Status Register        */
+       uint32_t RESERVED6[47];
+  __IO uint32_t HCCHAR0;           /*!< Host Channel 0 Characteristics Register      */
+  __IO uint32_t HCSPLT0;           /*!< Host Channel 0 Split Control Register        */
+  __IO uint32_t HCINT0;            /*!< Host Channel 0 Interrupt Register            */
+  __IO uint32_t HCINTMSK0;         /*!< Host Channel 0 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ0;           /*!< Host Channel 0 Transfer Size Register        */
+  __IO uint32_t HCDMA0;            /*!< Host Channel 0 DMA Address Register          */
+       uint32_t RESERVED7;
+  __I  uint32_t HCDMAB0;           /*!< Host Channel 0 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR1;           /*!< Host Channel 1 Characteristics Register      */
+  __IO uint32_t HCSPLT1;           /*!< Host Channel 1 Split Control Register        */
+  __IO uint32_t HCINT1;            /*!< Host Channel 1 Interrupt Register            */
+  __IO uint32_t HCINTMSK1;         /*!< Host Channel 1 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ1;           /*!< Host Channel 1 Transfer Size Register        */
+  __IO uint32_t HCDMA1;            /*!< Host Channel 1 DMA Address Register          */
+       uint32_t RESERVED8;
+  __I  uint32_t HCDMAB1;           /*!< Host Channel 1 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR2;           /*!< Host Channel 2 Characteristics Register      */
+  __IO uint32_t HCSPLT2;           /*!< Host Channel 2 Split Control Register        */
+  __IO uint32_t HCINT2;            /*!< Host Channel 2 Interrupt Register            */
+  __IO uint32_t HCINTMSK2;         /*!< Host Channel 2 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ2;           /*!< Host Channel 2 Transfer Size Register        */
+  __IO uint32_t HCDMA2;            /*!< Host Channel 2 DMA Address Register          */
+       uint32_t RESERVED9;
+  __I  uint32_t HCDMAB2;           /*!< Host Channel 2 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR3;           /*!< Host Channel 3 Characteristics Register      */
+  __IO uint32_t HCSPLT3;           /*!< Host Channel 3 Split Control Register        */
+  __IO uint32_t HCINT3;            /*!< Host Channel 3 Interrupt Register            */
+  __IO uint32_t HCINTMSK3;         /*!< Host Channel 3 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ3;           /*!< Host Channel 3 Transfer Size Register        */
+  __IO uint32_t HCDMA3;            /*!< Host Channel 3 DMA Address Register          */
+       uint32_t RESERVED10;
+  __I  uint32_t HCDMAB3;           /*!< Host Channel 3 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR4;           /*!< Host Channel 4 Characteristics Register      */
+  __IO uint32_t HCSPLT4;           /*!< Host Channel 4 Split Control Register        */
+  __IO uint32_t HCINT4;            /*!< Host Channel 4 Interrupt Register            */
+  __IO uint32_t HCINTMSK4;         /*!< Host Channel 4 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ4;           /*!< Host Channel 4 Transfer Size Register        */
+  __IO uint32_t HCDMA4;            /*!< Host Channel 4 DMA Address Register          */
+       uint32_t RESERVED11;
+  __I  uint32_t HCDMAB4;           /*!< Host Channel 4 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR5;           /*!< Host Channel 5 Characteristics Register      */
+  __IO uint32_t HCSPLT5;           /*!< Host Channel 5 Split Control Register        */
+  __IO uint32_t HCINT5;            /*!< Host Channel 5 Interrupt Register            */
+  __IO uint32_t HCINTMSK5;         /*!< Host Channel 5 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ5;           /*!< Host Channel 5 Transfer Size Register        */
+  __IO uint32_t HCDMA5;            /*!< Host Channel 5 DMA Address Register          */
+       uint32_t RESERVED12;
+  __I  uint32_t HCDMAB5;           /*!< Host Channel 5 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR6;           /*!< Host Channel 6 Characteristics Register      */
+  __IO uint32_t HCSPLT6;           /*!< Host Channel 6 Split Control Register        */
+  __IO uint32_t HCINT6;            /*!< Host Channel 6 Interrupt Register            */
+  __IO uint32_t HCINTMSK6;         /*!< Host Channel 6 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ6;           /*!< Host Channel 6 Transfer Size Register        */
+  __IO uint32_t HCDMA6;            /*!< Host Channel 6 DMA Address Register          */
+       uint32_t RESERVED13;
+  __I  uint32_t HCDMAB6;           /*!< Host Channel 6 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR7;           /*!< Host Channel 7 Characteristics Register      */
+  __IO uint32_t HCSPLT7;           /*!< Host Channel 7 Split Control Register        */
+  __IO uint32_t HCINT7;            /*!< Host Channel 7 Interrupt Register            */
+  __IO uint32_t HCINTMSK7;         /*!< Host Channel 7 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ7;           /*!< Host Channel 7 Transfer Size Register        */
+  __IO uint32_t HCDMA7;            /*!< Host Channel 7 DMA Address Register          */
+       uint32_t RESERVED14;
+  __I  uint32_t HCDMAB7;           /*!< Host Channel 7 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR8;           /*!< Host Channel 8 Characteristics Register      */
+  __IO uint32_t HCSPLT8;           /*!< Host Channel 8 Split Control Register        */
+  __IO uint32_t HCINT8;            /*!< Host Channel 8 Interrupt Register            */
+  __IO uint32_t HCINTMSK8;         /*!< Host Channel 8 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ8;           /*!< Host Channel 8 Transfer Size Register        */
+  __IO uint32_t HCDMA8;            /*!< Host Channel 8 DMA Address Register          */
+       uint32_t RESERVED15;
+  __I  uint32_t HCDMAB8;           /*!< Host Channel 8 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR9;           /*!< Host Channel 9 Characteristics Register      */
+  __IO uint32_t HCSPLT9;           /*!< Host Channel 9 Split Control Register        */
+  __IO uint32_t HCINT9;            /*!< Host Channel 9 Interrupt Register            */
+  __IO uint32_t HCINTMSK9;         /*!< Host Channel 9 Interrupt Mask Register       */
+  __IO uint32_t HCTSIZ9;           /*!< Host Channel 9 Transfer Size Register        */
+  __IO uint32_t HCDMA9;            /*!< Host Channel 9 DMA Address Register          */
+       uint32_t RESERVED16;
+  __I  uint32_t HCDMAB9;           /*!< Host Channel 9 DMA Buffer Address Register   */
+  __IO uint32_t HCCHAR10;          /*!< Host Channel 10 Characteristics Register     */
+  __IO uint32_t HCSPLT10;          /*!< Host Channel 10 Split Control Register       */
+  __IO uint32_t HCINT10;           /*!< Host Channel 10 Interrupt Register           */
+  __IO uint32_t HCINTMSK10;        /*!< Host Channel 10 Interrupt Mask Register      */
+  __IO uint32_t HCTSIZ10;          /*!< Host Channel 10 Transfer Size Register       */
+  __IO uint32_t HCDMA10;           /*!< Host Channel 10 DMA Address Register         */
+       uint32_t RESERVED17;
+  __I  uint32_t HCDMAB10;          /*!< Host Channel 10 DMA Buffer Address Register  */
+  __IO uint32_t HCCHAR11;          /*!< Host Channel 11 Characteristics Register     */
+  __IO uint32_t HCSPLT11;          /*!< Host Channel 11 Split Control Register       */
+  __IO uint32_t HCINT11;           /*!< Host Channel 11 Interrupt Register           */
+  __IO uint32_t HCINTMSK11;        /*!< Host Channel 11 Interrupt Mask Register      */
+  __IO uint32_t HCTSIZ11;          /*!< Host Channel 11 Transfer Size Register       */
+  __IO uint32_t HCDMA11;           /*!< Host Channel 11 DMA Address Register         */
+       uint32_t RESERVED18;
+  __I  uint32_t HCDMAB11;          /*!< Host Channel 11 DMA Buffer Address Register  */
+       uint32_t RESERVED19[96];
+  __IO uint32_t DCFG;              /*!< Device Configuration Register                */
+  __IO uint32_t DCTL;              /*!< Device Control Register                      */
+  __I  uint32_t DSTS;              /*!< Device Status Register                       */
+       uint32_t RESERVED20;
+  __IO uint32_t DIEPMSK;           /*!< Device IN Endpoint Common Interrupt Mask Register*/
+  __IO uint32_t DOEPMSK;           /*!< Device OUT Endpoint Common Interrupt Mask Register*/
+  __I  uint32_t DAINT;             /*!< Device All Endpoints Interrupt Register      */
+  __IO uint32_t DAINTMSK;          /*!< Device All Endpoints Interrupt Mask Register */
+       uint32_t RESERVED21[2];
+  __IO uint32_t DVBUSDIS;          /*!< Device VBUS Discharge Time Register          */
+  __IO uint32_t DVBUSPULSE;        /*!< Device VBUS Pulsing Time Register            */
+  __IO uint32_t DTHRCTL;           /*!< Device Threshold Control Register            */
+  __IO uint32_t DIEPEMPMSK;        /*!< Device IN Endpoint FIFO Empty Interrupt Mask Register*/
+       uint32_t RESERVED22[50];
+  __IO uint32_t DIEPCTL0;          /*!< Device Control IN Endpoint 0 Control Register*/
+       uint32_t RESERVED23;
+  __IO uint32_t DIEPINT0;          /*!< Device IN Endpoint 0 Interrupt Register      */
+       uint32_t RESERVED24;
+  __IO uint32_t DIEPTSIZ0;         /*!< Device IN Endpoint 0 Transfer Size Register  */
+  __IO uint32_t DIEPDMA0;          /*!< Device IN Endpoint 0 DMA Address Register    */
+  __I  uint32_t DTXFSTS0;          /*!< Device IN Endpoint Transmit FIFO Status Register 0*/
+  __I  uint32_t DIEPDMAB0;         /*!< Device IN Endpoint 16 Buffer Address Register*/
+  __IO uint32_t DIEPCTL1;          /*!< Device Control IN Endpoint 1 Control Register*/
+       uint32_t RESERVED25;
+  __IO uint32_t DIEPINT1;          /*!< Device IN Endpoint 1 Interrupt Register      */
+       uint32_t RESERVED26;
+  __IO uint32_t DIEPTSIZ1;         /*!< Device IN Endpoint 1 Transfer Size Register. */
+  __IO uint32_t DIEPDMA1;          /*!< Device IN Endpoint 1 DMA Address Register    */
+  __I  uint32_t DTXFSTS1;          /*!< Device IN Endpoint Transmit FIFO Status Register 1*/
+  __I  uint32_t DIEPDMAB1;         /*!< Device IN Endpoint 1 Buffer Address Register */
+  __IO uint32_t DIEPCTL2;          /*!< Device Control IN Endpoint 2 Control Register*/
+       uint32_t RESERVED27;
+  __IO uint32_t DIEPINT2;          /*!< Device IN Endpoint 2 Interrupt Register      */
+       uint32_t RESERVED28;
+  __IO uint32_t DIEPTSIZ2;         /*!< Device IN Endpoint 2 Transfer Size Register. */
+  __IO uint32_t DIEPDMA2;          /*!< Device IN Endpoint 2 DMA Address Register    */
+  __I  uint32_t DTXFSTS2;          /*!< Device IN Endpoint Transmit FIFO Status Register 2*/
+  __I  uint32_t DIEPDMAB2;         /*!< Device IN Endpoint 2 Buffer Address Register */
+  __IO uint32_t DIEPCTL3;          /*!< Device Control IN Endpoint 3 Control Register*/
+       uint32_t RESERVED29;
+  __IO uint32_t DIEPINT3;          /*!< Device IN Endpoint 3 Interrupt Register      */
+       uint32_t RESERVED30;
+  __IO uint32_t DIEPTSIZ3;         /*!< Device IN Endpoint 3 Transfer Size Register. */
+  __IO uint32_t DIEPDMA3;          /*!< Device IN Endpoint 3 DMA Address Register    */
+  __I  uint32_t DTXFSTS3;          /*!< Device IN Endpoint Transmit FIFO Status Register 3*/
+  __I  uint32_t DIEPDMAB3;         /*!< Device IN Endpoint 3 Buffer Address Register */
+  __IO uint32_t DIEPCTL4;          /*!< Device Control IN Endpoint 4 Control Register*/
+       uint32_t RESERVED31;
+  __IO uint32_t DIEPINT4;          /*!< Device IN Endpoint 4 Interrupt Register      */
+       uint32_t RESERVED32;
+  __IO uint32_t DIEPTSIZ4;         /*!< Device IN Endpoint 4 Transfer Size Register. */
+  __IO uint32_t DIEPDMA4;          /*!< Device IN Endpoint 4 DMA Address Register    */
+  __I  uint32_t DTXFSTS4;          /*!< Device IN Endpoint Transmit FIFO Status Register 4*/
+  __I  uint32_t DIEPDMAB4;         /*!< Device IN Endpoint 4 Buffer Address Register */
+  __IO uint32_t DIEPCTL5;          /*!< Device Control IN Endpoint 5 Control Register*/
+       uint32_t RESERVED33;
+  __IO uint32_t DIEPINT5;          /*!< Device IN Endpoint 5 Interrupt Register      */
+       uint32_t RESERVED34;
+  __IO uint32_t DIEPTSIZ5;         /*!< Device IN Endpoint 5 Transfer Size Register. */
+  __IO uint32_t DIEPDMA5;          /*!< Device IN Endpoint 5 DMA Address Register    */
+  __I  uint32_t DTXFSTS5;          /*!< Device IN Endpoint Transmit FIFO Status Register 5*/
+  __I  uint32_t DIEPDMAB5;         /*!< Device IN Endpoint 5 Buffer Address Register */
+       uint32_t RESERVED35[80];
+  __IO uint32_t DOEPCTL0;          /*!< Device Control OUT Endpoint 0 Control Register*/
+       uint32_t RESERVED36;
+  __IO uint32_t DOEPINT0;          /*!< Device OUT Endpoint 0 Interrupt Register     */
+       uint32_t RESERVED37;
+  __IO uint32_t DOEPTSIZ0;         /*!< Device OUT Endpoint 0 Transfer Size Register */
+  __IO uint32_t DOEPDMA0;          /*!< Device OUT Endpoint 0 DMA Address Register   */
+       uint32_t RESERVED38;
+  __I  uint32_t DOEPDMAB0;         /*!< Device OUT Endpoint 16 Buffer Address Register*/
+  __IO uint32_t DOEPCTL1;          /*!< Device Control OUT Endpoint 1 Control Register*/
+       uint32_t RESERVED39;
+  __IO uint32_t DOEPINT1;          /*!< Device OUT Endpoint 1 Interrupt Register     */
+       uint32_t RESERVED40;
+  __IO uint32_t DOEPTSIZ1;         /*!< Device OUT Endpoint 1 Transfer Size Register */
+  __IO uint32_t DOEPDMA1;          /*!< Device OUT Endpoint 1 DMA Address Register   */
+       uint32_t RESERVED41;
+  __I  uint32_t DOEPDMAB1;         /*!< Device OUT Endpoint 1 Buffer Address Register*/
+  __IO uint32_t DOEPCTL2;          /*!< Device Control OUT Endpoint 2 Control Register*/
+       uint32_t RESERVED42;
+  __IO uint32_t DOEPINT2;          /*!< Device OUT Endpoint 2 Interrupt Register     */
+       uint32_t RESERVED43;
+  __IO uint32_t DOEPTSIZ2;         /*!< Device OUT Endpoint 2 Transfer Size Register */
+  __IO uint32_t DOEPDMA2;          /*!< Device OUT Endpoint 2 DMA Address Register   */
+       uint32_t RESERVED44;
+  __I  uint32_t DOEPDMAB2;         /*!< Device OUT Endpoint 2 Buffer Address Register*/
+  __IO uint32_t DOEPCTL3;          /*!< Device Control OUT Endpoint 3 Control Register*/
+       uint32_t RESERVED45;
+  __IO uint32_t DOEPINT3;          /*!< Device OUT Endpoint 3 Interrupt Register     */
+       uint32_t RESERVED46;
+  __IO uint32_t DOEPTSIZ3;         /*!< Device OUT Endpoint 3 Transfer Size Register */
+  __IO uint32_t DOEPDMA3;          /*!< Device OUT Endpoint 3 DMA Address Register   */
+       uint32_t RESERVED47;
+  __I  uint32_t DOEPDMAB3;         /*!< Device OUT Endpoint 3 Buffer Address Register*/
+  __IO uint32_t DOEPCTL4;          /*!< Device Control OUT Endpoint 4 Control Register*/
+       uint32_t RESERVED48;
+  __IO uint32_t DOEPINT4;          /*!< Device OUT Endpoint 4 Interrupt Register     */
+       uint32_t RESERVED49;
+  __IO uint32_t DOEPTSIZ4;         /*!< Device OUT Endpoint 4 Transfer Size Register */
+  __IO uint32_t DOEPDMA4;          /*!< Device OUT Endpoint 4 DMA Address Register   */
+       uint32_t RESERVED50;
+  __I  uint32_t DOEPDMAB4;         /*!< Device OUT Endpoint 4 Buffer Address Register*/
+  __IO uint32_t DOEPCTL5;          /*!< Device Control OUT Endpoint 5 Control Register*/
+       uint32_t RESERVED51;
+  __IO uint32_t DOEPINT5;          /*!< Device OUT Endpoint 5 Interrupt Register     */
+       uint32_t RESERVED52;
+  __IO uint32_t DOEPTSIZ5;         /*!< Device OUT Endpoint 5 Transfer Size Register */
+  __IO uint32_t DOEPDMA5;          /*!< Device OUT Endpoint 5 DMA Address Register   */
+       uint32_t RESERVED53;
+  __I  uint32_t DOEPDMAB5;         /*!< Device OUT Endpoint 5 Buffer Address Register*/
+       uint32_t RESERVED54[144];
+  __IO uint32_t PCGCCTL;           /*!< Power and Clock Gating Control Register      */
+       uint32_t RESERVED55[127];
+  __IO uint32_t DFIFO_0;           /*!< Data FIFO Access Register Map 0              */
+       uint32_t RESERVED56[1023];
+  __IO uint32_t DFIFO_1;           /*!< Data FIFO Access Register Map 1              */
+       uint32_t RESERVED57[1023];
+  __IO uint32_t DFIFO_2;           /*!< Data FIFO Access Register Map 2              */
+       uint32_t RESERVED58[1023];
+  __IO uint32_t DFIFO_3;           /*!< Data FIFO Access Register Map 3              */
+       uint32_t RESERVED59[1023];
+  __IO uint32_t DFIFO_4;           /*!< Data FIFO Access Register Map 4              */
+       uint32_t RESERVED60[1023];
+  __IO uint32_t DFIFO_5;           /*!< Data FIFO Access Register Map 5              */
+       uint32_t RESERVED61[11263];
+  __IO uint32_t PHY_CTRL;          /*!< PHY (USBIO) Control Register                 */
+  __IO uint32_t PHY_CTRL_SET;      /*!< PHY (USBIO) Control Register                 */
+  __IO uint32_t PHY_CTRL_CLR;      /*!< PHY (USBIO) Control Clear Register           */
+       uint32_t RESERVED62;
+  __IO uint32_t MAC_CTRL0;         /*!< MAC Control Register 0                       */
+  __IO uint32_t MAC_CTRL1;         /*!< MAC Control Register 1                       */
+  __IO uint32_t MAC_CTRL2;         /*!< MAC Control Register 2                       */
+       uint32_t RESERVED63;
+  __IO uint32_t WKUP_CTRL0;        /*!< Wakeup Control Register 0                    */
+  __IO uint32_t WKUP_CTRL1;        /*!< Wakeup Control Register 1                    */
+  __IO uint32_t WKUP_INTEN;        /*!< Wakeup Interrupt Enable Register             */
+  __I  uint32_t WKUP_INTFLAG;      /*!< Wakeup Interrupt detection Flag Register     */
+  __I  uint32_t WKUP_INTSTS;       /*!< Wakeup Interrupt detection Status Register   */
+  __I  uint32_t WKUP_SIGMON;       /*!< Wakeup Interrupt factor Signal monitor Register*/
+       uint32_t RESERVED64[2];
+  __IO uint32_t VBUS_SIGMON_CTRL;  /*!< VBUS signal monitor Control Register         */
+} TSB_USB_TypeDef;
+
+/**
+  * @brief
+  */
+typedef struct
+{
+       uint32_t RESERVED0[4];
+  __IO uint32_t SBMR;              /*!< Flash Security Bit Mask Register             */
+  __IO uint32_t SSR;               /*!< Flash Security Status Register               */
+  __O  uint32_t KCR;               /*!< Flash Key Code Register                      */
+       uint32_t RESERVED1;
+  __IO uint32_t SR0;               /*!< Flash Status Register 0                      */
+       uint32_t RESERVED2[3];
+  __I  uint32_t PSR0;              /*!< Flash Protect Status Register 0              */
+  __I  uint32_t PSR1;              /*!< Flash Protect Status Register 1              */
+  __I  uint32_t PSR2;              /*!< Flash Protect Status Register 2              */
+       uint32_t RESERVED3[3];
+  __I  uint32_t PSR6;              /*!< Flash Protect Status Register 6              */
+       uint32_t RESERVED4;
+  __IO uint32_t PMR0;              /*!< Flash Protect Mask Register 0                */
+  __IO uint32_t PMR1;              /*!< Flash Protect Mask Register 1                */
+  __IO uint32_t PMR2;              /*!< Flash Protect Mask Register 2                */
+       uint32_t RESERVED5[3];
+  __IO uint32_t PMR6;              /*!< Flash Protect Mask Register 6                */
+       uint32_t RESERVED6[37];
+  __I  uint32_t SR1;               /*!< Flash Status Register 1                      */
+  __I  uint32_t SWPSR;             /*!< Flash Memory SWP Status Register             */
+       uint32_t RESERVED7[14];
+  __IO uint32_t AREASEL;           /*!< Flash Area Selection Register                */
+       uint32_t RESERVED8;
+  __IO uint32_t CR;                /*!< Flash Control Register                       */
+  __IO uint32_t STSCLR;            /*!< Flash Status Clear Register                  */
+  __IO uint32_t BNKCR;             /*!< Flash Bank Change Register                   */
+  __IO uint32_t ACCR;              /*!< Flash Access Control Register                */
+  __IO uint32_t BUFDISCLR;         /*!< Flash Buffer Disable and Clear Register      */
+       uint32_t RESERVED9[1071];
+  __IO uint32_t RACCR;             /*!< RAM Access Control Register                  */
+} TSB_FC_TypeDef;
+
+
+/* Memory map */
+#define FLASH_BASE            (0x00000000UL)
+#define RAM_BASE              (0x20000000UL)
+#define PERI_BASE             (0x40000000UL)
+
+
+#define TSB_DMACA_BASE             (PERI_BASE  + 0x0000000UL)
+#define TSB_DMACB_BASE             (PERI_BASE  + 0x0001000UL)
+#define TSB_CANAMB0_BASE           (PERI_BASE  + 0x0005000UL)
+#define TSB_CANAMB1_BASE           (PERI_BASE  + 0x0005020UL)
+#define TSB_CANAMB2_BASE           (PERI_BASE  + 0x0005040UL)
+#define TSB_CANAMB3_BASE           (PERI_BASE  + 0x0005060UL)
+#define TSB_CANAMB4_BASE           (PERI_BASE  + 0x0005080UL)
+#define TSB_CANAMB5_BASE           (PERI_BASE  + 0x00050A0UL)
+#define TSB_CANAMB6_BASE           (PERI_BASE  + 0x00050C0UL)
+#define TSB_CANAMB7_BASE           (PERI_BASE  + 0x00050E0UL)
+#define TSB_CANAMB8_BASE           (PERI_BASE  + 0x0005100UL)
+#define TSB_CANAMB9_BASE           (PERI_BASE  + 0x0005120UL)
+#define TSB_CANAMB10_BASE          (PERI_BASE  + 0x0005140UL)
+#define TSB_CANAMB11_BASE          (PERI_BASE  + 0x0005160UL)
+#define TSB_CANAMB12_BASE          (PERI_BASE  + 0x0005180UL)
+#define TSB_CANAMB13_BASE          (PERI_BASE  + 0x00051A0UL)
+#define TSB_CANAMB14_BASE          (PERI_BASE  + 0x00051C0UL)
+#define TSB_CANAMB15_BASE          (PERI_BASE  + 0x00051E0UL)
+#define TSB_CANAMB16_BASE          (PERI_BASE  + 0x0005200UL)
+#define TSB_CANAMB17_BASE          (PERI_BASE  + 0x0005220UL)
+#define TSB_CANAMB18_BASE          (PERI_BASE  + 0x0005240UL)
+#define TSB_CANAMB19_BASE          (PERI_BASE  + 0x0005260UL)
+#define TSB_CANAMB20_BASE          (PERI_BASE  + 0x0005280UL)
+#define TSB_CANAMB21_BASE          (PERI_BASE  + 0x00052A0UL)
+#define TSB_CANAMB22_BASE          (PERI_BASE  + 0x00052C0UL)
+#define TSB_CANAMB23_BASE          (PERI_BASE  + 0x00052E0UL)
+#define TSB_CANAMB24_BASE          (PERI_BASE  + 0x0005300UL)
+#define TSB_CANAMB25_BASE          (PERI_BASE  + 0x0005320UL)
+#define TSB_CANAMB26_BASE          (PERI_BASE  + 0x0005340UL)
+#define TSB_CANAMB27_BASE          (PERI_BASE  + 0x0005360UL)
+#define TSB_CANAMB28_BASE          (PERI_BASE  + 0x0005380UL)
+#define TSB_CANAMB29_BASE          (PERI_BASE  + 0x00053A0UL)
+#define TSB_CANAMB30_BASE          (PERI_BASE  + 0x00053C0UL)
+#define TSB_CANAMB31_BASE          (PERI_BASE  + 0x00053E0UL)
+#define TSB_CANBMB0_BASE           (PERI_BASE  + 0x0006000UL)
+#define TSB_CANBMB1_BASE           (PERI_BASE  + 0x0006020UL)
+#define TSB_CANBMB2_BASE           (PERI_BASE  + 0x0006040UL)
+#define TSB_CANBMB3_BASE           (PERI_BASE  + 0x0006060UL)
+#define TSB_CANBMB4_BASE           (PERI_BASE  + 0x0006080UL)
+#define TSB_CANBMB5_BASE           (PERI_BASE  + 0x00060A0UL)
+#define TSB_CANBMB6_BASE           (PERI_BASE  + 0x00060C0UL)
+#define TSB_CANBMB7_BASE           (PERI_BASE  + 0x00060E0UL)
+#define TSB_CANBMB8_BASE           (PERI_BASE  + 0x0006100UL)
+#define TSB_CANBMB9_BASE           (PERI_BASE  + 0x0006120UL)
+#define TSB_CANBMB10_BASE          (PERI_BASE  + 0x0006140UL)
+#define TSB_CANBMB11_BASE          (PERI_BASE  + 0x0006160UL)
+#define TSB_CANBMB12_BASE          (PERI_BASE  + 0x0006180UL)
+#define TSB_CANBMB13_BASE          (PERI_BASE  + 0x00061A0UL)
+#define TSB_CANBMB14_BASE          (PERI_BASE  + 0x00061C0UL)
+#define TSB_CANBMB15_BASE          (PERI_BASE  + 0x00061E0UL)
+#define TSB_CANBMB16_BASE          (PERI_BASE  + 0x0006200UL)
+#define TSB_CANBMB17_BASE          (PERI_BASE  + 0x0006220UL)
+#define TSB_CANBMB18_BASE          (PERI_BASE  + 0x0006240UL)
+#define TSB_CANBMB19_BASE          (PERI_BASE  + 0x0006260UL)
+#define TSB_CANBMB20_BASE          (PERI_BASE  + 0x0006280UL)
+#define TSB_CANBMB21_BASE          (PERI_BASE  + 0x00062A0UL)
+#define TSB_CANBMB22_BASE          (PERI_BASE  + 0x00062C0UL)
+#define TSB_CANBMB23_BASE          (PERI_BASE  + 0x00062E0UL)
+#define TSB_CANBMB24_BASE          (PERI_BASE  + 0x0006300UL)
+#define TSB_CANBMB25_BASE          (PERI_BASE  + 0x0006320UL)
+#define TSB_CANBMB26_BASE          (PERI_BASE  + 0x0006340UL)
+#define TSB_CANBMB27_BASE          (PERI_BASE  + 0x0006360UL)
+#define TSB_CANBMB28_BASE          (PERI_BASE  + 0x0006380UL)
+#define TSB_CANBMB29_BASE          (PERI_BASE  + 0x00063A0UL)
+#define TSB_CANBMB30_BASE          (PERI_BASE  + 0x00063C0UL)
+#define TSB_CANBMB31_BASE          (PERI_BASE  + 0x00063E0UL)
+#define TSB_CANA_BASE              (PERI_BASE  + 0x0005400UL)
+#define TSB_CANB_BASE              (PERI_BASE  + 0x0006400UL)
+#define TSB_EMA_BASE               (PERI_BASE  + 0x000A000UL)
+#define TSB_SMI0_BASE              (PERI_BASE  + 0x000C000UL)
+#define TSB_IA_BASE                (PERI_BASE  + 0x003E000UL)
+#define TSB_RLM_BASE               (PERI_BASE  + 0x003E400UL)
+#define TSB_LVD_BASE               (PERI_BASE  + 0x003EC00UL)
+#define TSB_TSEL0_BASE             (PERI_BASE  + 0x00A0400UL)
+#define TSB_LTT0_BASE              (PERI_BASE  + 0x003FF00UL)
+#define TSB_TSPI0_BASE             (PERI_BASE  + 0x006A000UL)
+#define TSB_TSPI1_BASE             (PERI_BASE  + 0x006A400UL)
+#define TSB_TSPI2_BASE             (PERI_BASE  + 0x006A800UL)
+#define TSB_TSPI3_BASE             (PERI_BASE  + 0x006AC00UL)
+#define TSB_TSPI4_BASE             (PERI_BASE  + 0x006B000UL)
+#define TSB_TSPI5_BASE             (PERI_BASE  + 0x006B400UL)
+#define TSB_TSPI6_BASE             (PERI_BASE  + 0x00CB800UL)
+#define TSB_TSPI7_BASE             (PERI_BASE  + 0x00CBC00UL)
+#define TSB_TSPI8_BASE             (PERI_BASE  + 0x00CC000UL)
+#define TSB_EXB_BASE               (PERI_BASE  + 0x0076000UL)
+#define TSB_CG_BASE                (PERI_BASE  + 0x0083000UL)
+#define TSB_IB_BASE                (PERI_BASE  + 0x0083200UL)
+#define TSB_IMN_BASE               (PERI_BASE  + 0x0083300UL)
+#define TSB_DNFA_BASE              (PERI_BASE  + 0x00A0200UL)
+#define TSB_DNFB_BASE              (PERI_BASE  + 0x00A0300UL)
+#define TSB_SIWD0_BASE             (PERI_BASE  + 0x00A0600UL)
+#define TSB_NBD_BASE               (PERI_BASE  + 0x00A2000UL)
+#define TSB_MDMAA_BASE             (PERI_BASE  + 0x00A4000UL)
+#define TSB_FURT0_BASE             (PERI_BASE  + 0x00A8000UL)
+#define TSB_FURT1_BASE             (PERI_BASE  + 0x00A9000UL)
+#define TSB_ADA_BASE               (PERI_BASE  + 0x00BA000UL)
+#define TSB_DA0_BASE               (PERI_BASE  + 0x00BC800UL)
+#define TSB_DA1_BASE               (PERI_BASE  + 0x00BC900UL)
+#define TSB_T32A0_BASE             (PERI_BASE  + 0x00C1000UL)
+#define TSB_T32A1_BASE             (PERI_BASE  + 0x00C1400UL)
+#define TSB_T32A2_BASE             (PERI_BASE  + 0x00C1800UL)
+#define TSB_T32A3_BASE             (PERI_BASE  + 0x00C1C00UL)
+#define TSB_T32A4_BASE             (PERI_BASE  + 0x00C2000UL)
+#define TSB_T32A5_BASE             (PERI_BASE  + 0x00C2400UL)
+#define TSB_T32A6_BASE             (PERI_BASE  + 0x00C2800UL)
+#define TSB_T32A7_BASE             (PERI_BASE  + 0x00C2C00UL)
+#define TSB_T32A8_BASE             (PERI_BASE  + 0x00C3000UL)
+#define TSB_T32A9_BASE             (PERI_BASE  + 0x00C3400UL)
+#define TSB_T32A10_BASE            (PERI_BASE  + 0x00C3800UL)
+#define TSB_T32A11_BASE            (PERI_BASE  + 0x00C3C00UL)
+#define TSB_T32A12_BASE            (PERI_BASE  + 0x00C4000UL)
+#define TSB_T32A13_BASE            (PERI_BASE  + 0x00C4400UL)
+#define TSB_T32A14_BASE            (PERI_BASE  + 0x00C4800UL)
+#define TSB_T32A15_BASE            (PERI_BASE  + 0x00C4C00UL)
+#define TSB_TSSI0_BASE             (PERI_BASE  + 0x00CD000UL)
+#define TSB_TSSI1_BASE             (PERI_BASE  + 0x00CD400UL)
+#define TSB_UART0_BASE             (PERI_BASE  + 0x00CE000UL)
+#define TSB_UART1_BASE             (PERI_BASE  + 0x00CE400UL)
+#define TSB_UART2_BASE             (PERI_BASE  + 0x00CE800UL)
+#define TSB_UART3_BASE             (PERI_BASE  + 0x00CEC00UL)
+#define TSB_UART4_BASE             (PERI_BASE  + 0x00CF000UL)
+#define TSB_UART5_BASE             (PERI_BASE  + 0x00CF400UL)
+#define TSB_I2S0_BASE              (PERI_BASE  + 0x00D0000UL)
+#define TSB_I2S1_BASE              (PERI_BASE  + 0x00D0800UL)
+#define TSB_I2C0_BASE              (PERI_BASE  + 0x00D1000UL)
+#define TSB_I2C1_BASE              (PERI_BASE  + 0x00D2000UL)
+#define TSB_I2C2_BASE              (PERI_BASE  + 0x00D3000UL)
+#define TSB_I2C3_BASE              (PERI_BASE  + 0x00D4000UL)
+#define TSB_I2C4_BASE              (PERI_BASE  + 0x00D5000UL)
+#define TSB_EI2C0_BASE             (PERI_BASE  + 0x00D8000UL)
+#define TSB_EI2C1_BASE             (PERI_BASE  + 0x00D9000UL)
+#define TSB_EI2C2_BASE             (PERI_BASE  + 0x00DA000UL)
+#define TSB_EI2C3_BASE             (PERI_BASE  + 0x00DB000UL)
+#define TSB_EI2C4_BASE             (PERI_BASE  + 0x00DC000UL)
+#define TSB_FIRnore_BASE           (PERI_BASE  + 0x00DD000UL)
+#define TSB_PA_BASE                (PERI_BASE  + 0x00E0000UL)
+#define TSB_PB_BASE                (PERI_BASE  + 0x00E0100UL)
+#define TSB_PC_BASE                (PERI_BASE  + 0x00E0200UL)
+#define TSB_PD_BASE                (PERI_BASE  + 0x00E0300UL)
+#define TSB_PE_BASE                (PERI_BASE  + 0x00E0400UL)
+#define TSB_PF_BASE                (PERI_BASE  + 0x00E0500UL)
+#define TSB_PG_BASE                (PERI_BASE  + 0x00E0600UL)
+#define TSB_PH_BASE                (PERI_BASE  + 0x00E0700UL)
+#define TSB_PJ_BASE                (PERI_BASE  + 0x00E0800UL)
+#define TSB_PK_BASE                (PERI_BASE  + 0x00E0900UL)
+#define TSB_PL_BASE                (PERI_BASE  + 0x00E0A00UL)
+#define TSB_PM_BASE                (PERI_BASE  + 0x00E0B00UL)
+#define TSB_PN_BASE                (PERI_BASE  + 0x00E0C00UL)
+#define TSB_PP_BASE                (PERI_BASE  + 0x00E0D00UL)
+#define TSB_PR_BASE                (PERI_BASE  + 0x00E0E00UL)
+#define TSB_PT_BASE                (PERI_BASE  + 0x00E0F00UL)
+#define TSB_PU_BASE                (PERI_BASE  + 0x00E1000UL)
+#define TSB_PV_BASE                (PERI_BASE  + 0x00E1100UL)
+#define TSB_PW_BASE                (PERI_BASE  + 0x00E1200UL)
+#define TSB_PY_BASE                (PERI_BASE  + 0x00E1300UL)
+#define TSB_TRM_BASE               (PERI_BASE  + 0x00E3100UL)
+#define TSB_OFD_BASE               (PERI_BASE  + 0x00E4000UL)
+#define TSB_RTC_BASE               (PERI_BASE  + 0x00E4800UL)
+#define TSB_CEC0_BASE              (PERI_BASE  + 0x00E8000UL)
+#define TSB_RMC0_BASE              (PERI_BASE  + 0x00E8100UL)
+#define TSB_RMC1_BASE              (PERI_BASE  + 0x00E8200UL)
+#define TSB_PMD0_BASE              (PERI_BASE  + 0x00E9000UL)
+#define TSB_ISDA_BASE              (PERI_BASE  + 0x00F0000UL)
+#define TSB_ISDB_BASE              (PERI_BASE  + 0x00F0100UL)
+#define TSB_ISDC_BASE              (PERI_BASE  + 0x00F0200UL)
+#define TSB_USBA_BASE              (PERI_BASE  + 0x0100000UL)
+#define TSB_USBB_BASE              (PERI_BASE  + 0x0140000UL)
+#define TSB_FC_BASE                (PERI_BASE  + 0x1DFF0000UL)
+
+
+/* Peripheral declaration */
+#define TSB_DMACA                  ((   TSB_DMAC_TypeDef *) TSB_DMACA_BASE)
+#define TSB_DMACB                  ((   TSB_DMAC_TypeDef *) TSB_DMACB_BASE)
+#define TSB_CANAMB0                (( TSB_CANAMB_TypeDef *)TSB_CANAMB0_BASE)
+#define TSB_CANAMB1                (( TSB_CANAMB_TypeDef *)TSB_CANAMB1_BASE)
+#define TSB_CANAMB2                (( TSB_CANAMB_TypeDef *)TSB_CANAMB2_BASE)
+#define TSB_CANAMB3                (( TSB_CANAMB_TypeDef *)TSB_CANAMB3_BASE)
+#define TSB_CANAMB4                (( TSB_CANAMB_TypeDef *)TSB_CANAMB4_BASE)
+#define TSB_CANAMB5                (( TSB_CANAMB_TypeDef *)TSB_CANAMB5_BASE)
+#define TSB_CANAMB6                (( TSB_CANAMB_TypeDef *)TSB_CANAMB6_BASE)
+#define TSB_CANAMB7                (( TSB_CANAMB_TypeDef *)TSB_CANAMB7_BASE)
+#define TSB_CANAMB8                (( TSB_CANAMB_TypeDef *)TSB_CANAMB8_BASE)
+#define TSB_CANAMB9                (( TSB_CANAMB_TypeDef *)TSB_CANAMB9_BASE)
+#define TSB_CANAMB10               (( TSB_CANAMB_TypeDef *)TSB_CANAMB10_BASE)
+#define TSB_CANAMB11               (( TSB_CANAMB_TypeDef *)TSB_CANAMB11_BASE)
+#define TSB_CANAMB12               (( TSB_CANAMB_TypeDef *)TSB_CANAMB12_BASE)
+#define TSB_CANAMB13               (( TSB_CANAMB_TypeDef *)TSB_CANAMB13_BASE)
+#define TSB_CANAMB14               (( TSB_CANAMB_TypeDef *)TSB_CANAMB14_BASE)
+#define TSB_CANAMB15               (( TSB_CANAMB_TypeDef *)TSB_CANAMB15_BASE)
+#define TSB_CANAMB16               (( TSB_CANAMB_TypeDef *)TSB_CANAMB16_BASE)
+#define TSB_CANAMB17               (( TSB_CANAMB_TypeDef *)TSB_CANAMB17_BASE)
+#define TSB_CANAMB18               (( TSB_CANAMB_TypeDef *)TSB_CANAMB18_BASE)
+#define TSB_CANAMB19               (( TSB_CANAMB_TypeDef *)TSB_CANAMB19_BASE)
+#define TSB_CANAMB20               (( TSB_CANAMB_TypeDef *)TSB_CANAMB20_BASE)
+#define TSB_CANAMB21               (( TSB_CANAMB_TypeDef *)TSB_CANAMB21_BASE)
+#define TSB_CANAMB22               (( TSB_CANAMB_TypeDef *)TSB_CANAMB22_BASE)
+#define TSB_CANAMB23               (( TSB_CANAMB_TypeDef *)TSB_CANAMB23_BASE)
+#define TSB_CANAMB24               (( TSB_CANAMB_TypeDef *)TSB_CANAMB24_BASE)
+#define TSB_CANAMB25               (( TSB_CANAMB_TypeDef *)TSB_CANAMB25_BASE)
+#define TSB_CANAMB26               (( TSB_CANAMB_TypeDef *)TSB_CANAMB26_BASE)
+#define TSB_CANAMB27               (( TSB_CANAMB_TypeDef *)TSB_CANAMB27_BASE)
+#define TSB_CANAMB28               (( TSB_CANAMB_TypeDef *)TSB_CANAMB28_BASE)
+#define TSB_CANAMB29               (( TSB_CANAMB_TypeDef *)TSB_CANAMB29_BASE)
+#define TSB_CANAMB30               (( TSB_CANAMB_TypeDef *)TSB_CANAMB30_BASE)
+#define TSB_CANAMB31               (( TSB_CANAMB_TypeDef *)TSB_CANAMB31_BASE)
+#define TSB_CANBMB0                (( TSB_CANBMB_TypeDef *)TSB_CANBMB0_BASE)
+#define TSB_CANBMB1                (( TSB_CANBMB_TypeDef *)TSB_CANBMB1_BASE)
+#define TSB_CANBMB2                (( TSB_CANBMB_TypeDef *)TSB_CANBMB2_BASE)
+#define TSB_CANBMB3                (( TSB_CANBMB_TypeDef *)TSB_CANBMB3_BASE)
+#define TSB_CANBMB4                (( TSB_CANBMB_TypeDef *)TSB_CANBMB4_BASE)
+#define TSB_CANBMB5                (( TSB_CANBMB_TypeDef *)TSB_CANBMB5_BASE)
+#define TSB_CANBMB6                (( TSB_CANBMB_TypeDef *)TSB_CANBMB6_BASE)
+#define TSB_CANBMB7                (( TSB_CANBMB_TypeDef *)TSB_CANBMB7_BASE)
+#define TSB_CANBMB8                (( TSB_CANBMB_TypeDef *)TSB_CANBMB8_BASE)
+#define TSB_CANBMB9                (( TSB_CANBMB_TypeDef *)TSB_CANBMB9_BASE)
+#define TSB_CANBMB10               (( TSB_CANBMB_TypeDef *)TSB_CANBMB10_BASE)
+#define TSB_CANBMB11               (( TSB_CANBMB_TypeDef *)TSB_CANBMB11_BASE)
+#define TSB_CANBMB12               (( TSB_CANBMB_TypeDef *)TSB_CANBMB12_BASE)
+#define TSB_CANBMB13               (( TSB_CANBMB_TypeDef *)TSB_CANBMB13_BASE)
+#define TSB_CANBMB14               (( TSB_CANBMB_TypeDef *)TSB_CANBMB14_BASE)
+#define TSB_CANBMB15               (( TSB_CANBMB_TypeDef *)TSB_CANBMB15_BASE)
+#define TSB_CANBMB16               (( TSB_CANBMB_TypeDef *)TSB_CANBMB16_BASE)
+#define TSB_CANBMB17               (( TSB_CANBMB_TypeDef *)TSB_CANBMB17_BASE)
+#define TSB_CANBMB18               (( TSB_CANBMB_TypeDef *)TSB_CANBMB18_BASE)
+#define TSB_CANBMB19               (( TSB_CANBMB_TypeDef *)TSB_CANBMB19_BASE)
+#define TSB_CANBMB20               (( TSB_CANBMB_TypeDef *)TSB_CANBMB20_BASE)
+#define TSB_CANBMB21               (( TSB_CANBMB_TypeDef *)TSB_CANBMB21_BASE)
+#define TSB_CANBMB22               (( TSB_CANBMB_TypeDef *)TSB_CANBMB22_BASE)
+#define TSB_CANBMB23               (( TSB_CANBMB_TypeDef *)TSB_CANBMB23_BASE)
+#define TSB_CANBMB24               (( TSB_CANBMB_TypeDef *)TSB_CANBMB24_BASE)
+#define TSB_CANBMB25               (( TSB_CANBMB_TypeDef *)TSB_CANBMB25_BASE)
+#define TSB_CANBMB26               (( TSB_CANBMB_TypeDef *)TSB_CANBMB26_BASE)
+#define TSB_CANBMB27               (( TSB_CANBMB_TypeDef *)TSB_CANBMB27_BASE)
+#define TSB_CANBMB28               (( TSB_CANBMB_TypeDef *)TSB_CANBMB28_BASE)
+#define TSB_CANBMB29               (( TSB_CANBMB_TypeDef *)TSB_CANBMB29_BASE)
+#define TSB_CANBMB30               (( TSB_CANBMB_TypeDef *)TSB_CANBMB30_BASE)
+#define TSB_CANBMB31               (( TSB_CANBMB_TypeDef *)TSB_CANBMB31_BASE)
+#define TSB_CANA                   ((    TSB_CAN_TypeDef *)  TSB_CANA_BASE)
+#define TSB_CANB                   ((    TSB_CAN_TypeDef *)  TSB_CANB_BASE)
+#define TSB_EMA                    ((     TSB_EM_TypeDef *)   TSB_EMA_BASE)
+#define TSB_SMI0                   ((    TSB_SMI_TypeDef *)  TSB_SMI0_BASE)
+#define TSB_IA                     ((     TSB_IA_TypeDef *)    TSB_IA_BASE)
+#define TSB_RLM                    ((    TSB_RLM_TypeDef *)   TSB_RLM_BASE)
+#define TSB_LVD                    ((    TSB_LVD_TypeDef *)   TSB_LVD_BASE)
+#define TSB_TSEL0                  ((   TSB_TSEL_TypeDef *) TSB_TSEL0_BASE)
+#define TSB_LTT0                   ((    TSB_LTT_TypeDef *)  TSB_LTT0_BASE)
+#define TSB_TSPI0                  ((   TSB_TSPI_TypeDef *) TSB_TSPI0_BASE)
+#define TSB_TSPI1                  ((   TSB_TSPI_TypeDef *) TSB_TSPI1_BASE)
+#define TSB_TSPI2                  ((   TSB_TSPI_TypeDef *) TSB_TSPI2_BASE)
+#define TSB_TSPI3                  ((   TSB_TSPI_TypeDef *) TSB_TSPI3_BASE)
+#define TSB_TSPI4                  ((   TSB_TSPI_TypeDef *) TSB_TSPI4_BASE)
+#define TSB_TSPI5                  ((   TSB_TSPI_TypeDef *) TSB_TSPI5_BASE)
+#define TSB_TSPI6                  ((   TSB_TSPI_TypeDef *) TSB_TSPI6_BASE)
+#define TSB_TSPI7                  ((   TSB_TSPI_TypeDef *) TSB_TSPI7_BASE)
+#define TSB_TSPI8                  ((   TSB_TSPI_TypeDef *) TSB_TSPI8_BASE)
+#define TSB_EXB                    ((    TSB_EXB_TypeDef *)   TSB_EXB_BASE)
+#define TSB_CG                     ((     TSB_CG_TypeDef *)    TSB_CG_BASE)
+#define TSB_IB                     ((     TSB_IB_TypeDef *)    TSB_IB_BASE)
+#define TSB_IMN                    ((    TSB_IMN_TypeDef *)   TSB_IMN_BASE)
+#define TSB_DNFA                   ((    TSB_DNF_TypeDef *)  TSB_DNFA_BASE)
+#define TSB_DNFB                   ((    TSB_DNF_TypeDef *)  TSB_DNFB_BASE)
+#define TSB_SIWD0                  ((   TSB_SIWD_TypeDef *) TSB_SIWD0_BASE)
+#define TSB_NBD                    ((    TSB_NBD_TypeDef *)   TSB_NBD_BASE)
+#define TSB_MDMAA                  ((   TSB_MDMA_TypeDef *) TSB_MDMAA_BASE)
+#define TSB_FURT0                  ((   TSB_FURT_TypeDef *) TSB_FURT0_BASE)
+#define TSB_FURT1                  ((   TSB_FURT_TypeDef *) TSB_FURT1_BASE)
+#define TSB_ADA                    ((     TSB_AD_TypeDef *)   TSB_ADA_BASE)
+#define TSB_DA0                    ((     TSB_DA_TypeDef *)   TSB_DA0_BASE)
+#define TSB_DA1                    ((     TSB_DA_TypeDef *)   TSB_DA1_BASE)
+#define TSB_T32A0                  ((   TSB_T32A_TypeDef *) TSB_T32A0_BASE)
+#define TSB_T32A1                  ((   TSB_T32A_TypeDef *) TSB_T32A1_BASE)
+#define TSB_T32A2                  ((   TSB_T32A_TypeDef *) TSB_T32A2_BASE)
+#define TSB_T32A3                  ((   TSB_T32A_TypeDef *) TSB_T32A3_BASE)
+#define TSB_T32A4                  ((   TSB_T32A_TypeDef *) TSB_T32A4_BASE)
+#define TSB_T32A5                  ((   TSB_T32A_TypeDef *) TSB_T32A5_BASE)
+#define TSB_T32A6                  ((   TSB_T32A_TypeDef *) TSB_T32A6_BASE)
+#define TSB_T32A7                  ((   TSB_T32A_TypeDef *) TSB_T32A7_BASE)
+#define TSB_T32A8                  ((   TSB_T32A_TypeDef *) TSB_T32A8_BASE)
+#define TSB_T32A9                  ((   TSB_T32A_TypeDef *) TSB_T32A9_BASE)
+#define TSB_T32A10                 ((   TSB_T32A_TypeDef *)TSB_T32A10_BASE)
+#define TSB_T32A11                 ((   TSB_T32A_TypeDef *)TSB_T32A11_BASE)
+#define TSB_T32A12                 ((   TSB_T32A_TypeDef *)TSB_T32A12_BASE)
+#define TSB_T32A13                 ((   TSB_T32A_TypeDef *)TSB_T32A13_BASE)
+#define TSB_T32A14                 ((   TSB_T32A_TypeDef *)TSB_T32A14_BASE)
+#define TSB_T32A15                 ((   TSB_T32A_TypeDef *)TSB_T32A15_BASE)
+#define TSB_TSSI0                  ((   TSB_TSSI_TypeDef *) TSB_TSSI0_BASE)
+#define TSB_TSSI1                  ((   TSB_TSSI_TypeDef *) TSB_TSSI1_BASE)
+#define TSB_UART0                  ((   TSB_UART_TypeDef *) TSB_UART0_BASE)
+#define TSB_UART1                  ((   TSB_UART_TypeDef *) TSB_UART1_BASE)
+#define TSB_UART2                  ((   TSB_UART_TypeDef *) TSB_UART2_BASE)
+#define TSB_UART3                  ((   TSB_UART_TypeDef *) TSB_UART3_BASE)
+#define TSB_UART4                  ((   TSB_UART_TypeDef *) TSB_UART4_BASE)
+#define TSB_UART5                  ((   TSB_UART_TypeDef *) TSB_UART5_BASE)
+#define TSB_I2S0                   ((    TSB_I2S_TypeDef *)  TSB_I2S0_BASE)
+#define TSB_I2S1                   ((    TSB_I2S_TypeDef *)  TSB_I2S1_BASE)
+#define TSB_I2C0                   ((    TSB_I2C_TypeDef *)  TSB_I2C0_BASE)
+#define TSB_I2C1                   ((    TSB_I2C_TypeDef *)  TSB_I2C1_BASE)
+#define TSB_I2C2                   ((    TSB_I2C_TypeDef *)  TSB_I2C2_BASE)
+#define TSB_I2C3                   ((    TSB_I2C_TypeDef *)  TSB_I2C3_BASE)
+#define TSB_I2C4                   ((    TSB_I2C_TypeDef *)  TSB_I2C4_BASE)
+#define TSB_EI2C0                  ((   TSB_EI2C_TypeDef *) TSB_EI2C0_BASE)
+#define TSB_EI2C1                  ((   TSB_EI2C_TypeDef *) TSB_EI2C1_BASE)
+#define TSB_EI2C2                  ((   TSB_EI2C_TypeDef *) TSB_EI2C2_BASE)
+#define TSB_EI2C3                  ((   TSB_EI2C_TypeDef *) TSB_EI2C3_BASE)
+#define TSB_EI2C4                  ((   TSB_EI2C_TypeDef *) TSB_EI2C4_BASE)
+#define TSB_FIRnore                ((    TSB_FIR_TypeDef *)TSB_FIRnore_BASE)
+#define TSB_PA                     ((     TSB_PA_TypeDef *)    TSB_PA_BASE)
+#define TSB_PB                     ((     TSB_PB_TypeDef *)    TSB_PB_BASE)
+#define TSB_PC                     ((     TSB_PC_TypeDef *)    TSB_PC_BASE)
+#define TSB_PD                     ((     TSB_PD_TypeDef *)    TSB_PD_BASE)
+#define TSB_PE                     ((     TSB_PE_TypeDef *)    TSB_PE_BASE)
+#define TSB_PF                     ((     TSB_PF_TypeDef *)    TSB_PF_BASE)
+#define TSB_PG                     ((     TSB_PG_TypeDef *)    TSB_PG_BASE)
+#define TSB_PH                     ((     TSB_PH_TypeDef *)    TSB_PH_BASE)
+#define TSB_PJ                     ((     TSB_PJ_TypeDef *)    TSB_PJ_BASE)
+#define TSB_PK                     ((     TSB_PK_TypeDef *)    TSB_PK_BASE)
+#define TSB_PL                     ((     TSB_PL_TypeDef *)    TSB_PL_BASE)
+#define TSB_PM                     ((     TSB_PM_TypeDef *)    TSB_PM_BASE)
+#define TSB_PN                     ((     TSB_PN_TypeDef *)    TSB_PN_BASE)
+#define TSB_PP                     ((     TSB_PP_TypeDef *)    TSB_PP_BASE)
+#define TSB_PR                     ((     TSB_PR_TypeDef *)    TSB_PR_BASE)
+#define TSB_PT                     ((     TSB_PT_TypeDef *)    TSB_PT_BASE)
+#define TSB_PU                     ((     TSB_PU_TypeDef *)    TSB_PU_BASE)
+#define TSB_PV                     ((     TSB_PV_TypeDef *)    TSB_PV_BASE)
+#define TSB_PW                     ((     TSB_PW_TypeDef *)    TSB_PW_BASE)
+#define TSB_PY                     ((     TSB_PY_TypeDef *)    TSB_PY_BASE)
+#define TSB_TRM                    ((    TSB_TRM_TypeDef *)   TSB_TRM_BASE)
+#define TSB_OFD                    ((    TSB_OFD_TypeDef *)   TSB_OFD_BASE)
+#define TSB_RTC                    ((    TSB_RTC_TypeDef *)   TSB_RTC_BASE)
+#define TSB_CEC0                   ((    TSB_CEC_TypeDef *)  TSB_CEC0_BASE)
+#define TSB_RMC0                   ((    TSB_RMC_TypeDef *)  TSB_RMC0_BASE)
+#define TSB_RMC1                   ((    TSB_RMC_TypeDef *)  TSB_RMC1_BASE)
+#define TSB_PMD0                   ((    TSB_PMD_TypeDef *)  TSB_PMD0_BASE)
+#define TSB_ISDA                   ((    TSB_ISD_TypeDef *)  TSB_ISDA_BASE)
+#define TSB_ISDB                   ((    TSB_ISD_TypeDef *)  TSB_ISDB_BASE)
+#define TSB_ISDC                   ((    TSB_ISD_TypeDef *)  TSB_ISDC_BASE)
+#define TSB_USBA                   ((    TSB_USB_TypeDef *)  TSB_USBA_BASE)
+#define TSB_USBB                   ((    TSB_USB_TypeDef *)  TSB_USBB_BASE)
+#define TSB_FC                     ((     TSB_FC_TypeDef *)    TSB_FC_BASE)
+
+
+/* Bit-Band for Device Specific Peripheral Registers */
+#define BITBAND_OFFSET (0x02000000UL)
+#define BITBAND_PERI_BASE (PERI_BASE + BITBAND_OFFSET)
+#define BITBAND_PERI(addr, bitnum) (BITBAND_PERI_BASE + (((uint32_t)(addr) - PERI_BASE) << 5) + ((uint32_t)(bitnum) << 2))
+
+
+
+/* DMA Controller */
+#define TSB_DMACA_INTSTATUS_INTSTATUS0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTSTATUS,0)))
+#define TSB_DMACA_INTSTATUS_INTSTATUS1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTSTATUS,1)))
+#define TSB_DMACA_INTTCSTATUS_INTTCSTATUS0        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTTCSTATUS,0)))
+#define TSB_DMACA_INTTCSTATUS_INTTCSTATUS1        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTTCSTATUS,1)))
+#define TSB_DMACA_INTERRORSTATUS_INTERRSTATUS0    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTERRORSTATUS,0)))
+#define TSB_DMACA_INTERRORSTATUS_INTERRSTATUS1    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->INTERRORSTATUS,1)))
+#define TSB_DMACA_RAWINTTCSTATUS_RAWINTTCS0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTTCSTATUS,0)))
+#define TSB_DMACA_RAWINTTCSTATUS_RAWINTTCS1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTTCSTATUS,1)))
+#define TSB_DMACA_RAWINTERRORSTATUS_RAWINTERRS0   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTERRORSTATUS,0)))
+#define TSB_DMACA_RAWINTERRORSTATUS_RAWINTERRS1   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->RAWINTERRORSTATUS,1)))
+#define TSB_DMACA_ENBLDCHNS_ENABLEDCH0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->ENBLDCHNS,0)))
+#define TSB_DMACA_ENBLDCHNS_ENABLEDCH1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->ENBLDCHNS,1)))
+#define TSB_DMACA_CONFIGURATION_E                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->CONFIGURATION,0)))
+#define TSB_DMACA_C0CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,26)))
+#define TSB_DMACA_C0CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,27)))
+#define TSB_DMACA_C0CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONTROL,31)))
+#define TSB_DMACA_C0CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,0)))
+#define TSB_DMACA_C0CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,14)))
+#define TSB_DMACA_C0CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,15)))
+#define TSB_DMACA_C0CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,16)))
+#define TSB_DMACA_C0CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,17)))
+#define TSB_DMACA_C0CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C0CONFIGURATION,18)))
+#define TSB_DMACA_C1CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,26)))
+#define TSB_DMACA_C1CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,27)))
+#define TSB_DMACA_C1CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONTROL,31)))
+#define TSB_DMACA_C1CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,0)))
+#define TSB_DMACA_C1CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,14)))
+#define TSB_DMACA_C1CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,15)))
+#define TSB_DMACA_C1CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,16)))
+#define TSB_DMACA_C1CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,17)))
+#define TSB_DMACA_C1CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACA->C1CONFIGURATION,18)))
+
+#define TSB_DMACB_INTSTATUS_INTSTATUS0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTSTATUS,0)))
+#define TSB_DMACB_INTSTATUS_INTSTATUS1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTSTATUS,1)))
+#define TSB_DMACB_INTTCSTATUS_INTTCSTATUS0        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTTCSTATUS,0)))
+#define TSB_DMACB_INTTCSTATUS_INTTCSTATUS1        (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTTCSTATUS,1)))
+#define TSB_DMACB_INTERRORSTATUS_INTERRSTATUS0    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTERRORSTATUS,0)))
+#define TSB_DMACB_INTERRORSTATUS_INTERRSTATUS1    (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->INTERRORSTATUS,1)))
+#define TSB_DMACB_RAWINTTCSTATUS_RAWINTTCS0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTTCSTATUS,0)))
+#define TSB_DMACB_RAWINTTCSTATUS_RAWINTTCS1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTTCSTATUS,1)))
+#define TSB_DMACB_RAWINTERRORSTATUS_RAWINTERRS0   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTERRORSTATUS,0)))
+#define TSB_DMACB_RAWINTERRORSTATUS_RAWINTERRS1   (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->RAWINTERRORSTATUS,1)))
+#define TSB_DMACB_ENBLDCHNS_ENABLEDCH0            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->ENBLDCHNS,0)))
+#define TSB_DMACB_ENBLDCHNS_ENABLEDCH1            (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->ENBLDCHNS,1)))
+#define TSB_DMACB_CONFIGURATION_E                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->CONFIGURATION,0)))
+#define TSB_DMACB_C0CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,26)))
+#define TSB_DMACB_C0CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,27)))
+#define TSB_DMACB_C0CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONTROL,31)))
+#define TSB_DMACB_C0CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,0)))
+#define TSB_DMACB_C0CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,14)))
+#define TSB_DMACB_C0CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,15)))
+#define TSB_DMACB_C0CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,16)))
+#define TSB_DMACB_C0CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,17)))
+#define TSB_DMACB_C0CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C0CONFIGURATION,18)))
+#define TSB_DMACB_C1CONTROL_SI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,26)))
+#define TSB_DMACB_C1CONTROL_DI                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,27)))
+#define TSB_DMACB_C1CONTROL_I                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONTROL,31)))
+#define TSB_DMACB_C1CONFIGURATION_E               (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,0)))
+#define TSB_DMACB_C1CONFIGURATION_IE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,14)))
+#define TSB_DMACB_C1CONFIGURATION_ITC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,15)))
+#define TSB_DMACB_C1CONFIGURATION_LOCK            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,16)))
+#define TSB_DMACB_C1CONFIGURATION_ACTIVE          (*((__I  uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,17)))
+#define TSB_DMACB_C1CONFIGURATION_HALT            (*((__IO uint32_t *)BITBAND_PERI(&TSB_DMACB->C1CONFIGURATION,18)))
+
+
+/* CAN Controller Mailbox RAM (CANMB) */
+#define TSB_CANAMB0_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,29)))
+#define TSB_CANAMB0_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,30)))
+#define TSB_CANAMB0_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->ID,31)))
+#define TSB_CANAMB0_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB0->TSVMCF,4)))
+
+#define TSB_CANAMB1_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,29)))
+#define TSB_CANAMB1_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,30)))
+#define TSB_CANAMB1_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->ID,31)))
+#define TSB_CANAMB1_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB1->TSVMCF,4)))
+
+#define TSB_CANAMB2_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,29)))
+#define TSB_CANAMB2_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,30)))
+#define TSB_CANAMB2_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->ID,31)))
+#define TSB_CANAMB2_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB2->TSVMCF,4)))
+
+#define TSB_CANAMB3_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,29)))
+#define TSB_CANAMB3_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,30)))
+#define TSB_CANAMB3_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->ID,31)))
+#define TSB_CANAMB3_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB3->TSVMCF,4)))
+
+#define TSB_CANAMB4_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,29)))
+#define TSB_CANAMB4_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,30)))
+#define TSB_CANAMB4_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->ID,31)))
+#define TSB_CANAMB4_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB4->TSVMCF,4)))
+
+#define TSB_CANAMB5_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,29)))
+#define TSB_CANAMB5_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,30)))
+#define TSB_CANAMB5_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->ID,31)))
+#define TSB_CANAMB5_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB5->TSVMCF,4)))
+
+#define TSB_CANAMB6_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,29)))
+#define TSB_CANAMB6_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,30)))
+#define TSB_CANAMB6_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->ID,31)))
+#define TSB_CANAMB6_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB6->TSVMCF,4)))
+
+#define TSB_CANAMB7_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,29)))
+#define TSB_CANAMB7_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,30)))
+#define TSB_CANAMB7_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->ID,31)))
+#define TSB_CANAMB7_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB7->TSVMCF,4)))
+
+#define TSB_CANAMB8_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,29)))
+#define TSB_CANAMB8_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,30)))
+#define TSB_CANAMB8_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->ID,31)))
+#define TSB_CANAMB8_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB8->TSVMCF,4)))
+
+#define TSB_CANAMB9_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,29)))
+#define TSB_CANAMB9_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,30)))
+#define TSB_CANAMB9_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->ID,31)))
+#define TSB_CANAMB9_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB9->TSVMCF,4)))
+
+#define TSB_CANAMB10_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,29)))
+#define TSB_CANAMB10_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,30)))
+#define TSB_CANAMB10_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->ID,31)))
+#define TSB_CANAMB10_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB10->TSVMCF,4)))
+
+#define TSB_CANAMB11_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,29)))
+#define TSB_CANAMB11_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,30)))
+#define TSB_CANAMB11_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->ID,31)))
+#define TSB_CANAMB11_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB11->TSVMCF,4)))
+
+#define TSB_CANAMB12_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,29)))
+#define TSB_CANAMB12_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,30)))
+#define TSB_CANAMB12_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->ID,31)))
+#define TSB_CANAMB12_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB12->TSVMCF,4)))
+
+#define TSB_CANAMB13_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,29)))
+#define TSB_CANAMB13_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,30)))
+#define TSB_CANAMB13_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->ID,31)))
+#define TSB_CANAMB13_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB13->TSVMCF,4)))
+
+#define TSB_CANAMB14_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,29)))
+#define TSB_CANAMB14_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,30)))
+#define TSB_CANAMB14_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->ID,31)))
+#define TSB_CANAMB14_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB14->TSVMCF,4)))
+
+#define TSB_CANAMB15_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,29)))
+#define TSB_CANAMB15_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,30)))
+#define TSB_CANAMB15_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->ID,31)))
+#define TSB_CANAMB15_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB15->TSVMCF,4)))
+
+#define TSB_CANAMB16_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,29)))
+#define TSB_CANAMB16_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,30)))
+#define TSB_CANAMB16_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->ID,31)))
+#define TSB_CANAMB16_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB16->TSVMCF,4)))
+
+#define TSB_CANAMB17_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,29)))
+#define TSB_CANAMB17_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,30)))
+#define TSB_CANAMB17_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->ID,31)))
+#define TSB_CANAMB17_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB17->TSVMCF,4)))
+
+#define TSB_CANAMB18_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,29)))
+#define TSB_CANAMB18_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,30)))
+#define TSB_CANAMB18_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->ID,31)))
+#define TSB_CANAMB18_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB18->TSVMCF,4)))
+
+#define TSB_CANAMB19_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,29)))
+#define TSB_CANAMB19_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,30)))
+#define TSB_CANAMB19_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->ID,31)))
+#define TSB_CANAMB19_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB19->TSVMCF,4)))
+
+#define TSB_CANAMB20_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,29)))
+#define TSB_CANAMB20_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,30)))
+#define TSB_CANAMB20_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->ID,31)))
+#define TSB_CANAMB20_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB20->TSVMCF,4)))
+
+#define TSB_CANAMB21_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,29)))
+#define TSB_CANAMB21_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,30)))
+#define TSB_CANAMB21_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->ID,31)))
+#define TSB_CANAMB21_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB21->TSVMCF,4)))
+
+#define TSB_CANAMB22_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,29)))
+#define TSB_CANAMB22_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,30)))
+#define TSB_CANAMB22_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->ID,31)))
+#define TSB_CANAMB22_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB22->TSVMCF,4)))
+
+#define TSB_CANAMB23_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,29)))
+#define TSB_CANAMB23_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,30)))
+#define TSB_CANAMB23_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->ID,31)))
+#define TSB_CANAMB23_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB23->TSVMCF,4)))
+
+#define TSB_CANAMB24_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,29)))
+#define TSB_CANAMB24_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,30)))
+#define TSB_CANAMB24_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->ID,31)))
+#define TSB_CANAMB24_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB24->TSVMCF,4)))
+
+#define TSB_CANAMB25_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,29)))
+#define TSB_CANAMB25_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,30)))
+#define TSB_CANAMB25_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->ID,31)))
+#define TSB_CANAMB25_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB25->TSVMCF,4)))
+
+#define TSB_CANAMB26_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,29)))
+#define TSB_CANAMB26_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,30)))
+#define TSB_CANAMB26_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->ID,31)))
+#define TSB_CANAMB26_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB26->TSVMCF,4)))
+
+#define TSB_CANAMB27_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,29)))
+#define TSB_CANAMB27_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,30)))
+#define TSB_CANAMB27_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->ID,31)))
+#define TSB_CANAMB27_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB27->TSVMCF,4)))
+
+#define TSB_CANAMB28_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,29)))
+#define TSB_CANAMB28_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,30)))
+#define TSB_CANAMB28_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->ID,31)))
+#define TSB_CANAMB28_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB28->TSVMCF,4)))
+
+#define TSB_CANAMB29_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,29)))
+#define TSB_CANAMB29_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,30)))
+#define TSB_CANAMB29_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->ID,31)))
+#define TSB_CANAMB29_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB29->TSVMCF,4)))
+
+#define TSB_CANAMB30_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,29)))
+#define TSB_CANAMB30_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,30)))
+#define TSB_CANAMB30_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->ID,31)))
+#define TSB_CANAMB30_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB30->TSVMCF,4)))
+
+#define TSB_CANAMB31_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,29)))
+#define TSB_CANAMB31_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,30)))
+#define TSB_CANAMB31_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->ID,31)))
+#define TSB_CANAMB31_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANAMB31->TSVMCF,4)))
+
+
+/* CAN Controller Mailbox RAM (CANMB) */
+#define TSB_CANBMB0_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,29)))
+#define TSB_CANBMB0_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,30)))
+#define TSB_CANBMB0_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->ID,31)))
+#define TSB_CANBMB0_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB0->TSVMCF,4)))
+
+#define TSB_CANBMB1_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,29)))
+#define TSB_CANBMB1_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,30)))
+#define TSB_CANBMB1_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->ID,31)))
+#define TSB_CANBMB1_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB1->TSVMCF,4)))
+
+#define TSB_CANBMB2_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,29)))
+#define TSB_CANBMB2_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,30)))
+#define TSB_CANBMB2_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->ID,31)))
+#define TSB_CANBMB2_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB2->TSVMCF,4)))
+
+#define TSB_CANBMB3_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,29)))
+#define TSB_CANBMB3_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,30)))
+#define TSB_CANBMB3_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->ID,31)))
+#define TSB_CANBMB3_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB3->TSVMCF,4)))
+
+#define TSB_CANBMB4_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,29)))
+#define TSB_CANBMB4_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,30)))
+#define TSB_CANBMB4_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->ID,31)))
+#define TSB_CANBMB4_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB4->TSVMCF,4)))
+
+#define TSB_CANBMB5_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,29)))
+#define TSB_CANBMB5_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,30)))
+#define TSB_CANBMB5_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->ID,31)))
+#define TSB_CANBMB5_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB5->TSVMCF,4)))
+
+#define TSB_CANBMB6_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,29)))
+#define TSB_CANBMB6_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,30)))
+#define TSB_CANBMB6_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->ID,31)))
+#define TSB_CANBMB6_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB6->TSVMCF,4)))
+
+#define TSB_CANBMB7_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,29)))
+#define TSB_CANBMB7_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,30)))
+#define TSB_CANBMB7_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->ID,31)))
+#define TSB_CANBMB7_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB7->TSVMCF,4)))
+
+#define TSB_CANBMB8_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,29)))
+#define TSB_CANBMB8_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,30)))
+#define TSB_CANBMB8_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->ID,31)))
+#define TSB_CANBMB8_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB8->TSVMCF,4)))
+
+#define TSB_CANBMB9_ID_RFH                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,29)))
+#define TSB_CANBMB9_ID_GAME_LAME                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,30)))
+#define TSB_CANBMB9_ID_IDE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->ID,31)))
+#define TSB_CANBMB9_TSVMCF_RTR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB9->TSVMCF,4)))
+
+#define TSB_CANBMB10_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,29)))
+#define TSB_CANBMB10_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,30)))
+#define TSB_CANBMB10_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->ID,31)))
+#define TSB_CANBMB10_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB10->TSVMCF,4)))
+
+#define TSB_CANBMB11_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,29)))
+#define TSB_CANBMB11_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,30)))
+#define TSB_CANBMB11_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->ID,31)))
+#define TSB_CANBMB11_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB11->TSVMCF,4)))
+
+#define TSB_CANBMB12_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,29)))
+#define TSB_CANBMB12_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,30)))
+#define TSB_CANBMB12_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->ID,31)))
+#define TSB_CANBMB12_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB12->TSVMCF,4)))
+
+#define TSB_CANBMB13_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,29)))
+#define TSB_CANBMB13_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,30)))
+#define TSB_CANBMB13_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->ID,31)))
+#define TSB_CANBMB13_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB13->TSVMCF,4)))
+
+#define TSB_CANBMB14_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,29)))
+#define TSB_CANBMB14_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,30)))
+#define TSB_CANBMB14_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->ID,31)))
+#define TSB_CANBMB14_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB14->TSVMCF,4)))
+
+#define TSB_CANBMB15_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,29)))
+#define TSB_CANBMB15_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,30)))
+#define TSB_CANBMB15_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->ID,31)))
+#define TSB_CANBMB15_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB15->TSVMCF,4)))
+
+#define TSB_CANBMB16_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,29)))
+#define TSB_CANBMB16_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,30)))
+#define TSB_CANBMB16_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->ID,31)))
+#define TSB_CANBMB16_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB16->TSVMCF,4)))
+
+#define TSB_CANBMB17_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,29)))
+#define TSB_CANBMB17_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,30)))
+#define TSB_CANBMB17_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->ID,31)))
+#define TSB_CANBMB17_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB17->TSVMCF,4)))
+
+#define TSB_CANBMB18_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,29)))
+#define TSB_CANBMB18_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,30)))
+#define TSB_CANBMB18_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->ID,31)))
+#define TSB_CANBMB18_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB18->TSVMCF,4)))
+
+#define TSB_CANBMB19_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,29)))
+#define TSB_CANBMB19_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,30)))
+#define TSB_CANBMB19_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->ID,31)))
+#define TSB_CANBMB19_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB19->TSVMCF,4)))
+
+#define TSB_CANBMB20_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,29)))
+#define TSB_CANBMB20_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,30)))
+#define TSB_CANBMB20_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->ID,31)))
+#define TSB_CANBMB20_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB20->TSVMCF,4)))
+
+#define TSB_CANBMB21_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,29)))
+#define TSB_CANBMB21_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,30)))
+#define TSB_CANBMB21_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->ID,31)))
+#define TSB_CANBMB21_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB21->TSVMCF,4)))
+
+#define TSB_CANBMB22_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,29)))
+#define TSB_CANBMB22_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,30)))
+#define TSB_CANBMB22_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->ID,31)))
+#define TSB_CANBMB22_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB22->TSVMCF,4)))
+
+#define TSB_CANBMB23_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,29)))
+#define TSB_CANBMB23_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,30)))
+#define TSB_CANBMB23_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->ID,31)))
+#define TSB_CANBMB23_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB23->TSVMCF,4)))
+
+#define TSB_CANBMB24_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,29)))
+#define TSB_CANBMB24_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,30)))
+#define TSB_CANBMB24_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->ID,31)))
+#define TSB_CANBMB24_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB24->TSVMCF,4)))
+
+#define TSB_CANBMB25_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,29)))
+#define TSB_CANBMB25_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,30)))
+#define TSB_CANBMB25_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->ID,31)))
+#define TSB_CANBMB25_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB25->TSVMCF,4)))
+
+#define TSB_CANBMB26_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,29)))
+#define TSB_CANBMB26_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,30)))
+#define TSB_CANBMB26_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->ID,31)))
+#define TSB_CANBMB26_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB26->TSVMCF,4)))
+
+#define TSB_CANBMB27_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,29)))
+#define TSB_CANBMB27_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,30)))
+#define TSB_CANBMB27_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->ID,31)))
+#define TSB_CANBMB27_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB27->TSVMCF,4)))
+
+#define TSB_CANBMB28_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,29)))
+#define TSB_CANBMB28_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,30)))
+#define TSB_CANBMB28_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->ID,31)))
+#define TSB_CANBMB28_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB28->TSVMCF,4)))
+
+#define TSB_CANBMB29_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,29)))
+#define TSB_CANBMB29_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,30)))
+#define TSB_CANBMB29_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->ID,31)))
+#define TSB_CANBMB29_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB29->TSVMCF,4)))
+
+#define TSB_CANBMB30_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,29)))
+#define TSB_CANBMB30_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,30)))
+#define TSB_CANBMB30_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->ID,31)))
+#define TSB_CANBMB30_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB30->TSVMCF,4)))
+
+#define TSB_CANBMB31_ID_RFH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,29)))
+#define TSB_CANBMB31_ID_GAME_LAME                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,30)))
+#define TSB_CANBMB31_ID_IDE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->ID,31)))
+#define TSB_CANBMB31_TSVMCF_RTR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANBMB31->TSVMCF,4)))
+
+
+/* CAN Controller (CAN) */
+#define TSB_CANA_MC_MC0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,0)))
+#define TSB_CANA_MC_MC1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,1)))
+#define TSB_CANA_MC_MC2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,2)))
+#define TSB_CANA_MC_MC3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,3)))
+#define TSB_CANA_MC_MC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,4)))
+#define TSB_CANA_MC_MC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,5)))
+#define TSB_CANA_MC_MC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,6)))
+#define TSB_CANA_MC_MC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,7)))
+#define TSB_CANA_MC_MC8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,8)))
+#define TSB_CANA_MC_MC9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,9)))
+#define TSB_CANA_MC_MC10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,10)))
+#define TSB_CANA_MC_MC11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,11)))
+#define TSB_CANA_MC_MC12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,12)))
+#define TSB_CANA_MC_MC13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,13)))
+#define TSB_CANA_MC_MC14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,14)))
+#define TSB_CANA_MC_MC15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,15)))
+#define TSB_CANA_MC_MC16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,16)))
+#define TSB_CANA_MC_MC17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,17)))
+#define TSB_CANA_MC_MC18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,18)))
+#define TSB_CANA_MC_MC19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,19)))
+#define TSB_CANA_MC_MC20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,20)))
+#define TSB_CANA_MC_MC21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,21)))
+#define TSB_CANA_MC_MC22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,22)))
+#define TSB_CANA_MC_MC23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,23)))
+#define TSB_CANA_MC_MC24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,24)))
+#define TSB_CANA_MC_MC25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,25)))
+#define TSB_CANA_MC_MC26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,26)))
+#define TSB_CANA_MC_MC27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,27)))
+#define TSB_CANA_MC_MC28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,28)))
+#define TSB_CANA_MC_MC29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,29)))
+#define TSB_CANA_MC_MC30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,30)))
+#define TSB_CANA_MC_MC31                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MC,31)))
+#define TSB_CANA_MD_MD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,0)))
+#define TSB_CANA_MD_MD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,1)))
+#define TSB_CANA_MD_MD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,2)))
+#define TSB_CANA_MD_MD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,3)))
+#define TSB_CANA_MD_MD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,4)))
+#define TSB_CANA_MD_MD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,5)))
+#define TSB_CANA_MD_MD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,6)))
+#define TSB_CANA_MD_MD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,7)))
+#define TSB_CANA_MD_MD8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,8)))
+#define TSB_CANA_MD_MD9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,9)))
+#define TSB_CANA_MD_MD10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,10)))
+#define TSB_CANA_MD_MD11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,11)))
+#define TSB_CANA_MD_MD12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,12)))
+#define TSB_CANA_MD_MD13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,13)))
+#define TSB_CANA_MD_MD14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,14)))
+#define TSB_CANA_MD_MD15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,15)))
+#define TSB_CANA_MD_MD16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,16)))
+#define TSB_CANA_MD_MD17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,17)))
+#define TSB_CANA_MD_MD18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,18)))
+#define TSB_CANA_MD_MD19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,19)))
+#define TSB_CANA_MD_MD20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,20)))
+#define TSB_CANA_MD_MD21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,21)))
+#define TSB_CANA_MD_MD22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,22)))
+#define TSB_CANA_MD_MD23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,23)))
+#define TSB_CANA_MD_MD24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,24)))
+#define TSB_CANA_MD_MD25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,25)))
+#define TSB_CANA_MD_MD26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,26)))
+#define TSB_CANA_MD_MD27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,27)))
+#define TSB_CANA_MD_MD28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,28)))
+#define TSB_CANA_MD_MD29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,29)))
+#define TSB_CANA_MD_MD30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MD,30)))
+#define TSB_CANA_MD_MD31                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->MD,31)))
+#define TSB_CANA_TRS_TRS0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,0)))
+#define TSB_CANA_TRS_TRS1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,1)))
+#define TSB_CANA_TRS_TRS2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,2)))
+#define TSB_CANA_TRS_TRS3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,3)))
+#define TSB_CANA_TRS_TRS4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,4)))
+#define TSB_CANA_TRS_TRS5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,5)))
+#define TSB_CANA_TRS_TRS6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,6)))
+#define TSB_CANA_TRS_TRS7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,7)))
+#define TSB_CANA_TRS_TRS8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,8)))
+#define TSB_CANA_TRS_TRS9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,9)))
+#define TSB_CANA_TRS_TRS10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,10)))
+#define TSB_CANA_TRS_TRS11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,11)))
+#define TSB_CANA_TRS_TRS12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,12)))
+#define TSB_CANA_TRS_TRS13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,13)))
+#define TSB_CANA_TRS_TRS14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,14)))
+#define TSB_CANA_TRS_TRS15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,15)))
+#define TSB_CANA_TRS_TRS16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,16)))
+#define TSB_CANA_TRS_TRS17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,17)))
+#define TSB_CANA_TRS_TRS18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,18)))
+#define TSB_CANA_TRS_TRS19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,19)))
+#define TSB_CANA_TRS_TRS20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,20)))
+#define TSB_CANA_TRS_TRS21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,21)))
+#define TSB_CANA_TRS_TRS22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,22)))
+#define TSB_CANA_TRS_TRS23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,23)))
+#define TSB_CANA_TRS_TRS24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,24)))
+#define TSB_CANA_TRS_TRS25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,25)))
+#define TSB_CANA_TRS_TRS26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,26)))
+#define TSB_CANA_TRS_TRS27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,27)))
+#define TSB_CANA_TRS_TRS28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,28)))
+#define TSB_CANA_TRS_TRS29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,29)))
+#define TSB_CANA_TRS_TRS30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRS,30)))
+#define TSB_CANA_TRR_TRR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,0)))
+#define TSB_CANA_TRR_TRR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,1)))
+#define TSB_CANA_TRR_TRR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,2)))
+#define TSB_CANA_TRR_TRR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,3)))
+#define TSB_CANA_TRR_TRR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,4)))
+#define TSB_CANA_TRR_TRR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,5)))
+#define TSB_CANA_TRR_TRR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,6)))
+#define TSB_CANA_TRR_TRR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,7)))
+#define TSB_CANA_TRR_TRR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,8)))
+#define TSB_CANA_TRR_TRR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,9)))
+#define TSB_CANA_TRR_TRR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,10)))
+#define TSB_CANA_TRR_TRR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,11)))
+#define TSB_CANA_TRR_TRR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,12)))
+#define TSB_CANA_TRR_TRR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,13)))
+#define TSB_CANA_TRR_TRR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,14)))
+#define TSB_CANA_TRR_TRR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,15)))
+#define TSB_CANA_TRR_TRR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,16)))
+#define TSB_CANA_TRR_TRR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,17)))
+#define TSB_CANA_TRR_TRR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,18)))
+#define TSB_CANA_TRR_TRR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,19)))
+#define TSB_CANA_TRR_TRR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,20)))
+#define TSB_CANA_TRR_TRR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,21)))
+#define TSB_CANA_TRR_TRR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,22)))
+#define TSB_CANA_TRR_TRR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,23)))
+#define TSB_CANA_TRR_TRR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,24)))
+#define TSB_CANA_TRR_TRR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,25)))
+#define TSB_CANA_TRR_TRR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,26)))
+#define TSB_CANA_TRR_TRR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,27)))
+#define TSB_CANA_TRR_TRR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,28)))
+#define TSB_CANA_TRR_TRR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,29)))
+#define TSB_CANA_TRR_TRR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TRR,30)))
+#define TSB_CANA_TA_TA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,0)))
+#define TSB_CANA_TA_TA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,1)))
+#define TSB_CANA_TA_TA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,2)))
+#define TSB_CANA_TA_TA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,3)))
+#define TSB_CANA_TA_TA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,4)))
+#define TSB_CANA_TA_TA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,5)))
+#define TSB_CANA_TA_TA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,6)))
+#define TSB_CANA_TA_TA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,7)))
+#define TSB_CANA_TA_TA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,8)))
+#define TSB_CANA_TA_TA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,9)))
+#define TSB_CANA_TA_TA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,10)))
+#define TSB_CANA_TA_TA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,11)))
+#define TSB_CANA_TA_TA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,12)))
+#define TSB_CANA_TA_TA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,13)))
+#define TSB_CANA_TA_TA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,14)))
+#define TSB_CANA_TA_TA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,15)))
+#define TSB_CANA_TA_TA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,16)))
+#define TSB_CANA_TA_TA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,17)))
+#define TSB_CANA_TA_TA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,18)))
+#define TSB_CANA_TA_TA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,19)))
+#define TSB_CANA_TA_TA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,20)))
+#define TSB_CANA_TA_TA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,21)))
+#define TSB_CANA_TA_TA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,22)))
+#define TSB_CANA_TA_TA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,23)))
+#define TSB_CANA_TA_TA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,24)))
+#define TSB_CANA_TA_TA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,25)))
+#define TSB_CANA_TA_TA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,26)))
+#define TSB_CANA_TA_TA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,27)))
+#define TSB_CANA_TA_TA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,28)))
+#define TSB_CANA_TA_TA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,29)))
+#define TSB_CANA_TA_TA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->TA,30)))
+#define TSB_CANA_AA_AA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,0)))
+#define TSB_CANA_AA_AA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,1)))
+#define TSB_CANA_AA_AA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,2)))
+#define TSB_CANA_AA_AA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,3)))
+#define TSB_CANA_AA_AA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,4)))
+#define TSB_CANA_AA_AA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,5)))
+#define TSB_CANA_AA_AA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,6)))
+#define TSB_CANA_AA_AA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,7)))
+#define TSB_CANA_AA_AA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,8)))
+#define TSB_CANA_AA_AA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,9)))
+#define TSB_CANA_AA_AA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,10)))
+#define TSB_CANA_AA_AA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,11)))
+#define TSB_CANA_AA_AA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,12)))
+#define TSB_CANA_AA_AA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,13)))
+#define TSB_CANA_AA_AA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,14)))
+#define TSB_CANA_AA_AA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,15)))
+#define TSB_CANA_AA_AA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,16)))
+#define TSB_CANA_AA_AA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,17)))
+#define TSB_CANA_AA_AA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,18)))
+#define TSB_CANA_AA_AA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,19)))
+#define TSB_CANA_AA_AA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,20)))
+#define TSB_CANA_AA_AA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,21)))
+#define TSB_CANA_AA_AA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,22)))
+#define TSB_CANA_AA_AA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,23)))
+#define TSB_CANA_AA_AA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,24)))
+#define TSB_CANA_AA_AA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,25)))
+#define TSB_CANA_AA_AA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,26)))
+#define TSB_CANA_AA_AA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,27)))
+#define TSB_CANA_AA_AA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,28)))
+#define TSB_CANA_AA_AA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,29)))
+#define TSB_CANA_AA_AA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->AA,30)))
+#define TSB_CANA_RMP_RMP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,0)))
+#define TSB_CANA_RMP_RMP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,1)))
+#define TSB_CANA_RMP_RMP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,2)))
+#define TSB_CANA_RMP_RMP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,3)))
+#define TSB_CANA_RMP_RMP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,4)))
+#define TSB_CANA_RMP_RMP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,5)))
+#define TSB_CANA_RMP_RMP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,6)))
+#define TSB_CANA_RMP_RMP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,7)))
+#define TSB_CANA_RMP_RMP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,8)))
+#define TSB_CANA_RMP_RMP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,9)))
+#define TSB_CANA_RMP_RMP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,10)))
+#define TSB_CANA_RMP_RMP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,11)))
+#define TSB_CANA_RMP_RMP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,12)))
+#define TSB_CANA_RMP_RMP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,13)))
+#define TSB_CANA_RMP_RMP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,14)))
+#define TSB_CANA_RMP_RMP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,15)))
+#define TSB_CANA_RMP_RMP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,16)))
+#define TSB_CANA_RMP_RMP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,17)))
+#define TSB_CANA_RMP_RMP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,18)))
+#define TSB_CANA_RMP_RMP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,19)))
+#define TSB_CANA_RMP_RMP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,20)))
+#define TSB_CANA_RMP_RMP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,21)))
+#define TSB_CANA_RMP_RMP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,22)))
+#define TSB_CANA_RMP_RMP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,23)))
+#define TSB_CANA_RMP_RMP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,24)))
+#define TSB_CANA_RMP_RMP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,25)))
+#define TSB_CANA_RMP_RMP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,26)))
+#define TSB_CANA_RMP_RMP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,27)))
+#define TSB_CANA_RMP_RMP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,28)))
+#define TSB_CANA_RMP_RMP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,29)))
+#define TSB_CANA_RMP_RMP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,30)))
+#define TSB_CANA_RMP_RMP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RMP,31)))
+#define TSB_CANA_RML_RML0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,0)))
+#define TSB_CANA_RML_RML1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,1)))
+#define TSB_CANA_RML_RML2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,2)))
+#define TSB_CANA_RML_RML3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,3)))
+#define TSB_CANA_RML_RML4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,4)))
+#define TSB_CANA_RML_RML5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,5)))
+#define TSB_CANA_RML_RML6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,6)))
+#define TSB_CANA_RML_RML7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,7)))
+#define TSB_CANA_RML_RML8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,8)))
+#define TSB_CANA_RML_RML9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,9)))
+#define TSB_CANA_RML_RML10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,10)))
+#define TSB_CANA_RML_RML11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,11)))
+#define TSB_CANA_RML_RML12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,12)))
+#define TSB_CANA_RML_RML13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,13)))
+#define TSB_CANA_RML_RML14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,14)))
+#define TSB_CANA_RML_RML15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,15)))
+#define TSB_CANA_RML_RML16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,16)))
+#define TSB_CANA_RML_RML17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,17)))
+#define TSB_CANA_RML_RML18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,18)))
+#define TSB_CANA_RML_RML19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,19)))
+#define TSB_CANA_RML_RML20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,20)))
+#define TSB_CANA_RML_RML21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,21)))
+#define TSB_CANA_RML_RML22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,22)))
+#define TSB_CANA_RML_RML23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,23)))
+#define TSB_CANA_RML_RML24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,24)))
+#define TSB_CANA_RML_RML25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,25)))
+#define TSB_CANA_RML_RML26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,26)))
+#define TSB_CANA_RML_RML27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,27)))
+#define TSB_CANA_RML_RML28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,28)))
+#define TSB_CANA_RML_RML29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,29)))
+#define TSB_CANA_RML_RML30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,30)))
+#define TSB_CANA_RML_RML31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RML,31)))
+#define TSB_CANA_LAM_LAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->LAM,31)))
+#define TSB_CANA_GAM_GAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GAM,31)))
+#define TSB_CANA_MCR_SRES                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,0)))
+#define TSB_CANA_MCR_TSCC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,1)))
+#define TSB_CANA_MCR_MTOS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,3)))
+#define TSB_CANA_MCR_WUBA                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,4)))
+#define TSB_CANA_MCR_SMR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,6)))
+#define TSB_CANA_MCR_CCR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,7)))
+#define TSB_CANA_MCR_TSTERR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,8)))
+#define TSB_CANA_MCR_TSTLB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,9)))
+#define TSB_CANA_MCR_SUR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MCR,11)))
+#define TSB_CANA_GSR_EW                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,0)))
+#define TSB_CANA_GSR_EP                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,1)))
+#define TSB_CANA_GSR_BO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,2)))
+#define TSB_CANA_GSR_TSO                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,3)))
+#define TSB_CANA_GSR_SMA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,6)))
+#define TSB_CANA_GSR_CCE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,7)))
+#define TSB_CANA_GSR_SUA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,8)))
+#define TSB_CANA_GSR_TM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,10)))
+#define TSB_CANA_GSR_RM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANA->GSR,11)))
+#define TSB_CANA_BCR2_SAM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->BCR2,7)))
+#define TSB_CANA_GIF_WLIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,0)))
+#define TSB_CANA_GIF_EPIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,1)))
+#define TSB_CANA_GIF_BOIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,2)))
+#define TSB_CANA_GIF_TSOIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,3)))
+#define TSB_CANA_GIF_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,4)))
+#define TSB_CANA_GIF_RMLIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,5)))
+#define TSB_CANA_GIF_WUIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,6)))
+#define TSB_CANA_GIF_RFPF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIF,7)))
+#define TSB_CANA_GIM_WLIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,0)))
+#define TSB_CANA_GIM_EPIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,1)))
+#define TSB_CANA_GIM_BOIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,2)))
+#define TSB_CANA_GIM_TSOIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,3)))
+#define TSB_CANA_GIM_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,4)))
+#define TSB_CANA_GIM_RMLIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,5)))
+#define TSB_CANA_GIM_WUIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,6)))
+#define TSB_CANA_GIM_RFPM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->GIM,7)))
+#define TSB_CANA_MBTIF_MBTIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,0)))
+#define TSB_CANA_MBTIF_MBTIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,1)))
+#define TSB_CANA_MBTIF_MBTIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,2)))
+#define TSB_CANA_MBTIF_MBTIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,3)))
+#define TSB_CANA_MBTIF_MBTIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,4)))
+#define TSB_CANA_MBTIF_MBTIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,5)))
+#define TSB_CANA_MBTIF_MBTIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,6)))
+#define TSB_CANA_MBTIF_MBTIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,7)))
+#define TSB_CANA_MBTIF_MBTIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,8)))
+#define TSB_CANA_MBTIF_MBTIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,9)))
+#define TSB_CANA_MBTIF_MBTIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,10)))
+#define TSB_CANA_MBTIF_MBTIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,11)))
+#define TSB_CANA_MBTIF_MBTIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,12)))
+#define TSB_CANA_MBTIF_MBTIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,13)))
+#define TSB_CANA_MBTIF_MBTIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,14)))
+#define TSB_CANA_MBTIF_MBTIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,15)))
+#define TSB_CANA_MBTIF_MBTIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,16)))
+#define TSB_CANA_MBTIF_MBTIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,17)))
+#define TSB_CANA_MBTIF_MBTIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,18)))
+#define TSB_CANA_MBTIF_MBTIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,19)))
+#define TSB_CANA_MBTIF_MBTIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,20)))
+#define TSB_CANA_MBTIF_MBTIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,21)))
+#define TSB_CANA_MBTIF_MBTIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,22)))
+#define TSB_CANA_MBTIF_MBTIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,23)))
+#define TSB_CANA_MBTIF_MBTIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,24)))
+#define TSB_CANA_MBTIF_MBTIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,25)))
+#define TSB_CANA_MBTIF_MBTIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,26)))
+#define TSB_CANA_MBTIF_MBTIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,27)))
+#define TSB_CANA_MBTIF_MBTIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,28)))
+#define TSB_CANA_MBTIF_MBTIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,29)))
+#define TSB_CANA_MBTIF_MBTIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBTIF,30)))
+#define TSB_CANA_MBRIF_MBRIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,0)))
+#define TSB_CANA_MBRIF_MBRIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,1)))
+#define TSB_CANA_MBRIF_MBRIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,2)))
+#define TSB_CANA_MBRIF_MBRIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,3)))
+#define TSB_CANA_MBRIF_MBRIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,4)))
+#define TSB_CANA_MBRIF_MBRIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,5)))
+#define TSB_CANA_MBRIF_MBRIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,6)))
+#define TSB_CANA_MBRIF_MBRIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,7)))
+#define TSB_CANA_MBRIF_MBRIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,8)))
+#define TSB_CANA_MBRIF_MBRIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,9)))
+#define TSB_CANA_MBRIF_MBRIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,10)))
+#define TSB_CANA_MBRIF_MBRIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,11)))
+#define TSB_CANA_MBRIF_MBRIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,12)))
+#define TSB_CANA_MBRIF_MBRIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,13)))
+#define TSB_CANA_MBRIF_MBRIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,14)))
+#define TSB_CANA_MBRIF_MBRIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,15)))
+#define TSB_CANA_MBRIF_MBRIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,16)))
+#define TSB_CANA_MBRIF_MBRIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,17)))
+#define TSB_CANA_MBRIF_MBRIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,18)))
+#define TSB_CANA_MBRIF_MBRIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,19)))
+#define TSB_CANA_MBRIF_MBRIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,20)))
+#define TSB_CANA_MBRIF_MBRIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,21)))
+#define TSB_CANA_MBRIF_MBRIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,22)))
+#define TSB_CANA_MBRIF_MBRIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,23)))
+#define TSB_CANA_MBRIF_MBRIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,24)))
+#define TSB_CANA_MBRIF_MBRIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,25)))
+#define TSB_CANA_MBRIF_MBRIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,26)))
+#define TSB_CANA_MBRIF_MBRIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,27)))
+#define TSB_CANA_MBRIF_MBRIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,28)))
+#define TSB_CANA_MBRIF_MBRIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,29)))
+#define TSB_CANA_MBRIF_MBRIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,30)))
+#define TSB_CANA_MBRIF_MBRIF31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBRIF,31)))
+#define TSB_CANA_MBIM_MBIM0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,0)))
+#define TSB_CANA_MBIM_MBIM1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,1)))
+#define TSB_CANA_MBIM_MBIM2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,2)))
+#define TSB_CANA_MBIM_MBIM3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,3)))
+#define TSB_CANA_MBIM_MBIM4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,4)))
+#define TSB_CANA_MBIM_MBIM5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,5)))
+#define TSB_CANA_MBIM_MBIM6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,6)))
+#define TSB_CANA_MBIM_MBIM7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,7)))
+#define TSB_CANA_MBIM_MBIM8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,8)))
+#define TSB_CANA_MBIM_MBIM9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,9)))
+#define TSB_CANA_MBIM_MBIM10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,10)))
+#define TSB_CANA_MBIM_MBIM11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,11)))
+#define TSB_CANA_MBIM_MBIM12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,12)))
+#define TSB_CANA_MBIM_MBIM13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,13)))
+#define TSB_CANA_MBIM_MBIM14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,14)))
+#define TSB_CANA_MBIM_MBIM15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,15)))
+#define TSB_CANA_MBIM_MBIM16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,16)))
+#define TSB_CANA_MBIM_MBIM17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,17)))
+#define TSB_CANA_MBIM_MBIM18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,18)))
+#define TSB_CANA_MBIM_MBIM19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,19)))
+#define TSB_CANA_MBIM_MBIM20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,20)))
+#define TSB_CANA_MBIM_MBIM21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,21)))
+#define TSB_CANA_MBIM_MBIM22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,22)))
+#define TSB_CANA_MBIM_MBIM23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,23)))
+#define TSB_CANA_MBIM_MBIM24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,24)))
+#define TSB_CANA_MBIM_MBIM25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,25)))
+#define TSB_CANA_MBIM_MBIM26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,26)))
+#define TSB_CANA_MBIM_MBIM27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,27)))
+#define TSB_CANA_MBIM_MBIM28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,28)))
+#define TSB_CANA_MBIM_MBIM29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,29)))
+#define TSB_CANA_MBIM_MBIM30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,30)))
+#define TSB_CANA_MBIM_MBIM31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->MBIM,31)))
+#define TSB_CANA_CDR_CDR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,0)))
+#define TSB_CANA_CDR_CDR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,1)))
+#define TSB_CANA_CDR_CDR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,2)))
+#define TSB_CANA_CDR_CDR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,3)))
+#define TSB_CANA_CDR_CDR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,4)))
+#define TSB_CANA_CDR_CDR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,5)))
+#define TSB_CANA_CDR_CDR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,6)))
+#define TSB_CANA_CDR_CDR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,7)))
+#define TSB_CANA_CDR_CDR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,8)))
+#define TSB_CANA_CDR_CDR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,9)))
+#define TSB_CANA_CDR_CDR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,10)))
+#define TSB_CANA_CDR_CDR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,11)))
+#define TSB_CANA_CDR_CDR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,12)))
+#define TSB_CANA_CDR_CDR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,13)))
+#define TSB_CANA_CDR_CDR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,14)))
+#define TSB_CANA_CDR_CDR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,15)))
+#define TSB_CANA_CDR_CDR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,16)))
+#define TSB_CANA_CDR_CDR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,17)))
+#define TSB_CANA_CDR_CDR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,18)))
+#define TSB_CANA_CDR_CDR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,19)))
+#define TSB_CANA_CDR_CDR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,20)))
+#define TSB_CANA_CDR_CDR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,21)))
+#define TSB_CANA_CDR_CDR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,22)))
+#define TSB_CANA_CDR_CDR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,23)))
+#define TSB_CANA_CDR_CDR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,24)))
+#define TSB_CANA_CDR_CDR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,25)))
+#define TSB_CANA_CDR_CDR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,26)))
+#define TSB_CANA_CDR_CDR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,27)))
+#define TSB_CANA_CDR_CDR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,28)))
+#define TSB_CANA_CDR_CDR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,29)))
+#define TSB_CANA_CDR_CDR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->CDR,30)))
+#define TSB_CANA_RFP_RFP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,0)))
+#define TSB_CANA_RFP_RFP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,1)))
+#define TSB_CANA_RFP_RFP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,2)))
+#define TSB_CANA_RFP_RFP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,3)))
+#define TSB_CANA_RFP_RFP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,4)))
+#define TSB_CANA_RFP_RFP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,5)))
+#define TSB_CANA_RFP_RFP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,6)))
+#define TSB_CANA_RFP_RFP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,7)))
+#define TSB_CANA_RFP_RFP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,8)))
+#define TSB_CANA_RFP_RFP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,9)))
+#define TSB_CANA_RFP_RFP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,10)))
+#define TSB_CANA_RFP_RFP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,11)))
+#define TSB_CANA_RFP_RFP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,12)))
+#define TSB_CANA_RFP_RFP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,13)))
+#define TSB_CANA_RFP_RFP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,14)))
+#define TSB_CANA_RFP_RFP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,15)))
+#define TSB_CANA_RFP_RFP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,16)))
+#define TSB_CANA_RFP_RFP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,17)))
+#define TSB_CANA_RFP_RFP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,18)))
+#define TSB_CANA_RFP_RFP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,19)))
+#define TSB_CANA_RFP_RFP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,20)))
+#define TSB_CANA_RFP_RFP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,21)))
+#define TSB_CANA_RFP_RFP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,22)))
+#define TSB_CANA_RFP_RFP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,23)))
+#define TSB_CANA_RFP_RFP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,24)))
+#define TSB_CANA_RFP_RFP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,25)))
+#define TSB_CANA_RFP_RFP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,26)))
+#define TSB_CANA_RFP_RFP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,27)))
+#define TSB_CANA_RFP_RFP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,28)))
+#define TSB_CANA_RFP_RFP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,29)))
+#define TSB_CANA_RFP_RFP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,30)))
+#define TSB_CANA_RFP_RFP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANA->RFP,31)))
+
+#define TSB_CANB_MC_MC0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,0)))
+#define TSB_CANB_MC_MC1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,1)))
+#define TSB_CANB_MC_MC2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,2)))
+#define TSB_CANB_MC_MC3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,3)))
+#define TSB_CANB_MC_MC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,4)))
+#define TSB_CANB_MC_MC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,5)))
+#define TSB_CANB_MC_MC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,6)))
+#define TSB_CANB_MC_MC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,7)))
+#define TSB_CANB_MC_MC8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,8)))
+#define TSB_CANB_MC_MC9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,9)))
+#define TSB_CANB_MC_MC10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,10)))
+#define TSB_CANB_MC_MC11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,11)))
+#define TSB_CANB_MC_MC12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,12)))
+#define TSB_CANB_MC_MC13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,13)))
+#define TSB_CANB_MC_MC14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,14)))
+#define TSB_CANB_MC_MC15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,15)))
+#define TSB_CANB_MC_MC16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,16)))
+#define TSB_CANB_MC_MC17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,17)))
+#define TSB_CANB_MC_MC18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,18)))
+#define TSB_CANB_MC_MC19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,19)))
+#define TSB_CANB_MC_MC20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,20)))
+#define TSB_CANB_MC_MC21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,21)))
+#define TSB_CANB_MC_MC22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,22)))
+#define TSB_CANB_MC_MC23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,23)))
+#define TSB_CANB_MC_MC24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,24)))
+#define TSB_CANB_MC_MC25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,25)))
+#define TSB_CANB_MC_MC26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,26)))
+#define TSB_CANB_MC_MC27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,27)))
+#define TSB_CANB_MC_MC28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,28)))
+#define TSB_CANB_MC_MC29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,29)))
+#define TSB_CANB_MC_MC30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,30)))
+#define TSB_CANB_MC_MC31                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MC,31)))
+#define TSB_CANB_MD_MD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,0)))
+#define TSB_CANB_MD_MD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,1)))
+#define TSB_CANB_MD_MD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,2)))
+#define TSB_CANB_MD_MD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,3)))
+#define TSB_CANB_MD_MD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,4)))
+#define TSB_CANB_MD_MD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,5)))
+#define TSB_CANB_MD_MD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,6)))
+#define TSB_CANB_MD_MD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,7)))
+#define TSB_CANB_MD_MD8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,8)))
+#define TSB_CANB_MD_MD9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,9)))
+#define TSB_CANB_MD_MD10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,10)))
+#define TSB_CANB_MD_MD11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,11)))
+#define TSB_CANB_MD_MD12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,12)))
+#define TSB_CANB_MD_MD13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,13)))
+#define TSB_CANB_MD_MD14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,14)))
+#define TSB_CANB_MD_MD15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,15)))
+#define TSB_CANB_MD_MD16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,16)))
+#define TSB_CANB_MD_MD17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,17)))
+#define TSB_CANB_MD_MD18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,18)))
+#define TSB_CANB_MD_MD19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,19)))
+#define TSB_CANB_MD_MD20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,20)))
+#define TSB_CANB_MD_MD21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,21)))
+#define TSB_CANB_MD_MD22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,22)))
+#define TSB_CANB_MD_MD23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,23)))
+#define TSB_CANB_MD_MD24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,24)))
+#define TSB_CANB_MD_MD25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,25)))
+#define TSB_CANB_MD_MD26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,26)))
+#define TSB_CANB_MD_MD27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,27)))
+#define TSB_CANB_MD_MD28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,28)))
+#define TSB_CANB_MD_MD29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,29)))
+#define TSB_CANB_MD_MD30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MD,30)))
+#define TSB_CANB_MD_MD31                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->MD,31)))
+#define TSB_CANB_TRS_TRS0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,0)))
+#define TSB_CANB_TRS_TRS1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,1)))
+#define TSB_CANB_TRS_TRS2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,2)))
+#define TSB_CANB_TRS_TRS3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,3)))
+#define TSB_CANB_TRS_TRS4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,4)))
+#define TSB_CANB_TRS_TRS5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,5)))
+#define TSB_CANB_TRS_TRS6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,6)))
+#define TSB_CANB_TRS_TRS7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,7)))
+#define TSB_CANB_TRS_TRS8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,8)))
+#define TSB_CANB_TRS_TRS9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,9)))
+#define TSB_CANB_TRS_TRS10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,10)))
+#define TSB_CANB_TRS_TRS11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,11)))
+#define TSB_CANB_TRS_TRS12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,12)))
+#define TSB_CANB_TRS_TRS13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,13)))
+#define TSB_CANB_TRS_TRS14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,14)))
+#define TSB_CANB_TRS_TRS15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,15)))
+#define TSB_CANB_TRS_TRS16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,16)))
+#define TSB_CANB_TRS_TRS17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,17)))
+#define TSB_CANB_TRS_TRS18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,18)))
+#define TSB_CANB_TRS_TRS19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,19)))
+#define TSB_CANB_TRS_TRS20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,20)))
+#define TSB_CANB_TRS_TRS21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,21)))
+#define TSB_CANB_TRS_TRS22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,22)))
+#define TSB_CANB_TRS_TRS23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,23)))
+#define TSB_CANB_TRS_TRS24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,24)))
+#define TSB_CANB_TRS_TRS25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,25)))
+#define TSB_CANB_TRS_TRS26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,26)))
+#define TSB_CANB_TRS_TRS27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,27)))
+#define TSB_CANB_TRS_TRS28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,28)))
+#define TSB_CANB_TRS_TRS29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,29)))
+#define TSB_CANB_TRS_TRS30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRS,30)))
+#define TSB_CANB_TRR_TRR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,0)))
+#define TSB_CANB_TRR_TRR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,1)))
+#define TSB_CANB_TRR_TRR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,2)))
+#define TSB_CANB_TRR_TRR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,3)))
+#define TSB_CANB_TRR_TRR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,4)))
+#define TSB_CANB_TRR_TRR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,5)))
+#define TSB_CANB_TRR_TRR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,6)))
+#define TSB_CANB_TRR_TRR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,7)))
+#define TSB_CANB_TRR_TRR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,8)))
+#define TSB_CANB_TRR_TRR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,9)))
+#define TSB_CANB_TRR_TRR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,10)))
+#define TSB_CANB_TRR_TRR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,11)))
+#define TSB_CANB_TRR_TRR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,12)))
+#define TSB_CANB_TRR_TRR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,13)))
+#define TSB_CANB_TRR_TRR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,14)))
+#define TSB_CANB_TRR_TRR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,15)))
+#define TSB_CANB_TRR_TRR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,16)))
+#define TSB_CANB_TRR_TRR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,17)))
+#define TSB_CANB_TRR_TRR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,18)))
+#define TSB_CANB_TRR_TRR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,19)))
+#define TSB_CANB_TRR_TRR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,20)))
+#define TSB_CANB_TRR_TRR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,21)))
+#define TSB_CANB_TRR_TRR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,22)))
+#define TSB_CANB_TRR_TRR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,23)))
+#define TSB_CANB_TRR_TRR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,24)))
+#define TSB_CANB_TRR_TRR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,25)))
+#define TSB_CANB_TRR_TRR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,26)))
+#define TSB_CANB_TRR_TRR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,27)))
+#define TSB_CANB_TRR_TRR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,28)))
+#define TSB_CANB_TRR_TRR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,29)))
+#define TSB_CANB_TRR_TRR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TRR,30)))
+#define TSB_CANB_TA_TA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,0)))
+#define TSB_CANB_TA_TA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,1)))
+#define TSB_CANB_TA_TA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,2)))
+#define TSB_CANB_TA_TA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,3)))
+#define TSB_CANB_TA_TA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,4)))
+#define TSB_CANB_TA_TA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,5)))
+#define TSB_CANB_TA_TA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,6)))
+#define TSB_CANB_TA_TA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,7)))
+#define TSB_CANB_TA_TA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,8)))
+#define TSB_CANB_TA_TA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,9)))
+#define TSB_CANB_TA_TA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,10)))
+#define TSB_CANB_TA_TA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,11)))
+#define TSB_CANB_TA_TA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,12)))
+#define TSB_CANB_TA_TA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,13)))
+#define TSB_CANB_TA_TA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,14)))
+#define TSB_CANB_TA_TA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,15)))
+#define TSB_CANB_TA_TA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,16)))
+#define TSB_CANB_TA_TA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,17)))
+#define TSB_CANB_TA_TA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,18)))
+#define TSB_CANB_TA_TA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,19)))
+#define TSB_CANB_TA_TA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,20)))
+#define TSB_CANB_TA_TA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,21)))
+#define TSB_CANB_TA_TA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,22)))
+#define TSB_CANB_TA_TA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,23)))
+#define TSB_CANB_TA_TA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,24)))
+#define TSB_CANB_TA_TA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,25)))
+#define TSB_CANB_TA_TA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,26)))
+#define TSB_CANB_TA_TA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,27)))
+#define TSB_CANB_TA_TA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,28)))
+#define TSB_CANB_TA_TA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,29)))
+#define TSB_CANB_TA_TA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->TA,30)))
+#define TSB_CANB_AA_AA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,0)))
+#define TSB_CANB_AA_AA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,1)))
+#define TSB_CANB_AA_AA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,2)))
+#define TSB_CANB_AA_AA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,3)))
+#define TSB_CANB_AA_AA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,4)))
+#define TSB_CANB_AA_AA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,5)))
+#define TSB_CANB_AA_AA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,6)))
+#define TSB_CANB_AA_AA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,7)))
+#define TSB_CANB_AA_AA8                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,8)))
+#define TSB_CANB_AA_AA9                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,9)))
+#define TSB_CANB_AA_AA10                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,10)))
+#define TSB_CANB_AA_AA11                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,11)))
+#define TSB_CANB_AA_AA12                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,12)))
+#define TSB_CANB_AA_AA13                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,13)))
+#define TSB_CANB_AA_AA14                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,14)))
+#define TSB_CANB_AA_AA15                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,15)))
+#define TSB_CANB_AA_AA16                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,16)))
+#define TSB_CANB_AA_AA17                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,17)))
+#define TSB_CANB_AA_AA18                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,18)))
+#define TSB_CANB_AA_AA19                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,19)))
+#define TSB_CANB_AA_AA20                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,20)))
+#define TSB_CANB_AA_AA21                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,21)))
+#define TSB_CANB_AA_AA22                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,22)))
+#define TSB_CANB_AA_AA23                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,23)))
+#define TSB_CANB_AA_AA24                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,24)))
+#define TSB_CANB_AA_AA25                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,25)))
+#define TSB_CANB_AA_AA26                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,26)))
+#define TSB_CANB_AA_AA27                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,27)))
+#define TSB_CANB_AA_AA28                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,28)))
+#define TSB_CANB_AA_AA29                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,29)))
+#define TSB_CANB_AA_AA30                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->AA,30)))
+#define TSB_CANB_RMP_RMP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,0)))
+#define TSB_CANB_RMP_RMP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,1)))
+#define TSB_CANB_RMP_RMP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,2)))
+#define TSB_CANB_RMP_RMP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,3)))
+#define TSB_CANB_RMP_RMP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,4)))
+#define TSB_CANB_RMP_RMP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,5)))
+#define TSB_CANB_RMP_RMP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,6)))
+#define TSB_CANB_RMP_RMP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,7)))
+#define TSB_CANB_RMP_RMP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,8)))
+#define TSB_CANB_RMP_RMP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,9)))
+#define TSB_CANB_RMP_RMP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,10)))
+#define TSB_CANB_RMP_RMP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,11)))
+#define TSB_CANB_RMP_RMP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,12)))
+#define TSB_CANB_RMP_RMP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,13)))
+#define TSB_CANB_RMP_RMP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,14)))
+#define TSB_CANB_RMP_RMP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,15)))
+#define TSB_CANB_RMP_RMP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,16)))
+#define TSB_CANB_RMP_RMP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,17)))
+#define TSB_CANB_RMP_RMP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,18)))
+#define TSB_CANB_RMP_RMP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,19)))
+#define TSB_CANB_RMP_RMP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,20)))
+#define TSB_CANB_RMP_RMP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,21)))
+#define TSB_CANB_RMP_RMP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,22)))
+#define TSB_CANB_RMP_RMP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,23)))
+#define TSB_CANB_RMP_RMP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,24)))
+#define TSB_CANB_RMP_RMP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,25)))
+#define TSB_CANB_RMP_RMP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,26)))
+#define TSB_CANB_RMP_RMP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,27)))
+#define TSB_CANB_RMP_RMP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,28)))
+#define TSB_CANB_RMP_RMP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,29)))
+#define TSB_CANB_RMP_RMP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,30)))
+#define TSB_CANB_RMP_RMP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RMP,31)))
+#define TSB_CANB_RML_RML0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,0)))
+#define TSB_CANB_RML_RML1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,1)))
+#define TSB_CANB_RML_RML2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,2)))
+#define TSB_CANB_RML_RML3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,3)))
+#define TSB_CANB_RML_RML4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,4)))
+#define TSB_CANB_RML_RML5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,5)))
+#define TSB_CANB_RML_RML6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,6)))
+#define TSB_CANB_RML_RML7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,7)))
+#define TSB_CANB_RML_RML8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,8)))
+#define TSB_CANB_RML_RML9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,9)))
+#define TSB_CANB_RML_RML10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,10)))
+#define TSB_CANB_RML_RML11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,11)))
+#define TSB_CANB_RML_RML12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,12)))
+#define TSB_CANB_RML_RML13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,13)))
+#define TSB_CANB_RML_RML14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,14)))
+#define TSB_CANB_RML_RML15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,15)))
+#define TSB_CANB_RML_RML16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,16)))
+#define TSB_CANB_RML_RML17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,17)))
+#define TSB_CANB_RML_RML18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,18)))
+#define TSB_CANB_RML_RML19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,19)))
+#define TSB_CANB_RML_RML20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,20)))
+#define TSB_CANB_RML_RML21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,21)))
+#define TSB_CANB_RML_RML22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,22)))
+#define TSB_CANB_RML_RML23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,23)))
+#define TSB_CANB_RML_RML24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,24)))
+#define TSB_CANB_RML_RML25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,25)))
+#define TSB_CANB_RML_RML26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,26)))
+#define TSB_CANB_RML_RML27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,27)))
+#define TSB_CANB_RML_RML28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,28)))
+#define TSB_CANB_RML_RML29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,29)))
+#define TSB_CANB_RML_RML30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,30)))
+#define TSB_CANB_RML_RML31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RML,31)))
+#define TSB_CANB_LAM_LAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->LAM,31)))
+#define TSB_CANB_GAM_GAMI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GAM,31)))
+#define TSB_CANB_MCR_SRES                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,0)))
+#define TSB_CANB_MCR_TSCC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,1)))
+#define TSB_CANB_MCR_MTOS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,3)))
+#define TSB_CANB_MCR_WUBA                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,4)))
+#define TSB_CANB_MCR_SMR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,6)))
+#define TSB_CANB_MCR_CCR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,7)))
+#define TSB_CANB_MCR_TSTERR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,8)))
+#define TSB_CANB_MCR_TSTLB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,9)))
+#define TSB_CANB_MCR_SUR                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MCR,11)))
+#define TSB_CANB_GSR_EW                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,0)))
+#define TSB_CANB_GSR_EP                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,1)))
+#define TSB_CANB_GSR_BO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,2)))
+#define TSB_CANB_GSR_TSO                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,3)))
+#define TSB_CANB_GSR_SMA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,6)))
+#define TSB_CANB_GSR_CCE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,7)))
+#define TSB_CANB_GSR_SUA                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,8)))
+#define TSB_CANB_GSR_TM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,10)))
+#define TSB_CANB_GSR_RM                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_CANB->GSR,11)))
+#define TSB_CANB_BCR2_SAM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->BCR2,7)))
+#define TSB_CANB_GIF_WLIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,0)))
+#define TSB_CANB_GIF_EPIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,1)))
+#define TSB_CANB_GIF_BOIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,2)))
+#define TSB_CANB_GIF_TSOIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,3)))
+#define TSB_CANB_GIF_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,4)))
+#define TSB_CANB_GIF_RMLIF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,5)))
+#define TSB_CANB_GIF_WUIF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,6)))
+#define TSB_CANB_GIF_RFPF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIF,7)))
+#define TSB_CANB_GIM_WLIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,0)))
+#define TSB_CANB_GIM_EPIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,1)))
+#define TSB_CANB_GIM_BOIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,2)))
+#define TSB_CANB_GIM_TSOIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,3)))
+#define TSB_CANB_GIM_TRMABF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,4)))
+#define TSB_CANB_GIM_RMLIM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,5)))
+#define TSB_CANB_GIM_WUIM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,6)))
+#define TSB_CANB_GIM_RFPM                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->GIM,7)))
+#define TSB_CANB_MBTIF_MBTIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,0)))
+#define TSB_CANB_MBTIF_MBTIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,1)))
+#define TSB_CANB_MBTIF_MBTIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,2)))
+#define TSB_CANB_MBTIF_MBTIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,3)))
+#define TSB_CANB_MBTIF_MBTIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,4)))
+#define TSB_CANB_MBTIF_MBTIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,5)))
+#define TSB_CANB_MBTIF_MBTIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,6)))
+#define TSB_CANB_MBTIF_MBTIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,7)))
+#define TSB_CANB_MBTIF_MBTIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,8)))
+#define TSB_CANB_MBTIF_MBTIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,9)))
+#define TSB_CANB_MBTIF_MBTIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,10)))
+#define TSB_CANB_MBTIF_MBTIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,11)))
+#define TSB_CANB_MBTIF_MBTIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,12)))
+#define TSB_CANB_MBTIF_MBTIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,13)))
+#define TSB_CANB_MBTIF_MBTIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,14)))
+#define TSB_CANB_MBTIF_MBTIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,15)))
+#define TSB_CANB_MBTIF_MBTIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,16)))
+#define TSB_CANB_MBTIF_MBTIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,17)))
+#define TSB_CANB_MBTIF_MBTIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,18)))
+#define TSB_CANB_MBTIF_MBTIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,19)))
+#define TSB_CANB_MBTIF_MBTIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,20)))
+#define TSB_CANB_MBTIF_MBTIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,21)))
+#define TSB_CANB_MBTIF_MBTIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,22)))
+#define TSB_CANB_MBTIF_MBTIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,23)))
+#define TSB_CANB_MBTIF_MBTIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,24)))
+#define TSB_CANB_MBTIF_MBTIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,25)))
+#define TSB_CANB_MBTIF_MBTIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,26)))
+#define TSB_CANB_MBTIF_MBTIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,27)))
+#define TSB_CANB_MBTIF_MBTIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,28)))
+#define TSB_CANB_MBTIF_MBTIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,29)))
+#define TSB_CANB_MBTIF_MBTIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBTIF,30)))
+#define TSB_CANB_MBRIF_MBRIF0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,0)))
+#define TSB_CANB_MBRIF_MBRIF1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,1)))
+#define TSB_CANB_MBRIF_MBRIF2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,2)))
+#define TSB_CANB_MBRIF_MBRIF3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,3)))
+#define TSB_CANB_MBRIF_MBRIF4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,4)))
+#define TSB_CANB_MBRIF_MBRIF5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,5)))
+#define TSB_CANB_MBRIF_MBRIF6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,6)))
+#define TSB_CANB_MBRIF_MBRIF7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,7)))
+#define TSB_CANB_MBRIF_MBRIF8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,8)))
+#define TSB_CANB_MBRIF_MBRIF9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,9)))
+#define TSB_CANB_MBRIF_MBRIF10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,10)))
+#define TSB_CANB_MBRIF_MBRIF11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,11)))
+#define TSB_CANB_MBRIF_MBRIF12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,12)))
+#define TSB_CANB_MBRIF_MBRIF13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,13)))
+#define TSB_CANB_MBRIF_MBRIF14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,14)))
+#define TSB_CANB_MBRIF_MBRIF15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,15)))
+#define TSB_CANB_MBRIF_MBRIF16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,16)))
+#define TSB_CANB_MBRIF_MBRIF17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,17)))
+#define TSB_CANB_MBRIF_MBRIF18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,18)))
+#define TSB_CANB_MBRIF_MBRIF19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,19)))
+#define TSB_CANB_MBRIF_MBRIF20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,20)))
+#define TSB_CANB_MBRIF_MBRIF21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,21)))
+#define TSB_CANB_MBRIF_MBRIF22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,22)))
+#define TSB_CANB_MBRIF_MBRIF23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,23)))
+#define TSB_CANB_MBRIF_MBRIF24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,24)))
+#define TSB_CANB_MBRIF_MBRIF25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,25)))
+#define TSB_CANB_MBRIF_MBRIF26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,26)))
+#define TSB_CANB_MBRIF_MBRIF27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,27)))
+#define TSB_CANB_MBRIF_MBRIF28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,28)))
+#define TSB_CANB_MBRIF_MBRIF29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,29)))
+#define TSB_CANB_MBRIF_MBRIF30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,30)))
+#define TSB_CANB_MBRIF_MBRIF31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBRIF,31)))
+#define TSB_CANB_MBIM_MBIM0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,0)))
+#define TSB_CANB_MBIM_MBIM1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,1)))
+#define TSB_CANB_MBIM_MBIM2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,2)))
+#define TSB_CANB_MBIM_MBIM3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,3)))
+#define TSB_CANB_MBIM_MBIM4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,4)))
+#define TSB_CANB_MBIM_MBIM5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,5)))
+#define TSB_CANB_MBIM_MBIM6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,6)))
+#define TSB_CANB_MBIM_MBIM7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,7)))
+#define TSB_CANB_MBIM_MBIM8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,8)))
+#define TSB_CANB_MBIM_MBIM9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,9)))
+#define TSB_CANB_MBIM_MBIM10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,10)))
+#define TSB_CANB_MBIM_MBIM11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,11)))
+#define TSB_CANB_MBIM_MBIM12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,12)))
+#define TSB_CANB_MBIM_MBIM13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,13)))
+#define TSB_CANB_MBIM_MBIM14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,14)))
+#define TSB_CANB_MBIM_MBIM15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,15)))
+#define TSB_CANB_MBIM_MBIM16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,16)))
+#define TSB_CANB_MBIM_MBIM17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,17)))
+#define TSB_CANB_MBIM_MBIM18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,18)))
+#define TSB_CANB_MBIM_MBIM19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,19)))
+#define TSB_CANB_MBIM_MBIM20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,20)))
+#define TSB_CANB_MBIM_MBIM21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,21)))
+#define TSB_CANB_MBIM_MBIM22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,22)))
+#define TSB_CANB_MBIM_MBIM23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,23)))
+#define TSB_CANB_MBIM_MBIM24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,24)))
+#define TSB_CANB_MBIM_MBIM25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,25)))
+#define TSB_CANB_MBIM_MBIM26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,26)))
+#define TSB_CANB_MBIM_MBIM27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,27)))
+#define TSB_CANB_MBIM_MBIM28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,28)))
+#define TSB_CANB_MBIM_MBIM29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,29)))
+#define TSB_CANB_MBIM_MBIM30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,30)))
+#define TSB_CANB_MBIM_MBIM31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->MBIM,31)))
+#define TSB_CANB_CDR_CDR0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,0)))
+#define TSB_CANB_CDR_CDR1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,1)))
+#define TSB_CANB_CDR_CDR2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,2)))
+#define TSB_CANB_CDR_CDR3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,3)))
+#define TSB_CANB_CDR_CDR4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,4)))
+#define TSB_CANB_CDR_CDR5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,5)))
+#define TSB_CANB_CDR_CDR6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,6)))
+#define TSB_CANB_CDR_CDR7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,7)))
+#define TSB_CANB_CDR_CDR8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,8)))
+#define TSB_CANB_CDR_CDR9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,9)))
+#define TSB_CANB_CDR_CDR10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,10)))
+#define TSB_CANB_CDR_CDR11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,11)))
+#define TSB_CANB_CDR_CDR12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,12)))
+#define TSB_CANB_CDR_CDR13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,13)))
+#define TSB_CANB_CDR_CDR14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,14)))
+#define TSB_CANB_CDR_CDR15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,15)))
+#define TSB_CANB_CDR_CDR16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,16)))
+#define TSB_CANB_CDR_CDR17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,17)))
+#define TSB_CANB_CDR_CDR18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,18)))
+#define TSB_CANB_CDR_CDR19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,19)))
+#define TSB_CANB_CDR_CDR20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,20)))
+#define TSB_CANB_CDR_CDR21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,21)))
+#define TSB_CANB_CDR_CDR22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,22)))
+#define TSB_CANB_CDR_CDR23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,23)))
+#define TSB_CANB_CDR_CDR24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,24)))
+#define TSB_CANB_CDR_CDR25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,25)))
+#define TSB_CANB_CDR_CDR26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,26)))
+#define TSB_CANB_CDR_CDR27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,27)))
+#define TSB_CANB_CDR_CDR28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,28)))
+#define TSB_CANB_CDR_CDR29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,29)))
+#define TSB_CANB_CDR_CDR30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->CDR,30)))
+#define TSB_CANB_RFP_RFP0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,0)))
+#define TSB_CANB_RFP_RFP1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,1)))
+#define TSB_CANB_RFP_RFP2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,2)))
+#define TSB_CANB_RFP_RFP3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,3)))
+#define TSB_CANB_RFP_RFP4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,4)))
+#define TSB_CANB_RFP_RFP5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,5)))
+#define TSB_CANB_RFP_RFP6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,6)))
+#define TSB_CANB_RFP_RFP7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,7)))
+#define TSB_CANB_RFP_RFP8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,8)))
+#define TSB_CANB_RFP_RFP9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,9)))
+#define TSB_CANB_RFP_RFP10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,10)))
+#define TSB_CANB_RFP_RFP11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,11)))
+#define TSB_CANB_RFP_RFP12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,12)))
+#define TSB_CANB_RFP_RFP13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,13)))
+#define TSB_CANB_RFP_RFP14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,14)))
+#define TSB_CANB_RFP_RFP15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,15)))
+#define TSB_CANB_RFP_RFP16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,16)))
+#define TSB_CANB_RFP_RFP17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,17)))
+#define TSB_CANB_RFP_RFP18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,18)))
+#define TSB_CANB_RFP_RFP19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,19)))
+#define TSB_CANB_RFP_RFP20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,20)))
+#define TSB_CANB_RFP_RFP21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,21)))
+#define TSB_CANB_RFP_RFP22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,22)))
+#define TSB_CANB_RFP_RFP23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,23)))
+#define TSB_CANB_RFP_RFP24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,24)))
+#define TSB_CANB_RFP_RFP25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,25)))
+#define TSB_CANB_RFP_RFP26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,26)))
+#define TSB_CANB_RFP_RFP27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,27)))
+#define TSB_CANB_RFP_RFP28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,28)))
+#define TSB_CANB_RFP_RFP29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,29)))
+#define TSB_CANB_RFP_RFP30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,30)))
+#define TSB_CANB_RFP_RFP31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_CANB->RFP,31)))
+
+
+/* Ether Mac */
+#define TSB_EMA_TMAC_CONFIGURATION_RE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,2)))
+#define TSB_EMA_TMAC_CONFIGURATION_TE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,3)))
+#define TSB_EMA_TMAC_CONFIGURATION_DC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,4)))
+#define TSB_EMA_TMAC_CONFIGURATION_ACS            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,7)))
+#define TSB_EMA_TMAC_CONFIGURATION_DR             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,9)))
+#define TSB_EMA_TMAC_CONFIGURATION_IPC            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,10)))
+#define TSB_EMA_TMAC_CONFIGURATION_DM             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,11)))
+#define TSB_EMA_TMAC_CONFIGURATION_LM             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,12)))
+#define TSB_EMA_TMAC_CONFIGURATION_DO             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,13)))
+#define TSB_EMA_TMAC_CONFIGURATION_FES            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,14)))
+#define TSB_EMA_TMAC_CONFIGURATION_DCRS           (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,16)))
+#define TSB_EMA_TMAC_CONFIGURATION_JE             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,20)))
+#define TSB_EMA_TMAC_CONFIGURATION_JD             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,22)))
+#define TSB_EMA_TMAC_CONFIGURATION_WD             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,23)))
+#define TSB_EMA_TMAC_CONFIGURATION_CST            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,25)))
+#define TSB_EMA_TMAC_CONFIGURATION_TWOKPE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_CONFIGURATION,27)))
+#define TSB_EMA_TMAC_FRAME_FILTER_PR              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,0)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HUC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,1)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HMC             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,2)))
+#define TSB_EMA_TMAC_FRAME_FILTER_DAIF            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,3)))
+#define TSB_EMA_TMAC_FRAME_FILTER_PM              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,4)))
+#define TSB_EMA_TMAC_FRAME_FILTER_DBF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,5)))
+#define TSB_EMA_TMAC_FRAME_FILTER_SAIF            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,8)))
+#define TSB_EMA_TMAC_FRAME_FILTER_SAF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,9)))
+#define TSB_EMA_TMAC_FRAME_FILTER_HPF             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,10)))
+#define TSB_EMA_TMAC_FRAME_FILTER_VTFE            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,16)))
+#define TSB_EMA_TMAC_FRAME_FILTER_RA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TMAC_FRAME_FILTER,31)))
+#define TSB_EMA_MII_ADDRESS_GB                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MII_ADDRESS,0)))
+#define TSB_EMA_MII_ADDRESS_GW                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MII_ADDRESS,1)))
+#define TSB_EMA_FLOW_CONTROL_FCA_BPA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,0)))
+#define TSB_EMA_FLOW_CONTROL_TFE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,1)))
+#define TSB_EMA_FLOW_CONTROL_RFE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,2)))
+#define TSB_EMA_FLOW_CONTROL_UP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,3)))
+#define TSB_EMA_FLOW_CONTROL_DZPQ                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->FLOW_CONTROL,7)))
+#define TSB_EMA_VLAN_TAG_ETV                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,16)))
+#define TSB_EMA_VLAN_TAG_VTIM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,17)))
+#define TSB_EMA_VLAN_TAG_ESVL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,18)))
+#define TSB_EMA_VLAN_TAG_VTHM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_TAG,19)))
+#define TSB_EMA_DEBUG_RPESTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,0)))
+#define TSB_EMA_DEBUG_RWCSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,4)))
+#define TSB_EMA_DEBUG_TPESTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,16)))
+#define TSB_EMA_DEBUG_TXPAUSED                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,19)))
+#define TSB_EMA_DEBUG_TWCSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,22)))
+#define TSB_EMA_DEBUG_TXFSTS                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->DEBUG,24)))
+#define TSB_EMA_PMT_CONTROL_STATUS_PWRDWN         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,0)))
+#define TSB_EMA_PMT_CONTROL_STATUS_MGKPKTEN       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,1)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPKTEN       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,2)))
+#define TSB_EMA_PMT_CONTROL_STATUS_MGKPRCVD       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,5)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPRCVD       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,6)))
+#define TSB_EMA_PMT_CONTROL_STATUS_GLBLUCAST      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,9)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKPFE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,10)))
+#define TSB_EMA_PMT_CONTROL_STATUS_RWKFILTRST     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PMT_CONTROL_STATUS,31)))
+#define TSB_EMA_INTERRUPT_STATUS_PMTIS            (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,3)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCIS            (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,4)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCRXIS          (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,5)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCTXIS          (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,6)))
+#define TSB_EMA_INTERRUPT_STATUS_MMCRXIPIS        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,7)))
+#define TSB_EMA_INTERRUPT_STATUS_TSIS             (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_STATUS,9)))
+#define TSB_EMA_INTERRUPT_MASK_PMTIM              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_MASK,3)))
+#define TSB_EMA_INTERRUPT_MASK_TSIM               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_MASK,9)))
+#define TSB_EMA_MAC_ADDRESS0_HIGH_AE              (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS0_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS1_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS1_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS1_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS1_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS2_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS2_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS2_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS2_HIGH,31)))
+#define TSB_EMA_MAC_ADDRESS3_HIGH_SA              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS3_HIGH,30)))
+#define TSB_EMA_MAC_ADDRESS3_HIGH_AE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_ADDRESS3_HIGH,31)))
+#define TSB_EMA_WDOG_TIMEOUT_PWE                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->WDOG_TIMEOUT,16)))
+#define TSB_EMA_MMC_CONTROL_CNTRST                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,0)))
+#define TSB_EMA_MMC_CONTROL_CNTSTOPRO             (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,1)))
+#define TSB_EMA_MMC_CONTROL_RSTONRD               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,2)))
+#define TSB_EMA_MMC_CONTROL_CNTFREEZ              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,3)))
+#define TSB_EMA_MMC_CONTROL_CNTPRST               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,4)))
+#define TSB_EMA_MMC_CONTROL_CNTPRSTLVL            (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,5)))
+#define TSB_EMA_MMC_CONTROL_UCDBC                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_CONTROL,8)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXGBFRMIS   (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,0)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXCRCERFIS  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,5)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXALGNERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,6)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXUCGFIS    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,17)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_RXFOVFIS    (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT,21)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXUFLOWERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,13)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXSCOLGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,14)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXMCOLGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,15)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_TXGFRMIS   (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT,21)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXGBFRMIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,0)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXCRCERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,5)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXALGNERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,6)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXUCGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,17)))
+#define TSB_EMA_MMC_RECEIVE_INTERRUPT_MASK_RXFOVFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_RECEIVE_INTERRUPT_MASK,21)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXUFLOWERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,13)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXSCOLGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,14)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXMCOLGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,15)))
+#define TSB_EMA_MMC_TRANSMIT_INTERRUPT_MASK_TXGFRMIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_TRANSMIT_INTERRUPT_MASK,21)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_MASK_RXICMPGFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT_MASK,12)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_MASK_RXICMPERFIM (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT_MASK,13)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_RXICMPGFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT,12)))
+#define TSB_EMA_MMC_IPC_RECEIVE_INTERRUPT_RXICMPERFIS (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MMC_IPC_RECEIVE_INTERRUPT,13)))
+#define TSB_EMA_VLAN_INCL_REG_VLP                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_INCL_REG,18)))
+#define TSB_EMA_VLAN_INCL_REG_CSVL                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->VLAN_INCL_REG,19)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENA           (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,0)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSCFUPDT        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,1)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSINIT          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,2)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSUPDT          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,3)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSTRIG          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,4)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSADDREG        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,5)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENALL         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,8)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSCTRLSSR       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,9)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSVER2ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,10)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPENA         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,11)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPV6ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,12)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSIPV4ENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,13)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSEVNTENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,14)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSMSTRENA       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,15)))
+#define TSB_EMA_TIMESTAMP_CONTROL_TSENMACADDR     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_CONTROL,18)))
+#define TSB_EMA_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->SYSTEM_TIME_NANOSECONDS_UPDATE,31)))
+#define TSB_EMA_TARGET_TIME_NANOSECONDS_TRGTBUSY  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TARGET_TIME_NANOSECONDS,31)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSSOVF           (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,0)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTARGT0         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,1)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTRGTERR0       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,3)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTARGT1         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,4)))
+#define TSB_EMA_TIMESTAMP_STATUS_TSTRGTERR1       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->TIMESTAMP_STATUS,5)))
+#define TSB_EMA_PPS_CONTROL_PPSEN0                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->PPS_CONTROL,4)))
+#define TSB_EMA_PPS1_TARGET_TIME_NANOSECONDS_TRGTBUSY1 (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->PPS1_TARGET_TIME_NANOSECONDS,31)))
+#define TSB_EMA_BUS_MODE_SWR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,0)))
+#define TSB_EMA_BUS_MODE_DA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,1)))
+#define TSB_EMA_BUS_MODE_ATDS                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,7)))
+#define TSB_EMA_BUS_MODE_FB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,16)))
+#define TSB_EMA_BUS_MODE_USP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,23)))
+#define TSB_EMA_BUS_MODE_PBLX8                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,24)))
+#define TSB_EMA_BUS_MODE_AAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,25)))
+#define TSB_EMA_BUS_MODE_MB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,26)))
+#define TSB_EMA_BUS_MODE_TXPR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->BUS_MODE,27)))
+#define TSB_EMA_STATUS_TI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,0)))
+#define TSB_EMA_STATUS_TPS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,1)))
+#define TSB_EMA_STATUS_TU                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,2)))
+#define TSB_EMA_STATUS_TJT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,3)))
+#define TSB_EMA_STATUS_OVF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,4)))
+#define TSB_EMA_STATUS_UNF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,5)))
+#define TSB_EMA_STATUS_RI                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,6)))
+#define TSB_EMA_STATUS_RU                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,7)))
+#define TSB_EMA_STATUS_RPS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,8)))
+#define TSB_EMA_STATUS_RWT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,9)))
+#define TSB_EMA_STATUS_ETI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,10)))
+#define TSB_EMA_STATUS_FBI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,13)))
+#define TSB_EMA_STATUS_ERI                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,14)))
+#define TSB_EMA_STATUS_AIS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,15)))
+#define TSB_EMA_STATUS_NIS                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,16)))
+#define TSB_EMA_STATUS_GMI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,27)))
+#define TSB_EMA_STATUS_GPI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,28)))
+#define TSB_EMA_STATUS_TTI                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->STATUS,29)))
+#define TSB_EMA_OPERATION_MODE_SR                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,1)))
+#define TSB_EMA_OPERATION_MODE_OSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,2)))
+#define TSB_EMA_OPERATION_MODE_DGF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,5)))
+#define TSB_EMA_OPERATION_MODE_FUF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,6)))
+#define TSB_EMA_OPERATION_MODE_FEF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,7)))
+#define TSB_EMA_OPERATION_MODE_ST                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,13)))
+#define TSB_EMA_OPERATION_MODE_FTF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,20)))
+#define TSB_EMA_OPERATION_MODE_TSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,21)))
+#define TSB_EMA_OPERATION_MODE_DFF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,24)))
+#define TSB_EMA_OPERATION_MODE_RSF                (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,25)))
+#define TSB_EMA_OPERATION_MODE_DT                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->OPERATION_MODE,26)))
+#define TSB_EMA_INTERRUPT_ENABLE_TIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,0)))
+#define TSB_EMA_INTERRUPT_ENABLE_TSE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,1)))
+#define TSB_EMA_INTERRUPT_ENABLE_TUE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,2)))
+#define TSB_EMA_INTERRUPT_ENABLE_TJE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,3)))
+#define TSB_EMA_INTERRUPT_ENABLE_OVE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,4)))
+#define TSB_EMA_INTERRUPT_ENABLE_UNE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,5)))
+#define TSB_EMA_INTERRUPT_ENABLE_RIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,6)))
+#define TSB_EMA_INTERRUPT_ENABLE_RUE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,7)))
+#define TSB_EMA_INTERRUPT_ENABLE_RSE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,8)))
+#define TSB_EMA_INTERRUPT_ENABLE_RWE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,9)))
+#define TSB_EMA_INTERRUPT_ENABLE_ETE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,10)))
+#define TSB_EMA_INTERRUPT_ENABLE_FBE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,13)))
+#define TSB_EMA_INTERRUPT_ENABLE_ERE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,14)))
+#define TSB_EMA_INTERRUPT_ENABLE_AIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,15)))
+#define TSB_EMA_INTERRUPT_ENABLE_NIE              (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->INTERRUPT_ENABLE,16)))
+#define TSB_EMA_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_MISCNTOVF (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER,16)))
+#define TSB_EMA_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_OVFCNTOVF (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER,28)))
+#define TSB_EMA_AHB_STATUS_AHSTS                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_EMA->AHB_STATUS,0)))
+#define TSB_EMA_MAC_CTRL0_CLK_LM                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL0,4)))
+#define TSB_EMA_MAC_CTRL1_TXCLKEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,0)))
+#define TSB_EMA_MAC_CTRL1_RXCLKEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,1)))
+#define TSB_EMA_MAC_CTRL1_RMIICLKEN               (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL1,2)))
+#define TSB_EMA_MAC_CTRL2_SRST                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EMA->MAC_CTRL2,0)))
+
+
+/* SMIF */
+#define TSB_SMI0_MAP0_RE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP0,0)))
+#define TSB_SMI0_MAP0_WE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP0,1)))
+#define TSB_SMI0_MAP1_RE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->MAP1,0)))
+#define TSB_SMI0_DACR0_POLLWIP                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DACR0,6)))
+#define TSB_SMI0_DACR1_POLLWIP                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DACR1,6)))
+#define TSB_SMI0_DRCR0_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DRCR0,8)))
+#define TSB_SMI0_DRCR1_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DRCR1,8)))
+#define TSB_SMI0_DWCR0_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DWCR0,8)))
+#define TSB_SMI0_DWCR1_CMDBC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->DWCR1,8)))
+#define TSB_SMI0_RACR1_CYCGO                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,0)))
+#define TSB_SMI0_RACR1_CSNUM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,1)))
+#define TSB_SMI0_RACR1_PBUFEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,4)))
+#define TSB_SMI0_RACR1_SBUFEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->RACR1,5)))
+#define TSB_SMI0_OECR_PBUFOCEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->OECR,0)))
+#define TSB_SMI0_INT_SCDINTEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->INT,0)))
+#define TSB_SMI0_INT_SDINTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->INT,4)))
+#define TSB_SMI0_STAT_CYCDONE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,0)))
+#define TSB_SMI0_STAT_CYCPROG                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,1)))
+#define TSB_SMI0_STAT_STPPROGDONE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,4)))
+#define TSB_SMI0_STAT_DIACCINPROG                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_SMI0->STAT,6)))
+#define TSB_SMI0_SWR_RSTEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->SWR,0)))
+#define TSB_SMI0_ACKR_FRCCLKOUTEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->ACKR,0)))
+#define TSB_SMI0_ACKR_ADDCLKTGLEN                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->ACKR,8)))
+#define TSB_SMI0_CCOR_CLKOE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,0)))
+#define TSB_SMI0_CCOR_CS0OE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,4)))
+#define TSB_SMI0_CCOR_CS1OE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->CCOR,5)))
+#define TSB_SMI0_STPR_STOPEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_SMI0->STPR,0)))
+
+
+
+/* Low speed oscillation/power control/reset */
+#define TSB_RLM_LOSCCR_DRCOSCL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RLM->LOSCCR,2)))
+
+
+/* LVD0 */
+#define TSB_LVD_CR1_LVDNEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR1,0)))
+#define TSB_LVD_CR1_LVDSEL                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR1,4)))
+#define TSB_LVD_CR2_LVDOEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_LVD->CR2,0)))
+#define TSB_LVD_SR_LVDNS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_LVD->SR,0)))
+
+
+/* TRGSEL */
+#define TSB_TSEL0_CR0_EN0                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,0)))
+#define TSB_TSEL0_CR0_OUTSEL0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,1)))
+#define TSB_TSEL0_CR0_UPDN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,2)))
+#define TSB_TSEL0_CR0_EN1                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,8)))
+#define TSB_TSEL0_CR0_OUTSEL1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,9)))
+#define TSB_TSEL0_CR0_UPDN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,10)))
+#define TSB_TSEL0_CR0_EN2                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,16)))
+#define TSB_TSEL0_CR0_OUTSEL2                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,17)))
+#define TSB_TSEL0_CR0_UPDN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,18)))
+#define TSB_TSEL0_CR0_EN3                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,24)))
+#define TSB_TSEL0_CR0_OUTSEL3                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,25)))
+#define TSB_TSEL0_CR0_UPDN3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR0,26)))
+#define TSB_TSEL0_CR1_EN4                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,0)))
+#define TSB_TSEL0_CR1_OUTSEL4                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,1)))
+#define TSB_TSEL0_CR1_UPDN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,2)))
+#define TSB_TSEL0_CR1_EN5                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,8)))
+#define TSB_TSEL0_CR1_OUTSEL5                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,9)))
+#define TSB_TSEL0_CR1_UPDN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,10)))
+#define TSB_TSEL0_CR1_EN6                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,16)))
+#define TSB_TSEL0_CR1_OUTSEL6                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,17)))
+#define TSB_TSEL0_CR1_UPDN6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,18)))
+#define TSB_TSEL0_CR1_EN7                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,24)))
+#define TSB_TSEL0_CR1_OUTSEL7                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,25)))
+#define TSB_TSEL0_CR1_UPDN7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR1,26)))
+#define TSB_TSEL0_CR2_EN8                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,0)))
+#define TSB_TSEL0_CR2_OUTSEL8                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,1)))
+#define TSB_TSEL0_CR2_UPDN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,2)))
+#define TSB_TSEL0_CR2_EN9                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,8)))
+#define TSB_TSEL0_CR2_OUTSEL9                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,9)))
+#define TSB_TSEL0_CR2_UPDN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,10)))
+#define TSB_TSEL0_CR2_EN10                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,16)))
+#define TSB_TSEL0_CR2_OUTSEL10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,17)))
+#define TSB_TSEL0_CR2_UPDN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,18)))
+#define TSB_TSEL0_CR2_EN11                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,24)))
+#define TSB_TSEL0_CR2_OUTSEL11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,25)))
+#define TSB_TSEL0_CR2_UPDN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR2,26)))
+#define TSB_TSEL0_CR3_EN12                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,0)))
+#define TSB_TSEL0_CR3_OUTSEL12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,1)))
+#define TSB_TSEL0_CR3_UPDN12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,2)))
+#define TSB_TSEL0_CR3_EN13                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,8)))
+#define TSB_TSEL0_CR3_OUTSEL13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,9)))
+#define TSB_TSEL0_CR3_UPDN13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,10)))
+#define TSB_TSEL0_CR3_EN14                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,16)))
+#define TSB_TSEL0_CR3_OUTSEL14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,17)))
+#define TSB_TSEL0_CR3_UPDN14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,18)))
+#define TSB_TSEL0_CR3_EN15                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,24)))
+#define TSB_TSEL0_CR3_OUTSEL15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,25)))
+#define TSB_TSEL0_CR3_UPDN15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR3,26)))
+#define TSB_TSEL0_CR4_EN16                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,0)))
+#define TSB_TSEL0_CR4_OUTSEL16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,1)))
+#define TSB_TSEL0_CR4_UPDN16                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,2)))
+#define TSB_TSEL0_CR4_EN17                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,8)))
+#define TSB_TSEL0_CR4_OUTSEL17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,9)))
+#define TSB_TSEL0_CR4_UPDN17                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,10)))
+#define TSB_TSEL0_CR4_EN18                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,16)))
+#define TSB_TSEL0_CR4_OUTSEL18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,17)))
+#define TSB_TSEL0_CR4_UPDN18                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,18)))
+#define TSB_TSEL0_CR4_EN19                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,24)))
+#define TSB_TSEL0_CR4_OUTSEL19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,25)))
+#define TSB_TSEL0_CR4_UPDN19                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR4,26)))
+#define TSB_TSEL0_CR5_EN20                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,0)))
+#define TSB_TSEL0_CR5_OUTSEL20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,1)))
+#define TSB_TSEL0_CR5_UPDN20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,2)))
+#define TSB_TSEL0_CR5_EN21                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,8)))
+#define TSB_TSEL0_CR5_OUTSEL21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,9)))
+#define TSB_TSEL0_CR5_UPDN21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,10)))
+#define TSB_TSEL0_CR5_EN22                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,16)))
+#define TSB_TSEL0_CR5_OUTSEL22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,17)))
+#define TSB_TSEL0_CR5_UPDN22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,18)))
+#define TSB_TSEL0_CR5_EN23                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,24)))
+#define TSB_TSEL0_CR5_OUTSEL23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,25)))
+#define TSB_TSEL0_CR5_UPDN23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR5,26)))
+#define TSB_TSEL0_CR6_EN24                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,0)))
+#define TSB_TSEL0_CR6_OUTSEL24                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,1)))
+#define TSB_TSEL0_CR6_UPDN24                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,2)))
+#define TSB_TSEL0_CR6_EN25                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,8)))
+#define TSB_TSEL0_CR6_OUTSEL25                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,9)))
+#define TSB_TSEL0_CR6_UPDN25                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,10)))
+#define TSB_TSEL0_CR6_EN26                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,16)))
+#define TSB_TSEL0_CR6_OUTSEL26                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,17)))
+#define TSB_TSEL0_CR6_UPDN26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,18)))
+#define TSB_TSEL0_CR6_EN27                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,24)))
+#define TSB_TSEL0_CR6_OUTSEL27                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,25)))
+#define TSB_TSEL0_CR6_UPDN27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR6,26)))
+#define TSB_TSEL0_CR7_EN28                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,0)))
+#define TSB_TSEL0_CR7_OUTSEL28                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,1)))
+#define TSB_TSEL0_CR7_UPDN28                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,2)))
+#define TSB_TSEL0_CR7_EN29                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,8)))
+#define TSB_TSEL0_CR7_OUTSEL29                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,9)))
+#define TSB_TSEL0_CR7_UPDN29                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,10)))
+#define TSB_TSEL0_CR7_EN30                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,16)))
+#define TSB_TSEL0_CR7_OUTSEL30                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,17)))
+#define TSB_TSEL0_CR7_UPDN30                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,18)))
+#define TSB_TSEL0_CR7_EN31                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,24)))
+#define TSB_TSEL0_CR7_OUTSEL31                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,25)))
+#define TSB_TSEL0_CR7_UPDN31                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR7,26)))
+#define TSB_TSEL0_CR8_EN32                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,0)))
+#define TSB_TSEL0_CR8_OUTSEL32                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,1)))
+#define TSB_TSEL0_CR8_UPDN32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,2)))
+#define TSB_TSEL0_CR8_EN33                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,8)))
+#define TSB_TSEL0_CR8_OUTSEL33                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,9)))
+#define TSB_TSEL0_CR8_UPDN33                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,10)))
+#define TSB_TSEL0_CR8_EN34                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,16)))
+#define TSB_TSEL0_CR8_OUTSEL34                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,17)))
+#define TSB_TSEL0_CR8_UPDN34                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,18)))
+#define TSB_TSEL0_CR8_EN35                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,24)))
+#define TSB_TSEL0_CR8_OUTSEL35                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,25)))
+#define TSB_TSEL0_CR8_UPDN35                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR8,26)))
+#define TSB_TSEL0_CR9_EN36                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,0)))
+#define TSB_TSEL0_CR9_OUTSEL36                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,1)))
+#define TSB_TSEL0_CR9_UPDN36                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,2)))
+#define TSB_TSEL0_CR9_EN37                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,8)))
+#define TSB_TSEL0_CR9_OUTSEL37                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,9)))
+#define TSB_TSEL0_CR9_UPDN37                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,10)))
+#define TSB_TSEL0_CR9_EN38                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,16)))
+#define TSB_TSEL0_CR9_OUTSEL38                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,17)))
+#define TSB_TSEL0_CR9_UPDN38                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,18)))
+#define TSB_TSEL0_CR9_EN39                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,24)))
+#define TSB_TSEL0_CR9_OUTSEL39                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,25)))
+#define TSB_TSEL0_CR9_UPDN39                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR9,26)))
+#define TSB_TSEL0_CR10_EN40                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,0)))
+#define TSB_TSEL0_CR10_OUTSEL40                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,1)))
+#define TSB_TSEL0_CR10_UPDN40                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,2)))
+#define TSB_TSEL0_CR10_EN41                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,8)))
+#define TSB_TSEL0_CR10_OUTSEL41                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,9)))
+#define TSB_TSEL0_CR10_UPDN41                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,10)))
+#define TSB_TSEL0_CR10_EN42                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,16)))
+#define TSB_TSEL0_CR10_OUTSEL42                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,17)))
+#define TSB_TSEL0_CR10_UPDN42                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,18)))
+#define TSB_TSEL0_CR10_EN43                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,24)))
+#define TSB_TSEL0_CR10_OUTSEL43                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,25)))
+#define TSB_TSEL0_CR10_UPDN43                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR10,26)))
+#define TSB_TSEL0_CR11_EN44                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,0)))
+#define TSB_TSEL0_CR11_OUTSEL44                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,1)))
+#define TSB_TSEL0_CR11_UPDN44                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,2)))
+#define TSB_TSEL0_CR11_EN45                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,8)))
+#define TSB_TSEL0_CR11_OUTSEL45                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,9)))
+#define TSB_TSEL0_CR11_UPDN45                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,10)))
+#define TSB_TSEL0_CR11_EN46                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,16)))
+#define TSB_TSEL0_CR11_OUTSEL46                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,17)))
+#define TSB_TSEL0_CR11_UPDN46                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,18)))
+#define TSB_TSEL0_CR11_EN47                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,24)))
+#define TSB_TSEL0_CR11_OUTSEL47                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,25)))
+#define TSB_TSEL0_CR11_UPDN47                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR11,26)))
+#define TSB_TSEL0_CR12_EN48                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,0)))
+#define TSB_TSEL0_CR12_OUTSEL48                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,1)))
+#define TSB_TSEL0_CR12_UPDN48                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,2)))
+#define TSB_TSEL0_CR12_EN49                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,8)))
+#define TSB_TSEL0_CR12_OUTSEL49                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,9)))
+#define TSB_TSEL0_CR12_UPDN49                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,10)))
+#define TSB_TSEL0_CR12_EN50                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,16)))
+#define TSB_TSEL0_CR12_OUTSEL50                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,17)))
+#define TSB_TSEL0_CR12_UPDN50                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,18)))
+#define TSB_TSEL0_CR12_EN51                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,24)))
+#define TSB_TSEL0_CR12_OUTSEL51                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,25)))
+#define TSB_TSEL0_CR12_UPDN51                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR12,26)))
+#define TSB_TSEL0_CR13_EN52                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,0)))
+#define TSB_TSEL0_CR13_OUTSEL52                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,1)))
+#define TSB_TSEL0_CR13_UPDN52                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,2)))
+#define TSB_TSEL0_CR13_EN53                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,8)))
+#define TSB_TSEL0_CR13_OUTSEL53                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,9)))
+#define TSB_TSEL0_CR13_UPDN53                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,10)))
+#define TSB_TSEL0_CR13_EN54                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,16)))
+#define TSB_TSEL0_CR13_OUTSEL54                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,17)))
+#define TSB_TSEL0_CR13_UPDN54                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,18)))
+#define TSB_TSEL0_CR13_EN55                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,24)))
+#define TSB_TSEL0_CR13_OUTSEL55                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,25)))
+#define TSB_TSEL0_CR13_UPDN55                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR13,26)))
+#define TSB_TSEL0_CR14_EN56                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,0)))
+#define TSB_TSEL0_CR14_OUTSEL56                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,1)))
+#define TSB_TSEL0_CR14_UPDN56                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSEL0->CR14,2)))
+
+
+
+/* Serial Interface (TSPI) */
+#define TSB_TSPI0_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR0,0)))
+#define TSB_TSPI0_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,12)))
+#define TSB_TSPI0_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,13)))
+#define TSB_TSPI0_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,14)))
+#define TSB_TSPI0_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,15)))
+#define TSB_TSPI0_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR1,16)))
+#define TSB_TSPI0_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,0)))
+#define TSB_TSPI0_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,1)))
+#define TSB_TSPI0_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,2)))
+#define TSB_TSPI0_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,4)))
+#define TSB_TSPI0_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,5)))
+#define TSB_TSPI0_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,6)))
+#define TSB_TSPI0_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,7)))
+#define TSB_TSPI0_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR2,21)))
+#define TSB_TSPI0_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR3,0)))
+#define TSB_TSPI0_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI0->CR3,1)))
+#define TSB_TSPI0_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,14)))
+#define TSB_TSPI0_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,15)))
+#define TSB_TSPI0_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,16)))
+#define TSB_TSPI0_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,17)))
+#define TSB_TSPI0_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,18)))
+#define TSB_TSPI0_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,19)))
+#define TSB_TSPI0_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR0,31)))
+#define TSB_TSPI0_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR1,0)))
+#define TSB_TSPI0_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->FMTR1,1)))
+#define TSB_TSPI0_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SECTCR0,0)))
+#define TSB_TSPI0_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,4)))
+#define TSB_TSPI0_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,5)))
+#define TSB_TSPI0_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,6)))
+#define TSB_TSPI0_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,7)))
+#define TSB_TSPI0_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,20)))
+#define TSB_TSPI0_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,21)))
+#define TSB_TSPI0_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,22)))
+#define TSB_TSPI0_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,23)))
+#define TSB_TSPI0_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI0->SR,31)))
+#define TSB_TSPI0_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,0)))
+#define TSB_TSPI0_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,1)))
+#define TSB_TSPI0_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,2)))
+#define TSB_TSPI0_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI0->ERR,3)))
+
+#define TSB_TSPI1_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR0,0)))
+#define TSB_TSPI1_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,12)))
+#define TSB_TSPI1_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,13)))
+#define TSB_TSPI1_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,14)))
+#define TSB_TSPI1_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,15)))
+#define TSB_TSPI1_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR1,16)))
+#define TSB_TSPI1_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,0)))
+#define TSB_TSPI1_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,1)))
+#define TSB_TSPI1_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,2)))
+#define TSB_TSPI1_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,4)))
+#define TSB_TSPI1_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,5)))
+#define TSB_TSPI1_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,6)))
+#define TSB_TSPI1_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,7)))
+#define TSB_TSPI1_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR2,21)))
+#define TSB_TSPI1_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR3,0)))
+#define TSB_TSPI1_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI1->CR3,1)))
+#define TSB_TSPI1_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,14)))
+#define TSB_TSPI1_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,15)))
+#define TSB_TSPI1_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,16)))
+#define TSB_TSPI1_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,17)))
+#define TSB_TSPI1_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,18)))
+#define TSB_TSPI1_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,19)))
+#define TSB_TSPI1_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR0,31)))
+#define TSB_TSPI1_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR1,0)))
+#define TSB_TSPI1_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->FMTR1,1)))
+#define TSB_TSPI1_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SECTCR0,0)))
+#define TSB_TSPI1_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,4)))
+#define TSB_TSPI1_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,5)))
+#define TSB_TSPI1_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,6)))
+#define TSB_TSPI1_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,7)))
+#define TSB_TSPI1_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,20)))
+#define TSB_TSPI1_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,21)))
+#define TSB_TSPI1_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,22)))
+#define TSB_TSPI1_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,23)))
+#define TSB_TSPI1_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI1->SR,31)))
+#define TSB_TSPI1_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,0)))
+#define TSB_TSPI1_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,1)))
+#define TSB_TSPI1_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,2)))
+#define TSB_TSPI1_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI1->ERR,3)))
+
+#define TSB_TSPI2_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR0,0)))
+#define TSB_TSPI2_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,12)))
+#define TSB_TSPI2_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,13)))
+#define TSB_TSPI2_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,14)))
+#define TSB_TSPI2_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,15)))
+#define TSB_TSPI2_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR1,16)))
+#define TSB_TSPI2_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,0)))
+#define TSB_TSPI2_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,1)))
+#define TSB_TSPI2_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,2)))
+#define TSB_TSPI2_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,4)))
+#define TSB_TSPI2_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,5)))
+#define TSB_TSPI2_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,6)))
+#define TSB_TSPI2_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,7)))
+#define TSB_TSPI2_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR2,21)))
+#define TSB_TSPI2_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR3,0)))
+#define TSB_TSPI2_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI2->CR3,1)))
+#define TSB_TSPI2_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,14)))
+#define TSB_TSPI2_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,15)))
+#define TSB_TSPI2_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,16)))
+#define TSB_TSPI2_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,17)))
+#define TSB_TSPI2_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,18)))
+#define TSB_TSPI2_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,19)))
+#define TSB_TSPI2_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR0,31)))
+#define TSB_TSPI2_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR1,0)))
+#define TSB_TSPI2_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->FMTR1,1)))
+#define TSB_TSPI2_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SECTCR0,0)))
+#define TSB_TSPI2_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,4)))
+#define TSB_TSPI2_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,5)))
+#define TSB_TSPI2_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,6)))
+#define TSB_TSPI2_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,7)))
+#define TSB_TSPI2_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,20)))
+#define TSB_TSPI2_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,21)))
+#define TSB_TSPI2_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,22)))
+#define TSB_TSPI2_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,23)))
+#define TSB_TSPI2_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI2->SR,31)))
+#define TSB_TSPI2_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,0)))
+#define TSB_TSPI2_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,1)))
+#define TSB_TSPI2_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,2)))
+#define TSB_TSPI2_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI2->ERR,3)))
+
+#define TSB_TSPI3_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR0,0)))
+#define TSB_TSPI3_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,12)))
+#define TSB_TSPI3_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,13)))
+#define TSB_TSPI3_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,14)))
+#define TSB_TSPI3_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,15)))
+#define TSB_TSPI3_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR1,16)))
+#define TSB_TSPI3_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,0)))
+#define TSB_TSPI3_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,1)))
+#define TSB_TSPI3_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,2)))
+#define TSB_TSPI3_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,4)))
+#define TSB_TSPI3_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,5)))
+#define TSB_TSPI3_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,6)))
+#define TSB_TSPI3_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,7)))
+#define TSB_TSPI3_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR2,21)))
+#define TSB_TSPI3_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR3,0)))
+#define TSB_TSPI3_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI3->CR3,1)))
+#define TSB_TSPI3_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,14)))
+#define TSB_TSPI3_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,15)))
+#define TSB_TSPI3_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,16)))
+#define TSB_TSPI3_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,17)))
+#define TSB_TSPI3_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,18)))
+#define TSB_TSPI3_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,19)))
+#define TSB_TSPI3_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR0,31)))
+#define TSB_TSPI3_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR1,0)))
+#define TSB_TSPI3_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->FMTR1,1)))
+#define TSB_TSPI3_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SECTCR0,0)))
+#define TSB_TSPI3_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,4)))
+#define TSB_TSPI3_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,5)))
+#define TSB_TSPI3_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,6)))
+#define TSB_TSPI3_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,7)))
+#define TSB_TSPI3_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,20)))
+#define TSB_TSPI3_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,21)))
+#define TSB_TSPI3_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,22)))
+#define TSB_TSPI3_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,23)))
+#define TSB_TSPI3_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI3->SR,31)))
+#define TSB_TSPI3_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,0)))
+#define TSB_TSPI3_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,1)))
+#define TSB_TSPI3_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,2)))
+#define TSB_TSPI3_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI3->ERR,3)))
+
+#define TSB_TSPI4_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR0,0)))
+#define TSB_TSPI4_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,12)))
+#define TSB_TSPI4_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,13)))
+#define TSB_TSPI4_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,14)))
+#define TSB_TSPI4_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,15)))
+#define TSB_TSPI4_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR1,16)))
+#define TSB_TSPI4_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,0)))
+#define TSB_TSPI4_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,1)))
+#define TSB_TSPI4_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,2)))
+#define TSB_TSPI4_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,4)))
+#define TSB_TSPI4_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,5)))
+#define TSB_TSPI4_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,6)))
+#define TSB_TSPI4_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,7)))
+#define TSB_TSPI4_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR2,21)))
+#define TSB_TSPI4_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR3,0)))
+#define TSB_TSPI4_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI4->CR3,1)))
+#define TSB_TSPI4_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,14)))
+#define TSB_TSPI4_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,15)))
+#define TSB_TSPI4_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,16)))
+#define TSB_TSPI4_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,17)))
+#define TSB_TSPI4_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,18)))
+#define TSB_TSPI4_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,19)))
+#define TSB_TSPI4_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR0,31)))
+#define TSB_TSPI4_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR1,0)))
+#define TSB_TSPI4_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->FMTR1,1)))
+#define TSB_TSPI4_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SECTCR0,0)))
+#define TSB_TSPI4_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,4)))
+#define TSB_TSPI4_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,5)))
+#define TSB_TSPI4_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,6)))
+#define TSB_TSPI4_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,7)))
+#define TSB_TSPI4_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,20)))
+#define TSB_TSPI4_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,21)))
+#define TSB_TSPI4_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,22)))
+#define TSB_TSPI4_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,23)))
+#define TSB_TSPI4_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI4->SR,31)))
+#define TSB_TSPI4_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,0)))
+#define TSB_TSPI4_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,1)))
+#define TSB_TSPI4_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,2)))
+#define TSB_TSPI4_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI4->ERR,3)))
+
+#define TSB_TSPI5_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR0,0)))
+#define TSB_TSPI5_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,12)))
+#define TSB_TSPI5_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,13)))
+#define TSB_TSPI5_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,14)))
+#define TSB_TSPI5_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,15)))
+#define TSB_TSPI5_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR1,16)))
+#define TSB_TSPI5_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,0)))
+#define TSB_TSPI5_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,1)))
+#define TSB_TSPI5_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,2)))
+#define TSB_TSPI5_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,4)))
+#define TSB_TSPI5_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,5)))
+#define TSB_TSPI5_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,6)))
+#define TSB_TSPI5_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,7)))
+#define TSB_TSPI5_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR2,21)))
+#define TSB_TSPI5_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR3,0)))
+#define TSB_TSPI5_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI5->CR3,1)))
+#define TSB_TSPI5_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,14)))
+#define TSB_TSPI5_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,15)))
+#define TSB_TSPI5_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,16)))
+#define TSB_TSPI5_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,17)))
+#define TSB_TSPI5_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,18)))
+#define TSB_TSPI5_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,19)))
+#define TSB_TSPI5_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR0,31)))
+#define TSB_TSPI5_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR1,0)))
+#define TSB_TSPI5_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->FMTR1,1)))
+#define TSB_TSPI5_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SECTCR0,0)))
+#define TSB_TSPI5_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,4)))
+#define TSB_TSPI5_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,5)))
+#define TSB_TSPI5_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,6)))
+#define TSB_TSPI5_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,7)))
+#define TSB_TSPI5_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,20)))
+#define TSB_TSPI5_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,21)))
+#define TSB_TSPI5_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,22)))
+#define TSB_TSPI5_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,23)))
+#define TSB_TSPI5_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI5->SR,31)))
+#define TSB_TSPI5_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,0)))
+#define TSB_TSPI5_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,1)))
+#define TSB_TSPI5_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,2)))
+#define TSB_TSPI5_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI5->ERR,3)))
+
+#define TSB_TSPI6_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR0,0)))
+#define TSB_TSPI6_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,12)))
+#define TSB_TSPI6_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,13)))
+#define TSB_TSPI6_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,14)))
+#define TSB_TSPI6_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,15)))
+#define TSB_TSPI6_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR1,16)))
+#define TSB_TSPI6_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,0)))
+#define TSB_TSPI6_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,1)))
+#define TSB_TSPI6_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,2)))
+#define TSB_TSPI6_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,4)))
+#define TSB_TSPI6_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,5)))
+#define TSB_TSPI6_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,6)))
+#define TSB_TSPI6_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,7)))
+#define TSB_TSPI6_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR2,21)))
+#define TSB_TSPI6_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR3,0)))
+#define TSB_TSPI6_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI6->CR3,1)))
+#define TSB_TSPI6_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,14)))
+#define TSB_TSPI6_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,15)))
+#define TSB_TSPI6_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,16)))
+#define TSB_TSPI6_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,17)))
+#define TSB_TSPI6_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,18)))
+#define TSB_TSPI6_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,19)))
+#define TSB_TSPI6_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR0,31)))
+#define TSB_TSPI6_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR1,0)))
+#define TSB_TSPI6_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->FMTR1,1)))
+#define TSB_TSPI6_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SECTCR0,0)))
+#define TSB_TSPI6_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,4)))
+#define TSB_TSPI6_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,5)))
+#define TSB_TSPI6_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,6)))
+#define TSB_TSPI6_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,7)))
+#define TSB_TSPI6_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,20)))
+#define TSB_TSPI6_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,21)))
+#define TSB_TSPI6_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,22)))
+#define TSB_TSPI6_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,23)))
+#define TSB_TSPI6_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI6->SR,31)))
+#define TSB_TSPI6_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,0)))
+#define TSB_TSPI6_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,1)))
+#define TSB_TSPI6_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,2)))
+#define TSB_TSPI6_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI6->ERR,3)))
+
+#define TSB_TSPI7_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR0,0)))
+#define TSB_TSPI7_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,12)))
+#define TSB_TSPI7_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,13)))
+#define TSB_TSPI7_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,14)))
+#define TSB_TSPI7_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,15)))
+#define TSB_TSPI7_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR1,16)))
+#define TSB_TSPI7_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,0)))
+#define TSB_TSPI7_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,1)))
+#define TSB_TSPI7_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,2)))
+#define TSB_TSPI7_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,4)))
+#define TSB_TSPI7_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,5)))
+#define TSB_TSPI7_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,6)))
+#define TSB_TSPI7_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,7)))
+#define TSB_TSPI7_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR2,21)))
+#define TSB_TSPI7_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR3,0)))
+#define TSB_TSPI7_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI7->CR3,1)))
+#define TSB_TSPI7_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,14)))
+#define TSB_TSPI7_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,15)))
+#define TSB_TSPI7_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,16)))
+#define TSB_TSPI7_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,17)))
+#define TSB_TSPI7_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,18)))
+#define TSB_TSPI7_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,19)))
+#define TSB_TSPI7_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR0,31)))
+#define TSB_TSPI7_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR1,0)))
+#define TSB_TSPI7_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->FMTR1,1)))
+#define TSB_TSPI7_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SECTCR0,0)))
+#define TSB_TSPI7_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,4)))
+#define TSB_TSPI7_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,5)))
+#define TSB_TSPI7_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,6)))
+#define TSB_TSPI7_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,7)))
+#define TSB_TSPI7_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,20)))
+#define TSB_TSPI7_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,21)))
+#define TSB_TSPI7_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,22)))
+#define TSB_TSPI7_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,23)))
+#define TSB_TSPI7_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI7->SR,31)))
+#define TSB_TSPI7_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,0)))
+#define TSB_TSPI7_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,1)))
+#define TSB_TSPI7_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,2)))
+#define TSB_TSPI7_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI7->ERR,3)))
+
+#define TSB_TSPI8_CR0_TSPIE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR0,0)))
+#define TSB_TSPI8_CR1_MSTR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR1,12)))
+#define TSB_TSPI8_CR1_TSPIMS                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR1,13)))
+#define TSB_TSPI8_CR1_TRXE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR1,14)))
+#define TSB_TSPI8_CR1_TRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR1,15)))
+#define TSB_TSPI8_CR1_INF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR1,16)))
+#define TSB_TSPI8_CR2_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,0)))
+#define TSB_TSPI8_CR2_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,1)))
+#define TSB_TSPI8_CR2_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,2)))
+#define TSB_TSPI8_CR2_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,4)))
+#define TSB_TSPI8_CR2_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,5)))
+#define TSB_TSPI8_CR2_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,6)))
+#define TSB_TSPI8_CR2_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,7)))
+#define TSB_TSPI8_CR2_TXDEMP                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR2,21)))
+#define TSB_TSPI8_CR3_RFFLLCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR3,0)))
+#define TSB_TSPI8_CR3_TFEMPCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_TSPI8->CR3,1)))
+#define TSB_TSPI8_FMTR0_CKPOL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,14)))
+#define TSB_TSPI8_FMTR0_CKPHA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,15)))
+#define TSB_TSPI8_FMTR0_CS0POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,16)))
+#define TSB_TSPI8_FMTR0_CS1POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,17)))
+#define TSB_TSPI8_FMTR0_CS2POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,18)))
+#define TSB_TSPI8_FMTR0_CS3POL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,19)))
+#define TSB_TSPI8_FMTR0_DIR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR0,31)))
+#define TSB_TSPI8_FMTR1_VPM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR1,0)))
+#define TSB_TSPI8_FMTR1_VPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->FMTR1,1)))
+#define TSB_TSPI8_SECTCR0_SECT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->SECTCR0,0)))
+#define TSB_TSPI8_SR_RFFLL                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,4)))
+#define TSB_TSPI8_SR_INTRXFF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,5)))
+#define TSB_TSPI8_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,6)))
+#define TSB_TSPI8_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,7)))
+#define TSB_TSPI8_SR_TFEMP                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,20)))
+#define TSB_TSPI8_SR_INTTXWF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,21)))
+#define TSB_TSPI8_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,22)))
+#define TSB_TSPI8_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,23)))
+#define TSB_TSPI8_SR_TSPISUE                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSPI8->SR,31)))
+#define TSB_TSPI8_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->ERR,0)))
+#define TSB_TSPI8_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->ERR,1)))
+#define TSB_TSPI8_ERR_UDRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->ERR,2)))
+#define TSB_TSPI8_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSPI8->ERR,3)))
+
+
+/* External Bus Interface(EXB) */
+#define TSB_EXB_MOD_EXBSEL                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->MOD,0)))
+#define TSB_EXB_CS0_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,0)))
+#define TSB_EXB_CS0_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,12)))
+#define TSB_EXB_CS0_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS0,13)))
+#define TSB_EXB_CS1_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,0)))
+#define TSB_EXB_CS1_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,12)))
+#define TSB_EXB_CS1_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS1,13)))
+#define TSB_EXB_CS2_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,0)))
+#define TSB_EXB_CS2_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,12)))
+#define TSB_EXB_CS2_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS2,13)))
+#define TSB_EXB_CS3_CSW0                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,0)))
+#define TSB_EXB_CS3_WAIT                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,12)))
+#define TSB_EXB_CS3_WSEL                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CS3,13)))
+#define TSB_EXB_CLKCTL_CLKEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EXB->CLKCTL,0)))
+
+
+/* Clock Generator (CG) */
+#define TSB_CG_OSCCR_IHOSC1EN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,0)))
+#define TSB_CG_OSCCR_OSCSEL                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,8)))
+#define TSB_CG_OSCCR_OSCF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,9)))
+#define TSB_CG_OSCCR_IHOSC1F                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->OSCCR,16)))
+#define TSB_CG_PLL0SEL_PLL0ON                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,0)))
+#define TSB_CG_PLL0SEL_PLL0SEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,1)))
+#define TSB_CG_PLL0SEL_PLL0ST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->PLL0SEL,2)))
+#define TSB_CG_WUPHCR_WUON                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,0)))
+#define TSB_CG_WUPHCR_WUEF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,1)))
+#define TSB_CG_WUPHCR_WUCLK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->WUPHCR,8)))
+#define TSB_CG_WUPLCR_WULON                       (*((__O  uint32_t *)BITBAND_PERI(&TSB_CG->WUPLCR,0)))
+#define TSB_CG_WUPLCR_WULEF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_CG->WUPLCR,1)))
+#define TSB_CG_FSYSMENC_IPMENC00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,0)))
+#define TSB_CG_FSYSMENC_IPMENC01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,1)))
+#define TSB_CG_FSYSMENC_IPMENC02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,2)))
+#define TSB_CG_FSYSMENC_IPMENC03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,3)))
+#define TSB_CG_FSYSMENC_IPMENC04                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,4)))
+#define TSB_CG_FSYSMENC_IPMENC05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,5)))
+#define TSB_CG_FSYSMENC_IPMENC06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,6)))
+#define TSB_CG_FSYSMENC_IPMENC07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,7)))
+#define TSB_CG_FSYSMENC_IPMENC08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,8)))
+#define TSB_CG_FSYSMENC_IPMENC09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,9)))
+#define TSB_CG_FSYSMENC_IPMENC10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,10)))
+#define TSB_CG_FSYSMENC_IPMENC11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,11)))
+#define TSB_CG_FSYSMENC_IPMENC12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,12)))
+#define TSB_CG_FSYSMENC_IPMENC13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,13)))
+#define TSB_CG_FSYSMENC_IPMENC14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,14)))
+#define TSB_CG_FSYSMENC_IPMENC15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,15)))
+#define TSB_CG_FSYSMENC_IPMENC16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENC,16)))
+#define TSB_CG_FSYSMENA_IPMENA00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,0)))
+#define TSB_CG_FSYSMENA_IPMENA01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,1)))
+#define TSB_CG_FSYSMENA_IPMENA02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,2)))
+#define TSB_CG_FSYSMENA_IPMENA03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,3)))
+#define TSB_CG_FSYSMENA_IPMENA04                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,4)))
+#define TSB_CG_FSYSMENA_IPMENA05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,5)))
+#define TSB_CG_FSYSMENA_IPMENA06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,6)))
+#define TSB_CG_FSYSMENA_IPMENA07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,7)))
+#define TSB_CG_FSYSMENA_IPMENA08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,8)))
+#define TSB_CG_FSYSMENA_IPMENA09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,9)))
+#define TSB_CG_FSYSMENA_IPMENA10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,10)))
+#define TSB_CG_FSYSMENA_IPMENA11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,11)))
+#define TSB_CG_FSYSMENA_IPMENA12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,12)))
+#define TSB_CG_FSYSMENA_IPMENA13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,13)))
+#define TSB_CG_FSYSMENA_IPMENA14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,14)))
+#define TSB_CG_FSYSMENA_IPMENA15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,15)))
+#define TSB_CG_FSYSMENA_IPMENA16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,16)))
+#define TSB_CG_FSYSMENA_IPMENA17                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,17)))
+#define TSB_CG_FSYSMENA_IPMENA18                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,18)))
+#define TSB_CG_FSYSMENA_IPMENA19                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,19)))
+#define TSB_CG_FSYSMENA_IPMENA20                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,20)))
+#define TSB_CG_FSYSMENA_IPMENA21                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,21)))
+#define TSB_CG_FSYSMENA_IPMENA22                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,22)))
+#define TSB_CG_FSYSMENA_IPMENA23                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,23)))
+#define TSB_CG_FSYSMENA_IPMENA24                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,24)))
+#define TSB_CG_FSYSMENA_IPMENA25                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,25)))
+#define TSB_CG_FSYSMENA_IPMENA26                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,26)))
+#define TSB_CG_FSYSMENA_IPMENA27                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,27)))
+#define TSB_CG_FSYSMENA_IPMENA28                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,28)))
+#define TSB_CG_FSYSMENA_IPMENA29                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,29)))
+#define TSB_CG_FSYSMENA_IPMENA30                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,30)))
+#define TSB_CG_FSYSMENA_IPMENA31                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENA,31)))
+#define TSB_CG_FSYSMENB_IPMENB00                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,0)))
+#define TSB_CG_FSYSMENB_IPMENB01                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,1)))
+#define TSB_CG_FSYSMENB_IPMENB02                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,2)))
+#define TSB_CG_FSYSMENB_IPMENB03                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,3)))
+#define TSB_CG_FSYSMENB_IPMENB04                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,4)))
+#define TSB_CG_FSYSMENB_IPMENB05                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,5)))
+#define TSB_CG_FSYSMENB_IPMENB06                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,6)))
+#define TSB_CG_FSYSMENB_IPMENB07                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,7)))
+#define TSB_CG_FSYSMENB_IPMENB08                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,8)))
+#define TSB_CG_FSYSMENB_IPMENB09                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,9)))
+#define TSB_CG_FSYSMENB_IPMENB10                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,10)))
+#define TSB_CG_FSYSMENB_IPMENB11                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,11)))
+#define TSB_CG_FSYSMENB_IPMENB12                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,12)))
+#define TSB_CG_FSYSMENB_IPMENB13                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,13)))
+#define TSB_CG_FSYSMENB_IPMENB14                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,14)))
+#define TSB_CG_FSYSMENB_IPMENB15                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,15)))
+#define TSB_CG_FSYSMENB_IPMENB16                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,16)))
+#define TSB_CG_FSYSMENB_IPMENB17                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,17)))
+#define TSB_CG_FSYSMENB_IPMENB18                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,18)))
+#define TSB_CG_FSYSMENB_IPMENB19                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,19)))
+#define TSB_CG_FSYSMENB_IPMENB20                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,20)))
+#define TSB_CG_FSYSMENB_IPMENB21                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,21)))
+#define TSB_CG_FSYSMENB_IPMENB22                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,22)))
+#define TSB_CG_FSYSMENB_IPMENB23                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,23)))
+#define TSB_CG_FSYSMENB_IPMENB24                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,24)))
+#define TSB_CG_FSYSMENB_IPMENB28                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,28)))
+#define TSB_CG_FSYSMENB_IPMENB29                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,29)))
+#define TSB_CG_FSYSMENB_IPMENB30                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,30)))
+#define TSB_CG_FSYSMENB_IPMENB31                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSMENB,31)))
+#define TSB_CG_FSYSENA_IPENA00                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,0)))
+#define TSB_CG_FSYSENA_IPENA01                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,1)))
+#define TSB_CG_FSYSENA_IPENA02                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,2)))
+#define TSB_CG_FSYSENA_IPENA03                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,3)))
+#define TSB_CG_FSYSENA_IPENA04                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,4)))
+#define TSB_CG_FSYSENA_IPENA05                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,5)))
+#define TSB_CG_FSYSENA_IPENA06                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,6)))
+#define TSB_CG_FSYSENA_IPENA07                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,7)))
+#define TSB_CG_FSYSENA_IPENA08                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,8)))
+#define TSB_CG_FSYSENA_IPENA09                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FSYSENA,9)))
+#define TSB_CG_FCEN_FCIPEN23                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,23)))
+#define TSB_CG_FCEN_FCIPEN26                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,26)))
+#define TSB_CG_FCEN_FCIPEN27                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->FCEN,27)))
+#define TSB_CG_SPCLKEN_TRCKEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->SPCLKEN,0)))
+#define TSB_CG_SPCLKEN_ADCKEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->SPCLKEN,16)))
+#define TSB_CG_EXTEND2_RSV20                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,0)))
+#define TSB_CG_EXTEND2_RSV21                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,1)))
+#define TSB_CG_EXTEND2_RSV22                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CG->EXTEND2,2)))
+
+
+
+/* Interrupt Monitor Register */
+#define TSB_IMN_FLGNMI_INT000FLG                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLGNMI,0)))
+#define TSB_IMN_FLGNMI_INT016FLG                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLGNMI,16)))
+#define TSB_IMN_FLG1_INT032FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,0)))
+#define TSB_IMN_FLG1_INT033FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,1)))
+#define TSB_IMN_FLG1_INT034FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,2)))
+#define TSB_IMN_FLG1_INT035FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,3)))
+#define TSB_IMN_FLG1_INT036FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,4)))
+#define TSB_IMN_FLG1_INT037FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,5)))
+#define TSB_IMN_FLG1_INT038FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,6)))
+#define TSB_IMN_FLG1_INT039FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,7)))
+#define TSB_IMN_FLG1_INT040FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,8)))
+#define TSB_IMN_FLG1_INT041FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,9)))
+#define TSB_IMN_FLG1_INT042FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,10)))
+#define TSB_IMN_FLG1_INT043FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,11)))
+#define TSB_IMN_FLG1_INT045FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,13)))
+#define TSB_IMN_FLG1_INT047FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,15)))
+#define TSB_IMN_FLG1_INT048FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,16)))
+#define TSB_IMN_FLG1_INT049FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,17)))
+#define TSB_IMN_FLG1_INT050FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,18)))
+#define TSB_IMN_FLG1_INT051FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,19)))
+#define TSB_IMN_FLG1_INT052FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,20)))
+#define TSB_IMN_FLG1_INT053FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,21)))
+#define TSB_IMN_FLG1_INT054FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,22)))
+#define TSB_IMN_FLG1_INT055FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,23)))
+#define TSB_IMN_FLG1_INT057FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,25)))
+#define TSB_IMN_FLG1_INT059FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,27)))
+#define TSB_IMN_FLG1_INT060FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,28)))
+#define TSB_IMN_FLG1_INT061FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,29)))
+#define TSB_IMN_FLG1_INT062FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,30)))
+#define TSB_IMN_FLG1_INT063FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG1,31)))
+#define TSB_IMN_FLG2_INT081FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,17)))
+#define TSB_IMN_FLG2_INT082FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,18)))
+#define TSB_IMN_FLG2_INT083FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,19)))
+#define TSB_IMN_FLG2_INT084FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,20)))
+#define TSB_IMN_FLG2_INT085FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,21)))
+#define TSB_IMN_FLG2_INT086FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,22)))
+#define TSB_IMN_FLG2_INT087FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,23)))
+#define TSB_IMN_FLG2_INT088FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,24)))
+#define TSB_IMN_FLG2_INT089FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG2,25)))
+#define TSB_IMN_FLG3_INT096FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,0)))
+#define TSB_IMN_FLG3_INT097FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,1)))
+#define TSB_IMN_FLG3_INT098FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,2)))
+#define TSB_IMN_FLG3_INT099FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,3)))
+#define TSB_IMN_FLG3_INT100FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,4)))
+#define TSB_IMN_FLG3_INT101FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,5)))
+#define TSB_IMN_FLG3_INT102FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,6)))
+#define TSB_IMN_FLG3_INT103FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,7)))
+#define TSB_IMN_FLG3_INT104FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,8)))
+#define TSB_IMN_FLG3_INT105FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,9)))
+#define TSB_IMN_FLG3_INT106FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,10)))
+#define TSB_IMN_FLG3_INT107FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,11)))
+#define TSB_IMN_FLG3_INT108FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,12)))
+#define TSB_IMN_FLG3_INT109FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,13)))
+#define TSB_IMN_FLG3_INT110FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,14)))
+#define TSB_IMN_FLG3_INT111FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,15)))
+#define TSB_IMN_FLG3_INT112FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,16)))
+#define TSB_IMN_FLG3_INT113FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,17)))
+#define TSB_IMN_FLG3_INT114FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,18)))
+#define TSB_IMN_FLG3_INT115FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,19)))
+#define TSB_IMN_FLG3_INT116FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,20)))
+#define TSB_IMN_FLG3_INT117FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,21)))
+#define TSB_IMN_FLG3_INT118FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,22)))
+#define TSB_IMN_FLG3_INT119FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,23)))
+#define TSB_IMN_FLG3_INT120FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,24)))
+#define TSB_IMN_FLG3_INT121FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,25)))
+#define TSB_IMN_FLG3_INT122FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,26)))
+#define TSB_IMN_FLG3_INT123FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,27)))
+#define TSB_IMN_FLG3_INT124FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,28)))
+#define TSB_IMN_FLG3_INT125FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,29)))
+#define TSB_IMN_FLG3_INT126FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,30)))
+#define TSB_IMN_FLG3_INT127FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG3,31)))
+#define TSB_IMN_FLG4_INT128FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,0)))
+#define TSB_IMN_FLG4_INT129FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,1)))
+#define TSB_IMN_FLG4_INT130FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,2)))
+#define TSB_IMN_FLG4_INT131FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,3)))
+#define TSB_IMN_FLG4_INT132FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,4)))
+#define TSB_IMN_FLG4_INT133FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,5)))
+#define TSB_IMN_FLG4_INT134FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,6)))
+#define TSB_IMN_FLG4_INT135FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,7)))
+#define TSB_IMN_FLG4_INT136FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,8)))
+#define TSB_IMN_FLG4_INT137FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,9)))
+#define TSB_IMN_FLG4_INT138FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,10)))
+#define TSB_IMN_FLG4_INT139FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,11)))
+#define TSB_IMN_FLG4_INT140FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,12)))
+#define TSB_IMN_FLG4_INT141FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,13)))
+#define TSB_IMN_FLG4_INT142FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,14)))
+#define TSB_IMN_FLG4_INT143FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,15)))
+#define TSB_IMN_FLG4_INT144FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,16)))
+#define TSB_IMN_FLG4_INT145FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,17)))
+#define TSB_IMN_FLG4_INT146FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,18)))
+#define TSB_IMN_FLG4_INT147FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,19)))
+#define TSB_IMN_FLG4_INT148FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,20)))
+#define TSB_IMN_FLG4_INT149FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,21)))
+#define TSB_IMN_FLG4_INT150FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,22)))
+#define TSB_IMN_FLG4_INT151FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,23)))
+#define TSB_IMN_FLG4_INT152FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,24)))
+#define TSB_IMN_FLG4_INT153FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,25)))
+#define TSB_IMN_FLG4_INT154FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,26)))
+#define TSB_IMN_FLG4_INT155FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,27)))
+#define TSB_IMN_FLG4_INT156FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,28)))
+#define TSB_IMN_FLG4_INT157FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,29)))
+#define TSB_IMN_FLG4_INT158FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,30)))
+#define TSB_IMN_FLG4_INT159FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG4,31)))
+#define TSB_IMN_FLG5_INT160FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,0)))
+#define TSB_IMN_FLG5_INT161FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,1)))
+#define TSB_IMN_FLG5_INT162FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,2)))
+#define TSB_IMN_FLG5_INT163FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,3)))
+#define TSB_IMN_FLG5_INT164FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,4)))
+#define TSB_IMN_FLG5_INT165FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,5)))
+#define TSB_IMN_FLG5_INT166FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,6)))
+#define TSB_IMN_FLG5_INT167FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,7)))
+#define TSB_IMN_FLG5_INT168FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,8)))
+#define TSB_IMN_FLG5_INT169FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,9)))
+#define TSB_IMN_FLG5_INT170FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,10)))
+#define TSB_IMN_FLG5_INT171FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,11)))
+#define TSB_IMN_FLG5_INT172FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,12)))
+#define TSB_IMN_FLG5_INT173FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,13)))
+#define TSB_IMN_FLG5_INT174FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,14)))
+#define TSB_IMN_FLG5_INT175FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,15)))
+#define TSB_IMN_FLG5_INT176FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,16)))
+#define TSB_IMN_FLG5_INT177FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,17)))
+#define TSB_IMN_FLG5_INT178FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,18)))
+#define TSB_IMN_FLG5_INT179FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,19)))
+#define TSB_IMN_FLG5_INT180FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,20)))
+#define TSB_IMN_FLG5_INT181FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,21)))
+#define TSB_IMN_FLG5_INT182FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,22)))
+#define TSB_IMN_FLG5_INT183FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,23)))
+#define TSB_IMN_FLG5_INT184FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,24)))
+#define TSB_IMN_FLG5_INT185FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,25)))
+#define TSB_IMN_FLG5_INT186FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,26)))
+#define TSB_IMN_FLG5_INT187FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,27)))
+#define TSB_IMN_FLG5_INT188FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,28)))
+#define TSB_IMN_FLG5_INT189FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,29)))
+#define TSB_IMN_FLG5_INT190FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,30)))
+#define TSB_IMN_FLG5_INT191FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG5,31)))
+#define TSB_IMN_FLG6_INT192FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,0)))
+#define TSB_IMN_FLG6_INT193FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,1)))
+#define TSB_IMN_FLG6_INT194FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,2)))
+#define TSB_IMN_FLG6_INT195FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,3)))
+#define TSB_IMN_FLG6_INT196FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,4)))
+#define TSB_IMN_FLG6_INT197FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,5)))
+#define TSB_IMN_FLG6_INT198FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,6)))
+#define TSB_IMN_FLG6_INT199FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,7)))
+#define TSB_IMN_FLG6_INT200FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,8)))
+#define TSB_IMN_FLG6_INT201FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,9)))
+#define TSB_IMN_FLG6_INT202FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,10)))
+#define TSB_IMN_FLG6_INT203FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,11)))
+#define TSB_IMN_FLG6_INT204FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,12)))
+#define TSB_IMN_FLG6_INT205FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,13)))
+#define TSB_IMN_FLG6_INT206FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,14)))
+#define TSB_IMN_FLG6_INT207FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,15)))
+#define TSB_IMN_FLG6_INT208FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,16)))
+#define TSB_IMN_FLG6_INT209FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,17)))
+#define TSB_IMN_FLG6_INT210FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,18)))
+#define TSB_IMN_FLG6_INT211FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,19)))
+#define TSB_IMN_FLG6_INT212FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,20)))
+#define TSB_IMN_FLG6_INT213FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,21)))
+#define TSB_IMN_FLG6_INT214FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,22)))
+#define TSB_IMN_FLG6_INT215FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,23)))
+#define TSB_IMN_FLG6_INT216FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,24)))
+#define TSB_IMN_FLG6_INT217FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,25)))
+#define TSB_IMN_FLG6_INT218FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,26)))
+#define TSB_IMN_FLG6_INT219FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,27)))
+#define TSB_IMN_FLG6_INT220FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,28)))
+#define TSB_IMN_FLG6_INT221FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,29)))
+#define TSB_IMN_FLG6_INT222FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,30)))
+#define TSB_IMN_FLG6_INT223FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG6,31)))
+#define TSB_IMN_FLG7_INT224FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,0)))
+#define TSB_IMN_FLG7_INT225FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,1)))
+#define TSB_IMN_FLG7_INT226FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,2)))
+#define TSB_IMN_FLG7_INT227FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,3)))
+#define TSB_IMN_FLG7_INT228FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,4)))
+#define TSB_IMN_FLG7_INT229FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,5)))
+#define TSB_IMN_FLG7_INT230FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,6)))
+#define TSB_IMN_FLG7_INT231FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,7)))
+#define TSB_IMN_FLG7_INT232FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,8)))
+#define TSB_IMN_FLG7_INT233FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,9)))
+#define TSB_IMN_FLG7_INT234FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,10)))
+#define TSB_IMN_FLG7_INT235FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,11)))
+#define TSB_IMN_FLG7_INT236FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,12)))
+#define TSB_IMN_FLG7_INT237FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,13)))
+#define TSB_IMN_FLG7_INT238FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,14)))
+#define TSB_IMN_FLG7_INT239FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,15)))
+#define TSB_IMN_FLG7_INT240FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,16)))
+#define TSB_IMN_FLG7_INT241FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,17)))
+#define TSB_IMN_FLG7_INT242FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,18)))
+#define TSB_IMN_FLG7_INT243FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,19)))
+#define TSB_IMN_FLG7_INT244FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,20)))
+#define TSB_IMN_FLG7_INT245FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,21)))
+#define TSB_IMN_FLG7_INT246FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,22)))
+#define TSB_IMN_FLG7_INT247FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,23)))
+#define TSB_IMN_FLG7_INT248FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,24)))
+#define TSB_IMN_FLG7_INT249FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,25)))
+#define TSB_IMN_FLG7_INT250FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,26)))
+#define TSB_IMN_FLG7_INT251FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,27)))
+#define TSB_IMN_FLG7_INT252FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,28)))
+#define TSB_IMN_FLG7_INT253FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,29)))
+#define TSB_IMN_FLG7_INT254FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,30)))
+#define TSB_IMN_FLG7_INT255FLG                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_IMN->FLG7,31)))
+
+
+/* DNF */
+#define TSB_DNFA_ENCR_NFEN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,0)))
+#define TSB_DNFA_ENCR_NFEN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,1)))
+#define TSB_DNFA_ENCR_NFEN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,2)))
+#define TSB_DNFA_ENCR_NFEN3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,3)))
+#define TSB_DNFA_ENCR_NFEN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,4)))
+#define TSB_DNFA_ENCR_NFEN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,5)))
+#define TSB_DNFA_ENCR_NFEN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,8)))
+#define TSB_DNFA_ENCR_NFEN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,9)))
+#define TSB_DNFA_ENCR_NFEN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,10)))
+#define TSB_DNFA_ENCR_NFEN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,11)))
+#define TSB_DNFA_ENCR_NFEN14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,14)))
+#define TSB_DNFA_ENCR_NFEN15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFA->ENCR,15)))
+
+#define TSB_DNFB_ENCR_NFEN0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,0)))
+#define TSB_DNFB_ENCR_NFEN1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,1)))
+#define TSB_DNFB_ENCR_NFEN2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,2)))
+#define TSB_DNFB_ENCR_NFEN3                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,3)))
+#define TSB_DNFB_ENCR_NFEN4                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,4)))
+#define TSB_DNFB_ENCR_NFEN5                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,5)))
+#define TSB_DNFB_ENCR_NFEN6                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,6)))
+#define TSB_DNFB_ENCR_NFEN7                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,7)))
+#define TSB_DNFB_ENCR_NFEN8                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,8)))
+#define TSB_DNFB_ENCR_NFEN9                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,9)))
+#define TSB_DNFB_ENCR_NFEN10                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,10)))
+#define TSB_DNFB_ENCR_NFEN11                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,11)))
+#define TSB_DNFB_ENCR_NFEN12                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,12)))
+#define TSB_DNFB_ENCR_NFEN13                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,13)))
+#define TSB_DNFB_ENCR_NFEN14                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,14)))
+#define TSB_DNFB_ENCR_NFEN15                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_DNFB->ENCR,15)))
+
+
+/* Watchdog Timer (SIWDT) */
+#define TSB_SIWD0_EN_WDTE                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->EN,0)))
+#define TSB_SIWD0_EN_WDTF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_SIWD0->EN,1)))
+#define TSB_SIWD0_MOD_RESCR                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->MOD,0)))
+#define TSB_SIWD0_MOD_INTF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_SIWD0->MOD,1)))
+
+
+/* NBDIF */
+#define TSB_NBD_CR0_NBDEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_NBD->CR0,0)))
+
+
+/* Malti Porpose Direct Memory Accsess(MDMA) */
+#define TSB_MDMAA_XFTYP_UMODE                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->XFTYP,16)))
+#define TSB_MDMAA_XFTYP_DMODE                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->XFTYP,24)))
+#define TSB_MDMAA_DSNUM_DSINF                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->DSNUM,8)))
+#define TSB_MDMAA_C00XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00XFTYP,16)))
+#define TSB_MDMAA_C00XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00XFTYP,24)))
+#define TSB_MDMAA_C00DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C00DSNUM,8)))
+#define TSB_MDMAA_C01XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01XFTYP,16)))
+#define TSB_MDMAA_C01XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01XFTYP,24)))
+#define TSB_MDMAA_C01DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C01DSNUM,8)))
+#define TSB_MDMAA_C02XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02XFTYP,16)))
+#define TSB_MDMAA_C02XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02XFTYP,24)))
+#define TSB_MDMAA_C02DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C02DSNUM,8)))
+#define TSB_MDMAA_C03XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03XFTYP,16)))
+#define TSB_MDMAA_C03XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03XFTYP,24)))
+#define TSB_MDMAA_C03DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C03DSNUM,8)))
+#define TSB_MDMAA_C04XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04XFTYP,16)))
+#define TSB_MDMAA_C04XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04XFTYP,24)))
+#define TSB_MDMAA_C04DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C04DSNUM,8)))
+#define TSB_MDMAA_C05XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05XFTYP,16)))
+#define TSB_MDMAA_C05XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05XFTYP,24)))
+#define TSB_MDMAA_C05DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C05DSNUM,8)))
+#define TSB_MDMAA_C06XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06XFTYP,16)))
+#define TSB_MDMAA_C06XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06XFTYP,24)))
+#define TSB_MDMAA_C06DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C06DSNUM,8)))
+#define TSB_MDMAA_C07XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07XFTYP,16)))
+#define TSB_MDMAA_C07XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07XFTYP,24)))
+#define TSB_MDMAA_C07DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C07DSNUM,8)))
+#define TSB_MDMAA_C08XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08XFTYP,16)))
+#define TSB_MDMAA_C08XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08XFTYP,24)))
+#define TSB_MDMAA_C08DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C08DSNUM,8)))
+#define TSB_MDMAA_C09XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09XFTYP,16)))
+#define TSB_MDMAA_C09XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09XFTYP,24)))
+#define TSB_MDMAA_C09DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C09DSNUM,8)))
+#define TSB_MDMAA_C10XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10XFTYP,16)))
+#define TSB_MDMAA_C10XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10XFTYP,24)))
+#define TSB_MDMAA_C10DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C10DSNUM,8)))
+#define TSB_MDMAA_C11XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11XFTYP,16)))
+#define TSB_MDMAA_C11XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11XFTYP,24)))
+#define TSB_MDMAA_C11DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C11DSNUM,8)))
+#define TSB_MDMAA_C12XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12XFTYP,16)))
+#define TSB_MDMAA_C12XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12XFTYP,24)))
+#define TSB_MDMAA_C12DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C12DSNUM,8)))
+#define TSB_MDMAA_C13XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13XFTYP,16)))
+#define TSB_MDMAA_C13XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13XFTYP,24)))
+#define TSB_MDMAA_C13DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C13DSNUM,8)))
+#define TSB_MDMAA_C14XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14XFTYP,16)))
+#define TSB_MDMAA_C14XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14XFTYP,24)))
+#define TSB_MDMAA_C14DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C14DSNUM,8)))
+#define TSB_MDMAA_C15XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15XFTYP,16)))
+#define TSB_MDMAA_C15XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15XFTYP,24)))
+#define TSB_MDMAA_C15DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C15DSNUM,8)))
+#define TSB_MDMAA_C16XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16XFTYP,16)))
+#define TSB_MDMAA_C16XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16XFTYP,24)))
+#define TSB_MDMAA_C16DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C16DSNUM,8)))
+#define TSB_MDMAA_C17XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17XFTYP,16)))
+#define TSB_MDMAA_C17XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17XFTYP,24)))
+#define TSB_MDMAA_C17DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C17DSNUM,8)))
+#define TSB_MDMAA_C18XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18XFTYP,16)))
+#define TSB_MDMAA_C18XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18XFTYP,24)))
+#define TSB_MDMAA_C18DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C18DSNUM,8)))
+#define TSB_MDMAA_C19XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19XFTYP,16)))
+#define TSB_MDMAA_C19XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19XFTYP,24)))
+#define TSB_MDMAA_C19DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C19DSNUM,8)))
+#define TSB_MDMAA_C20XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20XFTYP,16)))
+#define TSB_MDMAA_C20XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20XFTYP,24)))
+#define TSB_MDMAA_C20DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C20DSNUM,8)))
+#define TSB_MDMAA_C21XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21XFTYP,16)))
+#define TSB_MDMAA_C21XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21XFTYP,24)))
+#define TSB_MDMAA_C21DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C21DSNUM,8)))
+#define TSB_MDMAA_C22XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22XFTYP,16)))
+#define TSB_MDMAA_C22XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22XFTYP,24)))
+#define TSB_MDMAA_C22DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C22DSNUM,8)))
+#define TSB_MDMAA_C23XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23XFTYP,16)))
+#define TSB_MDMAA_C23XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23XFTYP,24)))
+#define TSB_MDMAA_C23DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C23DSNUM,8)))
+#define TSB_MDMAA_C24XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24XFTYP,16)))
+#define TSB_MDMAA_C24XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24XFTYP,24)))
+#define TSB_MDMAA_C24DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C24DSNUM,8)))
+#define TSB_MDMAA_C25XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25XFTYP,16)))
+#define TSB_MDMAA_C25XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25XFTYP,24)))
+#define TSB_MDMAA_C25DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C25DSNUM,8)))
+#define TSB_MDMAA_C26XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26XFTYP,16)))
+#define TSB_MDMAA_C26XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26XFTYP,24)))
+#define TSB_MDMAA_C26DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C26DSNUM,8)))
+#define TSB_MDMAA_C27XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27XFTYP,16)))
+#define TSB_MDMAA_C27XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27XFTYP,24)))
+#define TSB_MDMAA_C27DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C27DSNUM,8)))
+#define TSB_MDMAA_C28XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28XFTYP,16)))
+#define TSB_MDMAA_C28XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28XFTYP,24)))
+#define TSB_MDMAA_C28DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C28DSNUM,8)))
+#define TSB_MDMAA_C29XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29XFTYP,16)))
+#define TSB_MDMAA_C29XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29XFTYP,24)))
+#define TSB_MDMAA_C29DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C29DSNUM,8)))
+#define TSB_MDMAA_C30XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30XFTYP,16)))
+#define TSB_MDMAA_C30XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30XFTYP,24)))
+#define TSB_MDMAA_C30DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C30DSNUM,8)))
+#define TSB_MDMAA_C31XFTYP_UMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31XFTYP,16)))
+#define TSB_MDMAA_C31XFTYP_DMODE                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31XFTYP,24)))
+#define TSB_MDMAA_C31DSNUM_DSINF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_MDMAA->C31DSNUM,8)))
+#define TSB_MDMAA_MSK_MSK0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,0)))
+#define TSB_MDMAA_MSK_MSK1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,1)))
+#define TSB_MDMAA_MSK_MSK2                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,2)))
+#define TSB_MDMAA_MSK_MSK3                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,3)))
+#define TSB_MDMAA_MSK_MSK4                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,4)))
+#define TSB_MDMAA_MSK_MSK5                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,5)))
+#define TSB_MDMAA_MSK_MSK6                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,6)))
+#define TSB_MDMAA_MSK_MSK7                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,7)))
+#define TSB_MDMAA_MSK_MSK8                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,8)))
+#define TSB_MDMAA_MSK_MSK9                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,9)))
+#define TSB_MDMAA_MSK_MSK10                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,10)))
+#define TSB_MDMAA_MSK_MSK11                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,11)))
+#define TSB_MDMAA_MSK_MSK12                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,12)))
+#define TSB_MDMAA_MSK_MSK13                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,13)))
+#define TSB_MDMAA_MSK_MSK14                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,14)))
+#define TSB_MDMAA_MSK_MSK15                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,15)))
+#define TSB_MDMAA_MSK_MSK16                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,16)))
+#define TSB_MDMAA_MSK_MSK17                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,17)))
+#define TSB_MDMAA_MSK_MSK18                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,18)))
+#define TSB_MDMAA_MSK_MSK19                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,19)))
+#define TSB_MDMAA_MSK_MSK20                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,20)))
+#define TSB_MDMAA_MSK_MSK21                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,21)))
+#define TSB_MDMAA_MSK_MSK22                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,22)))
+#define TSB_MDMAA_MSK_MSK23                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,23)))
+#define TSB_MDMAA_MSK_MSK24                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,24)))
+#define TSB_MDMAA_MSK_MSK25                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,25)))
+#define TSB_MDMAA_MSK_MSK26                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,26)))
+#define TSB_MDMAA_MSK_MSK27                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,27)))
+#define TSB_MDMAA_MSK_MSK28                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,28)))
+#define TSB_MDMAA_MSK_MSK29                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,29)))
+#define TSB_MDMAA_MSK_MSK30                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,30)))
+#define TSB_MDMAA_MSK_MSK31                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_MDMAA->MSK,31)))
+
+
+/* ARM Prime Cell PL011 */
+#define TSB_FURT0_DR_FE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,8)))
+#define TSB_FURT0_DR_PE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,9)))
+#define TSB_FURT0_DR_BE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,10)))
+#define TSB_FURT0_DR_OE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->DR,11)))
+#define TSB_FURT0_RSR_FE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,0)))
+#define TSB_FURT0_RSR_PE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,1)))
+#define TSB_FURT0_RSR_BE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,2)))
+#define TSB_FURT0_RSR_OE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RSR,3)))
+#define TSB_FURT0_FR_CTS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,0)))
+#define TSB_FURT0_FR_BUSY                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,3)))
+#define TSB_FURT0_FR_RXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,4)))
+#define TSB_FURT0_FR_TXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,5)))
+#define TSB_FURT0_FR_RXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,6)))
+#define TSB_FURT0_FR_TXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->FR,7)))
+#define TSB_FURT0_LCR_H_BRK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,0)))
+#define TSB_FURT0_LCR_H_PEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,1)))
+#define TSB_FURT0_LCR_H_EPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,2)))
+#define TSB_FURT0_LCR_H_STP2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,3)))
+#define TSB_FURT0_LCR_H_FEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,4)))
+#define TSB_FURT0_LCR_H_SPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->LCR_H,7)))
+#define TSB_FURT0_CR_UARTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,0)))
+#define TSB_FURT0_CR_SIREN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,1)))
+#define TSB_FURT0_CR_SIRLP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,2)))
+#define TSB_FURT0_CR_TXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,8)))
+#define TSB_FURT0_CR_RXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,9)))
+#define TSB_FURT0_CR_RTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,14)))
+#define TSB_FURT0_CR_CTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->CR,15)))
+#define TSB_FURT0_IMSC_RXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,4)))
+#define TSB_FURT0_IMSC_TXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,5)))
+#define TSB_FURT0_IMSC_RTIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,6)))
+#define TSB_FURT0_IMSC_FEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,7)))
+#define TSB_FURT0_IMSC_PEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,8)))
+#define TSB_FURT0_IMSC_BEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,9)))
+#define TSB_FURT0_IMSC_OEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->IMSC,10)))
+#define TSB_FURT0_RIS_RXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,4)))
+#define TSB_FURT0_RIS_TXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,5)))
+#define TSB_FURT0_RIS_RTRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,6)))
+#define TSB_FURT0_RIS_FERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,7)))
+#define TSB_FURT0_RIS_PERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,8)))
+#define TSB_FURT0_RIS_BERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,9)))
+#define TSB_FURT0_RIS_OERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->RIS,10)))
+#define TSB_FURT0_MIS_RXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,4)))
+#define TSB_FURT0_MIS_TXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,5)))
+#define TSB_FURT0_MIS_RTMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,6)))
+#define TSB_FURT0_MIS_FEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,7)))
+#define TSB_FURT0_MIS_PEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,8)))
+#define TSB_FURT0_MIS_BEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,9)))
+#define TSB_FURT0_MIS_OEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT0->MIS,10)))
+#define TSB_FURT0_ICR_RXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,4)))
+#define TSB_FURT0_ICR_TXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,5)))
+#define TSB_FURT0_ICR_RTIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,6)))
+#define TSB_FURT0_ICR_FEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,7)))
+#define TSB_FURT0_ICR_PEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,8)))
+#define TSB_FURT0_ICR_BEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,9)))
+#define TSB_FURT0_ICR_OEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT0->ICR,10)))
+#define TSB_FURT0_DMACR_RXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,0)))
+#define TSB_FURT0_DMACR_TXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,1)))
+#define TSB_FURT0_DMACR_DMAONERR                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT0->DMACR,2)))
+
+#define TSB_FURT1_DR_FE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,8)))
+#define TSB_FURT1_DR_PE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,9)))
+#define TSB_FURT1_DR_BE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,10)))
+#define TSB_FURT1_DR_OE                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->DR,11)))
+#define TSB_FURT1_RSR_FE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,0)))
+#define TSB_FURT1_RSR_PE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,1)))
+#define TSB_FURT1_RSR_BE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,2)))
+#define TSB_FURT1_RSR_OE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RSR,3)))
+#define TSB_FURT1_FR_CTS                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,0)))
+#define TSB_FURT1_FR_BUSY                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,3)))
+#define TSB_FURT1_FR_RXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,4)))
+#define TSB_FURT1_FR_TXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,5)))
+#define TSB_FURT1_FR_RXFF                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,6)))
+#define TSB_FURT1_FR_TXFE                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->FR,7)))
+#define TSB_FURT1_LCR_H_BRK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,0)))
+#define TSB_FURT1_LCR_H_PEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,1)))
+#define TSB_FURT1_LCR_H_EPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,2)))
+#define TSB_FURT1_LCR_H_STP2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,3)))
+#define TSB_FURT1_LCR_H_FEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,4)))
+#define TSB_FURT1_LCR_H_SPS                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->LCR_H,7)))
+#define TSB_FURT1_CR_UARTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,0)))
+#define TSB_FURT1_CR_SIREN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,1)))
+#define TSB_FURT1_CR_SIRLP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,2)))
+#define TSB_FURT1_CR_TXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,8)))
+#define TSB_FURT1_CR_RXE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,9)))
+#define TSB_FURT1_CR_RTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,14)))
+#define TSB_FURT1_CR_CTSEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->CR,15)))
+#define TSB_FURT1_IMSC_RXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,4)))
+#define TSB_FURT1_IMSC_TXIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,5)))
+#define TSB_FURT1_IMSC_RTIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,6)))
+#define TSB_FURT1_IMSC_FEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,7)))
+#define TSB_FURT1_IMSC_PEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,8)))
+#define TSB_FURT1_IMSC_BEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,9)))
+#define TSB_FURT1_IMSC_OEIM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->IMSC,10)))
+#define TSB_FURT1_RIS_RXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,4)))
+#define TSB_FURT1_RIS_TXRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,5)))
+#define TSB_FURT1_RIS_RTRIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,6)))
+#define TSB_FURT1_RIS_FERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,7)))
+#define TSB_FURT1_RIS_PERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,8)))
+#define TSB_FURT1_RIS_BERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,9)))
+#define TSB_FURT1_RIS_OERIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->RIS,10)))
+#define TSB_FURT1_MIS_RXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,4)))
+#define TSB_FURT1_MIS_TXMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,5)))
+#define TSB_FURT1_MIS_RTMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,6)))
+#define TSB_FURT1_MIS_FEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,7)))
+#define TSB_FURT1_MIS_PEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,8)))
+#define TSB_FURT1_MIS_BEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,9)))
+#define TSB_FURT1_MIS_OEMIS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_FURT1->MIS,10)))
+#define TSB_FURT1_ICR_RXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,4)))
+#define TSB_FURT1_ICR_TXIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,5)))
+#define TSB_FURT1_ICR_RTIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,6)))
+#define TSB_FURT1_ICR_FEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,7)))
+#define TSB_FURT1_ICR_PEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,8)))
+#define TSB_FURT1_ICR_BEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,9)))
+#define TSB_FURT1_ICR_OEIC                        (*((__O  uint32_t *)BITBAND_PERI(&TSB_FURT1->ICR,10)))
+#define TSB_FURT1_DMACR_RXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->DMACR,0)))
+#define TSB_FURT1_DMACR_TXDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->DMACR,1)))
+#define TSB_FURT1_DMACR_DMAONERR                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_FURT1->DMACR,2)))
+
+
+/* ADC */
+#define TSB_ADA_CR0_CNT                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,0)))
+#define TSB_ADA_CR0_SGL                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,1)))
+#define TSB_ADA_CR0_HPSGL                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,2)))
+#define TSB_ADA_CR0_ADEN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR0,7)))
+#define TSB_ADA_CR1_TRGEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,0)))
+#define TSB_ADA_CR1_HPTRGEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,1)))
+#define TSB_ADA_CR1_TRGDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,4)))
+#define TSB_ADA_CR1_SGLDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,5)))
+#define TSB_ADA_CR1_CNTDMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,6)))
+#define TSB_ADA_CR1_HPDMEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CR1,7)))
+#define TSB_ADA_ST_HPF                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,0)))
+#define TSB_ADA_ST_TRGF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,1)))
+#define TSB_ADA_ST_SNGF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,2)))
+#define TSB_ADA_ST_CNTF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,3)))
+#define TSB_ADA_ST_ADBF                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->ST,7)))
+#define TSB_ADA_MOD0_DACON                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->MOD0,0)))
+#define TSB_ADA_MOD0_RCUT                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->MOD0,1)))
+#define TSB_ADA_CMPEN_CMP0EN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPEN,0)))
+#define TSB_ADA_CMPEN_CMP1EN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPEN,1)))
+#define TSB_ADA_CMPCR0_ADBIG0                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR0,5)))
+#define TSB_ADA_CMPCR0_CMPCND0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR0,6)))
+#define TSB_ADA_CMPCR1_ADBIG1                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR1,5)))
+#define TSB_ADA_CMPCR1_CMPCND1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->CMPCR1,6)))
+#define TSB_ADA_TSET0_ENINT0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET0,7)))
+#define TSB_ADA_TSET1_ENINT1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET1,7)))
+#define TSB_ADA_TSET2_ENINT2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET2,7)))
+#define TSB_ADA_TSET3_ENINT3                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET3,7)))
+#define TSB_ADA_TSET4_ENINT4                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET4,7)))
+#define TSB_ADA_TSET5_ENINT5                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET5,7)))
+#define TSB_ADA_TSET6_ENINT6                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET6,7)))
+#define TSB_ADA_TSET7_ENINT7                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET7,7)))
+#define TSB_ADA_TSET8_ENINT8                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET8,7)))
+#define TSB_ADA_TSET9_ENINT9                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET9,7)))
+#define TSB_ADA_TSET10_ENINT10                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET10,7)))
+#define TSB_ADA_TSET11_ENINT11                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET11,7)))
+#define TSB_ADA_TSET12_ENINT12                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET12,7)))
+#define TSB_ADA_TSET13_ENINT13                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET13,7)))
+#define TSB_ADA_TSET14_ENINT14                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET14,7)))
+#define TSB_ADA_TSET15_ENINT15                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET15,7)))
+#define TSB_ADA_TSET16_ENINT16                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET16,7)))
+#define TSB_ADA_TSET17_ENINT17                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET17,7)))
+#define TSB_ADA_TSET18_ENINT18                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET18,7)))
+#define TSB_ADA_TSET19_ENINT19                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET19,7)))
+#define TSB_ADA_TSET20_ENINT20                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET20,7)))
+#define TSB_ADA_TSET21_ENINT21                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET21,7)))
+#define TSB_ADA_TSET22_ENINT22                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET22,7)))
+#define TSB_ADA_TSET23_ENINT23                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_ADA->TSET23,7)))
+#define TSB_ADA_REG0_ADRF0                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,0)))
+#define TSB_ADA_REG0_ADOVRF0                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,1)))
+#define TSB_ADA_REG0_ADRF_M0                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,28)))
+#define TSB_ADA_REG0_ADOVRF_M0                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG0,29)))
+#define TSB_ADA_REG1_ADRF1                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,0)))
+#define TSB_ADA_REG1_ADOVRF1                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,1)))
+#define TSB_ADA_REG1_ADRF_M1                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,28)))
+#define TSB_ADA_REG1_ADOVRF_M1                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG1,29)))
+#define TSB_ADA_REG2_ADRF2                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,0)))
+#define TSB_ADA_REG2_ADOVRF2                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,1)))
+#define TSB_ADA_REG2_ADRF_M2                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,28)))
+#define TSB_ADA_REG2_ADOVRF_M2                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG2,29)))
+#define TSB_ADA_REG3_ADRF3                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,0)))
+#define TSB_ADA_REG3_ADOVRF3                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,1)))
+#define TSB_ADA_REG3_ADRF_M3                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,28)))
+#define TSB_ADA_REG3_ADOVRF_M3                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG3,29)))
+#define TSB_ADA_REG4_ADRF4                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,0)))
+#define TSB_ADA_REG4_ADOVRF4                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,1)))
+#define TSB_ADA_REG4_ADRF_M4                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,28)))
+#define TSB_ADA_REG4_ADOVRF_M4                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG4,29)))
+#define TSB_ADA_REG5_ADRF5                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,0)))
+#define TSB_ADA_REG5_ADOVRF5                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,1)))
+#define TSB_ADA_REG5_ADRF_M5                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,28)))
+#define TSB_ADA_REG5_ADOVRF_M5                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG5,29)))
+#define TSB_ADA_REG6_ADRF6                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,0)))
+#define TSB_ADA_REG6_ADOVRF6                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,1)))
+#define TSB_ADA_REG6_ADRF_M6                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,28)))
+#define TSB_ADA_REG6_ADOVRF_M6                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG6,29)))
+#define TSB_ADA_REG7_ADRF7                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,0)))
+#define TSB_ADA_REG7_ADOVRF7                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,1)))
+#define TSB_ADA_REG7_ADRF_M7                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,28)))
+#define TSB_ADA_REG7_ADOVRF_M7                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG7,29)))
+#define TSB_ADA_REG8_ADRF8                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,0)))
+#define TSB_ADA_REG8_ADOVRF8                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,1)))
+#define TSB_ADA_REG8_ADRF_M8                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,28)))
+#define TSB_ADA_REG8_ADOVRF_M8                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG8,29)))
+#define TSB_ADA_REG9_ADRF9                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,0)))
+#define TSB_ADA_REG9_ADOVRF9                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,1)))
+#define TSB_ADA_REG9_ADRF_M9                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,28)))
+#define TSB_ADA_REG9_ADOVRF_M9                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG9,29)))
+#define TSB_ADA_REG10_ADRF10                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,0)))
+#define TSB_ADA_REG10_ADOVRF10                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,1)))
+#define TSB_ADA_REG10_ADRF_M10                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,28)))
+#define TSB_ADA_REG10_ADOVRF_M10                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG10,29)))
+#define TSB_ADA_REG11_ADRF11                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,0)))
+#define TSB_ADA_REG11_ADOVRF11                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,1)))
+#define TSB_ADA_REG11_ADRF_M11                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,28)))
+#define TSB_ADA_REG11_ADOVRF_M11                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG11,29)))
+#define TSB_ADA_REG12_ADRF12                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,0)))
+#define TSB_ADA_REG12_ADOVRF12                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,1)))
+#define TSB_ADA_REG12_ADRF_M12                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,28)))
+#define TSB_ADA_REG12_ADOVRF_M12                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG12,29)))
+#define TSB_ADA_REG13_ADRF13                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,0)))
+#define TSB_ADA_REG13_ADOVRF13                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,1)))
+#define TSB_ADA_REG13_ADRF_M13                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,28)))
+#define TSB_ADA_REG13_ADOVRF_M13                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG13,29)))
+#define TSB_ADA_REG14_ADRF14                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,0)))
+#define TSB_ADA_REG14_ADOVRF14                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,1)))
+#define TSB_ADA_REG14_ADRF_M14                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,28)))
+#define TSB_ADA_REG14_ADOVRF_M14                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG14,29)))
+#define TSB_ADA_REG15_ADRF15                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,0)))
+#define TSB_ADA_REG15_ADOVRF15                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,1)))
+#define TSB_ADA_REG15_ADRF_M15                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,28)))
+#define TSB_ADA_REG15_ADOVRF_M15                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG15,29)))
+#define TSB_ADA_REG16_ADRF16                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,0)))
+#define TSB_ADA_REG16_ADOVRF16                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,1)))
+#define TSB_ADA_REG16_ADRF_M16                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,28)))
+#define TSB_ADA_REG16_ADOVRF_M16                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG16,29)))
+#define TSB_ADA_REG17_ADRF17                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,0)))
+#define TSB_ADA_REG17_ADOVRF17                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,1)))
+#define TSB_ADA_REG17_ADRF_M17                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,28)))
+#define TSB_ADA_REG17_ADOVRF_M17                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG17,29)))
+#define TSB_ADA_REG18_ADRF18                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,0)))
+#define TSB_ADA_REG18_ADOVRF18                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,1)))
+#define TSB_ADA_REG18_ADRF_M18                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,28)))
+#define TSB_ADA_REG18_ADOVRF_M18                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG18,29)))
+#define TSB_ADA_REG19_ADRF19                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,0)))
+#define TSB_ADA_REG19_ADOVRF19                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,1)))
+#define TSB_ADA_REG19_ADRF_M19                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,28)))
+#define TSB_ADA_REG19_ADOVRF_M19                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG19,29)))
+#define TSB_ADA_REG20_ADRF20                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,0)))
+#define TSB_ADA_REG20_ADOVRF20                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,1)))
+#define TSB_ADA_REG20_ADRF_M20                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,28)))
+#define TSB_ADA_REG20_ADOVRF_M20                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG20,29)))
+#define TSB_ADA_REG21_ADRF21                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,0)))
+#define TSB_ADA_REG21_ADOVRF21                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,1)))
+#define TSB_ADA_REG21_ADRF_M21                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,28)))
+#define TSB_ADA_REG21_ADOVRF_M21                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG21,29)))
+#define TSB_ADA_REG22_ADRF22                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,0)))
+#define TSB_ADA_REG22_ADOVRF22                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,1)))
+#define TSB_ADA_REG22_ADRF_M22                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,28)))
+#define TSB_ADA_REG22_ADOVRF_M22                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG22,29)))
+#define TSB_ADA_REG23_ADRF23                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,0)))
+#define TSB_ADA_REG23_ADOVRF23                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,1)))
+#define TSB_ADA_REG23_ADRF_M23                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,28)))
+#define TSB_ADA_REG23_ADOVRF_M23                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_ADA->REG23,29)))
+
+
+/* Digital analog converter (DAC) */
+#define TSB_DA0_CR_EN                             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DA0->CR,0)))
+
+#define TSB_DA1_CR_EN                             (*((__IO uint32_t *)BITBAND_PERI(&TSB_DA1->CR,0)))
+
+
+/* 16-bit Timer/Event Counter (TB) */
+#define TSB_T32A0_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->MOD,0)))
+#define TSB_T32A0_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->MOD,1)))
+#define TSB_T32A0_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,0)))
+#define TSB_T32A0_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,1)))
+#define TSB_T32A0_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,2)))
+#define TSB_T32A0_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNA,4)))
+#define TSB_T32A0_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRA,20)))
+#define TSB_T32A0_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,0)))
+#define TSB_T32A0_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,1)))
+#define TSB_T32A0_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,2)))
+#define TSB_T32A0_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STA,3)))
+#define TSB_T32A0_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,0)))
+#define TSB_T32A0_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,1)))
+#define TSB_T32A0_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,2)))
+#define TSB_T32A0_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMA,3)))
+#define TSB_T32A0_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,0)))
+#define TSB_T32A0_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,1)))
+#define TSB_T32A0_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAA,2)))
+#define TSB_T32A0_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,0)))
+#define TSB_T32A0_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,1)))
+#define TSB_T32A0_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,2)))
+#define TSB_T32A0_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNB,4)))
+#define TSB_T32A0_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRB,20)))
+#define TSB_T32A0_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,0)))
+#define TSB_T32A0_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,1)))
+#define TSB_T32A0_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,2)))
+#define TSB_T32A0_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STB,3)))
+#define TSB_T32A0_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,0)))
+#define TSB_T32A0_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,1)))
+#define TSB_T32A0_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,2)))
+#define TSB_T32A0_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMB,3)))
+#define TSB_T32A0_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,0)))
+#define TSB_T32A0_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,1)))
+#define TSB_T32A0_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAB,2)))
+#define TSB_T32A0_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,0)))
+#define TSB_T32A0_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,1)))
+#define TSB_T32A0_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,2)))
+#define TSB_T32A0_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A0->RUNC,4)))
+#define TSB_T32A0_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->CRC,20)))
+#define TSB_T32A0_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,0)))
+#define TSB_T32A0_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,1)))
+#define TSB_T32A0_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,2)))
+#define TSB_T32A0_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,3)))
+#define TSB_T32A0_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->STC,4)))
+#define TSB_T32A0_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,0)))
+#define TSB_T32A0_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,1)))
+#define TSB_T32A0_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,2)))
+#define TSB_T32A0_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,3)))
+#define TSB_T32A0_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->IMC,4)))
+#define TSB_T32A0_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,0)))
+#define TSB_T32A0_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,1)))
+#define TSB_T32A0_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->DMAC,2)))
+#define TSB_T32A0_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->PLSCR,0)))
+#define TSB_T32A0_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A0->PLSCR,1)))
+
+#define TSB_T32A1_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->MOD,0)))
+#define TSB_T32A1_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->MOD,1)))
+#define TSB_T32A1_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,0)))
+#define TSB_T32A1_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,1)))
+#define TSB_T32A1_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,2)))
+#define TSB_T32A1_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNA,4)))
+#define TSB_T32A1_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRA,20)))
+#define TSB_T32A1_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,0)))
+#define TSB_T32A1_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,1)))
+#define TSB_T32A1_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,2)))
+#define TSB_T32A1_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STA,3)))
+#define TSB_T32A1_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,0)))
+#define TSB_T32A1_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,1)))
+#define TSB_T32A1_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,2)))
+#define TSB_T32A1_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMA,3)))
+#define TSB_T32A1_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,0)))
+#define TSB_T32A1_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,1)))
+#define TSB_T32A1_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAA,2)))
+#define TSB_T32A1_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,0)))
+#define TSB_T32A1_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,1)))
+#define TSB_T32A1_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,2)))
+#define TSB_T32A1_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNB,4)))
+#define TSB_T32A1_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRB,20)))
+#define TSB_T32A1_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,0)))
+#define TSB_T32A1_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,1)))
+#define TSB_T32A1_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,2)))
+#define TSB_T32A1_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STB,3)))
+#define TSB_T32A1_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,0)))
+#define TSB_T32A1_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,1)))
+#define TSB_T32A1_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,2)))
+#define TSB_T32A1_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMB,3)))
+#define TSB_T32A1_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,0)))
+#define TSB_T32A1_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,1)))
+#define TSB_T32A1_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAB,2)))
+#define TSB_T32A1_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,0)))
+#define TSB_T32A1_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,1)))
+#define TSB_T32A1_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,2)))
+#define TSB_T32A1_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A1->RUNC,4)))
+#define TSB_T32A1_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->CRC,20)))
+#define TSB_T32A1_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,0)))
+#define TSB_T32A1_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,1)))
+#define TSB_T32A1_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,2)))
+#define TSB_T32A1_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,3)))
+#define TSB_T32A1_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->STC,4)))
+#define TSB_T32A1_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,0)))
+#define TSB_T32A1_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,1)))
+#define TSB_T32A1_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,2)))
+#define TSB_T32A1_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,3)))
+#define TSB_T32A1_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->IMC,4)))
+#define TSB_T32A1_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,0)))
+#define TSB_T32A1_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,1)))
+#define TSB_T32A1_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->DMAC,2)))
+#define TSB_T32A1_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->PLSCR,0)))
+#define TSB_T32A1_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A1->PLSCR,1)))
+
+#define TSB_T32A2_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->MOD,0)))
+#define TSB_T32A2_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->MOD,1)))
+#define TSB_T32A2_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,0)))
+#define TSB_T32A2_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,1)))
+#define TSB_T32A2_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,2)))
+#define TSB_T32A2_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNA,4)))
+#define TSB_T32A2_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRA,20)))
+#define TSB_T32A2_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,0)))
+#define TSB_T32A2_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,1)))
+#define TSB_T32A2_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,2)))
+#define TSB_T32A2_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STA,3)))
+#define TSB_T32A2_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,0)))
+#define TSB_T32A2_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,1)))
+#define TSB_T32A2_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,2)))
+#define TSB_T32A2_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMA,3)))
+#define TSB_T32A2_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,0)))
+#define TSB_T32A2_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,1)))
+#define TSB_T32A2_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAA,2)))
+#define TSB_T32A2_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,0)))
+#define TSB_T32A2_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,1)))
+#define TSB_T32A2_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,2)))
+#define TSB_T32A2_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNB,4)))
+#define TSB_T32A2_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRB,20)))
+#define TSB_T32A2_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,0)))
+#define TSB_T32A2_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,1)))
+#define TSB_T32A2_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,2)))
+#define TSB_T32A2_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STB,3)))
+#define TSB_T32A2_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,0)))
+#define TSB_T32A2_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,1)))
+#define TSB_T32A2_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,2)))
+#define TSB_T32A2_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMB,3)))
+#define TSB_T32A2_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,0)))
+#define TSB_T32A2_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,1)))
+#define TSB_T32A2_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAB,2)))
+#define TSB_T32A2_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,0)))
+#define TSB_T32A2_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,1)))
+#define TSB_T32A2_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,2)))
+#define TSB_T32A2_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A2->RUNC,4)))
+#define TSB_T32A2_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->CRC,20)))
+#define TSB_T32A2_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,0)))
+#define TSB_T32A2_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,1)))
+#define TSB_T32A2_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,2)))
+#define TSB_T32A2_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,3)))
+#define TSB_T32A2_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->STC,4)))
+#define TSB_T32A2_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,0)))
+#define TSB_T32A2_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,1)))
+#define TSB_T32A2_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,2)))
+#define TSB_T32A2_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,3)))
+#define TSB_T32A2_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->IMC,4)))
+#define TSB_T32A2_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,0)))
+#define TSB_T32A2_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,1)))
+#define TSB_T32A2_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->DMAC,2)))
+#define TSB_T32A2_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->PLSCR,0)))
+#define TSB_T32A2_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A2->PLSCR,1)))
+
+#define TSB_T32A3_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->MOD,0)))
+#define TSB_T32A3_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->MOD,1)))
+#define TSB_T32A3_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,0)))
+#define TSB_T32A3_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,1)))
+#define TSB_T32A3_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,2)))
+#define TSB_T32A3_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNA,4)))
+#define TSB_T32A3_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRA,20)))
+#define TSB_T32A3_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,0)))
+#define TSB_T32A3_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,1)))
+#define TSB_T32A3_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,2)))
+#define TSB_T32A3_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STA,3)))
+#define TSB_T32A3_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,0)))
+#define TSB_T32A3_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,1)))
+#define TSB_T32A3_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,2)))
+#define TSB_T32A3_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMA,3)))
+#define TSB_T32A3_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,0)))
+#define TSB_T32A3_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,1)))
+#define TSB_T32A3_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAA,2)))
+#define TSB_T32A3_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,0)))
+#define TSB_T32A3_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,1)))
+#define TSB_T32A3_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,2)))
+#define TSB_T32A3_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNB,4)))
+#define TSB_T32A3_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRB,20)))
+#define TSB_T32A3_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,0)))
+#define TSB_T32A3_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,1)))
+#define TSB_T32A3_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,2)))
+#define TSB_T32A3_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STB,3)))
+#define TSB_T32A3_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,0)))
+#define TSB_T32A3_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,1)))
+#define TSB_T32A3_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,2)))
+#define TSB_T32A3_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMB,3)))
+#define TSB_T32A3_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,0)))
+#define TSB_T32A3_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,1)))
+#define TSB_T32A3_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAB,2)))
+#define TSB_T32A3_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,0)))
+#define TSB_T32A3_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,1)))
+#define TSB_T32A3_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,2)))
+#define TSB_T32A3_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A3->RUNC,4)))
+#define TSB_T32A3_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->CRC,20)))
+#define TSB_T32A3_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,0)))
+#define TSB_T32A3_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,1)))
+#define TSB_T32A3_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,2)))
+#define TSB_T32A3_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,3)))
+#define TSB_T32A3_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->STC,4)))
+#define TSB_T32A3_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,0)))
+#define TSB_T32A3_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,1)))
+#define TSB_T32A3_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,2)))
+#define TSB_T32A3_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,3)))
+#define TSB_T32A3_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->IMC,4)))
+#define TSB_T32A3_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,0)))
+#define TSB_T32A3_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,1)))
+#define TSB_T32A3_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->DMAC,2)))
+#define TSB_T32A3_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->PLSCR,0)))
+#define TSB_T32A3_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A3->PLSCR,1)))
+
+#define TSB_T32A4_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->MOD,0)))
+#define TSB_T32A4_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->MOD,1)))
+#define TSB_T32A4_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,0)))
+#define TSB_T32A4_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,1)))
+#define TSB_T32A4_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,2)))
+#define TSB_T32A4_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNA,4)))
+#define TSB_T32A4_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRA,20)))
+#define TSB_T32A4_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,0)))
+#define TSB_T32A4_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,1)))
+#define TSB_T32A4_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,2)))
+#define TSB_T32A4_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STA,3)))
+#define TSB_T32A4_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,0)))
+#define TSB_T32A4_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,1)))
+#define TSB_T32A4_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,2)))
+#define TSB_T32A4_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMA,3)))
+#define TSB_T32A4_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,0)))
+#define TSB_T32A4_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,1)))
+#define TSB_T32A4_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAA,2)))
+#define TSB_T32A4_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,0)))
+#define TSB_T32A4_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,1)))
+#define TSB_T32A4_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,2)))
+#define TSB_T32A4_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNB,4)))
+#define TSB_T32A4_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRB,20)))
+#define TSB_T32A4_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,0)))
+#define TSB_T32A4_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,1)))
+#define TSB_T32A4_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,2)))
+#define TSB_T32A4_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STB,3)))
+#define TSB_T32A4_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,0)))
+#define TSB_T32A4_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,1)))
+#define TSB_T32A4_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,2)))
+#define TSB_T32A4_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMB,3)))
+#define TSB_T32A4_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,0)))
+#define TSB_T32A4_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,1)))
+#define TSB_T32A4_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAB,2)))
+#define TSB_T32A4_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,0)))
+#define TSB_T32A4_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,1)))
+#define TSB_T32A4_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,2)))
+#define TSB_T32A4_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A4->RUNC,4)))
+#define TSB_T32A4_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->CRC,20)))
+#define TSB_T32A4_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,0)))
+#define TSB_T32A4_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,1)))
+#define TSB_T32A4_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,2)))
+#define TSB_T32A4_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,3)))
+#define TSB_T32A4_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->STC,4)))
+#define TSB_T32A4_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,0)))
+#define TSB_T32A4_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,1)))
+#define TSB_T32A4_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,2)))
+#define TSB_T32A4_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,3)))
+#define TSB_T32A4_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->IMC,4)))
+#define TSB_T32A4_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,0)))
+#define TSB_T32A4_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,1)))
+#define TSB_T32A4_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->DMAC,2)))
+#define TSB_T32A4_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->PLSCR,0)))
+#define TSB_T32A4_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A4->PLSCR,1)))
+
+#define TSB_T32A5_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->MOD,0)))
+#define TSB_T32A5_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->MOD,1)))
+#define TSB_T32A5_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,0)))
+#define TSB_T32A5_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,1)))
+#define TSB_T32A5_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,2)))
+#define TSB_T32A5_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNA,4)))
+#define TSB_T32A5_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRA,20)))
+#define TSB_T32A5_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,0)))
+#define TSB_T32A5_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,1)))
+#define TSB_T32A5_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,2)))
+#define TSB_T32A5_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STA,3)))
+#define TSB_T32A5_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,0)))
+#define TSB_T32A5_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,1)))
+#define TSB_T32A5_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,2)))
+#define TSB_T32A5_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMA,3)))
+#define TSB_T32A5_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,0)))
+#define TSB_T32A5_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,1)))
+#define TSB_T32A5_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAA,2)))
+#define TSB_T32A5_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,0)))
+#define TSB_T32A5_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,1)))
+#define TSB_T32A5_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,2)))
+#define TSB_T32A5_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNB,4)))
+#define TSB_T32A5_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRB,20)))
+#define TSB_T32A5_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,0)))
+#define TSB_T32A5_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,1)))
+#define TSB_T32A5_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,2)))
+#define TSB_T32A5_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STB,3)))
+#define TSB_T32A5_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,0)))
+#define TSB_T32A5_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,1)))
+#define TSB_T32A5_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,2)))
+#define TSB_T32A5_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMB,3)))
+#define TSB_T32A5_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,0)))
+#define TSB_T32A5_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,1)))
+#define TSB_T32A5_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAB,2)))
+#define TSB_T32A5_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,0)))
+#define TSB_T32A5_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,1)))
+#define TSB_T32A5_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,2)))
+#define TSB_T32A5_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A5->RUNC,4)))
+#define TSB_T32A5_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->CRC,20)))
+#define TSB_T32A5_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,0)))
+#define TSB_T32A5_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,1)))
+#define TSB_T32A5_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,2)))
+#define TSB_T32A5_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,3)))
+#define TSB_T32A5_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->STC,4)))
+#define TSB_T32A5_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,0)))
+#define TSB_T32A5_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,1)))
+#define TSB_T32A5_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,2)))
+#define TSB_T32A5_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,3)))
+#define TSB_T32A5_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->IMC,4)))
+#define TSB_T32A5_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,0)))
+#define TSB_T32A5_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,1)))
+#define TSB_T32A5_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->DMAC,2)))
+#define TSB_T32A5_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->PLSCR,0)))
+#define TSB_T32A5_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A5->PLSCR,1)))
+
+#define TSB_T32A6_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->MOD,0)))
+#define TSB_T32A6_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->MOD,1)))
+#define TSB_T32A6_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,0)))
+#define TSB_T32A6_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,1)))
+#define TSB_T32A6_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,2)))
+#define TSB_T32A6_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNA,4)))
+#define TSB_T32A6_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRA,20)))
+#define TSB_T32A6_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,0)))
+#define TSB_T32A6_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,1)))
+#define TSB_T32A6_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,2)))
+#define TSB_T32A6_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STA,3)))
+#define TSB_T32A6_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,0)))
+#define TSB_T32A6_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,1)))
+#define TSB_T32A6_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,2)))
+#define TSB_T32A6_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMA,3)))
+#define TSB_T32A6_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,0)))
+#define TSB_T32A6_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,1)))
+#define TSB_T32A6_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAA,2)))
+#define TSB_T32A6_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,0)))
+#define TSB_T32A6_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,1)))
+#define TSB_T32A6_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,2)))
+#define TSB_T32A6_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNB,4)))
+#define TSB_T32A6_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRB,20)))
+#define TSB_T32A6_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,0)))
+#define TSB_T32A6_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,1)))
+#define TSB_T32A6_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,2)))
+#define TSB_T32A6_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STB,3)))
+#define TSB_T32A6_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,0)))
+#define TSB_T32A6_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,1)))
+#define TSB_T32A6_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,2)))
+#define TSB_T32A6_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMB,3)))
+#define TSB_T32A6_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,0)))
+#define TSB_T32A6_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,1)))
+#define TSB_T32A6_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAB,2)))
+#define TSB_T32A6_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,0)))
+#define TSB_T32A6_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,1)))
+#define TSB_T32A6_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,2)))
+#define TSB_T32A6_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A6->RUNC,4)))
+#define TSB_T32A6_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->CRC,20)))
+#define TSB_T32A6_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,0)))
+#define TSB_T32A6_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,1)))
+#define TSB_T32A6_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,2)))
+#define TSB_T32A6_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,3)))
+#define TSB_T32A6_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->STC,4)))
+#define TSB_T32A6_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,0)))
+#define TSB_T32A6_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,1)))
+#define TSB_T32A6_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,2)))
+#define TSB_T32A6_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,3)))
+#define TSB_T32A6_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->IMC,4)))
+#define TSB_T32A6_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,0)))
+#define TSB_T32A6_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,1)))
+#define TSB_T32A6_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->DMAC,2)))
+#define TSB_T32A6_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->PLSCR,0)))
+#define TSB_T32A6_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A6->PLSCR,1)))
+
+#define TSB_T32A7_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->MOD,0)))
+#define TSB_T32A7_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->MOD,1)))
+#define TSB_T32A7_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,0)))
+#define TSB_T32A7_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,1)))
+#define TSB_T32A7_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,2)))
+#define TSB_T32A7_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNA,4)))
+#define TSB_T32A7_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRA,20)))
+#define TSB_T32A7_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,0)))
+#define TSB_T32A7_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,1)))
+#define TSB_T32A7_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,2)))
+#define TSB_T32A7_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STA,3)))
+#define TSB_T32A7_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,0)))
+#define TSB_T32A7_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,1)))
+#define TSB_T32A7_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,2)))
+#define TSB_T32A7_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMA,3)))
+#define TSB_T32A7_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,0)))
+#define TSB_T32A7_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,1)))
+#define TSB_T32A7_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAA,2)))
+#define TSB_T32A7_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,0)))
+#define TSB_T32A7_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,1)))
+#define TSB_T32A7_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,2)))
+#define TSB_T32A7_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNB,4)))
+#define TSB_T32A7_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRB,20)))
+#define TSB_T32A7_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,0)))
+#define TSB_T32A7_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,1)))
+#define TSB_T32A7_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,2)))
+#define TSB_T32A7_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STB,3)))
+#define TSB_T32A7_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,0)))
+#define TSB_T32A7_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,1)))
+#define TSB_T32A7_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,2)))
+#define TSB_T32A7_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMB,3)))
+#define TSB_T32A7_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,0)))
+#define TSB_T32A7_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,1)))
+#define TSB_T32A7_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAB,2)))
+#define TSB_T32A7_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,0)))
+#define TSB_T32A7_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,1)))
+#define TSB_T32A7_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,2)))
+#define TSB_T32A7_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A7->RUNC,4)))
+#define TSB_T32A7_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->CRC,20)))
+#define TSB_T32A7_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,0)))
+#define TSB_T32A7_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,1)))
+#define TSB_T32A7_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,2)))
+#define TSB_T32A7_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,3)))
+#define TSB_T32A7_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->STC,4)))
+#define TSB_T32A7_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,0)))
+#define TSB_T32A7_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,1)))
+#define TSB_T32A7_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,2)))
+#define TSB_T32A7_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,3)))
+#define TSB_T32A7_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->IMC,4)))
+#define TSB_T32A7_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,0)))
+#define TSB_T32A7_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,1)))
+#define TSB_T32A7_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->DMAC,2)))
+#define TSB_T32A7_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->PLSCR,0)))
+#define TSB_T32A7_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A7->PLSCR,1)))
+
+#define TSB_T32A8_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->MOD,0)))
+#define TSB_T32A8_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->MOD,1)))
+#define TSB_T32A8_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,0)))
+#define TSB_T32A8_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,1)))
+#define TSB_T32A8_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,2)))
+#define TSB_T32A8_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNA,4)))
+#define TSB_T32A8_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRA,20)))
+#define TSB_T32A8_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,0)))
+#define TSB_T32A8_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,1)))
+#define TSB_T32A8_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,2)))
+#define TSB_T32A8_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STA,3)))
+#define TSB_T32A8_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,0)))
+#define TSB_T32A8_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,1)))
+#define TSB_T32A8_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,2)))
+#define TSB_T32A8_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMA,3)))
+#define TSB_T32A8_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,0)))
+#define TSB_T32A8_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,1)))
+#define TSB_T32A8_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAA,2)))
+#define TSB_T32A8_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,0)))
+#define TSB_T32A8_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,1)))
+#define TSB_T32A8_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,2)))
+#define TSB_T32A8_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNB,4)))
+#define TSB_T32A8_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRB,20)))
+#define TSB_T32A8_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,0)))
+#define TSB_T32A8_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,1)))
+#define TSB_T32A8_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,2)))
+#define TSB_T32A8_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STB,3)))
+#define TSB_T32A8_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,0)))
+#define TSB_T32A8_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,1)))
+#define TSB_T32A8_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,2)))
+#define TSB_T32A8_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMB,3)))
+#define TSB_T32A8_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,0)))
+#define TSB_T32A8_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,1)))
+#define TSB_T32A8_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAB,2)))
+#define TSB_T32A8_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,0)))
+#define TSB_T32A8_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,1)))
+#define TSB_T32A8_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,2)))
+#define TSB_T32A8_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A8->RUNC,4)))
+#define TSB_T32A8_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->CRC,20)))
+#define TSB_T32A8_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,0)))
+#define TSB_T32A8_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,1)))
+#define TSB_T32A8_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,2)))
+#define TSB_T32A8_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,3)))
+#define TSB_T32A8_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->STC,4)))
+#define TSB_T32A8_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,0)))
+#define TSB_T32A8_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,1)))
+#define TSB_T32A8_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,2)))
+#define TSB_T32A8_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,3)))
+#define TSB_T32A8_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->IMC,4)))
+#define TSB_T32A8_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,0)))
+#define TSB_T32A8_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,1)))
+#define TSB_T32A8_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->DMAC,2)))
+#define TSB_T32A8_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->PLSCR,0)))
+#define TSB_T32A8_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A8->PLSCR,1)))
+
+#define TSB_T32A9_MOD_MODE32                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->MOD,0)))
+#define TSB_T32A9_MOD_HALT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->MOD,1)))
+#define TSB_T32A9_RUNA_RUNA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,0)))
+#define TSB_T32A9_RUNA_SFTSTAA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,1)))
+#define TSB_T32A9_RUNA_SFTSTPA                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,2)))
+#define TSB_T32A9_RUNA_RUNFLGA                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNA,4)))
+#define TSB_T32A9_CRA_WBFA                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRA,20)))
+#define TSB_T32A9_STA_INTA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,0)))
+#define TSB_T32A9_STA_INTA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,1)))
+#define TSB_T32A9_STA_INTOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,2)))
+#define TSB_T32A9_STA_INTUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STA,3)))
+#define TSB_T32A9_IMA_IMA0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,0)))
+#define TSB_T32A9_IMA_IMA1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,1)))
+#define TSB_T32A9_IMA_IMOFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,2)))
+#define TSB_T32A9_IMA_IMUFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMA,3)))
+#define TSB_T32A9_DMAA_DMAENA0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,0)))
+#define TSB_T32A9_DMAA_DMAENA1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,1)))
+#define TSB_T32A9_DMAA_DMAENA2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAA,2)))
+#define TSB_T32A9_RUNB_RUNB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,0)))
+#define TSB_T32A9_RUNB_SFTSTAB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,1)))
+#define TSB_T32A9_RUNB_SFTSTPB                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,2)))
+#define TSB_T32A9_RUNB_RUNFLGB                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNB,4)))
+#define TSB_T32A9_CRB_WBFB                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRB,20)))
+#define TSB_T32A9_STB_INTB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,0)))
+#define TSB_T32A9_STB_INTB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,1)))
+#define TSB_T32A9_STB_INTOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,2)))
+#define TSB_T32A9_STB_INTUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STB,3)))
+#define TSB_T32A9_IMB_IMB0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,0)))
+#define TSB_T32A9_IMB_IMB1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,1)))
+#define TSB_T32A9_IMB_IMOFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,2)))
+#define TSB_T32A9_IMB_IMUFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMB,3)))
+#define TSB_T32A9_DMAB_DMAENB0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,0)))
+#define TSB_T32A9_DMAB_DMAENB1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,1)))
+#define TSB_T32A9_DMAB_DMAENB2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAB,2)))
+#define TSB_T32A9_RUNC_RUNC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,0)))
+#define TSB_T32A9_RUNC_SFTSTAC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,1)))
+#define TSB_T32A9_RUNC_SFTSTPC                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,2)))
+#define TSB_T32A9_RUNC_RUNFLGC                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A9->RUNC,4)))
+#define TSB_T32A9_CRC_WBFC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->CRC,20)))
+#define TSB_T32A9_STC_INTC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,0)))
+#define TSB_T32A9_STC_INTC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,1)))
+#define TSB_T32A9_STC_INTOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,2)))
+#define TSB_T32A9_STC_INTUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,3)))
+#define TSB_T32A9_STC_INTSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->STC,4)))
+#define TSB_T32A9_IMC_IMC0                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,0)))
+#define TSB_T32A9_IMC_IMC1                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,1)))
+#define TSB_T32A9_IMC_IMOFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,2)))
+#define TSB_T32A9_IMC_IMUFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,3)))
+#define TSB_T32A9_IMC_IMSTERR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->IMC,4)))
+#define TSB_T32A9_DMAC_DMAENC0                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,0)))
+#define TSB_T32A9_DMAC_DMAENC1                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,1)))
+#define TSB_T32A9_DMAC_DMAENC2                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->DMAC,2)))
+#define TSB_T32A9_PLSCR_PMODE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->PLSCR,0)))
+#define TSB_T32A9_PLSCR_PDIR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A9->PLSCR,1)))
+
+#define TSB_T32A10_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->MOD,0)))
+#define TSB_T32A10_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->MOD,1)))
+#define TSB_T32A10_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,0)))
+#define TSB_T32A10_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,1)))
+#define TSB_T32A10_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,2)))
+#define TSB_T32A10_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNA,4)))
+#define TSB_T32A10_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRA,20)))
+#define TSB_T32A10_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,0)))
+#define TSB_T32A10_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,1)))
+#define TSB_T32A10_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,2)))
+#define TSB_T32A10_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STA,3)))
+#define TSB_T32A10_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,0)))
+#define TSB_T32A10_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,1)))
+#define TSB_T32A10_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,2)))
+#define TSB_T32A10_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMA,3)))
+#define TSB_T32A10_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,0)))
+#define TSB_T32A10_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,1)))
+#define TSB_T32A10_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAA,2)))
+#define TSB_T32A10_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,0)))
+#define TSB_T32A10_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,1)))
+#define TSB_T32A10_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,2)))
+#define TSB_T32A10_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNB,4)))
+#define TSB_T32A10_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRB,20)))
+#define TSB_T32A10_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,0)))
+#define TSB_T32A10_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,1)))
+#define TSB_T32A10_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,2)))
+#define TSB_T32A10_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STB,3)))
+#define TSB_T32A10_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,0)))
+#define TSB_T32A10_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,1)))
+#define TSB_T32A10_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,2)))
+#define TSB_T32A10_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMB,3)))
+#define TSB_T32A10_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,0)))
+#define TSB_T32A10_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,1)))
+#define TSB_T32A10_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAB,2)))
+#define TSB_T32A10_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,0)))
+#define TSB_T32A10_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,1)))
+#define TSB_T32A10_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,2)))
+#define TSB_T32A10_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A10->RUNC,4)))
+#define TSB_T32A10_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->CRC,20)))
+#define TSB_T32A10_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,0)))
+#define TSB_T32A10_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,1)))
+#define TSB_T32A10_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,2)))
+#define TSB_T32A10_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,3)))
+#define TSB_T32A10_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->STC,4)))
+#define TSB_T32A10_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,0)))
+#define TSB_T32A10_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,1)))
+#define TSB_T32A10_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,2)))
+#define TSB_T32A10_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,3)))
+#define TSB_T32A10_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->IMC,4)))
+#define TSB_T32A10_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,0)))
+#define TSB_T32A10_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,1)))
+#define TSB_T32A10_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->DMAC,2)))
+#define TSB_T32A10_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->PLSCR,0)))
+#define TSB_T32A10_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A10->PLSCR,1)))
+
+#define TSB_T32A11_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->MOD,0)))
+#define TSB_T32A11_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->MOD,1)))
+#define TSB_T32A11_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,0)))
+#define TSB_T32A11_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,1)))
+#define TSB_T32A11_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,2)))
+#define TSB_T32A11_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNA,4)))
+#define TSB_T32A11_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRA,20)))
+#define TSB_T32A11_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,0)))
+#define TSB_T32A11_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,1)))
+#define TSB_T32A11_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,2)))
+#define TSB_T32A11_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STA,3)))
+#define TSB_T32A11_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,0)))
+#define TSB_T32A11_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,1)))
+#define TSB_T32A11_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,2)))
+#define TSB_T32A11_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMA,3)))
+#define TSB_T32A11_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,0)))
+#define TSB_T32A11_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,1)))
+#define TSB_T32A11_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAA,2)))
+#define TSB_T32A11_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,0)))
+#define TSB_T32A11_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,1)))
+#define TSB_T32A11_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,2)))
+#define TSB_T32A11_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNB,4)))
+#define TSB_T32A11_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRB,20)))
+#define TSB_T32A11_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,0)))
+#define TSB_T32A11_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,1)))
+#define TSB_T32A11_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,2)))
+#define TSB_T32A11_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STB,3)))
+#define TSB_T32A11_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,0)))
+#define TSB_T32A11_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,1)))
+#define TSB_T32A11_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,2)))
+#define TSB_T32A11_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMB,3)))
+#define TSB_T32A11_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,0)))
+#define TSB_T32A11_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,1)))
+#define TSB_T32A11_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAB,2)))
+#define TSB_T32A11_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,0)))
+#define TSB_T32A11_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,1)))
+#define TSB_T32A11_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,2)))
+#define TSB_T32A11_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A11->RUNC,4)))
+#define TSB_T32A11_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->CRC,20)))
+#define TSB_T32A11_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,0)))
+#define TSB_T32A11_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,1)))
+#define TSB_T32A11_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,2)))
+#define TSB_T32A11_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,3)))
+#define TSB_T32A11_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->STC,4)))
+#define TSB_T32A11_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,0)))
+#define TSB_T32A11_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,1)))
+#define TSB_T32A11_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,2)))
+#define TSB_T32A11_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,3)))
+#define TSB_T32A11_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->IMC,4)))
+#define TSB_T32A11_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,0)))
+#define TSB_T32A11_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,1)))
+#define TSB_T32A11_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->DMAC,2)))
+#define TSB_T32A11_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->PLSCR,0)))
+#define TSB_T32A11_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A11->PLSCR,1)))
+
+#define TSB_T32A12_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->MOD,0)))
+#define TSB_T32A12_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->MOD,1)))
+#define TSB_T32A12_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,0)))
+#define TSB_T32A12_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,1)))
+#define TSB_T32A12_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,2)))
+#define TSB_T32A12_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNA,4)))
+#define TSB_T32A12_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRA,20)))
+#define TSB_T32A12_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,0)))
+#define TSB_T32A12_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,1)))
+#define TSB_T32A12_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,2)))
+#define TSB_T32A12_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STA,3)))
+#define TSB_T32A12_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,0)))
+#define TSB_T32A12_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,1)))
+#define TSB_T32A12_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,2)))
+#define TSB_T32A12_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMA,3)))
+#define TSB_T32A12_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,0)))
+#define TSB_T32A12_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,1)))
+#define TSB_T32A12_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAA,2)))
+#define TSB_T32A12_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,0)))
+#define TSB_T32A12_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,1)))
+#define TSB_T32A12_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,2)))
+#define TSB_T32A12_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNB,4)))
+#define TSB_T32A12_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRB,20)))
+#define TSB_T32A12_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,0)))
+#define TSB_T32A12_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,1)))
+#define TSB_T32A12_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,2)))
+#define TSB_T32A12_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STB,3)))
+#define TSB_T32A12_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,0)))
+#define TSB_T32A12_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,1)))
+#define TSB_T32A12_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,2)))
+#define TSB_T32A12_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMB,3)))
+#define TSB_T32A12_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,0)))
+#define TSB_T32A12_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,1)))
+#define TSB_T32A12_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAB,2)))
+#define TSB_T32A12_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,0)))
+#define TSB_T32A12_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,1)))
+#define TSB_T32A12_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,2)))
+#define TSB_T32A12_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A12->RUNC,4)))
+#define TSB_T32A12_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->CRC,20)))
+#define TSB_T32A12_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,0)))
+#define TSB_T32A12_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,1)))
+#define TSB_T32A12_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,2)))
+#define TSB_T32A12_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,3)))
+#define TSB_T32A12_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->STC,4)))
+#define TSB_T32A12_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,0)))
+#define TSB_T32A12_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,1)))
+#define TSB_T32A12_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,2)))
+#define TSB_T32A12_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,3)))
+#define TSB_T32A12_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->IMC,4)))
+#define TSB_T32A12_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,0)))
+#define TSB_T32A12_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,1)))
+#define TSB_T32A12_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->DMAC,2)))
+#define TSB_T32A12_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->PLSCR,0)))
+#define TSB_T32A12_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A12->PLSCR,1)))
+
+#define TSB_T32A13_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->MOD,0)))
+#define TSB_T32A13_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->MOD,1)))
+#define TSB_T32A13_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,0)))
+#define TSB_T32A13_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,1)))
+#define TSB_T32A13_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,2)))
+#define TSB_T32A13_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNA,4)))
+#define TSB_T32A13_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRA,20)))
+#define TSB_T32A13_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,0)))
+#define TSB_T32A13_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,1)))
+#define TSB_T32A13_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,2)))
+#define TSB_T32A13_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STA,3)))
+#define TSB_T32A13_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,0)))
+#define TSB_T32A13_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,1)))
+#define TSB_T32A13_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,2)))
+#define TSB_T32A13_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMA,3)))
+#define TSB_T32A13_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,0)))
+#define TSB_T32A13_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,1)))
+#define TSB_T32A13_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAA,2)))
+#define TSB_T32A13_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,0)))
+#define TSB_T32A13_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,1)))
+#define TSB_T32A13_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,2)))
+#define TSB_T32A13_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNB,4)))
+#define TSB_T32A13_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRB,20)))
+#define TSB_T32A13_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,0)))
+#define TSB_T32A13_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,1)))
+#define TSB_T32A13_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,2)))
+#define TSB_T32A13_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STB,3)))
+#define TSB_T32A13_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,0)))
+#define TSB_T32A13_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,1)))
+#define TSB_T32A13_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,2)))
+#define TSB_T32A13_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMB,3)))
+#define TSB_T32A13_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,0)))
+#define TSB_T32A13_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,1)))
+#define TSB_T32A13_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAB,2)))
+#define TSB_T32A13_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,0)))
+#define TSB_T32A13_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,1)))
+#define TSB_T32A13_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,2)))
+#define TSB_T32A13_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A13->RUNC,4)))
+#define TSB_T32A13_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->CRC,20)))
+#define TSB_T32A13_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,0)))
+#define TSB_T32A13_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,1)))
+#define TSB_T32A13_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,2)))
+#define TSB_T32A13_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,3)))
+#define TSB_T32A13_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->STC,4)))
+#define TSB_T32A13_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,0)))
+#define TSB_T32A13_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,1)))
+#define TSB_T32A13_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,2)))
+#define TSB_T32A13_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,3)))
+#define TSB_T32A13_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->IMC,4)))
+#define TSB_T32A13_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,0)))
+#define TSB_T32A13_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,1)))
+#define TSB_T32A13_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->DMAC,2)))
+#define TSB_T32A13_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->PLSCR,0)))
+#define TSB_T32A13_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A13->PLSCR,1)))
+
+#define TSB_T32A14_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->MOD,0)))
+#define TSB_T32A14_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->MOD,1)))
+#define TSB_T32A14_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,0)))
+#define TSB_T32A14_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,1)))
+#define TSB_T32A14_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,2)))
+#define TSB_T32A14_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNA,4)))
+#define TSB_T32A14_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRA,20)))
+#define TSB_T32A14_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,0)))
+#define TSB_T32A14_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,1)))
+#define TSB_T32A14_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,2)))
+#define TSB_T32A14_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STA,3)))
+#define TSB_T32A14_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,0)))
+#define TSB_T32A14_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,1)))
+#define TSB_T32A14_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,2)))
+#define TSB_T32A14_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMA,3)))
+#define TSB_T32A14_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,0)))
+#define TSB_T32A14_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,1)))
+#define TSB_T32A14_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAA,2)))
+#define TSB_T32A14_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,0)))
+#define TSB_T32A14_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,1)))
+#define TSB_T32A14_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,2)))
+#define TSB_T32A14_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNB,4)))
+#define TSB_T32A14_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRB,20)))
+#define TSB_T32A14_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,0)))
+#define TSB_T32A14_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,1)))
+#define TSB_T32A14_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,2)))
+#define TSB_T32A14_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STB,3)))
+#define TSB_T32A14_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,0)))
+#define TSB_T32A14_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,1)))
+#define TSB_T32A14_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,2)))
+#define TSB_T32A14_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMB,3)))
+#define TSB_T32A14_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,0)))
+#define TSB_T32A14_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,1)))
+#define TSB_T32A14_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAB,2)))
+#define TSB_T32A14_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,0)))
+#define TSB_T32A14_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,1)))
+#define TSB_T32A14_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,2)))
+#define TSB_T32A14_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A14->RUNC,4)))
+#define TSB_T32A14_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->CRC,20)))
+#define TSB_T32A14_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,0)))
+#define TSB_T32A14_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,1)))
+#define TSB_T32A14_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,2)))
+#define TSB_T32A14_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,3)))
+#define TSB_T32A14_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->STC,4)))
+#define TSB_T32A14_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,0)))
+#define TSB_T32A14_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,1)))
+#define TSB_T32A14_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,2)))
+#define TSB_T32A14_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,3)))
+#define TSB_T32A14_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->IMC,4)))
+#define TSB_T32A14_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,0)))
+#define TSB_T32A14_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,1)))
+#define TSB_T32A14_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->DMAC,2)))
+#define TSB_T32A14_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->PLSCR,0)))
+#define TSB_T32A14_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A14->PLSCR,1)))
+
+#define TSB_T32A15_MOD_MODE32                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->MOD,0)))
+#define TSB_T32A15_MOD_HALT                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->MOD,1)))
+#define TSB_T32A15_RUNA_RUNA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,0)))
+#define TSB_T32A15_RUNA_SFTSTAA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,1)))
+#define TSB_T32A15_RUNA_SFTSTPA                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,2)))
+#define TSB_T32A15_RUNA_RUNFLGA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNA,4)))
+#define TSB_T32A15_CRA_WBFA                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRA,20)))
+#define TSB_T32A15_STA_INTA0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,0)))
+#define TSB_T32A15_STA_INTA1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,1)))
+#define TSB_T32A15_STA_INTOFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,2)))
+#define TSB_T32A15_STA_INTUFA                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STA,3)))
+#define TSB_T32A15_IMA_IMA0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,0)))
+#define TSB_T32A15_IMA_IMA1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,1)))
+#define TSB_T32A15_IMA_IMOFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,2)))
+#define TSB_T32A15_IMA_IMUFA                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMA,3)))
+#define TSB_T32A15_DMAA_DMAENA0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,0)))
+#define TSB_T32A15_DMAA_DMAENA1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,1)))
+#define TSB_T32A15_DMAA_DMAENA2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAA,2)))
+#define TSB_T32A15_RUNB_RUNB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,0)))
+#define TSB_T32A15_RUNB_SFTSTAB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,1)))
+#define TSB_T32A15_RUNB_SFTSTPB                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,2)))
+#define TSB_T32A15_RUNB_RUNFLGB                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNB,4)))
+#define TSB_T32A15_CRB_WBFB                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRB,20)))
+#define TSB_T32A15_STB_INTB0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,0)))
+#define TSB_T32A15_STB_INTB1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,1)))
+#define TSB_T32A15_STB_INTOFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,2)))
+#define TSB_T32A15_STB_INTUFB                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STB,3)))
+#define TSB_T32A15_IMB_IMB0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,0)))
+#define TSB_T32A15_IMB_IMB1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,1)))
+#define TSB_T32A15_IMB_IMOFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,2)))
+#define TSB_T32A15_IMB_IMUFB                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMB,3)))
+#define TSB_T32A15_DMAB_DMAENB0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,0)))
+#define TSB_T32A15_DMAB_DMAENB1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,1)))
+#define TSB_T32A15_DMAB_DMAENB2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAB,2)))
+#define TSB_T32A15_RUNC_RUNC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,0)))
+#define TSB_T32A15_RUNC_SFTSTAC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,1)))
+#define TSB_T32A15_RUNC_SFTSTPC                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,2)))
+#define TSB_T32A15_RUNC_RUNFLGC                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_T32A15->RUNC,4)))
+#define TSB_T32A15_CRC_WBFC                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->CRC,20)))
+#define TSB_T32A15_STC_INTC0                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,0)))
+#define TSB_T32A15_STC_INTC1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,1)))
+#define TSB_T32A15_STC_INTOFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,2)))
+#define TSB_T32A15_STC_INTUFC                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,3)))
+#define TSB_T32A15_STC_INTSTERR                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->STC,4)))
+#define TSB_T32A15_IMC_IMC0                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,0)))
+#define TSB_T32A15_IMC_IMC1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,1)))
+#define TSB_T32A15_IMC_IMOFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,2)))
+#define TSB_T32A15_IMC_IMUFC                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,3)))
+#define TSB_T32A15_IMC_IMSTERR                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->IMC,4)))
+#define TSB_T32A15_DMAC_DMAENC0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,0)))
+#define TSB_T32A15_DMAC_DMAENC1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,1)))
+#define TSB_T32A15_DMAC_DMAENC2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->DMAC,2)))
+#define TSB_T32A15_PLSCR_PMODE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->PLSCR,0)))
+#define TSB_T32A15_PLSCR_PDIR                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_T32A15->PLSCR,1)))
+
+
+/* TSSI */
+#define TSB_TSSI0_CR0_RXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,6)))
+#define TSB_TSSI0_CR0_RXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,7)))
+#define TSB_TSSI0_CR0_TXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,14)))
+#define TSB_TSSI0_CR0_TXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,15)))
+#define TSB_TSSI0_CR0_SWRST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR0,31)))
+#define TSB_TSSI0_CR1_RXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR1,2)))
+#define TSB_TSSI0_CR1_TXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->CR1,10)))
+#define TSB_TSSI0_RDMACR_RDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RDMACR,0)))
+#define TSB_TSSI0_RSR_RBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,0)))
+#define TSB_TSSI0_RSR_RFNE                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,1)))
+#define TSB_TSSI0_RSR_RFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,2)))
+#define TSB_TSSI0_RSR_RFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,4)))
+#define TSB_TSSI0_RSR_RFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RSR,5)))
+#define TSB_TSSI0_RIER_RFNEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,1)))
+#define TSB_TSSI0_RIER_RFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,2)))
+#define TSB_TSSI0_RIER_RCMIE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,3)))
+#define TSB_TSSI0_RIER_RFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,4)))
+#define TSB_TSSI0_RIER_RFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,5)))
+#define TSB_TSSI0_RIER_RFTEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->RIER,7)))
+#define TSB_TSSI0_TDMACR_TDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TDMACR,0)))
+#define TSB_TSSI0_TSR_TBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,0)))
+#define TSB_TSSI0_TSR_TFNF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,1)))
+#define TSB_TSSI0_TSR_TFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,2)))
+#define TSB_TSSI0_TSR_TFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,4)))
+#define TSB_TSSI0_TSR_TFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TSR,5)))
+#define TSB_TSSI0_TIER_TFNFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,1)))
+#define TSB_TSSI0_TIER_TFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,2)))
+#define TSB_TSSI0_TIER_TFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,4)))
+#define TSB_TSSI0_TIER_TFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI0->TIER,5)))
+
+#define TSB_TSSI1_CR0_RXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR0,6)))
+#define TSB_TSSI1_CR0_RXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR0,7)))
+#define TSB_TSSI1_CR0_TXFCLR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR0,14)))
+#define TSB_TSSI1_CR0_TXSWRST                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR0,15)))
+#define TSB_TSSI1_CR0_SWRST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR0,31)))
+#define TSB_TSSI1_CR1_RXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR1,2)))
+#define TSB_TSSI1_CR1_TXSTS                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->CR1,10)))
+#define TSB_TSSI1_RDMACR_RDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RDMACR,0)))
+#define TSB_TSSI1_RSR_RBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->RSR,0)))
+#define TSB_TSSI1_RSR_RFNE                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->RSR,1)))
+#define TSB_TSSI1_RSR_RFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->RSR,2)))
+#define TSB_TSSI1_RSR_RFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RSR,4)))
+#define TSB_TSSI1_RSR_RFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RSR,5)))
+#define TSB_TSSI1_RIER_RFNEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RIER,1)))
+#define TSB_TSSI1_RIER_RFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RIER,2)))
+#define TSB_TSSI1_RIER_RCMIE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RIER,3)))
+#define TSB_TSSI1_RIER_RFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RIER,4)))
+#define TSB_TSSI1_RIER_RFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RIER,5)))
+#define TSB_TSSI1_RIER_RFTEIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->RIER,7)))
+#define TSB_TSSI1_TDMACR_TDMAE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TDMACR,0)))
+#define TSB_TSSI1_TSR_TBSY                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->TSR,0)))
+#define TSB_TSSI1_TSR_TFNF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->TSR,1)))
+#define TSB_TSSI1_TSR_TFTF                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_TSSI1->TSR,2)))
+#define TSB_TSSI1_TSR_TFOR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TSR,4)))
+#define TSB_TSSI1_TSR_TFUR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TSR,5)))
+#define TSB_TSSI1_TIER_TFNFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TIER,1)))
+#define TSB_TSSI1_TIER_TFTFIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TIER,2)))
+#define TSB_TSSI1_TIER_TFORIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TIER,4)))
+#define TSB_TSSI1_TIER_TFURIE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_TSSI1->TIER,5)))
+
+
+/* UART */
+#define TSB_UART0_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SWRST,7)))
+#define TSB_UART0_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,2)))
+#define TSB_UART0_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,3)))
+#define TSB_UART0_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,4)))
+#define TSB_UART0_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,5)))
+#define TSB_UART0_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,6)))
+#define TSB_UART0_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,8)))
+#define TSB_UART0_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,9)))
+#define TSB_UART0_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,10)))
+#define TSB_UART0_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,15)))
+#define TSB_UART0_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,16)))
+#define TSB_UART0_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,17)))
+#define TSB_UART0_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR0,18)))
+#define TSB_UART0_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,0)))
+#define TSB_UART0_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,1)))
+#define TSB_UART0_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,2)))
+#define TSB_UART0_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,4)))
+#define TSB_UART0_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,5)))
+#define TSB_UART0_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,6)))
+#define TSB_UART0_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->CR1,7)))
+#define TSB_UART0_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->BRD,23)))
+#define TSB_UART0_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,0)))
+#define TSB_UART0_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,1)))
+#define TSB_UART0_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,2)))
+#define TSB_UART0_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->TRANS,3)))
+#define TSB_UART0_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,16)))
+#define TSB_UART0_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,17)))
+#define TSB_UART0_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->DR,18)))
+#define TSB_UART0_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,5)))
+#define TSB_UART0_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,6)))
+#define TSB_UART0_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,7)))
+#define TSB_UART0_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,13)))
+#define TSB_UART0_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->SR,14)))
+#define TSB_UART0_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,15)))
+#define TSB_UART0_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART0->SR,31)))
+#define TSB_UART0_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART0->FIFOCLR,0)))
+#define TSB_UART0_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART0->FIFOCLR,1)))
+#define TSB_UART0_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,0)))
+#define TSB_UART0_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,1)))
+#define TSB_UART0_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,2)))
+#define TSB_UART0_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,3)))
+#define TSB_UART0_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART0->ERR,4)))
+
+#define TSB_UART1_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SWRST,7)))
+#define TSB_UART1_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,2)))
+#define TSB_UART1_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,3)))
+#define TSB_UART1_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,4)))
+#define TSB_UART1_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,5)))
+#define TSB_UART1_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,6)))
+#define TSB_UART1_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,8)))
+#define TSB_UART1_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,9)))
+#define TSB_UART1_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,10)))
+#define TSB_UART1_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,15)))
+#define TSB_UART1_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,16)))
+#define TSB_UART1_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,17)))
+#define TSB_UART1_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR0,18)))
+#define TSB_UART1_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,0)))
+#define TSB_UART1_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,1)))
+#define TSB_UART1_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,2)))
+#define TSB_UART1_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,4)))
+#define TSB_UART1_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,5)))
+#define TSB_UART1_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,6)))
+#define TSB_UART1_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->CR1,7)))
+#define TSB_UART1_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->BRD,23)))
+#define TSB_UART1_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,0)))
+#define TSB_UART1_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,1)))
+#define TSB_UART1_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,2)))
+#define TSB_UART1_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->TRANS,3)))
+#define TSB_UART1_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,16)))
+#define TSB_UART1_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,17)))
+#define TSB_UART1_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->DR,18)))
+#define TSB_UART1_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,5)))
+#define TSB_UART1_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,6)))
+#define TSB_UART1_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,7)))
+#define TSB_UART1_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,13)))
+#define TSB_UART1_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->SR,14)))
+#define TSB_UART1_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,15)))
+#define TSB_UART1_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART1->SR,31)))
+#define TSB_UART1_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART1->FIFOCLR,0)))
+#define TSB_UART1_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART1->FIFOCLR,1)))
+#define TSB_UART1_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,0)))
+#define TSB_UART1_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,1)))
+#define TSB_UART1_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,2)))
+#define TSB_UART1_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,3)))
+#define TSB_UART1_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART1->ERR,4)))
+
+#define TSB_UART2_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SWRST,7)))
+#define TSB_UART2_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,2)))
+#define TSB_UART2_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,3)))
+#define TSB_UART2_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,4)))
+#define TSB_UART2_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,5)))
+#define TSB_UART2_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,6)))
+#define TSB_UART2_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,8)))
+#define TSB_UART2_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,9)))
+#define TSB_UART2_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,10)))
+#define TSB_UART2_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,15)))
+#define TSB_UART2_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,16)))
+#define TSB_UART2_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,17)))
+#define TSB_UART2_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR0,18)))
+#define TSB_UART2_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,0)))
+#define TSB_UART2_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,1)))
+#define TSB_UART2_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,2)))
+#define TSB_UART2_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,4)))
+#define TSB_UART2_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,5)))
+#define TSB_UART2_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,6)))
+#define TSB_UART2_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->CR1,7)))
+#define TSB_UART2_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->BRD,23)))
+#define TSB_UART2_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,0)))
+#define TSB_UART2_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,1)))
+#define TSB_UART2_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,2)))
+#define TSB_UART2_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->TRANS,3)))
+#define TSB_UART2_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,16)))
+#define TSB_UART2_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,17)))
+#define TSB_UART2_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->DR,18)))
+#define TSB_UART2_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,5)))
+#define TSB_UART2_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,6)))
+#define TSB_UART2_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,7)))
+#define TSB_UART2_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,13)))
+#define TSB_UART2_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->SR,14)))
+#define TSB_UART2_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,15)))
+#define TSB_UART2_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART2->SR,31)))
+#define TSB_UART2_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART2->FIFOCLR,0)))
+#define TSB_UART2_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART2->FIFOCLR,1)))
+#define TSB_UART2_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,0)))
+#define TSB_UART2_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,1)))
+#define TSB_UART2_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,2)))
+#define TSB_UART2_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,3)))
+#define TSB_UART2_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART2->ERR,4)))
+
+#define TSB_UART3_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SWRST,7)))
+#define TSB_UART3_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,2)))
+#define TSB_UART3_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,3)))
+#define TSB_UART3_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,4)))
+#define TSB_UART3_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,5)))
+#define TSB_UART3_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,6)))
+#define TSB_UART3_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,8)))
+#define TSB_UART3_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,9)))
+#define TSB_UART3_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,10)))
+#define TSB_UART3_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,15)))
+#define TSB_UART3_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,16)))
+#define TSB_UART3_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,17)))
+#define TSB_UART3_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR0,18)))
+#define TSB_UART3_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,0)))
+#define TSB_UART3_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,1)))
+#define TSB_UART3_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,2)))
+#define TSB_UART3_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,4)))
+#define TSB_UART3_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,5)))
+#define TSB_UART3_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,6)))
+#define TSB_UART3_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->CR1,7)))
+#define TSB_UART3_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->BRD,23)))
+#define TSB_UART3_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,0)))
+#define TSB_UART3_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,1)))
+#define TSB_UART3_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,2)))
+#define TSB_UART3_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->TRANS,3)))
+#define TSB_UART3_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->DR,16)))
+#define TSB_UART3_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->DR,17)))
+#define TSB_UART3_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->DR,18)))
+#define TSB_UART3_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,5)))
+#define TSB_UART3_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,6)))
+#define TSB_UART3_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SR,7)))
+#define TSB_UART3_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,13)))
+#define TSB_UART3_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->SR,14)))
+#define TSB_UART3_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SR,15)))
+#define TSB_UART3_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART3->SR,31)))
+#define TSB_UART3_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART3->FIFOCLR,0)))
+#define TSB_UART3_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART3->FIFOCLR,1)))
+#define TSB_UART3_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,0)))
+#define TSB_UART3_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,1)))
+#define TSB_UART3_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,2)))
+#define TSB_UART3_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,3)))
+#define TSB_UART3_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART3->ERR,4)))
+
+#define TSB_UART4_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SWRST,7)))
+#define TSB_UART4_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,2)))
+#define TSB_UART4_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,3)))
+#define TSB_UART4_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,4)))
+#define TSB_UART4_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,5)))
+#define TSB_UART4_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,6)))
+#define TSB_UART4_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,8)))
+#define TSB_UART4_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,9)))
+#define TSB_UART4_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,10)))
+#define TSB_UART4_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,15)))
+#define TSB_UART4_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,16)))
+#define TSB_UART4_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,17)))
+#define TSB_UART4_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR0,18)))
+#define TSB_UART4_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,0)))
+#define TSB_UART4_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,1)))
+#define TSB_UART4_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,2)))
+#define TSB_UART4_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,4)))
+#define TSB_UART4_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,5)))
+#define TSB_UART4_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,6)))
+#define TSB_UART4_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->CR1,7)))
+#define TSB_UART4_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->BRD,23)))
+#define TSB_UART4_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,0)))
+#define TSB_UART4_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,1)))
+#define TSB_UART4_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,2)))
+#define TSB_UART4_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->TRANS,3)))
+#define TSB_UART4_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->DR,16)))
+#define TSB_UART4_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->DR,17)))
+#define TSB_UART4_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->DR,18)))
+#define TSB_UART4_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,5)))
+#define TSB_UART4_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,6)))
+#define TSB_UART4_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SR,7)))
+#define TSB_UART4_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,13)))
+#define TSB_UART4_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->SR,14)))
+#define TSB_UART4_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SR,15)))
+#define TSB_UART4_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART4->SR,31)))
+#define TSB_UART4_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART4->FIFOCLR,0)))
+#define TSB_UART4_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART4->FIFOCLR,1)))
+#define TSB_UART4_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,0)))
+#define TSB_UART4_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,1)))
+#define TSB_UART4_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,2)))
+#define TSB_UART4_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,3)))
+#define TSB_UART4_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART4->ERR,4)))
+
+#define TSB_UART5_SWRST_SWRSTF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->SWRST,7)))
+#define TSB_UART5_CR0_PE                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,2)))
+#define TSB_UART5_CR0_EVEN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,3)))
+#define TSB_UART5_CR0_SBLEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,4)))
+#define TSB_UART5_CR0_DIR                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,5)))
+#define TSB_UART5_CR0_IV                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,6)))
+#define TSB_UART5_CR0_WU                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,8)))
+#define TSB_UART5_CR0_RTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,9)))
+#define TSB_UART5_CR0_CTSE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,10)))
+#define TSB_UART5_CR0_LPB                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,15)))
+#define TSB_UART5_CR0_HBSEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,16)))
+#define TSB_UART5_CR0_HBSMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,17)))
+#define TSB_UART5_CR0_HBSST                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR0,18)))
+#define TSB_UART5_CR1_DMARE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,0)))
+#define TSB_UART5_CR1_DMATE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,1)))
+#define TSB_UART5_CR1_INTERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,2)))
+#define TSB_UART5_CR1_INTRXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,4)))
+#define TSB_UART5_CR1_INTRXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,5)))
+#define TSB_UART5_CR1_INTTXWE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,6)))
+#define TSB_UART5_CR1_INTTXFE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->CR1,7)))
+#define TSB_UART5_BRD_KEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->BRD,23)))
+#define TSB_UART5_TRANS_RXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->TRANS,0)))
+#define TSB_UART5_TRANS_TXE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->TRANS,1)))
+#define TSB_UART5_TRANS_TXTRG                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->TRANS,2)))
+#define TSB_UART5_TRANS_BK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->TRANS,3)))
+#define TSB_UART5_DR_BERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->DR,16)))
+#define TSB_UART5_DR_FERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->DR,17)))
+#define TSB_UART5_DR_PERR                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->DR,18)))
+#define TSB_UART5_SR_RXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->SR,5)))
+#define TSB_UART5_SR_RXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->SR,6)))
+#define TSB_UART5_SR_RXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->SR,7)))
+#define TSB_UART5_SR_TXFF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->SR,13)))
+#define TSB_UART5_SR_TXEND                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->SR,14)))
+#define TSB_UART5_SR_TXRUN                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->SR,15)))
+#define TSB_UART5_SR_SUE                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_UART5->SR,31)))
+#define TSB_UART5_FIFOCLR_RFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART5->FIFOCLR,0)))
+#define TSB_UART5_FIFOCLR_TFCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_UART5->FIFOCLR,1)))
+#define TSB_UART5_ERR_BERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->ERR,0)))
+#define TSB_UART5_ERR_FERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->ERR,1)))
+#define TSB_UART5_ERR_PERR                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->ERR,2)))
+#define TSB_UART5_ERR_OVRERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->ERR,3)))
+#define TSB_UART5_ERR_TRGERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_UART5->ERR,4)))
+
+
+/* I2S interface */
+#define TSB_I2S0_CSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CSTART,8)))
+#define TSB_I2S0_CBUSY_BUSY                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CBUSY,8)))
+#define TSB_I2S0_CSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CSTOP,0)))
+#define TSB_I2S0_CAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CAUDIOSET,8)))
+#define TSB_I2S0_CAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CAUDIOSET,11)))
+#define TSB_I2S0_CREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,0)))
+#define TSB_I2S0_CREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,3)))
+#define TSB_I2S0_CREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,16)))
+#define TSB_I2S0_CREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->CREGBUSY,19)))
+#define TSB_I2S0_CMS_SEL_SEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CMS_SEL,0)))
+#define TSB_I2S0_CMCLK_IO_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CMCLK_IO_SEL,0)))
+#define TSB_I2S0_CPHT_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CPHT_DIVOUT_EN,0)))
+#define TSB_I2S0_CBCK_SRC_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CBCK_SRC_SEL,0)))
+#define TSB_I2S0_CBCK_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->CBCK_DIVOUT_EN,0)))
+#define TSB_I2S0_ISTART_MICSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTART,0)))
+#define TSB_I2S0_ISTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTART,8)))
+#define TSB_I2S0_IBUSY_MICBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,0)))
+#define TSB_I2S0_IBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,1)))
+#define TSB_I2S0_IBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,16)))
+#define TSB_I2S0_IBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IBUSY,17)))
+#define TSB_I2S0_ISTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->ISTOP,0)))
+#define TSB_I2S0_IAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,8)))
+#define TSB_I2S0_IAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,11)))
+#define TSB_I2S0_IAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,12)))
+#define TSB_I2S0_IAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IAUDIOSET,16)))
+#define TSB_I2S0_IINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,0)))
+#define TSB_I2S0_IINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,1)))
+#define TSB_I2S0_IINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,2)))
+#define TSB_I2S0_IINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTSTAT,3)))
+#define TSB_I2S0_IINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,0)))
+#define TSB_I2S0_IINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,1)))
+#define TSB_I2S0_IINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,2)))
+#define TSB_I2S0_IINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,3)))
+#define TSB_I2S0_IINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTMASK,16)))
+#define TSB_I2S0_IINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,0)))
+#define TSB_I2S0_IINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,1)))
+#define TSB_I2S0_IINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,2)))
+#define TSB_I2S0_IINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->IINTCLR,3)))
+#define TSB_I2S0_IMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->IMUTE,0)))
+#define TSB_I2S0_IREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,0)))
+#define TSB_I2S0_IREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,1)))
+#define TSB_I2S0_IREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,3)))
+#define TSB_I2S0_IREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,16)))
+#define TSB_I2S0_IREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,17)))
+#define TSB_I2S0_IREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->IREGBUSY,19)))
+#define TSB_I2S0_OSTART_SPKSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTART,0)))
+#define TSB_I2S0_OSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTART,8)))
+#define TSB_I2S0_OBUSY_SPKBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,0)))
+#define TSB_I2S0_OBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,1)))
+#define TSB_I2S0_OBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,16)))
+#define TSB_I2S0_OBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OBUSY,17)))
+#define TSB_I2S0_OSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OSTOP,0)))
+#define TSB_I2S0_OAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,8)))
+#define TSB_I2S0_OAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,11)))
+#define TSB_I2S0_OAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,12)))
+#define TSB_I2S0_OAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OAUDIOSET,16)))
+#define TSB_I2S0_OINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,0)))
+#define TSB_I2S0_OINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,1)))
+#define TSB_I2S0_OINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,2)))
+#define TSB_I2S0_OINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTSTAT,3)))
+#define TSB_I2S0_OINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,0)))
+#define TSB_I2S0_OINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,1)))
+#define TSB_I2S0_OINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,2)))
+#define TSB_I2S0_OINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,3)))
+#define TSB_I2S0_OINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTMASK,16)))
+#define TSB_I2S0_OINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,0)))
+#define TSB_I2S0_OINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,1)))
+#define TSB_I2S0_OINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,2)))
+#define TSB_I2S0_OINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S0->OINTCLR,3)))
+#define TSB_I2S0_OMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S0->OMUTE,0)))
+#define TSB_I2S0_OREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,0)))
+#define TSB_I2S0_OREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,1)))
+#define TSB_I2S0_OREGBUSY_TXSSIZEBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,2)))
+#define TSB_I2S0_OREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,3)))
+#define TSB_I2S0_OREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,16)))
+#define TSB_I2S0_OREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,17)))
+#define TSB_I2S0_OREGBUSY_TXSSIZEPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,18)))
+#define TSB_I2S0_OREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S0->OREGBUSY,19)))
+
+#define TSB_I2S1_CSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CSTART,8)))
+#define TSB_I2S1_CBUSY_BUSY                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CBUSY,8)))
+#define TSB_I2S1_CSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CSTOP,0)))
+#define TSB_I2S1_CAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CAUDIOSET,8)))
+#define TSB_I2S1_CAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CAUDIOSET,11)))
+#define TSB_I2S1_CREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,0)))
+#define TSB_I2S1_CREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,3)))
+#define TSB_I2S1_CREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,16)))
+#define TSB_I2S1_CREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->CREGBUSY,19)))
+#define TSB_I2S1_CMS_SEL_SEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CMS_SEL,0)))
+#define TSB_I2S1_CMCLK_IO_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CMCLK_IO_SEL,0)))
+#define TSB_I2S1_CPHT_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CPHT_DIVOUT_EN,0)))
+#define TSB_I2S1_CBCK_SRC_SEL_SEL                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CBCK_SRC_SEL,0)))
+#define TSB_I2S1_CBCK_DIVOUT_EN_EN                (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->CBCK_DIVOUT_EN,0)))
+#define TSB_I2S1_ISTART_MICSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTART,0)))
+#define TSB_I2S1_ISTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTART,8)))
+#define TSB_I2S1_IBUSY_MICBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,0)))
+#define TSB_I2S1_IBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,1)))
+#define TSB_I2S1_IBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,16)))
+#define TSB_I2S1_IBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IBUSY,17)))
+#define TSB_I2S1_ISTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->ISTOP,0)))
+#define TSB_I2S1_IAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,8)))
+#define TSB_I2S1_IAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,11)))
+#define TSB_I2S1_IAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,12)))
+#define TSB_I2S1_IAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IAUDIOSET,16)))
+#define TSB_I2S1_IINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,0)))
+#define TSB_I2S1_IINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,1)))
+#define TSB_I2S1_IINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,2)))
+#define TSB_I2S1_IINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTSTAT,3)))
+#define TSB_I2S1_IINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,0)))
+#define TSB_I2S1_IINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,1)))
+#define TSB_I2S1_IINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,2)))
+#define TSB_I2S1_IINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,3)))
+#define TSB_I2S1_IINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTMASK,16)))
+#define TSB_I2S1_IINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,0)))
+#define TSB_I2S1_IINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,1)))
+#define TSB_I2S1_IINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,2)))
+#define TSB_I2S1_IINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->IINTCLR,3)))
+#define TSB_I2S1_IMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->IMUTE,0)))
+#define TSB_I2S1_IREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,0)))
+#define TSB_I2S1_IREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,1)))
+#define TSB_I2S1_IREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,3)))
+#define TSB_I2S1_IREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,16)))
+#define TSB_I2S1_IREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,17)))
+#define TSB_I2S1_IREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->IREGBUSY,19)))
+#define TSB_I2S1_OSTART_SPKSTART                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTART,0)))
+#define TSB_I2S1_OSTART_START                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTART,8)))
+#define TSB_I2S1_OBUSY_SPKBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,0)))
+#define TSB_I2S1_OBUSY_SERIBUSY                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,1)))
+#define TSB_I2S1_OBUSY_ERRBUSY                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,16)))
+#define TSB_I2S1_OBUSY_LRERRBUSY                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OBUSY,17)))
+#define TSB_I2S1_OSTOP_I2S_STOP                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OSTOP,0)))
+#define TSB_I2S1_OAUDIOSET_SCLKTOWS               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,8)))
+#define TSB_I2S1_OAUDIOSET_EDGE                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,11)))
+#define TSB_I2S1_OAUDIOSET_SDEDGE                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,12)))
+#define TSB_I2S1_OAUDIOSET_DTFMT                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OAUDIOSET,16)))
+#define TSB_I2S1_OINTSTAT_INT                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,0)))
+#define TSB_I2S1_OINTSTAT_ORERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,1)))
+#define TSB_I2S1_OINTSTAT_URERR                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,2)))
+#define TSB_I2S1_OINTSTAT_LRCKERR                 (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTSTAT,3)))
+#define TSB_I2S1_OINTMASK_MASK                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,0)))
+#define TSB_I2S1_OINTMASK_ORMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,1)))
+#define TSB_I2S1_OINTMASK_URMASK                  (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,2)))
+#define TSB_I2S1_OINTMASK_LRERRMASK               (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,3)))
+#define TSB_I2S1_OINTMASK_DMACMSK                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTMASK,16)))
+#define TSB_I2S1_OINTCLR_INTCLR                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,0)))
+#define TSB_I2S1_OINTCLR_ORCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,1)))
+#define TSB_I2S1_OINTCLR_URCLR                    (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,2)))
+#define TSB_I2S1_OINTCLR_LRERRCLR                 (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2S1->OINTCLR,3)))
+#define TSB_I2S1_OMUTE_MUTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2S1->OMUTE,0)))
+#define TSB_I2S1_OREGBUSY_AUDIOSETBUSY            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,0)))
+#define TSB_I2S1_OREGBUSY_MUTEBUSY                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,1)))
+#define TSB_I2S1_OREGBUSY_TXSSIZEBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,2)))
+#define TSB_I2S1_OREGBUSY_MODESETBUSY             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,3)))
+#define TSB_I2S1_OREGBUSY_AUDIOSETPEND            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,16)))
+#define TSB_I2S1_OREGBUSY_MUTEPEND                (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,17)))
+#define TSB_I2S1_OREGBUSY_TXSSIZEPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,18)))
+#define TSB_I2S1_OREGBUSY_MODESETPEND             (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2S1->OREGBUSY,19)))
+
+
+/* I2C  */
+#define TSB_I2C0_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->CR1,3)))
+#define TSB_I2C0_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->CR1,4)))
+#define TSB_I2C0_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->AR,0)))
+#define TSB_I2C0_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,3)))
+#define TSB_I2C0_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,4)))
+#define TSB_I2C0_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,5)))
+#define TSB_I2C0_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,6)))
+#define TSB_I2C0_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C0->CR2,7)))
+#define TSB_I2C0_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,0)))
+#define TSB_I2C0_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,1)))
+#define TSB_I2C0_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,2)))
+#define TSB_I2C0_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,3)))
+#define TSB_I2C0_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,4)))
+#define TSB_I2C0_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,5)))
+#define TSB_I2C0_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,6)))
+#define TSB_I2C0_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->SR,7)))
+#define TSB_I2C0_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,0)))
+#define TSB_I2C0_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,1)))
+#define TSB_I2C0_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,2)))
+#define TSB_I2C0_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,3)))
+#define TSB_I2C0_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,4)))
+#define TSB_I2C0_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,5)))
+#define TSB_I2C0_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->IE,6)))
+#define TSB_I2C0_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,0)))
+#define TSB_I2C0_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,1)))
+#define TSB_I2C0_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,2)))
+#define TSB_I2C0_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->ST,3)))
+#define TSB_I2C0_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,0)))
+#define TSB_I2C0_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,1)))
+#define TSB_I2C0_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,2)))
+#define TSB_I2C0_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,3)))
+#define TSB_I2C0_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,4)))
+#define TSB_I2C0_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,5)))
+#define TSB_I2C0_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,6)))
+#define TSB_I2C0_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->OP,7)))
+#define TSB_I2C0_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->PM,0)))
+#define TSB_I2C0_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C0->PM,1)))
+#define TSB_I2C0_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C0->AR2,0)))
+
+#define TSB_I2C1_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->CR1,3)))
+#define TSB_I2C1_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->CR1,4)))
+#define TSB_I2C1_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->AR,0)))
+#define TSB_I2C1_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,3)))
+#define TSB_I2C1_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,4)))
+#define TSB_I2C1_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,5)))
+#define TSB_I2C1_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,6)))
+#define TSB_I2C1_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C1->CR2,7)))
+#define TSB_I2C1_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,0)))
+#define TSB_I2C1_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,1)))
+#define TSB_I2C1_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,2)))
+#define TSB_I2C1_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,3)))
+#define TSB_I2C1_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,4)))
+#define TSB_I2C1_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,5)))
+#define TSB_I2C1_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,6)))
+#define TSB_I2C1_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->SR,7)))
+#define TSB_I2C1_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,0)))
+#define TSB_I2C1_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,1)))
+#define TSB_I2C1_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,2)))
+#define TSB_I2C1_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,3)))
+#define TSB_I2C1_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,4)))
+#define TSB_I2C1_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,5)))
+#define TSB_I2C1_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->IE,6)))
+#define TSB_I2C1_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,0)))
+#define TSB_I2C1_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,1)))
+#define TSB_I2C1_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,2)))
+#define TSB_I2C1_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->ST,3)))
+#define TSB_I2C1_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,0)))
+#define TSB_I2C1_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,1)))
+#define TSB_I2C1_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,2)))
+#define TSB_I2C1_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,3)))
+#define TSB_I2C1_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,4)))
+#define TSB_I2C1_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,5)))
+#define TSB_I2C1_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,6)))
+#define TSB_I2C1_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->OP,7)))
+#define TSB_I2C1_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->PM,0)))
+#define TSB_I2C1_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C1->PM,1)))
+#define TSB_I2C1_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C1->AR2,0)))
+
+#define TSB_I2C2_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->CR1,3)))
+#define TSB_I2C2_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->CR1,4)))
+#define TSB_I2C2_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->AR,0)))
+#define TSB_I2C2_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,3)))
+#define TSB_I2C2_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,4)))
+#define TSB_I2C2_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,5)))
+#define TSB_I2C2_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,6)))
+#define TSB_I2C2_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C2->CR2,7)))
+#define TSB_I2C2_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,0)))
+#define TSB_I2C2_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,1)))
+#define TSB_I2C2_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,2)))
+#define TSB_I2C2_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,3)))
+#define TSB_I2C2_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,4)))
+#define TSB_I2C2_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,5)))
+#define TSB_I2C2_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,6)))
+#define TSB_I2C2_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->SR,7)))
+#define TSB_I2C2_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,0)))
+#define TSB_I2C2_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,1)))
+#define TSB_I2C2_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,2)))
+#define TSB_I2C2_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,3)))
+#define TSB_I2C2_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,4)))
+#define TSB_I2C2_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,5)))
+#define TSB_I2C2_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->IE,6)))
+#define TSB_I2C2_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,0)))
+#define TSB_I2C2_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,1)))
+#define TSB_I2C2_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,2)))
+#define TSB_I2C2_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->ST,3)))
+#define TSB_I2C2_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,0)))
+#define TSB_I2C2_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,1)))
+#define TSB_I2C2_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,2)))
+#define TSB_I2C2_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,3)))
+#define TSB_I2C2_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,4)))
+#define TSB_I2C2_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,5)))
+#define TSB_I2C2_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,6)))
+#define TSB_I2C2_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->OP,7)))
+#define TSB_I2C2_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->PM,0)))
+#define TSB_I2C2_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C2->PM,1)))
+#define TSB_I2C2_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C2->AR2,0)))
+
+#define TSB_I2C3_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->CR1,3)))
+#define TSB_I2C3_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->CR1,4)))
+#define TSB_I2C3_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->AR,0)))
+#define TSB_I2C3_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,3)))
+#define TSB_I2C3_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,4)))
+#define TSB_I2C3_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,5)))
+#define TSB_I2C3_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,6)))
+#define TSB_I2C3_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C3->CR2,7)))
+#define TSB_I2C3_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,0)))
+#define TSB_I2C3_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,1)))
+#define TSB_I2C3_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,2)))
+#define TSB_I2C3_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,3)))
+#define TSB_I2C3_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,4)))
+#define TSB_I2C3_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,5)))
+#define TSB_I2C3_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,6)))
+#define TSB_I2C3_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->SR,7)))
+#define TSB_I2C3_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,0)))
+#define TSB_I2C3_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,1)))
+#define TSB_I2C3_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,2)))
+#define TSB_I2C3_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,3)))
+#define TSB_I2C3_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,4)))
+#define TSB_I2C3_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,5)))
+#define TSB_I2C3_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->IE,6)))
+#define TSB_I2C3_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,0)))
+#define TSB_I2C3_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,1)))
+#define TSB_I2C3_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,2)))
+#define TSB_I2C3_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->ST,3)))
+#define TSB_I2C3_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,0)))
+#define TSB_I2C3_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,1)))
+#define TSB_I2C3_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,2)))
+#define TSB_I2C3_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,3)))
+#define TSB_I2C3_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,4)))
+#define TSB_I2C3_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,5)))
+#define TSB_I2C3_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,6)))
+#define TSB_I2C3_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->OP,7)))
+#define TSB_I2C3_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->PM,0)))
+#define TSB_I2C3_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C3->PM,1)))
+#define TSB_I2C3_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C3->AR2,0)))
+
+#define TSB_I2C4_CR1_NOACK                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->CR1,3)))
+#define TSB_I2C4_CR1_ACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->CR1,4)))
+#define TSB_I2C4_AR_ALS                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->AR,0)))
+#define TSB_I2C4_CR2_I2CM                         (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,3)))
+#define TSB_I2C4_CR2_PIN                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,4)))
+#define TSB_I2C4_CR2_BB                           (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,5)))
+#define TSB_I2C4_CR2_TRX                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,6)))
+#define TSB_I2C4_CR2_MST                          (*((__O  uint32_t *)BITBAND_PERI(&TSB_I2C4->CR2,7)))
+#define TSB_I2C4_SR_LRB                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,0)))
+#define TSB_I2C4_SR_ADO                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,1)))
+#define TSB_I2C4_SR_AAS                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,2)))
+#define TSB_I2C4_SR_AL                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,3)))
+#define TSB_I2C4_SR_PIN                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,4)))
+#define TSB_I2C4_SR_BB                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,5)))
+#define TSB_I2C4_SR_TRX                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,6)))
+#define TSB_I2C4_SR_MST                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->SR,7)))
+#define TSB_I2C4_IE_INTI2C                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,0)))
+#define TSB_I2C4_IE_INTI2CAL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,1)))
+#define TSB_I2C4_IE_INTI2CBF                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,2)))
+#define TSB_I2C4_IE_INTNACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,3)))
+#define TSB_I2C4_IE_DMARI2CRX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,4)))
+#define TSB_I2C4_IE_DMARI2CTX                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,5)))
+#define TSB_I2C4_IE_SELPINCD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->IE,6)))
+#define TSB_I2C4_ST_I2C                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,0)))
+#define TSB_I2C4_ST_I2CAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,1)))
+#define TSB_I2C4_ST_I2CBF                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,2)))
+#define TSB_I2C4_ST_NACK                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->ST,3)))
+#define TSB_I2C4_OP_MFACK                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,0)))
+#define TSB_I2C4_OP_SREN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,1)))
+#define TSB_I2C4_OP_GCDI                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,2)))
+#define TSB_I2C4_OP_RSTA                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,3)))
+#define TSB_I2C4_OP_NFSEL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,4)))
+#define TSB_I2C4_OP_SAST                          (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,5)))
+#define TSB_I2C4_OP_SA2ST                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,6)))
+#define TSB_I2C4_OP_DISAL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->OP,7)))
+#define TSB_I2C4_PM_SCL                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->PM,0)))
+#define TSB_I2C4_PM_SDA                           (*((__I  uint32_t *)BITBAND_PERI(&TSB_I2C4->PM,1)))
+#define TSB_I2C4_AR2_SA2EN                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_I2C4->AR2,0)))
+
+
+/* EI2C */
+#define TSB_EI2C0_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AEN,0)))
+#define TSB_EI2C0_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,0)))
+#define TSB_EI2C0_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,1)))
+#define TSB_EI2C0_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,2)))
+#define TSB_EI2C0_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,3)))
+#define TSB_EI2C0_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,4)))
+#define TSB_EI2C0_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,8)))
+#define TSB_EI2C0_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR0,11)))
+#define TSB_EI2C0_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,0)))
+#define TSB_EI2C0_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,1)))
+#define TSB_EI2C0_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,2)))
+#define TSB_EI2C0_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,3)))
+#define TSB_EI2C0_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,4)))
+#define TSB_EI2C0_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ACR1,10)))
+#define TSB_EI2C0_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,0)))
+#define TSB_EI2C0_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,1)))
+#define TSB_EI2C0_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,2)))
+#define TSB_EI2C0_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR0,3)))
+#define TSB_EI2C0_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,0)))
+#define TSB_EI2C0_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,1)))
+#define TSB_EI2C0_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,2)))
+#define TSB_EI2C0_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,3)))
+#define TSB_EI2C0_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,4)))
+#define TSB_EI2C0_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,5)))
+#define TSB_EI2C0_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,6)))
+#define TSB_EI2C0_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,7)))
+#define TSB_EI2C0_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,8)))
+#define TSB_EI2C0_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,9)))
+#define TSB_EI2C0_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,10)))
+#define TSB_EI2C0_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,11)))
+#define TSB_EI2C0_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,12)))
+#define TSB_EI2C0_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->ASR1,13)))
+#define TSB_EI2C0_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR1,0)))
+#define TSB_EI2C0_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR1,15)))
+#define TSB_EI2C0_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR2,0)))
+#define TSB_EI2C0_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AAR2,15)))
+#define TSB_EI2C0_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,0)))
+#define TSB_EI2C0_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,1)))
+#define TSB_EI2C0_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,2)))
+#define TSB_EI2C0_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,6)))
+#define TSB_EI2C0_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,7)))
+#define TSB_EI2C0_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,8)))
+#define TSB_EI2C0_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,9)))
+#define TSB_EI2C0_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,11)))
+#define TSB_EI2C0_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,12)))
+#define TSB_EI2C0_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,13)))
+#define TSB_EI2C0_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,14)))
+#define TSB_EI2C0_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C0->AIE,15)))
+#define TSB_EI2C0_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,0)))
+#define TSB_EI2C0_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,1)))
+#define TSB_EI2C0_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,2)))
+#define TSB_EI2C0_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C0->APM,3)))
+
+#define TSB_EI2C1_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AEN,0)))
+#define TSB_EI2C1_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,0)))
+#define TSB_EI2C1_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,1)))
+#define TSB_EI2C1_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,2)))
+#define TSB_EI2C1_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,3)))
+#define TSB_EI2C1_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,4)))
+#define TSB_EI2C1_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,8)))
+#define TSB_EI2C1_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR0,11)))
+#define TSB_EI2C1_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,0)))
+#define TSB_EI2C1_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,1)))
+#define TSB_EI2C1_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,2)))
+#define TSB_EI2C1_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,3)))
+#define TSB_EI2C1_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,4)))
+#define TSB_EI2C1_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ACR1,10)))
+#define TSB_EI2C1_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,0)))
+#define TSB_EI2C1_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,1)))
+#define TSB_EI2C1_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,2)))
+#define TSB_EI2C1_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR0,3)))
+#define TSB_EI2C1_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,0)))
+#define TSB_EI2C1_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,1)))
+#define TSB_EI2C1_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,2)))
+#define TSB_EI2C1_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,3)))
+#define TSB_EI2C1_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,4)))
+#define TSB_EI2C1_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,5)))
+#define TSB_EI2C1_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,6)))
+#define TSB_EI2C1_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,7)))
+#define TSB_EI2C1_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,8)))
+#define TSB_EI2C1_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,9)))
+#define TSB_EI2C1_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,10)))
+#define TSB_EI2C1_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,11)))
+#define TSB_EI2C1_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,12)))
+#define TSB_EI2C1_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->ASR1,13)))
+#define TSB_EI2C1_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR1,0)))
+#define TSB_EI2C1_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR1,15)))
+#define TSB_EI2C1_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR2,0)))
+#define TSB_EI2C1_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AAR2,15)))
+#define TSB_EI2C1_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,0)))
+#define TSB_EI2C1_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,1)))
+#define TSB_EI2C1_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,2)))
+#define TSB_EI2C1_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,6)))
+#define TSB_EI2C1_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,7)))
+#define TSB_EI2C1_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,8)))
+#define TSB_EI2C1_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,9)))
+#define TSB_EI2C1_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,11)))
+#define TSB_EI2C1_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,12)))
+#define TSB_EI2C1_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,13)))
+#define TSB_EI2C1_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,14)))
+#define TSB_EI2C1_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C1->AIE,15)))
+#define TSB_EI2C1_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,0)))
+#define TSB_EI2C1_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,1)))
+#define TSB_EI2C1_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,2)))
+#define TSB_EI2C1_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C1->APM,3)))
+
+#define TSB_EI2C2_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AEN,0)))
+#define TSB_EI2C2_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,0)))
+#define TSB_EI2C2_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,1)))
+#define TSB_EI2C2_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,2)))
+#define TSB_EI2C2_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,3)))
+#define TSB_EI2C2_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,4)))
+#define TSB_EI2C2_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,8)))
+#define TSB_EI2C2_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR0,11)))
+#define TSB_EI2C2_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,0)))
+#define TSB_EI2C2_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,1)))
+#define TSB_EI2C2_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,2)))
+#define TSB_EI2C2_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,3)))
+#define TSB_EI2C2_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,4)))
+#define TSB_EI2C2_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ACR1,10)))
+#define TSB_EI2C2_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,0)))
+#define TSB_EI2C2_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,1)))
+#define TSB_EI2C2_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,2)))
+#define TSB_EI2C2_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR0,3)))
+#define TSB_EI2C2_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,0)))
+#define TSB_EI2C2_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,1)))
+#define TSB_EI2C2_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,2)))
+#define TSB_EI2C2_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,3)))
+#define TSB_EI2C2_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,4)))
+#define TSB_EI2C2_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,5)))
+#define TSB_EI2C2_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,6)))
+#define TSB_EI2C2_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,7)))
+#define TSB_EI2C2_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,8)))
+#define TSB_EI2C2_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,9)))
+#define TSB_EI2C2_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,10)))
+#define TSB_EI2C2_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,11)))
+#define TSB_EI2C2_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,12)))
+#define TSB_EI2C2_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->ASR1,13)))
+#define TSB_EI2C2_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR1,0)))
+#define TSB_EI2C2_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR1,15)))
+#define TSB_EI2C2_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR2,0)))
+#define TSB_EI2C2_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AAR2,15)))
+#define TSB_EI2C2_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,0)))
+#define TSB_EI2C2_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,1)))
+#define TSB_EI2C2_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,2)))
+#define TSB_EI2C2_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,6)))
+#define TSB_EI2C2_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,7)))
+#define TSB_EI2C2_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,8)))
+#define TSB_EI2C2_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,9)))
+#define TSB_EI2C2_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,11)))
+#define TSB_EI2C2_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,12)))
+#define TSB_EI2C2_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,13)))
+#define TSB_EI2C2_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,14)))
+#define TSB_EI2C2_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C2->AIE,15)))
+#define TSB_EI2C2_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,0)))
+#define TSB_EI2C2_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,1)))
+#define TSB_EI2C2_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,2)))
+#define TSB_EI2C2_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C2->APM,3)))
+
+#define TSB_EI2C3_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AEN,0)))
+#define TSB_EI2C3_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,0)))
+#define TSB_EI2C3_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,1)))
+#define TSB_EI2C3_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,2)))
+#define TSB_EI2C3_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,3)))
+#define TSB_EI2C3_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,4)))
+#define TSB_EI2C3_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,8)))
+#define TSB_EI2C3_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR0,11)))
+#define TSB_EI2C3_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,0)))
+#define TSB_EI2C3_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,1)))
+#define TSB_EI2C3_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,2)))
+#define TSB_EI2C3_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,3)))
+#define TSB_EI2C3_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,4)))
+#define TSB_EI2C3_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ACR1,10)))
+#define TSB_EI2C3_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,0)))
+#define TSB_EI2C3_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,1)))
+#define TSB_EI2C3_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,2)))
+#define TSB_EI2C3_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR0,3)))
+#define TSB_EI2C3_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,0)))
+#define TSB_EI2C3_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,1)))
+#define TSB_EI2C3_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,2)))
+#define TSB_EI2C3_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,3)))
+#define TSB_EI2C3_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,4)))
+#define TSB_EI2C3_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,5)))
+#define TSB_EI2C3_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,6)))
+#define TSB_EI2C3_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,7)))
+#define TSB_EI2C3_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,8)))
+#define TSB_EI2C3_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,9)))
+#define TSB_EI2C3_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,10)))
+#define TSB_EI2C3_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,11)))
+#define TSB_EI2C3_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,12)))
+#define TSB_EI2C3_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->ASR1,13)))
+#define TSB_EI2C3_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR1,0)))
+#define TSB_EI2C3_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR1,15)))
+#define TSB_EI2C3_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR2,0)))
+#define TSB_EI2C3_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AAR2,15)))
+#define TSB_EI2C3_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,0)))
+#define TSB_EI2C3_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,1)))
+#define TSB_EI2C3_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,2)))
+#define TSB_EI2C3_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,6)))
+#define TSB_EI2C3_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,7)))
+#define TSB_EI2C3_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,8)))
+#define TSB_EI2C3_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,9)))
+#define TSB_EI2C3_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,11)))
+#define TSB_EI2C3_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,12)))
+#define TSB_EI2C3_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,13)))
+#define TSB_EI2C3_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,14)))
+#define TSB_EI2C3_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C3->AIE,15)))
+#define TSB_EI2C3_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,0)))
+#define TSB_EI2C3_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,1)))
+#define TSB_EI2C3_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,2)))
+#define TSB_EI2C3_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C3->APM,3)))
+
+#define TSB_EI2C4_AEN_I2CM                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AEN,0)))
+#define TSB_EI2C4_ACR0_ALE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,0)))
+#define TSB_EI2C4_ACR0_GCE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,1)))
+#define TSB_EI2C4_ACR0_NACKE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,2)))
+#define TSB_EI2C4_ACR0_ESTE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,3)))
+#define TSB_EI2C4_ACR0_ESPE                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,4)))
+#define TSB_EI2C4_ACR0_TOE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,8)))
+#define TSB_EI2C4_ACR0_NFSEL                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR0,11)))
+#define TSB_EI2C4_ACR1_ST                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,0)))
+#define TSB_EI2C4_ACR1_RS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,1)))
+#define TSB_EI2C4_ACR1_SP                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,2)))
+#define TSB_EI2C4_ACR1_ACKSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,3)))
+#define TSB_EI2C4_ACR1_ACKWAIT                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,4)))
+#define TSB_EI2C4_ACR1_OMC                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ACR1,10)))
+#define TSB_EI2C4_ASR0_ACKF                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,0)))
+#define TSB_EI2C4_ASR0_BB                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,1)))
+#define TSB_EI2C4_ASR0_TRX                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,2)))
+#define TSB_EI2C4_ASR0_MST                        (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR0,3)))
+#define TSB_EI2C4_ASR1_STCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,0)))
+#define TSB_EI2C4_ASR1_RSCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,1)))
+#define TSB_EI2C4_ASR1_SPCF                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,2)))
+#define TSB_EI2C4_ASR1_TEND                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,3)))
+#define TSB_EI2C4_ASR1_TBE                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,4)))
+#define TSB_EI2C4_ASR1_RBF                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,5)))
+#define TSB_EI2C4_ASR1_NACK                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,6)))
+#define TSB_EI2C4_ASR1_AL                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,7)))
+#define TSB_EI2C4_ASR1_GC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,8)))
+#define TSB_EI2C4_ASR1_AAS1                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,9)))
+#define TSB_EI2C4_ASR1_AAS2                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,10)))
+#define TSB_EI2C4_ASR1_EST                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,11)))
+#define TSB_EI2C4_ASR1_ESP                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,12)))
+#define TSB_EI2C4_ASR1_TOERR                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->ASR1,13)))
+#define TSB_EI2C4_AAR1_SA1E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR1,0)))
+#define TSB_EI2C4_AAR1_SAFS1                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR1,15)))
+#define TSB_EI2C4_AAR2_SA2E                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR2,0)))
+#define TSB_EI2C4_AAR2_SAFS2                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AAR2,15)))
+#define TSB_EI2C4_AIE_INTSTE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,0)))
+#define TSB_EI2C4_AIE_INTRSE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,1)))
+#define TSB_EI2C4_AIE_INTSPE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,2)))
+#define TSB_EI2C4_AIE_INTNACKE                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,6)))
+#define TSB_EI2C4_AIE_INTALE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,7)))
+#define TSB_EI2C4_AIE_INTGCE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,8)))
+#define TSB_EI2C4_AIE_INTASE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,9)))
+#define TSB_EI2C4_AIE_INTESTE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,11)))
+#define TSB_EI2C4_AIE_INTESPE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,12)))
+#define TSB_EI2C4_AIE_INTTOE                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,13)))
+#define TSB_EI2C4_AIE_DMATX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,14)))
+#define TSB_EI2C4_AIE_DMARX                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_EI2C4->AIE,15)))
+#define TSB_EI2C4_APM_SCL                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,0)))
+#define TSB_EI2C4_APM_SDA                         (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,1)))
+#define TSB_EI2C4_APM_SCLOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,2)))
+#define TSB_EI2C4_APM_SDAOUT                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_EI2C4->APM,3)))
+
+
+/* Finite Impulse Response */
+#define TSB_FIRnore_START_START                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->START,0)))
+#define TSB_FIRnore_CTRL_ODATAFMT                 (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->CTRL,28)))
+#define TSB_FIRnore_INITIALIZE_INITIALIZE         (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INITIALIZE,0)))
+#define TSB_FIRnore_INTEN_IDATAWREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,0)))
+#define TSB_FIRnore_INTEN_ODATARREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,1)))
+#define TSB_FIRnore_INTEN_OVERFLOW                (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->INTEN,2)))
+#define TSB_FIRnore_DMAEN_IDATAWREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->DMAEN,0)))
+#define TSB_FIRnore_DMAEN_ODATARREQ               (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->DMAEN,1)))
+#define TSB_FIRnore_RAWINTSTAT_IDATAWREQ          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,0)))
+#define TSB_FIRnore_RAWINTSTAT_ODATARREQ          (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,1)))
+#define TSB_FIRnore_RAWINTSTAT_OVERFLOW           (*((__IO uint32_t *)BITBAND_PERI(&TSB_FIRnore->RAWINTSTAT,2)))
+
+
+/* Port A */
+#define TSB_PA_DATA_PA0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,0)))
+#define TSB_PA_DATA_PA1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,1)))
+#define TSB_PA_DATA_PA2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,2)))
+#define TSB_PA_DATA_PA3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,3)))
+#define TSB_PA_DATA_PA4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,4)))
+#define TSB_PA_DATA_PA5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,5)))
+#define TSB_PA_DATA_PA6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,6)))
+#define TSB_PA_DATA_PA7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->DATA,7)))
+#define TSB_PA_CR_PA0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,0)))
+#define TSB_PA_CR_PA1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,1)))
+#define TSB_PA_CR_PA2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,2)))
+#define TSB_PA_CR_PA3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,3)))
+#define TSB_PA_CR_PA4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,4)))
+#define TSB_PA_CR_PA5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,5)))
+#define TSB_PA_CR_PA6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,6)))
+#define TSB_PA_CR_PA7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->CR,7)))
+#define TSB_PA_FR1_PA0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,0)))
+#define TSB_PA_FR1_PA1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,1)))
+#define TSB_PA_FR1_PA2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,2)))
+#define TSB_PA_FR1_PA3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,3)))
+#define TSB_PA_FR1_PA4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,4)))
+#define TSB_PA_FR1_PA5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,5)))
+#define TSB_PA_FR1_PA6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,6)))
+#define TSB_PA_FR1_PA7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR1,7)))
+#define TSB_PA_FR2_PA0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,0)))
+#define TSB_PA_FR2_PA3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,3)))
+#define TSB_PA_FR2_PA4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,4)))
+#define TSB_PA_FR2_PA7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR2,7)))
+#define TSB_PA_FR3_PA0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,0)))
+#define TSB_PA_FR3_PA1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,1)))
+#define TSB_PA_FR3_PA2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,2)))
+#define TSB_PA_FR3_PA3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,3)))
+#define TSB_PA_FR3_PA4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,4)))
+#define TSB_PA_FR3_PA5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,5)))
+#define TSB_PA_FR3_PA6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,6)))
+#define TSB_PA_FR3_PA7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR3,7)))
+#define TSB_PA_FR5_PA0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,0)))
+#define TSB_PA_FR5_PA1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,1)))
+#define TSB_PA_FR5_PA3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,3)))
+#define TSB_PA_FR5_PA4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,4)))
+#define TSB_PA_FR5_PA5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,5)))
+#define TSB_PA_FR5_PA7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR5,7)))
+#define TSB_PA_FR6_PA0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,0)))
+#define TSB_PA_FR6_PA3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,3)))
+#define TSB_PA_FR6_PA4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,4)))
+#define TSB_PA_FR6_PA5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,5)))
+#define TSB_PA_FR6_PA6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,6)))
+#define TSB_PA_FR6_PA7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR6,7)))
+#define TSB_PA_FR7_PA0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,0)))
+#define TSB_PA_FR7_PA1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,1)))
+#define TSB_PA_FR7_PA2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,2)))
+#define TSB_PA_FR7_PA3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,3)))
+#define TSB_PA_FR7_PA4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,4)))
+#define TSB_PA_FR7_PA5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,5)))
+#define TSB_PA_FR7_PA6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,6)))
+#define TSB_PA_FR7_PA7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR7,7)))
+#define TSB_PA_FR8_PA2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR8,2)))
+#define TSB_PA_FR8_PA6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->FR8,6)))
+#define TSB_PA_OD_PA0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,0)))
+#define TSB_PA_OD_PA1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,1)))
+#define TSB_PA_OD_PA2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,2)))
+#define TSB_PA_OD_PA3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,3)))
+#define TSB_PA_OD_PA4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,4)))
+#define TSB_PA_OD_PA5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,5)))
+#define TSB_PA_OD_PA6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,6)))
+#define TSB_PA_OD_PA7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->OD,7)))
+#define TSB_PA_PUP_PA0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,0)))
+#define TSB_PA_PUP_PA1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,1)))
+#define TSB_PA_PUP_PA2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,2)))
+#define TSB_PA_PUP_PA3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,3)))
+#define TSB_PA_PUP_PA4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,4)))
+#define TSB_PA_PUP_PA5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,5)))
+#define TSB_PA_PUP_PA6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,6)))
+#define TSB_PA_PUP_PA7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PUP,7)))
+#define TSB_PA_PDN_PA0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,0)))
+#define TSB_PA_PDN_PA1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,1)))
+#define TSB_PA_PDN_PA2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,2)))
+#define TSB_PA_PDN_PA3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,3)))
+#define TSB_PA_PDN_PA4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,4)))
+#define TSB_PA_PDN_PA5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,5)))
+#define TSB_PA_PDN_PA6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,6)))
+#define TSB_PA_PDN_PA7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->PDN,7)))
+#define TSB_PA_IE_PA0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,0)))
+#define TSB_PA_IE_PA1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,1)))
+#define TSB_PA_IE_PA2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,2)))
+#define TSB_PA_IE_PA3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,3)))
+#define TSB_PA_IE_PA4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,4)))
+#define TSB_PA_IE_PA5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,5)))
+#define TSB_PA_IE_PA6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,6)))
+#define TSB_PA_IE_PA7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PA->IE,7)))
+
+
+/* Port B */
+#define TSB_PB_DATA_PB0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,0)))
+#define TSB_PB_DATA_PB1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,1)))
+#define TSB_PB_DATA_PB2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,2)))
+#define TSB_PB_DATA_PB3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->DATA,3)))
+#define TSB_PB_CR_PB0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,0)))
+#define TSB_PB_CR_PB1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,1)))
+#define TSB_PB_CR_PB2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,2)))
+#define TSB_PB_CR_PB3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->CR,3)))
+#define TSB_PB_FR1_PB0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,0)))
+#define TSB_PB_FR1_PB1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,1)))
+#define TSB_PB_FR1_PB2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,2)))
+#define TSB_PB_FR1_PB3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR1,3)))
+#define TSB_PB_FR2_PB0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR2,0)))
+#define TSB_PB_FR2_PB1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR2,1)))
+#define TSB_PB_FR3_PB0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,0)))
+#define TSB_PB_FR3_PB1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,1)))
+#define TSB_PB_FR3_PB2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,2)))
+#define TSB_PB_FR3_PB3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR3,3)))
+#define TSB_PB_FR4_PB0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR4,0)))
+#define TSB_PB_FR5_PB0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,0)))
+#define TSB_PB_FR5_PB1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,1)))
+#define TSB_PB_FR5_PB2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR5,2)))
+#define TSB_PB_FR6_PB0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,0)))
+#define TSB_PB_FR6_PB1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,1)))
+#define TSB_PB_FR6_PB2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,2)))
+#define TSB_PB_FR6_PB3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->FR6,3)))
+#define TSB_PB_OD_PB0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,0)))
+#define TSB_PB_OD_PB1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,1)))
+#define TSB_PB_OD_PB2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,2)))
+#define TSB_PB_OD_PB3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->OD,3)))
+#define TSB_PB_PUP_PB0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,0)))
+#define TSB_PB_PUP_PB1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,1)))
+#define TSB_PB_PUP_PB2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,2)))
+#define TSB_PB_PUP_PB3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PUP,3)))
+#define TSB_PB_PDN_PB0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,0)))
+#define TSB_PB_PDN_PB1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,1)))
+#define TSB_PB_PDN_PB2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,2)))
+#define TSB_PB_PDN_PB3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->PDN,3)))
+#define TSB_PB_IE_PB0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,0)))
+#define TSB_PB_IE_PB1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,1)))
+#define TSB_PB_IE_PB2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,2)))
+#define TSB_PB_IE_PB3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PB->IE,3)))
+
+
+/* Port C */
+#define TSB_PC_DATA_PC4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->DATA,4)))
+#define TSB_PC_DATA_PC5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->DATA,5)))
+#define TSB_PC_DATA_PC6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->DATA,6)))
+#define TSB_PC_DATA_PC7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->DATA,7)))
+#define TSB_PC_CR_PC4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->CR,4)))
+#define TSB_PC_CR_PC5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->CR,5)))
+#define TSB_PC_CR_PC6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->CR,6)))
+#define TSB_PC_CR_PC7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->CR,7)))
+#define TSB_PC_FR1_PC4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR1,4)))
+#define TSB_PC_FR1_PC5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR1,5)))
+#define TSB_PC_FR1_PC6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR1,6)))
+#define TSB_PC_FR1_PC7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR1,7)))
+#define TSB_PC_FR3_PC4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR3,4)))
+#define TSB_PC_FR3_PC5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR3,5)))
+#define TSB_PC_FR5_PC4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->FR5,4)))
+#define TSB_PC_OD_PC4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->OD,4)))
+#define TSB_PC_OD_PC5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->OD,5)))
+#define TSB_PC_OD_PC6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->OD,6)))
+#define TSB_PC_OD_PC7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->OD,7)))
+#define TSB_PC_PUP_PC4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PUP,4)))
+#define TSB_PC_PUP_PC5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PUP,5)))
+#define TSB_PC_PUP_PC6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PUP,6)))
+#define TSB_PC_PUP_PC7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PUP,7)))
+#define TSB_PC_PDN_PC4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PDN,4)))
+#define TSB_PC_PDN_PC5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PDN,5)))
+#define TSB_PC_PDN_PC6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PDN,6)))
+#define TSB_PC_PDN_PC7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->PDN,7)))
+#define TSB_PC_IE_PC4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->IE,4)))
+#define TSB_PC_IE_PC5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->IE,5)))
+#define TSB_PC_IE_PC6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->IE,6)))
+#define TSB_PC_IE_PC7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PC->IE,7)))
+
+
+/* Port D */
+#define TSB_PD_DATA_PD0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,0)))
+#define TSB_PD_DATA_PD1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,1)))
+#define TSB_PD_DATA_PD2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,2)))
+#define TSB_PD_DATA_PD3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,3)))
+#define TSB_PD_DATA_PD4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,4)))
+#define TSB_PD_DATA_PD5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,5)))
+#define TSB_PD_DATA_PD6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,6)))
+#define TSB_PD_DATA_PD7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->DATA,7)))
+#define TSB_PD_CR_PD0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,0)))
+#define TSB_PD_CR_PD1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,1)))
+#define TSB_PD_CR_PD2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,2)))
+#define TSB_PD_CR_PD3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,3)))
+#define TSB_PD_CR_PD4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,4)))
+#define TSB_PD_CR_PD5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,5)))
+#define TSB_PD_CR_PD6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,6)))
+#define TSB_PD_CR_PD7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->CR,7)))
+#define TSB_PD_FR1_PD0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,0)))
+#define TSB_PD_FR1_PD1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,1)))
+#define TSB_PD_FR1_PD2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,2)))
+#define TSB_PD_FR1_PD3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,3)))
+#define TSB_PD_FR1_PD4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,4)))
+#define TSB_PD_FR1_PD5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,5)))
+#define TSB_PD_FR1_PD6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,6)))
+#define TSB_PD_FR1_PD7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR1,7)))
+#define TSB_PD_FR2_PD0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,0)))
+#define TSB_PD_FR2_PD1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,1)))
+#define TSB_PD_FR2_PD6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,6)))
+#define TSB_PD_FR2_PD7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR2,7)))
+#define TSB_PD_FR3_PD0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,0)))
+#define TSB_PD_FR3_PD1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,1)))
+#define TSB_PD_FR3_PD2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,2)))
+#define TSB_PD_FR3_PD3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,3)))
+#define TSB_PD_FR3_PD4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,4)))
+#define TSB_PD_FR3_PD5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,5)))
+#define TSB_PD_FR3_PD6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,6)))
+#define TSB_PD_FR3_PD7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR3,7)))
+#define TSB_PD_FR4_PD0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,0)))
+#define TSB_PD_FR4_PD1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,1)))
+#define TSB_PD_FR4_PD2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,2)))
+#define TSB_PD_FR4_PD3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR4,3)))
+#define TSB_PD_FR5_PD0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,0)))
+#define TSB_PD_FR5_PD1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,1)))
+#define TSB_PD_FR5_PD2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,2)))
+#define TSB_PD_FR5_PD4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,4)))
+#define TSB_PD_FR5_PD6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,6)))
+#define TSB_PD_FR5_PD7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR5,7)))
+#define TSB_PD_FR6_PD0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,0)))
+#define TSB_PD_FR6_PD4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,4)))
+#define TSB_PD_FR6_PD5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,5)))
+#define TSB_PD_FR6_PD6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,6)))
+#define TSB_PD_FR6_PD7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR6,7)))
+#define TSB_PD_FR7_PD0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,0)))
+#define TSB_PD_FR7_PD1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,1)))
+#define TSB_PD_FR7_PD2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,2)))
+#define TSB_PD_FR7_PD3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,3)))
+#define TSB_PD_FR7_PD4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,4)))
+#define TSB_PD_FR7_PD5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,5)))
+#define TSB_PD_FR7_PD6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,6)))
+#define TSB_PD_FR7_PD7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR7,7)))
+#define TSB_PD_FR8_PD2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,2)))
+#define TSB_PD_FR8_PD3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,3)))
+#define TSB_PD_FR8_PD4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,4)))
+#define TSB_PD_FR8_PD5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,5)))
+#define TSB_PD_FR8_PD6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,6)))
+#define TSB_PD_FR8_PD7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->FR8,7)))
+#define TSB_PD_OD_PD0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,0)))
+#define TSB_PD_OD_PD1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,1)))
+#define TSB_PD_OD_PD2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,2)))
+#define TSB_PD_OD_PD3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,3)))
+#define TSB_PD_OD_PD4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,4)))
+#define TSB_PD_OD_PD5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,5)))
+#define TSB_PD_OD_PD6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,6)))
+#define TSB_PD_OD_PD7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->OD,7)))
+#define TSB_PD_PUP_PD0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,0)))
+#define TSB_PD_PUP_PD1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,1)))
+#define TSB_PD_PUP_PD2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,2)))
+#define TSB_PD_PUP_PD3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,3)))
+#define TSB_PD_PUP_PD4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,4)))
+#define TSB_PD_PUP_PD5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,5)))
+#define TSB_PD_PUP_PD6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,6)))
+#define TSB_PD_PUP_PD7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PUP,7)))
+#define TSB_PD_PDN_PD0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,0)))
+#define TSB_PD_PDN_PD1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,1)))
+#define TSB_PD_PDN_PD2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,2)))
+#define TSB_PD_PDN_PD3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,3)))
+#define TSB_PD_PDN_PD4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,4)))
+#define TSB_PD_PDN_PD5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,5)))
+#define TSB_PD_PDN_PD6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,6)))
+#define TSB_PD_PDN_PD7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->PDN,7)))
+#define TSB_PD_IE_PD0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,0)))
+#define TSB_PD_IE_PD1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,1)))
+#define TSB_PD_IE_PD2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,2)))
+#define TSB_PD_IE_PD3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,3)))
+#define TSB_PD_IE_PD4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,4)))
+#define TSB_PD_IE_PD5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,5)))
+#define TSB_PD_IE_PD6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,6)))
+#define TSB_PD_IE_PD7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PD->IE,7)))
+
+
+/* Port E */
+#define TSB_PE_DATA_PE0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,0)))
+#define TSB_PE_DATA_PE1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,1)))
+#define TSB_PE_DATA_PE2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,2)))
+#define TSB_PE_DATA_PE3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,3)))
+#define TSB_PE_DATA_PE4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,4)))
+#define TSB_PE_DATA_PE5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,5)))
+#define TSB_PE_DATA_PE6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,6)))
+#define TSB_PE_DATA_PE7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->DATA,7)))
+#define TSB_PE_CR_PE0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,0)))
+#define TSB_PE_CR_PE1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,1)))
+#define TSB_PE_CR_PE2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,2)))
+#define TSB_PE_CR_PE3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,3)))
+#define TSB_PE_CR_PE4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,4)))
+#define TSB_PE_CR_PE5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,5)))
+#define TSB_PE_CR_PE6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,6)))
+#define TSB_PE_CR_PE7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->CR,7)))
+#define TSB_PE_FR1_PE0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,0)))
+#define TSB_PE_FR1_PE1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,1)))
+#define TSB_PE_FR1_PE2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,2)))
+#define TSB_PE_FR1_PE3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,3)))
+#define TSB_PE_FR1_PE4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,4)))
+#define TSB_PE_FR1_PE5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,5)))
+#define TSB_PE_FR1_PE6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,6)))
+#define TSB_PE_FR1_PE7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR1,7)))
+#define TSB_PE_FR2_PE0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR2,0)))
+#define TSB_PE_FR2_PE7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR2,7)))
+#define TSB_PE_FR3_PE0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,0)))
+#define TSB_PE_FR3_PE1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,1)))
+#define TSB_PE_FR3_PE2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,2)))
+#define TSB_PE_FR3_PE3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,3)))
+#define TSB_PE_FR3_PE4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,4)))
+#define TSB_PE_FR3_PE5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,5)))
+#define TSB_PE_FR3_PE6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,6)))
+#define TSB_PE_FR3_PE7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR3,7)))
+#define TSB_PE_FR4_PE0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,0)))
+#define TSB_PE_FR4_PE1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,1)))
+#define TSB_PE_FR4_PE2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,2)))
+#define TSB_PE_FR4_PE3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,3)))
+#define TSB_PE_FR4_PE4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,4)))
+#define TSB_PE_FR4_PE5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,5)))
+#define TSB_PE_FR4_PE6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,6)))
+#define TSB_PE_FR4_PE7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR4,7)))
+#define TSB_PE_FR5_PE0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,0)))
+#define TSB_PE_FR5_PE1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,1)))
+#define TSB_PE_FR5_PE2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,2)))
+#define TSB_PE_FR5_PE3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,3)))
+#define TSB_PE_FR5_PE4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,4)))
+#define TSB_PE_FR5_PE5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,5)))
+#define TSB_PE_FR5_PE6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,6)))
+#define TSB_PE_FR5_PE7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR5,7)))
+#define TSB_PE_FR6_PE0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,0)))
+#define TSB_PE_FR6_PE1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,1)))
+#define TSB_PE_FR6_PE2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,2)))
+#define TSB_PE_FR6_PE3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,3)))
+#define TSB_PE_FR6_PE4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,4)))
+#define TSB_PE_FR6_PE5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,5)))
+#define TSB_PE_FR6_PE6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,6)))
+#define TSB_PE_FR6_PE7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR6,7)))
+#define TSB_PE_FR7_PE0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,0)))
+#define TSB_PE_FR7_PE1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,1)))
+#define TSB_PE_FR7_PE2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,2)))
+#define TSB_PE_FR7_PE3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR7,3)))
+#define TSB_PE_FR8_PE0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,0)))
+#define TSB_PE_FR8_PE1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,1)))
+#define TSB_PE_FR8_PE2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,2)))
+#define TSB_PE_FR8_PE3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,3)))
+#define TSB_PE_FR8_PE4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,4)))
+#define TSB_PE_FR8_PE5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,5)))
+#define TSB_PE_FR8_PE6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,6)))
+#define TSB_PE_FR8_PE7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->FR8,7)))
+#define TSB_PE_OD_PE0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,0)))
+#define TSB_PE_OD_PE1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,1)))
+#define TSB_PE_OD_PE2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,2)))
+#define TSB_PE_OD_PE3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,3)))
+#define TSB_PE_OD_PE4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,4)))
+#define TSB_PE_OD_PE5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,5)))
+#define TSB_PE_OD_PE6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,6)))
+#define TSB_PE_OD_PE7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->OD,7)))
+#define TSB_PE_PUP_PE0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,0)))
+#define TSB_PE_PUP_PE1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,1)))
+#define TSB_PE_PUP_PE2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,2)))
+#define TSB_PE_PUP_PE3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,3)))
+#define TSB_PE_PUP_PE4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,4)))
+#define TSB_PE_PUP_PE5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,5)))
+#define TSB_PE_PUP_PE6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,6)))
+#define TSB_PE_PUP_PE7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PUP,7)))
+#define TSB_PE_PDN_PE0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,0)))
+#define TSB_PE_PDN_PE1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,1)))
+#define TSB_PE_PDN_PE2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,2)))
+#define TSB_PE_PDN_PE3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,3)))
+#define TSB_PE_PDN_PE4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,4)))
+#define TSB_PE_PDN_PE5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,5)))
+#define TSB_PE_PDN_PE6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,6)))
+#define TSB_PE_PDN_PE7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->PDN,7)))
+#define TSB_PE_IE_PE0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,0)))
+#define TSB_PE_IE_PE1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,1)))
+#define TSB_PE_IE_PE2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,2)))
+#define TSB_PE_IE_PE3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,3)))
+#define TSB_PE_IE_PE4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,4)))
+#define TSB_PE_IE_PE5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,5)))
+#define TSB_PE_IE_PE6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,6)))
+#define TSB_PE_IE_PE7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PE->IE,7)))
+
+
+/* Port F */
+#define TSB_PF_DATA_PF0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,0)))
+#define TSB_PF_DATA_PF1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,1)))
+#define TSB_PF_DATA_PF2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,2)))
+#define TSB_PF_DATA_PF3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,3)))
+#define TSB_PF_DATA_PF4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,4)))
+#define TSB_PF_DATA_PF5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,5)))
+#define TSB_PF_DATA_PF6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,6)))
+#define TSB_PF_DATA_PF7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->DATA,7)))
+#define TSB_PF_CR_PF0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,0)))
+#define TSB_PF_CR_PF1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,1)))
+#define TSB_PF_CR_PF2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,2)))
+#define TSB_PF_CR_PF3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,3)))
+#define TSB_PF_CR_PF4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,4)))
+#define TSB_PF_CR_PF5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,5)))
+#define TSB_PF_CR_PF6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,6)))
+#define TSB_PF_CR_PF7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->CR,7)))
+#define TSB_PF_FR1_PF0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,0)))
+#define TSB_PF_FR1_PF1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,1)))
+#define TSB_PF_FR1_PF4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,4)))
+#define TSB_PF_FR1_PF5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,5)))
+#define TSB_PF_FR1_PF6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,6)))
+#define TSB_PF_FR1_PF7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR1,7)))
+#define TSB_PF_FR4_PF7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR4,7)))
+#define TSB_PF_FR5_PF7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR5,7)))
+#define TSB_PF_FR6_PF2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,2)))
+#define TSB_PF_FR6_PF3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,3)))
+#define TSB_PF_FR6_PF5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,5)))
+#define TSB_PF_FR6_PF6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,6)))
+#define TSB_PF_FR6_PF7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR6,7)))
+#define TSB_PF_FR7_PF2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR7,2)))
+#define TSB_PF_FR7_PF3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->FR7,3)))
+#define TSB_PF_OD_PF0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,0)))
+#define TSB_PF_OD_PF1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,1)))
+#define TSB_PF_OD_PF2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,2)))
+#define TSB_PF_OD_PF3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,3)))
+#define TSB_PF_OD_PF4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,4)))
+#define TSB_PF_OD_PF5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,5)))
+#define TSB_PF_OD_PF6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,6)))
+#define TSB_PF_OD_PF7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->OD,7)))
+#define TSB_PF_PUP_PF0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,0)))
+#define TSB_PF_PUP_PF1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,1)))
+#define TSB_PF_PUP_PF2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,2)))
+#define TSB_PF_PUP_PF3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,3)))
+#define TSB_PF_PUP_PF4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,4)))
+#define TSB_PF_PUP_PF5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,5)))
+#define TSB_PF_PUP_PF6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,6)))
+#define TSB_PF_PUP_PF7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PUP,7)))
+#define TSB_PF_PDN_PF0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,0)))
+#define TSB_PF_PDN_PF1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,1)))
+#define TSB_PF_PDN_PF2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,2)))
+#define TSB_PF_PDN_PF3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,3)))
+#define TSB_PF_PDN_PF4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,4)))
+#define TSB_PF_PDN_PF5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,5)))
+#define TSB_PF_PDN_PF6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,6)))
+#define TSB_PF_PDN_PF7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->PDN,7)))
+#define TSB_PF_IE_PF0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,0)))
+#define TSB_PF_IE_PF1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,1)))
+#define TSB_PF_IE_PF2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,2)))
+#define TSB_PF_IE_PF3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,3)))
+#define TSB_PF_IE_PF4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,4)))
+#define TSB_PF_IE_PF5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,5)))
+#define TSB_PF_IE_PF6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,6)))
+#define TSB_PF_IE_PF7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PF->IE,7)))
+
+
+/* Port G */
+#define TSB_PG_DATA_PG0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,0)))
+#define TSB_PG_DATA_PG1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,1)))
+#define TSB_PG_DATA_PG2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,2)))
+#define TSB_PG_DATA_PG3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,3)))
+#define TSB_PG_DATA_PG4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,4)))
+#define TSB_PG_DATA_PG5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,5)))
+#define TSB_PG_DATA_PG6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,6)))
+#define TSB_PG_DATA_PG7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->DATA,7)))
+#define TSB_PG_CR_PG0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,0)))
+#define TSB_PG_CR_PG1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,1)))
+#define TSB_PG_CR_PG2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,2)))
+#define TSB_PG_CR_PG3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,3)))
+#define TSB_PG_CR_PG4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,4)))
+#define TSB_PG_CR_PG5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,5)))
+#define TSB_PG_CR_PG6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,6)))
+#define TSB_PG_CR_PG7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->CR,7)))
+#define TSB_PG_FR1_PG0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,0)))
+#define TSB_PG_FR1_PG1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,1)))
+#define TSB_PG_FR1_PG6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,6)))
+#define TSB_PG_FR1_PG7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR1,7)))
+#define TSB_PG_FR2_PG4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR2,4)))
+#define TSB_PG_FR2_PG5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR2,5)))
+#define TSB_PG_FR3_PG0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,0)))
+#define TSB_PG_FR3_PG1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,1)))
+#define TSB_PG_FR3_PG2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,2)))
+#define TSB_PG_FR3_PG3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,3)))
+#define TSB_PG_FR3_PG5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR3,5)))
+#define TSB_PG_FR4_PG2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,2)))
+#define TSB_PG_FR4_PG3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,3)))
+#define TSB_PG_FR4_PG4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,4)))
+#define TSB_PG_FR4_PG5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,5)))
+#define TSB_PG_FR4_PG6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,6)))
+#define TSB_PG_FR4_PG7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR4,7)))
+#define TSB_PG_FR5_PG0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,0)))
+#define TSB_PG_FR5_PG1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,1)))
+#define TSB_PG_FR5_PG2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,2)))
+#define TSB_PG_FR5_PG3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,3)))
+#define TSB_PG_FR5_PG4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,4)))
+#define TSB_PG_FR5_PG5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,5)))
+#define TSB_PG_FR5_PG6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,6)))
+#define TSB_PG_FR5_PG7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR5,7)))
+#define TSB_PG_FR6_PG2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,2)))
+#define TSB_PG_FR6_PG3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,3)))
+#define TSB_PG_FR6_PG4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,4)))
+#define TSB_PG_FR6_PG5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,5)))
+#define TSB_PG_FR6_PG6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR6,6)))
+#define TSB_PG_FR7_PG2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,2)))
+#define TSB_PG_FR7_PG3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,3)))
+#define TSB_PG_FR7_PG4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,4)))
+#define TSB_PG_FR7_PG5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR7,5)))
+#define TSB_PG_FR8_PG0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,0)))
+#define TSB_PG_FR8_PG1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,1)))
+#define TSB_PG_FR8_PG2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,2)))
+#define TSB_PG_FR8_PG3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,3)))
+#define TSB_PG_FR8_PG4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,4)))
+#define TSB_PG_FR8_PG5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,5)))
+#define TSB_PG_FR8_PG7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->FR8,7)))
+#define TSB_PG_OD_PG0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,0)))
+#define TSB_PG_OD_PG1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,1)))
+#define TSB_PG_OD_PG2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,2)))
+#define TSB_PG_OD_PG3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,3)))
+#define TSB_PG_OD_PG4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,4)))
+#define TSB_PG_OD_PG5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,5)))
+#define TSB_PG_OD_PG6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,6)))
+#define TSB_PG_OD_PG7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->OD,7)))
+#define TSB_PG_PUP_PG0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,0)))
+#define TSB_PG_PUP_PG1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,1)))
+#define TSB_PG_PUP_PG2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,2)))
+#define TSB_PG_PUP_PG3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,3)))
+#define TSB_PG_PUP_PG4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,4)))
+#define TSB_PG_PUP_PG5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,5)))
+#define TSB_PG_PUP_PG6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,6)))
+#define TSB_PG_PUP_PG7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PUP,7)))
+#define TSB_PG_PDN_PG0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,0)))
+#define TSB_PG_PDN_PG1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,1)))
+#define TSB_PG_PDN_PG2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,2)))
+#define TSB_PG_PDN_PG3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,3)))
+#define TSB_PG_PDN_PG4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,4)))
+#define TSB_PG_PDN_PG5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,5)))
+#define TSB_PG_PDN_PG6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,6)))
+#define TSB_PG_PDN_PG7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->PDN,7)))
+#define TSB_PG_IE_PG0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,0)))
+#define TSB_PG_IE_PG1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,1)))
+#define TSB_PG_IE_PG2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,2)))
+#define TSB_PG_IE_PG3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,3)))
+#define TSB_PG_IE_PG4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,4)))
+#define TSB_PG_IE_PG5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,5)))
+#define TSB_PG_IE_PG6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,6)))
+#define TSB_PG_IE_PG7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PG->IE,7)))
+
+
+/* Port H */
+#define TSB_PH_DATA_PH0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,0)))
+#define TSB_PH_DATA_PH1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,1)))
+#define TSB_PH_DATA_PH2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,2)))
+#define TSB_PH_DATA_PH3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,3)))
+#define TSB_PH_DATA_PH4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,4)))
+#define TSB_PH_DATA_PH5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,5)))
+#define TSB_PH_DATA_PH6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,6)))
+#define TSB_PH_DATA_PH7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->DATA,7)))
+#define TSB_PH_CR_PH0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,0)))
+#define TSB_PH_CR_PH1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,1)))
+#define TSB_PH_CR_PH2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,2)))
+#define TSB_PH_CR_PH3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,3)))
+#define TSB_PH_CR_PH4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,4)))
+#define TSB_PH_CR_PH5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,5)))
+#define TSB_PH_CR_PH6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,6)))
+#define TSB_PH_CR_PH7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->CR,7)))
+#define TSB_PH_FR1_PH0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,0)))
+#define TSB_PH_FR1_PH1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,1)))
+#define TSB_PH_FR1_PH2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,2)))
+#define TSB_PH_FR1_PH3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,3)))
+#define TSB_PH_FR1_PH4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,4)))
+#define TSB_PH_FR1_PH5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,5)))
+#define TSB_PH_FR1_PH6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,6)))
+#define TSB_PH_FR1_PH7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR1,7)))
+#define TSB_PH_FR3_PH0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,0)))
+#define TSB_PH_FR3_PH1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,1)))
+#define TSB_PH_FR3_PH2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,2)))
+#define TSB_PH_FR3_PH3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,3)))
+#define TSB_PH_FR3_PH4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,4)))
+#define TSB_PH_FR3_PH5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,5)))
+#define TSB_PH_FR3_PH6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,6)))
+#define TSB_PH_FR3_PH7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR3,7)))
+#define TSB_PH_FR4_PH0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,0)))
+#define TSB_PH_FR4_PH1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,1)))
+#define TSB_PH_FR4_PH2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,2)))
+#define TSB_PH_FR4_PH3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR4,3)))
+#define TSB_PH_FR5_PH0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,0)))
+#define TSB_PH_FR5_PH1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,1)))
+#define TSB_PH_FR5_PH2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,2)))
+#define TSB_PH_FR5_PH3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,3)))
+#define TSB_PH_FR5_PH4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,4)))
+#define TSB_PH_FR5_PH5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,5)))
+#define TSB_PH_FR5_PH6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,6)))
+#define TSB_PH_FR5_PH7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR5,7)))
+#define TSB_PH_FR8_PH0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->FR8,0)))
+#define TSB_PH_OD_PH0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,0)))
+#define TSB_PH_OD_PH1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,1)))
+#define TSB_PH_OD_PH2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,2)))
+#define TSB_PH_OD_PH3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,3)))
+#define TSB_PH_OD_PH4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,4)))
+#define TSB_PH_OD_PH5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,5)))
+#define TSB_PH_OD_PH6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,6)))
+#define TSB_PH_OD_PH7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->OD,7)))
+#define TSB_PH_PUP_PH0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,0)))
+#define TSB_PH_PUP_PH1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,1)))
+#define TSB_PH_PUP_PH2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,2)))
+#define TSB_PH_PUP_PH3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,3)))
+#define TSB_PH_PUP_PH4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,4)))
+#define TSB_PH_PUP_PH5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,5)))
+#define TSB_PH_PUP_PH6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,6)))
+#define TSB_PH_PUP_PH7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PUP,7)))
+#define TSB_PH_PDN_PH0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,0)))
+#define TSB_PH_PDN_PH1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,1)))
+#define TSB_PH_PDN_PH2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,2)))
+#define TSB_PH_PDN_PH3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,3)))
+#define TSB_PH_PDN_PH4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,4)))
+#define TSB_PH_PDN_PH5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,5)))
+#define TSB_PH_PDN_PH6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,6)))
+#define TSB_PH_PDN_PH7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->PDN,7)))
+#define TSB_PH_IE_PH0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,0)))
+#define TSB_PH_IE_PH1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,1)))
+#define TSB_PH_IE_PH2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,2)))
+#define TSB_PH_IE_PH3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,3)))
+#define TSB_PH_IE_PH4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,4)))
+#define TSB_PH_IE_PH5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,5)))
+#define TSB_PH_IE_PH6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,6)))
+#define TSB_PH_IE_PH7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PH->IE,7)))
+
+
+/* Port J */
+#define TSB_PJ_DATA_PJ0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,0)))
+#define TSB_PJ_DATA_PJ1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,1)))
+#define TSB_PJ_DATA_PJ2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,2)))
+#define TSB_PJ_DATA_PJ3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,3)))
+#define TSB_PJ_DATA_PJ4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,4)))
+#define TSB_PJ_DATA_PJ5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,5)))
+#define TSB_PJ_DATA_PJ6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,6)))
+#define TSB_PJ_DATA_PJ7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->DATA,7)))
+#define TSB_PJ_CR_PJ0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,0)))
+#define TSB_PJ_CR_PJ1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,1)))
+#define TSB_PJ_CR_PJ2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,2)))
+#define TSB_PJ_CR_PJ3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,3)))
+#define TSB_PJ_CR_PJ4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,4)))
+#define TSB_PJ_CR_PJ5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,5)))
+#define TSB_PJ_CR_PJ6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,6)))
+#define TSB_PJ_CR_PJ7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->CR,7)))
+#define TSB_PJ_FR2_PJ4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR2,4)))
+#define TSB_PJ_FR2_PJ5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR2,5)))
+#define TSB_PJ_FR3_PJ0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR3,0)))
+#define TSB_PJ_FR3_PJ1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR3,1)))
+#define TSB_PJ_FR3_PJ2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR3,2)))
+#define TSB_PJ_FR3_PJ3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR3,3)))
+#define TSB_PJ_FR3_PJ4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR3,4)))
+#define TSB_PJ_FR3_PJ5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR3,5)))
+#define TSB_PJ_FR5_PJ0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,0)))
+#define TSB_PJ_FR5_PJ1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,1)))
+#define TSB_PJ_FR5_PJ2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,2)))
+#define TSB_PJ_FR5_PJ3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,3)))
+#define TSB_PJ_FR5_PJ4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,4)))
+#define TSB_PJ_FR5_PJ5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,5)))
+#define TSB_PJ_FR5_PJ6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,6)))
+#define TSB_PJ_FR5_PJ7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR5,7)))
+#define TSB_PJ_FR6_PJ2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR6,2)))
+#define TSB_PJ_FR6_PJ3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR6,3)))
+#define TSB_PJ_FR6_PJ6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR6,6)))
+#define TSB_PJ_FR6_PJ7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR6,7)))
+#define TSB_PJ_FR7_PJ2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR7,2)))
+#define TSB_PJ_FR7_PJ3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR7,3)))
+#define TSB_PJ_FR7_PJ6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR7,6)))
+#define TSB_PJ_FR7_PJ7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->FR7,7)))
+#define TSB_PJ_OD_PJ0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,0)))
+#define TSB_PJ_OD_PJ1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,1)))
+#define TSB_PJ_OD_PJ2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,2)))
+#define TSB_PJ_OD_PJ3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,3)))
+#define TSB_PJ_OD_PJ4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,4)))
+#define TSB_PJ_OD_PJ5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,5)))
+#define TSB_PJ_OD_PJ6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,6)))
+#define TSB_PJ_OD_PJ7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->OD,7)))
+#define TSB_PJ_PUP_PJ0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,0)))
+#define TSB_PJ_PUP_PJ1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,1)))
+#define TSB_PJ_PUP_PJ2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,2)))
+#define TSB_PJ_PUP_PJ3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,3)))
+#define TSB_PJ_PUP_PJ4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,4)))
+#define TSB_PJ_PUP_PJ5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,5)))
+#define TSB_PJ_PUP_PJ6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,6)))
+#define TSB_PJ_PUP_PJ7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PUP,7)))
+#define TSB_PJ_PDN_PJ0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,0)))
+#define TSB_PJ_PDN_PJ1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,1)))
+#define TSB_PJ_PDN_PJ2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,2)))
+#define TSB_PJ_PDN_PJ3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,3)))
+#define TSB_PJ_PDN_PJ4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,4)))
+#define TSB_PJ_PDN_PJ5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,5)))
+#define TSB_PJ_PDN_PJ6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,6)))
+#define TSB_PJ_PDN_PJ7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->PDN,7)))
+#define TSB_PJ_IE_PJ0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,0)))
+#define TSB_PJ_IE_PJ1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,1)))
+#define TSB_PJ_IE_PJ2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,2)))
+#define TSB_PJ_IE_PJ3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,3)))
+#define TSB_PJ_IE_PJ4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,4)))
+#define TSB_PJ_IE_PJ5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,5)))
+#define TSB_PJ_IE_PJ6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,6)))
+#define TSB_PJ_IE_PJ7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PJ->IE,7)))
+
+
+/* Port K */
+#define TSB_PK_DATA_PK0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,0)))
+#define TSB_PK_DATA_PK1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,1)))
+#define TSB_PK_DATA_PK2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,2)))
+#define TSB_PK_DATA_PK3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,3)))
+#define TSB_PK_DATA_PK4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,4)))
+#define TSB_PK_DATA_PK5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,5)))
+#define TSB_PK_DATA_PK6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,6)))
+#define TSB_PK_DATA_PK7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->DATA,7)))
+#define TSB_PK_CR_PK0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,0)))
+#define TSB_PK_CR_PK1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,1)))
+#define TSB_PK_CR_PK2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,2)))
+#define TSB_PK_CR_PK3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,3)))
+#define TSB_PK_CR_PK4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,4)))
+#define TSB_PK_CR_PK5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,5)))
+#define TSB_PK_CR_PK6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,6)))
+#define TSB_PK_CR_PK7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->CR,7)))
+#define TSB_PK_FR1_PK0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,0)))
+#define TSB_PK_FR1_PK1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,1)))
+#define TSB_PK_FR1_PK2F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,2)))
+#define TSB_PK_FR1_PK3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,3)))
+#define TSB_PK_FR1_PK4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,4)))
+#define TSB_PK_FR1_PK5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,5)))
+#define TSB_PK_FR1_PK6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR1,6)))
+#define TSB_PK_FR2_PK0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,0)))
+#define TSB_PK_FR2_PK1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,1)))
+#define TSB_PK_FR2_PK6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,6)))
+#define TSB_PK_FR2_PK7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR2,7)))
+#define TSB_PK_FR3_PK0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,0)))
+#define TSB_PK_FR3_PK1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,1)))
+#define TSB_PK_FR3_PK6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,6)))
+#define TSB_PK_FR3_PK7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR3,7)))
+#define TSB_PK_FR4_PK1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,1)))
+#define TSB_PK_FR4_PK4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,4)))
+#define TSB_PK_FR4_PK5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,5)))
+#define TSB_PK_FR4_PK6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,6)))
+#define TSB_PK_FR4_PK7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR4,7)))
+#define TSB_PK_FR5_PK1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR5,1)))
+#define TSB_PK_FR6_PK0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,0)))
+#define TSB_PK_FR6_PK1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,1)))
+#define TSB_PK_FR6_PK2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,2)))
+#define TSB_PK_FR6_PK3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,3)))
+#define TSB_PK_FR6_PK4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,4)))
+#define TSB_PK_FR6_PK5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,5)))
+#define TSB_PK_FR6_PK6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,6)))
+#define TSB_PK_FR6_PK7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR6,7)))
+#define TSB_PK_FR7_PK7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR7,7)))
+#define TSB_PK_FR8_PK0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,0)))
+#define TSB_PK_FR8_PK2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,2)))
+#define TSB_PK_FR8_PK3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,3)))
+#define TSB_PK_FR8_PK4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,4)))
+#define TSB_PK_FR8_PK5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,5)))
+#define TSB_PK_FR8_PK6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,6)))
+#define TSB_PK_FR8_PK7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->FR8,7)))
+#define TSB_PK_OD_PK0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,0)))
+#define TSB_PK_OD_PK1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,1)))
+#define TSB_PK_OD_PK2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,2)))
+#define TSB_PK_OD_PK3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,3)))
+#define TSB_PK_OD_PK4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,4)))
+#define TSB_PK_OD_PK5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,5)))
+#define TSB_PK_OD_PK6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,6)))
+#define TSB_PK_OD_PK7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->OD,7)))
+#define TSB_PK_PUP_PK0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,0)))
+#define TSB_PK_PUP_PK1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,1)))
+#define TSB_PK_PUP_PK2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,2)))
+#define TSB_PK_PUP_PK3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,3)))
+#define TSB_PK_PUP_PK4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,4)))
+#define TSB_PK_PUP_PK5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,5)))
+#define TSB_PK_PUP_PK6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,6)))
+#define TSB_PK_PUP_PK7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PUP,7)))
+#define TSB_PK_PDN_PK0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,0)))
+#define TSB_PK_PDN_PK1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,1)))
+#define TSB_PK_PDN_PK2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,2)))
+#define TSB_PK_PDN_PK3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,3)))
+#define TSB_PK_PDN_PK4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,4)))
+#define TSB_PK_PDN_PK5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,5)))
+#define TSB_PK_PDN_PK6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,6)))
+#define TSB_PK_PDN_PK7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->PDN,7)))
+#define TSB_PK_IE_PK0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,0)))
+#define TSB_PK_IE_PK1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,1)))
+#define TSB_PK_IE_PK2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,2)))
+#define TSB_PK_IE_PK3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,3)))
+#define TSB_PK_IE_PK4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,4)))
+#define TSB_PK_IE_PK5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,5)))
+#define TSB_PK_IE_PK6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,6)))
+#define TSB_PK_IE_PK7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PK->IE,7)))
+
+
+/* Port L */
+#define TSB_PL_DATA_PL0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,0)))
+#define TSB_PL_DATA_PL1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,1)))
+#define TSB_PL_DATA_PL2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,2)))
+#define TSB_PL_DATA_PL3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,3)))
+#define TSB_PL_DATA_PL4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,4)))
+#define TSB_PL_DATA_PL5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,5)))
+#define TSB_PL_DATA_PL6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,6)))
+#define TSB_PL_DATA_PL7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->DATA,7)))
+#define TSB_PL_CR_PL0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,0)))
+#define TSB_PL_CR_PL1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,1)))
+#define TSB_PL_CR_PL2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,2)))
+#define TSB_PL_CR_PL3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,3)))
+#define TSB_PL_CR_PL4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,4)))
+#define TSB_PL_CR_PL5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,5)))
+#define TSB_PL_CR_PL6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,6)))
+#define TSB_PL_CR_PL7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->CR,7)))
+#define TSB_PL_FR1_PL7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR1,7)))
+#define TSB_PL_FR2_PL0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,0)))
+#define TSB_PL_FR2_PL3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,3)))
+#define TSB_PL_FR2_PL4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,4)))
+#define TSB_PL_FR2_PL5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,5)))
+#define TSB_PL_FR2_PL6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,6)))
+#define TSB_PL_FR2_PL7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR2,7)))
+#define TSB_PL_FR3_PL0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,0)))
+#define TSB_PL_FR3_PL3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,3)))
+#define TSB_PL_FR3_PL4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,4)))
+#define TSB_PL_FR3_PL6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR3,6)))
+#define TSB_PL_FR5_PL0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,0)))
+#define TSB_PL_FR5_PL1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,1)))
+#define TSB_PL_FR5_PL2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,2)))
+#define TSB_PL_FR5_PL3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR5,3)))
+#define TSB_PL_FR6_PL0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR6,0)))
+#define TSB_PL_FR6_PL3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR6,3)))
+#define TSB_PL_FR7_PL0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,0)))
+#define TSB_PL_FR7_PL1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,1)))
+#define TSB_PL_FR7_PL2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,2)))
+#define TSB_PL_FR7_PL3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR7,3)))
+#define TSB_PL_FR8_PL0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,0)))
+#define TSB_PL_FR8_PL1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,1)))
+#define TSB_PL_FR8_PL2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,2)))
+#define TSB_PL_FR8_PL3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->FR8,3)))
+#define TSB_PL_OD_PL0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,0)))
+#define TSB_PL_OD_PL1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,1)))
+#define TSB_PL_OD_PL2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,2)))
+#define TSB_PL_OD_PL3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,3)))
+#define TSB_PL_OD_PL4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,4)))
+#define TSB_PL_OD_PL5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,5)))
+#define TSB_PL_OD_PL6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,6)))
+#define TSB_PL_OD_PL7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->OD,7)))
+#define TSB_PL_PUP_PL0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,0)))
+#define TSB_PL_PUP_PL1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,1)))
+#define TSB_PL_PUP_PL2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,2)))
+#define TSB_PL_PUP_PL3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,3)))
+#define TSB_PL_PUP_PL4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,4)))
+#define TSB_PL_PUP_PL5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,5)))
+#define TSB_PL_PUP_PL6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,6)))
+#define TSB_PL_PUP_PL7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PUP,7)))
+#define TSB_PL_PDN_PL0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,0)))
+#define TSB_PL_PDN_PL1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,1)))
+#define TSB_PL_PDN_PL2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,2)))
+#define TSB_PL_PDN_PL3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,3)))
+#define TSB_PL_PDN_PL4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,4)))
+#define TSB_PL_PDN_PL5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,5)))
+#define TSB_PL_PDN_PL6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,6)))
+#define TSB_PL_PDN_PL7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->PDN,7)))
+#define TSB_PL_IE_PL0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,0)))
+#define TSB_PL_IE_PL1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,1)))
+#define TSB_PL_IE_PL2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,2)))
+#define TSB_PL_IE_PL3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,3)))
+#define TSB_PL_IE_PL4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,4)))
+#define TSB_PL_IE_PL5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,5)))
+#define TSB_PL_IE_PL6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,6)))
+#define TSB_PL_IE_PL7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PL->IE,7)))
+
+
+/* Port M */
+#define TSB_PM_DATA_PM0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,0)))
+#define TSB_PM_DATA_PM1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,1)))
+#define TSB_PM_DATA_PM2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,2)))
+#define TSB_PM_DATA_PM3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,3)))
+#define TSB_PM_DATA_PM4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,4)))
+#define TSB_PM_DATA_PM5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,5)))
+#define TSB_PM_DATA_PM6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,6)))
+#define TSB_PM_DATA_PM7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->DATA,7)))
+#define TSB_PM_CR_PM0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,0)))
+#define TSB_PM_CR_PM1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,1)))
+#define TSB_PM_CR_PM2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,2)))
+#define TSB_PM_CR_PM3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,3)))
+#define TSB_PM_CR_PM4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,4)))
+#define TSB_PM_CR_PM5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,5)))
+#define TSB_PM_CR_PM6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,6)))
+#define TSB_PM_CR_PM7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->CR,7)))
+#define TSB_PM_FR1_PM0F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,0)))
+#define TSB_PM_FR1_PM1F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,1)))
+#define TSB_PM_FR1_PM6F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,6)))
+#define TSB_PM_FR1_PM7F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR1,7)))
+#define TSB_PM_FR2_PM2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,2)))
+#define TSB_PM_FR2_PM3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,3)))
+#define TSB_PM_FR2_PM4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,4)))
+#define TSB_PM_FR2_PM5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,5)))
+#define TSB_PM_FR2_PM6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,6)))
+#define TSB_PM_FR2_PM7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR2,7)))
+#define TSB_PM_FR3_PM1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,1)))
+#define TSB_PM_FR3_PM2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,2)))
+#define TSB_PM_FR3_PM5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,5)))
+#define TSB_PM_FR3_PM6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR3,6)))
+#define TSB_PM_FR4_PM0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,0)))
+#define TSB_PM_FR4_PM1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,1)))
+#define TSB_PM_FR4_PM3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,3)))
+#define TSB_PM_FR4_PM4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,4)))
+#define TSB_PM_FR4_PM6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,6)))
+#define TSB_PM_FR4_PM7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR4,7)))
+#define TSB_PM_FR5_PM0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,0)))
+#define TSB_PM_FR5_PM1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,1)))
+#define TSB_PM_FR5_PM2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,2)))
+#define TSB_PM_FR5_PM3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,3)))
+#define TSB_PM_FR5_PM6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,6)))
+#define TSB_PM_FR5_PM7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR5,7)))
+#define TSB_PM_FR6_PM0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,0)))
+#define TSB_PM_FR6_PM1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,1)))
+#define TSB_PM_FR6_PM2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,2)))
+#define TSB_PM_FR6_PM3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,3)))
+#define TSB_PM_FR6_PM4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,4)))
+#define TSB_PM_FR6_PM5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,5)))
+#define TSB_PM_FR6_PM6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,6)))
+#define TSB_PM_FR6_PM7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR6,7)))
+#define TSB_PM_FR7_PM0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,0)))
+#define TSB_PM_FR7_PM1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,1)))
+#define TSB_PM_FR7_PM2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,2)))
+#define TSB_PM_FR7_PM3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,3)))
+#define TSB_PM_FR7_PM4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,4)))
+#define TSB_PM_FR7_PM5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,5)))
+#define TSB_PM_FR7_PM6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,6)))
+#define TSB_PM_FR7_PM7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR7,7)))
+#define TSB_PM_FR8_PM0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,0)))
+#define TSB_PM_FR8_PM1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,1)))
+#define TSB_PM_FR8_PM2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,2)))
+#define TSB_PM_FR8_PM3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->FR8,3)))
+#define TSB_PM_OD_PM0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,0)))
+#define TSB_PM_OD_PM1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,1)))
+#define TSB_PM_OD_PM2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,2)))
+#define TSB_PM_OD_PM3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,3)))
+#define TSB_PM_OD_PM4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,4)))
+#define TSB_PM_OD_PM5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,5)))
+#define TSB_PM_OD_PM6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,6)))
+#define TSB_PM_OD_PM7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->OD,7)))
+#define TSB_PM_PUP_PM0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,0)))
+#define TSB_PM_PUP_PM1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,1)))
+#define TSB_PM_PUP_PM2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,2)))
+#define TSB_PM_PUP_PM3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,3)))
+#define TSB_PM_PUP_PM4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,4)))
+#define TSB_PM_PUP_PM5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,5)))
+#define TSB_PM_PUP_PM6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,6)))
+#define TSB_PM_PUP_PM7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PUP,7)))
+#define TSB_PM_PDN_PM0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,0)))
+#define TSB_PM_PDN_PM1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,1)))
+#define TSB_PM_PDN_PM2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,2)))
+#define TSB_PM_PDN_PM3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,3)))
+#define TSB_PM_PDN_PM4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,4)))
+#define TSB_PM_PDN_PM5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,5)))
+#define TSB_PM_PDN_PM6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,6)))
+#define TSB_PM_PDN_PM7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->PDN,7)))
+#define TSB_PM_IE_PM0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,0)))
+#define TSB_PM_IE_PM1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,1)))
+#define TSB_PM_IE_PM2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,2)))
+#define TSB_PM_IE_PM3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,3)))
+#define TSB_PM_IE_PM4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,4)))
+#define TSB_PM_IE_PM5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,5)))
+#define TSB_PM_IE_PM6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,6)))
+#define TSB_PM_IE_PM7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PM->IE,7)))
+
+
+/* Port N */
+#define TSB_PN_DATA_PN0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,0)))
+#define TSB_PN_DATA_PN1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,1)))
+#define TSB_PN_DATA_PN2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,2)))
+#define TSB_PN_DATA_PN3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,3)))
+#define TSB_PN_DATA_PN4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,4)))
+#define TSB_PN_DATA_PN5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,5)))
+#define TSB_PN_DATA_PN6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,6)))
+#define TSB_PN_DATA_PN7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->DATA,7)))
+#define TSB_PN_CR_PN0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,0)))
+#define TSB_PN_CR_PN1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,1)))
+#define TSB_PN_CR_PN2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,2)))
+#define TSB_PN_CR_PN3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,3)))
+#define TSB_PN_CR_PN4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,4)))
+#define TSB_PN_CR_PN5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,5)))
+#define TSB_PN_CR_PN6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,6)))
+#define TSB_PN_CR_PN7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->CR,7)))
+#define TSB_PN_OD_PN0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,0)))
+#define TSB_PN_OD_PN1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,1)))
+#define TSB_PN_OD_PN2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,2)))
+#define TSB_PN_OD_PN3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,3)))
+#define TSB_PN_OD_PN4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,4)))
+#define TSB_PN_OD_PN5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,5)))
+#define TSB_PN_OD_PN6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,6)))
+#define TSB_PN_OD_PN7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->OD,7)))
+#define TSB_PN_PUP_PN0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,0)))
+#define TSB_PN_PUP_PN1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,1)))
+#define TSB_PN_PUP_PN2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,2)))
+#define TSB_PN_PUP_PN3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,3)))
+#define TSB_PN_PUP_PN4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,4)))
+#define TSB_PN_PUP_PN5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,5)))
+#define TSB_PN_PUP_PN6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,6)))
+#define TSB_PN_PUP_PN7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PUP,7)))
+#define TSB_PN_PDN_PN0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,0)))
+#define TSB_PN_PDN_PN1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,1)))
+#define TSB_PN_PDN_PN2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,2)))
+#define TSB_PN_PDN_PN3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,3)))
+#define TSB_PN_PDN_PN4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,4)))
+#define TSB_PN_PDN_PN5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,5)))
+#define TSB_PN_PDN_PN6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,6)))
+#define TSB_PN_PDN_PN7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->PDN,7)))
+#define TSB_PN_IE_PN0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,0)))
+#define TSB_PN_IE_PN1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,1)))
+#define TSB_PN_IE_PN2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,2)))
+#define TSB_PN_IE_PN3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,3)))
+#define TSB_PN_IE_PN4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,4)))
+#define TSB_PN_IE_PN5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,5)))
+#define TSB_PN_IE_PN6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,6)))
+#define TSB_PN_IE_PN7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PN->IE,7)))
+
+
+/* Port P */
+#define TSB_PP_DATA_PP0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,0)))
+#define TSB_PP_DATA_PP1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,1)))
+#define TSB_PP_DATA_PP2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,2)))
+#define TSB_PP_DATA_PP3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,3)))
+#define TSB_PP_DATA_PP4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,4)))
+#define TSB_PP_DATA_PP5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,5)))
+#define TSB_PP_DATA_PP6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,6)))
+#define TSB_PP_DATA_PP7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->DATA,7)))
+#define TSB_PP_CR_PP0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,0)))
+#define TSB_PP_CR_PP1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,1)))
+#define TSB_PP_CR_PP2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,2)))
+#define TSB_PP_CR_PP3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,3)))
+#define TSB_PP_CR_PP4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,4)))
+#define TSB_PP_CR_PP5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,5)))
+#define TSB_PP_CR_PP6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,6)))
+#define TSB_PP_CR_PP7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->CR,7)))
+#define TSB_PP_FR2_PP0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,0)))
+#define TSB_PP_FR2_PP1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,1)))
+#define TSB_PP_FR2_PP2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,2)))
+#define TSB_PP_FR2_PP3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,3)))
+#define TSB_PP_FR2_PP4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,4)))
+#define TSB_PP_FR2_PP5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,5)))
+#define TSB_PP_FR2_PP6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,6)))
+#define TSB_PP_FR2_PP7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR2,7)))
+#define TSB_PP_FR3_PP0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,0)))
+#define TSB_PP_FR3_PP1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,1)))
+#define TSB_PP_FR3_PP2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,2)))
+#define TSB_PP_FR3_PP3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,3)))
+#define TSB_PP_FR3_PP4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,4)))
+#define TSB_PP_FR3_PP5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,5)))
+#define TSB_PP_FR3_PP6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,6)))
+#define TSB_PP_FR3_PP7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR3,7)))
+#define TSB_PP_FR5_PP0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,0)))
+#define TSB_PP_FR5_PP1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,1)))
+#define TSB_PP_FR5_PP2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,2)))
+#define TSB_PP_FR5_PP3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,3)))
+#define TSB_PP_FR5_PP4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,4)))
+#define TSB_PP_FR5_PP5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,5)))
+#define TSB_PP_FR5_PP6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,6)))
+#define TSB_PP_FR5_PP7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->FR5,7)))
+#define TSB_PP_OD_PP0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,0)))
+#define TSB_PP_OD_PP1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,1)))
+#define TSB_PP_OD_PP2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,2)))
+#define TSB_PP_OD_PP3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,3)))
+#define TSB_PP_OD_PP4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,4)))
+#define TSB_PP_OD_PP5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,5)))
+#define TSB_PP_OD_PP6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,6)))
+#define TSB_PP_OD_PP7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->OD,7)))
+#define TSB_PP_PUP_PP0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,0)))
+#define TSB_PP_PUP_PP1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,1)))
+#define TSB_PP_PUP_PP2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,2)))
+#define TSB_PP_PUP_PP3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,3)))
+#define TSB_PP_PUP_PP4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,4)))
+#define TSB_PP_PUP_PP5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,5)))
+#define TSB_PP_PUP_PP6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,6)))
+#define TSB_PP_PUP_PP7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PUP,7)))
+#define TSB_PP_PDN_PP0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,0)))
+#define TSB_PP_PDN_PP1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,1)))
+#define TSB_PP_PDN_PP2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,2)))
+#define TSB_PP_PDN_PP3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,3)))
+#define TSB_PP_PDN_PP4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,4)))
+#define TSB_PP_PDN_PP5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,5)))
+#define TSB_PP_PDN_PP6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,6)))
+#define TSB_PP_PDN_PP7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->PDN,7)))
+#define TSB_PP_IE_PP0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,0)))
+#define TSB_PP_IE_PP1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,1)))
+#define TSB_PP_IE_PP2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,2)))
+#define TSB_PP_IE_PP3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,3)))
+#define TSB_PP_IE_PP4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,4)))
+#define TSB_PP_IE_PP5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,5)))
+#define TSB_PP_IE_PP6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,6)))
+#define TSB_PP_IE_PP7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PP->IE,7)))
+
+
+/* Port R */
+#define TSB_PR_DATA_PR0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,0)))
+#define TSB_PR_DATA_PR1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,1)))
+#define TSB_PR_DATA_PR2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,2)))
+#define TSB_PR_DATA_PR3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,3)))
+#define TSB_PR_DATA_PR4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,4)))
+#define TSB_PR_DATA_PR5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,5)))
+#define TSB_PR_DATA_PR6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,6)))
+#define TSB_PR_DATA_PR7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->DATA,7)))
+#define TSB_PR_CR_PR0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,0)))
+#define TSB_PR_CR_PR1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,1)))
+#define TSB_PR_CR_PR2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,2)))
+#define TSB_PR_CR_PR3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,3)))
+#define TSB_PR_CR_PR4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,4)))
+#define TSB_PR_CR_PR5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,5)))
+#define TSB_PR_CR_PR6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,6)))
+#define TSB_PR_CR_PR7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->CR,7)))
+#define TSB_PR_FR2_PR0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,0)))
+#define TSB_PR_FR2_PR1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,1)))
+#define TSB_PR_FR2_PR2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,2)))
+#define TSB_PR_FR2_PR3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,3)))
+#define TSB_PR_FR2_PR4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,4)))
+#define TSB_PR_FR2_PR5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,5)))
+#define TSB_PR_FR2_PR6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,6)))
+#define TSB_PR_FR2_PR7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR2,7)))
+#define TSB_PR_FR3_PR0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,0)))
+#define TSB_PR_FR3_PR1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,1)))
+#define TSB_PR_FR3_PR2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,2)))
+#define TSB_PR_FR3_PR3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,3)))
+#define TSB_PR_FR3_PR4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,4)))
+#define TSB_PR_FR3_PR5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,5)))
+#define TSB_PR_FR3_PR6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,6)))
+#define TSB_PR_FR3_PR7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->FR3,7)))
+#define TSB_PR_OD_PR0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,0)))
+#define TSB_PR_OD_PR1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,1)))
+#define TSB_PR_OD_PR2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,2)))
+#define TSB_PR_OD_PR3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,3)))
+#define TSB_PR_OD_PR4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,4)))
+#define TSB_PR_OD_PR5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,5)))
+#define TSB_PR_OD_PR6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,6)))
+#define TSB_PR_OD_PR7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->OD,7)))
+#define TSB_PR_PUP_PR0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,0)))
+#define TSB_PR_PUP_PR1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,1)))
+#define TSB_PR_PUP_PR2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,2)))
+#define TSB_PR_PUP_PR3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,3)))
+#define TSB_PR_PUP_PR4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,4)))
+#define TSB_PR_PUP_PR5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,5)))
+#define TSB_PR_PUP_PR6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,6)))
+#define TSB_PR_PUP_PR7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PUP,7)))
+#define TSB_PR_PDN_PR0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,0)))
+#define TSB_PR_PDN_PR1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,1)))
+#define TSB_PR_PDN_PR2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,2)))
+#define TSB_PR_PDN_PR3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,3)))
+#define TSB_PR_PDN_PR4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,4)))
+#define TSB_PR_PDN_PR5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,5)))
+#define TSB_PR_PDN_PR6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,6)))
+#define TSB_PR_PDN_PR7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->PDN,7)))
+#define TSB_PR_IE_PR0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,0)))
+#define TSB_PR_IE_PR1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,1)))
+#define TSB_PR_IE_PR2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,2)))
+#define TSB_PR_IE_PR3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,3)))
+#define TSB_PR_IE_PR4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,4)))
+#define TSB_PR_IE_PR5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,5)))
+#define TSB_PR_IE_PR6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,6)))
+#define TSB_PR_IE_PR7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PR->IE,7)))
+
+
+/* Port T */
+#define TSB_PT_DATA_PT0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,0)))
+#define TSB_PT_DATA_PT1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,1)))
+#define TSB_PT_DATA_PT2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,2)))
+#define TSB_PT_DATA_PT3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,3)))
+#define TSB_PT_DATA_PT4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,4)))
+#define TSB_PT_DATA_PT5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->DATA,5)))
+#define TSB_PT_CR_PT0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,0)))
+#define TSB_PT_CR_PT1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,1)))
+#define TSB_PT_CR_PT2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,2)))
+#define TSB_PT_CR_PT3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,3)))
+#define TSB_PT_CR_PT4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,4)))
+#define TSB_PT_CR_PT5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->CR,5)))
+#define TSB_PT_FR1_PT3F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR1,3)))
+#define TSB_PT_FR2_PT3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR2,3)))
+#define TSB_PT_FR2_PT5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR2,5)))
+#define TSB_PT_FR3_PT3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR3,3)))
+#define TSB_PT_FR6_PT3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR6,3)))
+#define TSB_PT_FR7_PT2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR7,2)))
+#define TSB_PT_FR8_PT4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->FR8,4)))
+#define TSB_PT_OD_PT0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,0)))
+#define TSB_PT_OD_PT1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,1)))
+#define TSB_PT_OD_PT2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,2)))
+#define TSB_PT_OD_PT3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,3)))
+#define TSB_PT_OD_PT4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,4)))
+#define TSB_PT_OD_PT5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->OD,5)))
+#define TSB_PT_PUP_PT0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,0)))
+#define TSB_PT_PUP_PT1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,1)))
+#define TSB_PT_PUP_PT2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,2)))
+#define TSB_PT_PUP_PT3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,3)))
+#define TSB_PT_PUP_PT4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,4)))
+#define TSB_PT_PUP_PT5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PUP,5)))
+#define TSB_PT_PDN_PT0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,0)))
+#define TSB_PT_PDN_PT1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,1)))
+#define TSB_PT_PDN_PT2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,2)))
+#define TSB_PT_PDN_PT3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,3)))
+#define TSB_PT_PDN_PT4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,4)))
+#define TSB_PT_PDN_PT5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->PDN,5)))
+#define TSB_PT_IE_PT0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,0)))
+#define TSB_PT_IE_PT1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,1)))
+#define TSB_PT_IE_PT2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,2)))
+#define TSB_PT_IE_PT3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,3)))
+#define TSB_PT_IE_PT4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,4)))
+#define TSB_PT_IE_PT5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PT->IE,5)))
+
+
+/* Port U */
+#define TSB_PU_DATA_PU0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,0)))
+#define TSB_PU_DATA_PU2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,2)))
+#define TSB_PU_DATA_PU3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,3)))
+#define TSB_PU_DATA_PU4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,4)))
+#define TSB_PU_DATA_PU5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,5)))
+#define TSB_PU_DATA_PU6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,6)))
+#define TSB_PU_DATA_PU7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->DATA,7)))
+#define TSB_PU_CR_PU0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,0)))
+#define TSB_PU_CR_PU2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,2)))
+#define TSB_PU_CR_PU3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,3)))
+#define TSB_PU_CR_PU4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,4)))
+#define TSB_PU_CR_PU5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,5)))
+#define TSB_PU_CR_PU6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,6)))
+#define TSB_PU_CR_PU7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->CR,7)))
+#define TSB_PU_FR2_PU0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,0)))
+#define TSB_PU_FR2_PU2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,2)))
+#define TSB_PU_FR2_PU3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,3)))
+#define TSB_PU_FR2_PU4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,4)))
+#define TSB_PU_FR2_PU5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,5)))
+#define TSB_PU_FR2_PU6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,6)))
+#define TSB_PU_FR2_PU7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR2,7)))
+#define TSB_PU_FR3_PU0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,0)))
+#define TSB_PU_FR3_PU2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,2)))
+#define TSB_PU_FR3_PU3F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,3)))
+#define TSB_PU_FR3_PU4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,4)))
+#define TSB_PU_FR3_PU5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,5)))
+#define TSB_PU_FR3_PU6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR3,6)))
+#define TSB_PU_FR5_PU0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR5,0)))
+#define TSB_PU_FR5_PU3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR5,3)))
+#define TSB_PU_FR6_PU2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR6,2)))
+#define TSB_PU_FR6_PU3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR6,3)))
+#define TSB_PU_FR6_PU4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR6,4)))
+#define TSB_PU_FR6_PU5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR6,5)))
+#define TSB_PU_FR6_PU6F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR6,6)))
+#define TSB_PU_FR6_PU7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR6,7)))
+#define TSB_PU_FR7_PU0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,0)))
+#define TSB_PU_FR7_PU2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,2)))
+#define TSB_PU_FR7_PU3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,3)))
+#define TSB_PU_FR7_PU4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,4)))
+#define TSB_PU_FR7_PU5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,5)))
+#define TSB_PU_FR7_PU6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,6)))
+#define TSB_PU_FR7_PU7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR7,7)))
+#define TSB_PU_FR8_PU6F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR8,6)))
+#define TSB_PU_FR8_PU7F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->FR8,7)))
+#define TSB_PU_OD_PU0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,0)))
+#define TSB_PU_OD_PU2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,2)))
+#define TSB_PU_OD_PU3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,3)))
+#define TSB_PU_OD_PU4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,4)))
+#define TSB_PU_OD_PU5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,5)))
+#define TSB_PU_OD_PU6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,6)))
+#define TSB_PU_OD_PU7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->OD,7)))
+#define TSB_PU_PUP_PU0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,0)))
+#define TSB_PU_PUP_PU2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,2)))
+#define TSB_PU_PUP_PU3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,3)))
+#define TSB_PU_PUP_PU4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,4)))
+#define TSB_PU_PUP_PU5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,5)))
+#define TSB_PU_PUP_PU6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,6)))
+#define TSB_PU_PUP_PU7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PUP,7)))
+#define TSB_PU_PDN_PU0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,0)))
+#define TSB_PU_PDN_PU2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,2)))
+#define TSB_PU_PDN_PU3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,3)))
+#define TSB_PU_PDN_PU4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,4)))
+#define TSB_PU_PDN_PU5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,5)))
+#define TSB_PU_PDN_PU6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,6)))
+#define TSB_PU_PDN_PU7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->PDN,7)))
+#define TSB_PU_IE_PU0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,0)))
+#define TSB_PU_IE_PU2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,2)))
+#define TSB_PU_IE_PU3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,3)))
+#define TSB_PU_IE_PU4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,4)))
+#define TSB_PU_IE_PU5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,5)))
+#define TSB_PU_IE_PU6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,6)))
+#define TSB_PU_IE_PU7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PU->IE,7)))
+
+
+/* Port V */
+#define TSB_PV_DATA_PV0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,0)))
+#define TSB_PV_DATA_PV1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,1)))
+#define TSB_PV_DATA_PV2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,2)))
+#define TSB_PV_DATA_PV3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,3)))
+#define TSB_PV_DATA_PV4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,4)))
+#define TSB_PV_DATA_PV5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,5)))
+#define TSB_PV_DATA_PV6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,6)))
+#define TSB_PV_DATA_PV7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->DATA,7)))
+#define TSB_PV_CR_PV0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,0)))
+#define TSB_PV_CR_PV1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,1)))
+#define TSB_PV_CR_PV2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,2)))
+#define TSB_PV_CR_PV3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,3)))
+#define TSB_PV_CR_PV4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,4)))
+#define TSB_PV_CR_PV5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,5)))
+#define TSB_PV_CR_PV6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,6)))
+#define TSB_PV_CR_PV7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->CR,7)))
+#define TSB_PV_FR1_PV4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR1,4)))
+#define TSB_PV_FR1_PV5F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR1,5)))
+#define TSB_PV_FR2_PV0F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,0)))
+#define TSB_PV_FR2_PV1F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,1)))
+#define TSB_PV_FR2_PV2F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,2)))
+#define TSB_PV_FR2_PV3F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,3)))
+#define TSB_PV_FR2_PV4F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,4)))
+#define TSB_PV_FR2_PV5F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,5)))
+#define TSB_PV_FR2_PV6F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,6)))
+#define TSB_PV_FR2_PV7F2                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR2,7)))
+#define TSB_PV_FR3_PV0F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,0)))
+#define TSB_PV_FR3_PV1F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,1)))
+#define TSB_PV_FR3_PV2F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,2)))
+#define TSB_PV_FR3_PV5F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,5)))
+#define TSB_PV_FR3_PV6F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR3,6)))
+#define TSB_PV_FR4_PV4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,4)))
+#define TSB_PV_FR4_PV5F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,5)))
+#define TSB_PV_FR4_PV6F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,6)))
+#define TSB_PV_FR4_PV7F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR4,7)))
+#define TSB_PV_FR5_PV0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,0)))
+#define TSB_PV_FR5_PV1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,1)))
+#define TSB_PV_FR5_PV2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,2)))
+#define TSB_PV_FR5_PV3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,3)))
+#define TSB_PV_FR5_PV4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,4)))
+#define TSB_PV_FR5_PV5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,5)))
+#define TSB_PV_FR5_PV6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,6)))
+#define TSB_PV_FR5_PV7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR5,7)))
+#define TSB_PV_FR6_PV0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,0)))
+#define TSB_PV_FR6_PV1F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,1)))
+#define TSB_PV_FR6_PV2F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,2)))
+#define TSB_PV_FR6_PV3F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,3)))
+#define TSB_PV_FR6_PV4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,4)))
+#define TSB_PV_FR6_PV5F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,5)))
+#define TSB_PV_FR6_PV7F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR6,7)))
+#define TSB_PV_FR7_PV0F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,0)))
+#define TSB_PV_FR7_PV1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,1)))
+#define TSB_PV_FR7_PV2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,2)))
+#define TSB_PV_FR7_PV3F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,3)))
+#define TSB_PV_FR7_PV4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,4)))
+#define TSB_PV_FR7_PV5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,5)))
+#define TSB_PV_FR7_PV6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,6)))
+#define TSB_PV_FR7_PV7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR7,7)))
+#define TSB_PV_FR8_PV0F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,0)))
+#define TSB_PV_FR8_PV1F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,1)))
+#define TSB_PV_FR8_PV2F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,2)))
+#define TSB_PV_FR8_PV3F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,3)))
+#define TSB_PV_FR8_PV4F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,4)))
+#define TSB_PV_FR8_PV5F8                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->FR8,5)))
+#define TSB_PV_OD_PV0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,0)))
+#define TSB_PV_OD_PV1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,1)))
+#define TSB_PV_OD_PV2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,2)))
+#define TSB_PV_OD_PV3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,3)))
+#define TSB_PV_OD_PV4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,4)))
+#define TSB_PV_OD_PV5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,5)))
+#define TSB_PV_OD_PV6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,6)))
+#define TSB_PV_OD_PV7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->OD,7)))
+#define TSB_PV_PUP_PV0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,0)))
+#define TSB_PV_PUP_PV1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,1)))
+#define TSB_PV_PUP_PV2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,2)))
+#define TSB_PV_PUP_PV3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,3)))
+#define TSB_PV_PUP_PV4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,4)))
+#define TSB_PV_PUP_PV5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,5)))
+#define TSB_PV_PUP_PV6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,6)))
+#define TSB_PV_PUP_PV7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PUP,7)))
+#define TSB_PV_PDN_PV0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,0)))
+#define TSB_PV_PDN_PV1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,1)))
+#define TSB_PV_PDN_PV2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,2)))
+#define TSB_PV_PDN_PV3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,3)))
+#define TSB_PV_PDN_PV4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,4)))
+#define TSB_PV_PDN_PV5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,5)))
+#define TSB_PV_PDN_PV6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,6)))
+#define TSB_PV_PDN_PV7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->PDN,7)))
+#define TSB_PV_IE_PV0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,0)))
+#define TSB_PV_IE_PV1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,1)))
+#define TSB_PV_IE_PV2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,2)))
+#define TSB_PV_IE_PV3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,3)))
+#define TSB_PV_IE_PV4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,4)))
+#define TSB_PV_IE_PV5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,5)))
+#define TSB_PV_IE_PV6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,6)))
+#define TSB_PV_IE_PV7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PV->IE,7)))
+
+
+/* Port W */
+#define TSB_PW_DATA_PW0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,0)))
+#define TSB_PW_DATA_PW1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,1)))
+#define TSB_PW_DATA_PW2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,2)))
+#define TSB_PW_DATA_PW3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,3)))
+#define TSB_PW_DATA_PW4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,4)))
+#define TSB_PW_DATA_PW5                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,5)))
+#define TSB_PW_DATA_PW6                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,6)))
+#define TSB_PW_DATA_PW7                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->DATA,7)))
+#define TSB_PW_CR_PW0C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,0)))
+#define TSB_PW_CR_PW1C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,1)))
+#define TSB_PW_CR_PW2C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,2)))
+#define TSB_PW_CR_PW3C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,3)))
+#define TSB_PW_CR_PW4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,4)))
+#define TSB_PW_CR_PW5C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,5)))
+#define TSB_PW_CR_PW6C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,6)))
+#define TSB_PW_CR_PW7C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->CR,7)))
+#define TSB_PW_FR3_PW4F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR3,4)))
+#define TSB_PW_FR3_PW7F3                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR3,7)))
+#define TSB_PW_FR4_PW0F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR4,0)))
+#define TSB_PW_FR4_PW1F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR4,1)))
+#define TSB_PW_FR4_PW2F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR4,2)))
+#define TSB_PW_FR4_PW3F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR4,3)))
+#define TSB_PW_FR5_PW0F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,0)))
+#define TSB_PW_FR5_PW1F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,1)))
+#define TSB_PW_FR5_PW2F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,2)))
+#define TSB_PW_FR5_PW3F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,3)))
+#define TSB_PW_FR5_PW4F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,4)))
+#define TSB_PW_FR5_PW5F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,5)))
+#define TSB_PW_FR5_PW6F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,6)))
+#define TSB_PW_FR5_PW7F5                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR5,7)))
+#define TSB_PW_FR6_PW0F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR6,0)))
+#define TSB_PW_FR7_PW1F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR7,1)))
+#define TSB_PW_FR7_PW2F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR7,2)))
+#define TSB_PW_FR7_PW4F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR7,4)))
+#define TSB_PW_FR7_PW5F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR7,5)))
+#define TSB_PW_FR7_PW6F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR7,6)))
+#define TSB_PW_FR7_PW7F7                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->FR7,7)))
+#define TSB_PW_OD_PW0OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,0)))
+#define TSB_PW_OD_PW1OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,1)))
+#define TSB_PW_OD_PW2OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,2)))
+#define TSB_PW_OD_PW3OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,3)))
+#define TSB_PW_OD_PW4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,4)))
+#define TSB_PW_OD_PW5OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,5)))
+#define TSB_PW_OD_PW6OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,6)))
+#define TSB_PW_OD_PW7OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->OD,7)))
+#define TSB_PW_PUP_PW0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,0)))
+#define TSB_PW_PUP_PW1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,1)))
+#define TSB_PW_PUP_PW2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,2)))
+#define TSB_PW_PUP_PW3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,3)))
+#define TSB_PW_PUP_PW4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,4)))
+#define TSB_PW_PUP_PW5UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,5)))
+#define TSB_PW_PUP_PW6UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,6)))
+#define TSB_PW_PUP_PW7UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PUP,7)))
+#define TSB_PW_PDN_PW0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,0)))
+#define TSB_PW_PDN_PW1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,1)))
+#define TSB_PW_PDN_PW2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,2)))
+#define TSB_PW_PDN_PW3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,3)))
+#define TSB_PW_PDN_PW4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,4)))
+#define TSB_PW_PDN_PW5DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,5)))
+#define TSB_PW_PDN_PW6DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,6)))
+#define TSB_PW_PDN_PW7DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->PDN,7)))
+#define TSB_PW_IE_PW0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,0)))
+#define TSB_PW_IE_PW1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,1)))
+#define TSB_PW_IE_PW2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,2)))
+#define TSB_PW_IE_PW3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,3)))
+#define TSB_PW_IE_PW4IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,4)))
+#define TSB_PW_IE_PW5IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,5)))
+#define TSB_PW_IE_PW6IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,6)))
+#define TSB_PW_IE_PW7IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PW->IE,7)))
+
+
+/* Port Y */
+#define TSB_PY_DATA_PY0                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,0)))
+#define TSB_PY_DATA_PY1                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,1)))
+#define TSB_PY_DATA_PY2                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,2)))
+#define TSB_PY_DATA_PY3                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,3)))
+#define TSB_PY_DATA_PY4                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->DATA,4)))
+#define TSB_PY_CR_PY4C                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->CR,4)))
+#define TSB_PY_FR1_PY4F1                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR1,4)))
+#define TSB_PY_FR4_PY4F4                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR4,4)))
+#define TSB_PY_FR6_PY4F6                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->FR6,4)))
+#define TSB_PY_OD_PY4OD                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->OD,4)))
+#define TSB_PY_PUP_PY0UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,0)))
+#define TSB_PY_PUP_PY1UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,1)))
+#define TSB_PY_PUP_PY2UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,2)))
+#define TSB_PY_PUP_PY3UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,3)))
+#define TSB_PY_PUP_PY4UP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PUP,4)))
+#define TSB_PY_PDN_PY0DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,0)))
+#define TSB_PY_PDN_PY1DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,1)))
+#define TSB_PY_PDN_PY2DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,2)))
+#define TSB_PY_PDN_PY3DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,3)))
+#define TSB_PY_PDN_PY4DN                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->PDN,4)))
+#define TSB_PY_IE_PY0IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,0)))
+#define TSB_PY_IE_PY1IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,1)))
+#define TSB_PY_IE_PY2IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,2)))
+#define TSB_PY_IE_PY3IE                           (*((__IO uint32_t *)BITBAND_PERI(&TSB_PY->IE,3)))
+
+
+/* Internal High-speed Oscillation Adjustment */
+#define TSB_TRM_OSCEN_TRIMEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_TRM->OSCEN,0)))
+
+
+/* Oscillation Frequency Detector (OFD) */
+#define TSB_OFD_RST_OFDRSTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_OFD->RST,0)))
+#define TSB_OFD_STAT_FRQERR                       (*((__I  uint32_t *)BITBAND_PERI(&TSB_OFD->STAT,0)))
+#define TSB_OFD_STAT_OFDBUSY                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_OFD->STAT,1)))
+#define TSB_OFD_MON_OFDMON                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_OFD->MON,0)))
+
+
+
+/* Consumer Electronics Control (CEC) */
+#define TSB_CEC0_EN_CECEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->EN,0)))
+#define TSB_CEC0_RESET_CECRESET                   (*((__O  uint32_t *)BITBAND_PERI(&TSB_CEC0->RESET,0)))
+#define TSB_CEC0_REN_CECREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->REN,0)))
+#define TSB_CEC0_RBUF_CECEOM                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RBUF,8)))
+#define TSB_CEC0_RBUF_CECACK                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RBUF,9)))
+#define TSB_CEC0_RCR1_CECOTH                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR1,0)))
+#define TSB_CEC0_RCR1_CECRIHLD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR1,1)))
+#define TSB_CEC0_RCR1_CECACKDIS                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR1,24)))
+#define TSB_CEC0_RCR3_CECWAVEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR3,0)))
+#define TSB_CEC0_RCR3_CECRSTAEN                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->RCR3,1)))
+#define TSB_CEC0_TEN_CECTEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->TEN,0)))
+#define TSB_CEC0_TEN_CECTRANS                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TEN,1)))
+#define TSB_CEC0_TBUF_CECTEOM                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->TBUF,8)))
+#define TSB_CEC0_TCR_CECBRD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->TCR,4)))
+#define TSB_CEC0_RSTAT_CECRIEND                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,0)))
+#define TSB_CEC0_RSTAT_CECRISTA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,1)))
+#define TSB_CEC0_RSTAT_CECRIMAX                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,2)))
+#define TSB_CEC0_RSTAT_CECRIMIN                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,3)))
+#define TSB_CEC0_RSTAT_CECRIACK                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,4)))
+#define TSB_CEC0_RSTAT_CECRIOR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,5)))
+#define TSB_CEC0_RSTAT_CECRIWAV                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->RSTAT,6)))
+#define TSB_CEC0_TSTAT_CECTISTA                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,0)))
+#define TSB_CEC0_TSTAT_CECTIEND                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,1)))
+#define TSB_CEC0_TSTAT_CECTIAL                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,2)))
+#define TSB_CEC0_TSTAT_CECTIACK                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,3)))
+#define TSB_CEC0_TSTAT_CECTIUR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_CEC0->TSTAT,4)))
+#define TSB_CEC0_FSSEL_CECCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_CEC0->FSSEL,0)))
+
+
+/* Remote Control Signal Preprocessor (RMC) */
+#define TSB_RMC0_EN_RMCEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->EN,0)))
+#define TSB_RMC0_REN_RMCREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->REN,0)))
+#define TSB_RMC0_RCR2_RMCPHM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,24)))
+#define TSB_RMC0_RCR2_RMCLD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,25)))
+#define TSB_RMC0_RCR2_RMCRPIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,29)))
+#define TSB_RMC0_RCR2_RMCEDIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,30)))
+#define TSB_RMC0_RCR2_RMCLIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR2,31)))
+#define TSB_RMC0_RCR3_RMCRP                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR3,15)))
+#define TSB_RMC0_RCR4_RMCPO                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->RCR4,7)))
+#define TSB_RMC0_RSTAT_RMCRLDR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,7)))
+#define TSB_RMC0_RSTAT_RMCRRP                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,8)))
+#define TSB_RMC0_RSTAT_RMCRRPIF                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,11)))
+#define TSB_RMC0_RSTAT_RMCEDIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,12)))
+#define TSB_RMC0_RSTAT_RMCDMAXIF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,13)))
+#define TSB_RMC0_RSTAT_RMCLOIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,14)))
+#define TSB_RMC0_RSTAT_RMCRLIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC0->RSTAT,15)))
+#define TSB_RMC0_FSSEL_RMCCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC0->FSSEL,0)))
+
+#define TSB_RMC1_EN_RMCEN                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->EN,0)))
+#define TSB_RMC1_REN_RMCREN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->REN,0)))
+#define TSB_RMC1_RCR2_RMCPHM                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,24)))
+#define TSB_RMC1_RCR2_RMCLD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,25)))
+#define TSB_RMC1_RCR2_RMCRPIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,29)))
+#define TSB_RMC1_RCR2_RMCEDIEN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,30)))
+#define TSB_RMC1_RCR2_RMCLIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR2,31)))
+#define TSB_RMC1_RCR3_RMCRP                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR3,15)))
+#define TSB_RMC1_RCR4_RMCPO                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->RCR4,7)))
+#define TSB_RMC1_RSTAT_RMCRLDR                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,7)))
+#define TSB_RMC1_RSTAT_RMCRRP                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,8)))
+#define TSB_RMC1_RSTAT_RMCRRPIF                   (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,11)))
+#define TSB_RMC1_RSTAT_RMCEDIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,12)))
+#define TSB_RMC1_RSTAT_RMCDMAXIF                  (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,13)))
+#define TSB_RMC1_RSTAT_RMCLOIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,14)))
+#define TSB_RMC1_RSTAT_RMCRLIF                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_RMC1->RSTAT,15)))
+#define TSB_RMC1_FSSEL_RMCCLK                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_RMC1->FSSEL,0)))
+
+
+/*  */
+#define TSB_PMD0_MDEN_PWMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDEN,0)))
+#define TSB_PMD0_MDCR_PINT                        (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,3)))
+#define TSB_PMD0_MDCR_DTYMD                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,4)))
+#define TSB_PMD0_MDCR_SYNTMD                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,5)))
+#define TSB_PMD0_MDCR_DCMEN                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,6)))
+#define TSB_PMD0_MDCR_DTCREN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDCR,7)))
+#define TSB_PMD0_CARSTA_PWMUST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,0)))
+#define TSB_PMD0_CARSTA_PWMVST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,1)))
+#define TSB_PMD0_CARSTA_PWMWST                    (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->CARSTA,2)))
+#define TSB_PMD0_MODESEL_MDSEL0                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,0)))
+#define TSB_PMD0_MODESEL_MDSEL1                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,1)))
+#define TSB_PMD0_MODESEL_MDSEL2                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,2)))
+#define TSB_PMD0_MODESEL_MDSEL3                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,3)))
+#define TSB_PMD0_MODESEL_DCMPEN                   (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MODESEL,7)))
+#define TSB_PMD0_MDOUT_UPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,8)))
+#define TSB_PMD0_MDOUT_VPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,9)))
+#define TSB_PMD0_MDOUT_WPWM                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDOUT,10)))
+#define TSB_PMD0_MDPOT_POLL                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDPOT,2)))
+#define TSB_PMD0_MDPOT_POLH                       (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->MDPOT,3)))
+#define TSB_PMD0_EMGCR_EMGEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,0)))
+#define TSB_PMD0_EMGCR_EMGRS                      (*((__O  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,1)))
+#define TSB_PMD0_EMGCR_EMGISEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,2)))
+#define TSB_PMD0_EMGCR_INHEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,5)))
+#define TSB_PMD0_EMGCR_EMGIPOL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,7)))
+#define TSB_PMD0_EMGCR_CPAIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,13)))
+#define TSB_PMD0_EMGCR_CPBIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,14)))
+#define TSB_PMD0_EMGCR_CPCIEN                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGCR,15)))
+#define TSB_PMD0_EMGSTA_EMGST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGSTA,0)))
+#define TSB_PMD0_EMGSTA_EMGI                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->EMGSTA,1)))
+#define TSB_PMD0_OVVCR_OVVEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,0)))
+#define TSB_PMD0_OVVCR_OVVRS                      (*((__O  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,1)))
+#define TSB_PMD0_OVVCR_OVVISEL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,2)))
+#define TSB_PMD0_OVVCR_ADIN0EN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,5)))
+#define TSB_PMD0_OVVCR_ADIN1EN                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,6)))
+#define TSB_PMD0_OVVCR_OVVIPOL                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,7)))
+#define TSB_PMD0_OVVCR_OVVRSMD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVCR,15)))
+#define TSB_PMD0_OVVSTA_OVVST                     (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVSTA,0)))
+#define TSB_PMD0_OVVSTA_OVVI                      (*((__I  uint32_t *)BITBAND_PERI(&TSB_PMD0->OVVSTA,1)))
+#define TSB_PMD0_TRGCR_TRG0BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,3)))
+#define TSB_PMD0_TRGCR_TRG1BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,7)))
+#define TSB_PMD0_TRGCR_TRG2BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,11)))
+#define TSB_PMD0_TRGCR_TRG3BE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,15)))
+#define TSB_PMD0_TRGCR_CARSEL                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGCR,16)))
+#define TSB_PMD0_TRGMD_EMGTGE                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGMD,0)))
+#define TSB_PMD0_TRGMD_TRGOUT                     (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->TRGMD,1)))
+#define TSB_PMD0_SYNCCR_PWMSMD                    (*((__IO uint32_t *)BITBAND_PERI(&TSB_PMD0->SYNCCR,0)))
+
+
+/*  */
+#define TSB_ISDA_EN_EN                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->EN,0)))
+#define TSB_ISDA_CLKCR_MS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CLKCR,0)))
+#define TSB_ISDA_CLKCR_SC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CLKCR,1)))
+#define TSB_ISDA_OCR0_OP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->OCR0,0)))
+#define TSB_ISDA_CR_START                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->CR,0)))
+#define TSB_ISDA_BR_B0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,0)))
+#define TSB_ISDA_BR_B1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,1)))
+#define TSB_ISDA_BR_B2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,2)))
+#define TSB_ISDA_BR_B3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->BR,3)))
+#define TSB_ISDA_SR_S0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,0)))
+#define TSB_ISDA_SR_S1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,1)))
+#define TSB_ISDA_SR_S2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,2)))
+#define TSB_ISDA_SR_S3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDA->SR,3)))
+#define TSB_ISDA_INTCR_INTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDA->INTCR,0)))
+
+#define TSB_ISDB_EN_EN                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->EN,0)))
+#define TSB_ISDB_CLKCR_MS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->CLKCR,0)))
+#define TSB_ISDB_CLKCR_SC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->CLKCR,1)))
+#define TSB_ISDB_OCR0_OP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->OCR0,0)))
+#define TSB_ISDB_CR_START                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->CR,0)))
+#define TSB_ISDB_BR_B0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,0)))
+#define TSB_ISDB_BR_B1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,1)))
+#define TSB_ISDB_BR_B2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,2)))
+#define TSB_ISDB_BR_B3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->BR,3)))
+#define TSB_ISDB_SR_S0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,0)))
+#define TSB_ISDB_SR_S1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,1)))
+#define TSB_ISDB_SR_S2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,2)))
+#define TSB_ISDB_SR_S3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDB->SR,3)))
+#define TSB_ISDB_INTCR_INTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDB->INTCR,0)))
+
+#define TSB_ISDC_EN_EN                            (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDC->EN,0)))
+#define TSB_ISDC_CLKCR_MS                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDC->CLKCR,0)))
+#define TSB_ISDC_CLKCR_SC                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDC->CLKCR,1)))
+#define TSB_ISDC_OCR0_OP                          (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDC->OCR0,0)))
+#define TSB_ISDC_CR_START                         (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDC->CR,0)))
+#define TSB_ISDC_BR_B0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->BR,0)))
+#define TSB_ISDC_BR_B1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->BR,1)))
+#define TSB_ISDC_BR_B2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->BR,2)))
+#define TSB_ISDC_BR_B3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->BR,3)))
+#define TSB_ISDC_SR_S0                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->SR,0)))
+#define TSB_ISDC_SR_S1                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->SR,1)))
+#define TSB_ISDC_SR_S2                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->SR,2)))
+#define TSB_ISDC_SR_S3                            (*((__I  uint32_t *)BITBAND_PERI(&TSB_ISDC->SR,3)))
+#define TSB_ISDC_INTCR_INTEN                      (*((__IO uint32_t *)BITBAND_PERI(&TSB_ISDC->INTCR,0)))
+
+/** @} */ /* End of group Device_Peripheral_registers */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  /* __TMPM4NR_H__ */
+
+/** @} */ /* End of group TMPM4NR */
+/** @} */ /* End of group TOSHIBA_TXZ_MICROCONTROLLER */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4Nx.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4Nx.h
new file mode 100644
index 0000000000..8414b0762b
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/TMPM4Nx.h
@@ -0,0 +1,68 @@
+/**
+ *******************************************************************************
+ * @file    TMPM4Nx.h
+ * @brief   CMSIS Cortex-M4 Core Peripheral Access Layer Header File for the
+ *          TOSHIBA 'TMPM4Nx' Group
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *******************************************************************************
+ */
+#ifndef __TMPM4Nx_H__
+#define __TMPM4Nx_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup TOSHIBA_TXZ_MICROCONTROLLER TOSHIBA TXZ MICROCONTROLLER
+  * @{
+  */
+
+/** @addtogroup TMPM4NR TMPM4NQ TMPM4NN
+  * @{
+  */
+
+#if !defined(TMPM4NR) && !defined(TMPM4NQ)&& !defined(TMPM4NN)
+
+/**
+  * @brief Remove a comment of target device.
+  */
+   #define TMPM4NR      /*!< TMPM4NR device */
+ /*#define TMPM4NQ*/    /*!< TMPM4NQ device */
+ /*#define TMPM4NN*/    /*!< TMPM4NN device */
+#endif
+
+/** @defgroup Device_Included Device Included
+  * @{
+  */
+
+#if defined(TMPM4NR)
+   #include "TMPM4NR.h"
+#elif defined(TMPM4NQ)
+   #include "TMPM4NQ.h"
+#elif defined(TMPM4NN)
+   #include "TMPM4NN.h"
+#else
+   #error "target device is non-select."
+#endif
+
+/**
+  * @}
+  */ /* End of group Device_Included */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  /* __TMPM4Nx_H__ */
+
+/**
+  * @}
+  */ /* End of group TMPM4Nx */
+
+/**
+  * @}
+  */ /* End of group TOSHIBA_TXZ_MICROCONTROLLER */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/system_TMPM4Nx.h b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/system_TMPM4Nx.h
new file mode 100644
index 0000000000..80449f90db
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/txzp/tmpm4nx/soc/system_TMPM4Nx.h
@@ -0,0 +1,53 @@
+/**
+ *****************************************************************************
+ * @file     system_TMPM4Nx.h
+ * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File for the
+ *           TOSHIBA 'TMPM4Nx' Device Series
+ * @version V1.0.0
+ *
+ * DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LICENSE AGREEMENT.
+ *
+ * Copyright(C) Toshiba Electronic Device Solutions Corporation 2020
+ *****************************************************************************
+ */
+
+#include <stdint.h>
+
+#ifndef __SYSTEM_TMPM4Nx_H
+#define __SYSTEM_TMPM4Nx_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+extern uint32_t SystemCoreClock;     /*!< System Clock Frequency (Core Clock)  */
+extern uint32_t CoreClockInput;		 /*!< High speed Clock Frequency */
+
+
+/**
+ * Initialize the system
+ *
+ * @param  none
+ * @return none
+ *
+ * @brief  Setup the microcontroller system.
+ *         Initialize the System and update the SystemCoreClock variable.
+ */
+extern void SystemInit (void);
+
+/**
+ * Update SystemCoreClock variable
+ *
+ * @param  none
+ * @return none
+ *
+ * @brief  Updates the SystemCoreClock with current core Clock
+ *         retrieved from cpu registers.
+ */
+extern void SystemCoreClockUpdate (void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/zephyr/module.yml b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/zephyr/module.yml
new file mode 100644
index 0000000000..a1161c71f6
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/hal_toshiba/zephyr/module.yml
@@ -0,0 +1,4 @@
+build:
+  cmake: .
+  settings:
+    dts_root: .
diff --git a/soc/arm/toshiba_txzp/tmpm4n/linker.ld b/soc/arm/toshiba_txzp/tmpm4n/linker.ld
new file mode 100644
index 0000000000..fe12ba46d3
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/linker.ld
@@ -0,0 +1,7 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <zephyr/arch/arm/aarch32/cortex_m/scripts/linker.ld>
diff --git a/soc/arm/toshiba_txzp/tmpm4n/pinctrl_soc.h b/soc/arm/toshiba_txzp/tmpm4n/pinctrl_soc.h
new file mode 100644
index 0000000000..1bca68c8b2
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/pinctrl_soc.h
@@ -0,0 +1,75 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef ZEPHYR_SOC_ARM_TOSHIBA_TXZP_PINCTRL_SOC_H_
+#define ZEPHYR_SOC_ARM_TOSHIBA_TXZP_PINCTRL_SOC_H_
+
+/*------------------------------------------------------------------------------*/
+/*  Includes                                                                    */
+/*------------------------------------------------------------------------------*/
+#include <zephyr/devicetree.h>
+#include <zephyr/dt-bindings/pinctrl/txzp-pinctrl.h>
+#include <stdint.h>
+#include <zephyr/sys/util_macro.h>
+
+/**
+ * @brief Pinctrl pins structure definition
+ */
+struct txzp_pinctrl_soc_pin {
+	uint32_t pin : 8;
+	uint32_t port : 8;
+	uint32_t function : 8;
+	uint32_t input_enable: 1;
+	uint32_t output_enable: 1;
+	uint32_t open_drain: 1;
+	uint32_t pull_down: 1;
+	uint32_t pull_up: 1;
+};
+
+typedef struct txzp_pinctrl_soc_pin pinctrl_soc_pin_t;
+
+#define TXZP_GET_PORT_NUM(pinctrl) \
+	(((pinctrl) >> TXZP_PORT_NUM_POS) & TXZP_PORT_NUM_MASK)
+#define TXZP_GET_PIN_NUM(pinctrl) \
+	(((pinctrl) >> TXZP_PIN_NUM_POS) & TXZP_PIN_NUM_MASK)
+#define TXZP_GET_FUNC(pinctrl) \
+	(((pinctrl) >> TXZP_FUNC_POS) & TXZP_FUNC_MASK)
+
+/**
+ * @brief Utility macro to initialize each pin.
+ *
+ * @param node_id Node identifier.
+ * @param prop Property name.
+ * @param idx Property entry index.
+ */
+#define Z_PINCTRL_STATE_PIN_INIT(node_id, prop, idx)					\
+	{																	\
+		.pin = TXZP_GET_PIN_NUM(DT_PROP_BY_IDX(node_id, prop, idx)),	\
+		.port = TXZP_GET_PORT_NUM(DT_PROP_BY_IDX(node_id, prop, idx)),	\
+		.function = TXZP_GET_FUNC(DT_PROP_BY_IDX(node_id, prop, idx)),	\
+		.input_enable = DT_PROP(node_id, input_enable),					\
+		.output_enable = DT_PROP(node_id, output_enable),				\
+		.open_drain = DT_PROP(node_id, drive_open_drain),				\
+		.pull_down = DT_PROP(node_id, bias_pull_down),					\
+		.pull_up = DT_PROP(node_id, bias_pull_up),						\
+	},
+
+/**
+ * @brief Utility macro to initialize state pins contained in a given property.
+ *
+ * @param node_id Node identifier.
+ * @param prop Property name describing state pins.
+ */
+#define Z_PINCTRL_STATE_PINS_INIT(node_id, prop)		\
+	{DT_FOREACH_CHILD_VARGS(DT_PHANDLE(node_id, prop),	\
+				DT_FOREACH_PROP_ELEM, pinmux,			\
+				Z_PINCTRL_STATE_PIN_INIT)}
+
+#endif /* ZEPHYR_SOC_ARM_TOSHIBA_TXZP_PINCTRL_SOC_H_ */
diff --git a/soc/arm/toshiba_txzp/tmpm4n/soc.c b/soc/arm/toshiba_txzp/tmpm4n/soc.c
new file mode 100644
index 0000000000..7f8e7b7f61
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/soc.c
@@ -0,0 +1,56 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ */
+
+#include <zephyr/kernel.h>
+#include <zephyr/device.h>
+#include <zephyr/init.h>
+
+/**
+ *
+ * @brief Perform basic hardware initialization
+ *
+ * @return 0
+ */
+
+static int soc_init(const struct device *arg)
+{
+	ARG_UNUSED(arg);
+
+	/* Install default handler that simply resets the CPU
+	 * if configured in the kernel, NOP otherwise
+	 */
+	NMI_INIT();
+	return 0;
+}
+
+/* Configure Warm-up time */
+#define EXTALH                  12000000U        /* External high-speed oscillator freq */
+#define IXTALH                  10000000U        /* Internal high-speed oscillator freq */
+#define HZ_1M                  (1000000U)
+#define WU_TIME_EXT            (5000U)          /* warm-up time for EXT is 5ms   */
+#define INIT_TIME_PLL          (100U)           /* Initial time for PLL is 100us */
+#define LOCKUP_TIME_PLL        (400U)           /* Lockup time for PLL is 400us  */
+#define WUPHCR_WUPT_EXT        ((((WU_TIME_EXT * IXTALH / HZ_1M) - 16U) /16U) << 20U) /* OSCCR<WUPT11:0> = (warm-up time(us) * IXTALH - 16) / 16 */
+#define WUPHCR_INIT_PLL      ((((INIT_TIME_PLL * EXTALH / HZ_1M) - 16UL) /16UL) << 20U)
+#define WUPHCR_LUPT_PLL      ((((LOCKUP_TIME_PLL * EXTALH / HZ_1M) - 16UL) /16UL) << 20U)
+#define EXT_CG_WUPHCR_WUCLK_SET              (0x00000000U)  /* WUCLK for External HOSC select the IHOSC1 */
+#define CG_WUPHCR_WUCLK_SET              (0x00000100U)  /* WUCLK for External HOSC select the IHOSC1 */
+
+static void wdt_disable(void)
+{
+	volatile uint32_t *siwdt = (volatile uint32_t *)(uintptr_t)0x400a0600;
+
+	siwdt[1] = 0x00;
+	siwdt[2] = 0xb1;
+}
+
+void z_arm_platform_init(void)
+{
+	wdt_disable();
+}
+
+SYS_INIT(soc_init, PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT);
diff --git a/soc/arm/toshiba_txzp/tmpm4n/soc.h b/soc/arm/toshiba_txzp/tmpm4n/soc.h
new file mode 100644
index 0000000000..a0ed14cdba
--- /dev/null
+++ b/soc/arm/toshiba_txzp/tmpm4n/soc.h
@@ -0,0 +1,24 @@
+/*
+ * Copyright (c) 2023 Toshiba Electronic Devices & Storage Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ */
+
+/*------------------------------------------------------------------------------*/
+/*  Define to prevent recursive inclusion                                       */
+/*------------------------------------------------------------------------------*/
+#ifndef _SOC__H_
+#define _SOC__H_
+
+/*------------------------------------------------------------------------------*/
+/*  Macro Definition                                                            */
+/*------------------------------------------------------------------------------*/
+/* Define CMSIS configurations */
+#define __CR_REV      1U
+
+/* Do not let CMSIS to handle GIC and Timer */
+#define __GIC_PRESENT 0
+#define __TIM_PRESENT 0
+
+#endif /* _SOC__H_ */
diff --git a/subsys/net/l2/ethernet/gptp/gptp.c b/subsys/net/l2/ethernet/gptp/gptp.c
index bad1d5bf26..aa109ac2ab 100644
--- a/subsys/net/l2/ethernet/gptp/gptp.c
+++ b/subsys/net/l2/ethernet/gptp/gptp.c
@@ -17,7 +17,6 @@ LOG_MODULE_REGISTER(net_gptp, CONFIG_NET_GPTP_LOG_LEVEL);
 #include "gptp_messages.h"
 #include "gptp_mi.h"
 #include "gptp_data_set.h"
-
 #include "gptp_private.h"
 
 #define NET_GPTP_STACK_SIZE 2048
@@ -88,7 +87,6 @@ static void gptp_compute_clock_identity(int port)
 	NET_DBG("Received %s seq %d pkt %p", (const char *)msg,	\
 		ntohs(hdr->sequence_id), pkt)			\
 
-
 static bool gptp_handle_critical_msg(struct net_if *iface, struct net_pkt *pkt)
 {
 	struct gptp_hdr *hdr = GPTP_HDR(pkt);
@@ -552,7 +550,6 @@ static void gptp_thread(void)
 
 	for (port = GPTP_PORT_START; port < GPTP_PORT_END; port++) {
 		gptp_init_port_ds(port);
-		gptp_change_port_state(port, GPTP_PORT_DISABLED);
 	}
 
 	while (1) {
@@ -624,7 +621,6 @@ void gptp_set_time_itv(struct gptp_uscaled_ns *interval,
 		return;
 	}
 
-
 	/* NSEC_PER_SEC is between 2^30 and 2^31, seconds is less thant 2^16,
 	 * thus the computation will be less than 2^63.
 	 */
diff --git a/subsys/net/l2/ethernet/gptp/gptp_md.c b/subsys/net/l2/ethernet/gptp/gptp_md.c
index 750998ca40..4c3deaab19 100644
--- a/subsys/net/l2/ethernet/gptp/gptp_md.c
+++ b/subsys/net/l2/ethernet/gptp/gptp_md.c
@@ -50,7 +50,8 @@ static void gptp_md_follow_up_prepare(struct net_pkt *pkt,
 	 */
 	hdr->correction_field -= sync_send->upstream_tx_time;
 	hdr->correction_field *= sync_send->rate_ratio;
-	hdr->correction_field += sync_send->follow_up_correction_field;
+	hdr->correction_field -= sync_send->follow_up_correction_field; /* Based on observations of delay, 
+																	added to fix delay between master and slave */
 	hdr->correction_field <<= 16;
 	hdr->correction_field = htonll(hdr->correction_field);
 
@@ -116,7 +117,7 @@ static int gptp_set_md_sync_receive(int port,
 	sync_ts = &state->rcvd_sync_ptr->timestamp;
 
 	sync_rcv->follow_up_correction_field =
-		(ntohll(fup_hdr->correction_field) >> 16);
+		(ntohll(fup_hdr->correction_field) >> 16);   /*Shift back 16 bits while receiving*/
 	memcpy(&sync_rcv->src_port_id, &sync_hdr->port_id,
 	       sizeof(struct gptp_port_identity));
 	sync_rcv->log_msg_interval = fup_hdr->log_msg_interval;
@@ -271,6 +272,7 @@ static void gptp_md_compute_pdelay_rate_ratio(int port)
 			state->ini_resp_ingress_tstamp = ingress_tstamp;
 			state->ini_resp_evt_tstamp = resp_evt_tstamp;
 			state->neighbor_rate_ratio_valid = true;
+			state->init_pdelay_compute = true; /*Added to fix Neighbor Rate Ratio*/
 		}
 	}
 
diff --git a/subsys/net/l2/ethernet/gptp/gptp_mi.c b/subsys/net/l2/ethernet/gptp/gptp_mi.c
index b081ab2400..f9634aa337 100644
--- a/subsys/net/l2/ethernet/gptp/gptp_mi.c
+++ b/subsys/net/l2/ethernet/gptp/gptp_mi.c
@@ -955,8 +955,10 @@ static void gptp_mi_set_ps_sync_cmss(void)
 	 * zero instead of being copied from global_ds as it affects the final
 	 * value of FUP correction field.
 	 */
-	sync_info->follow_up_correction_field = 0;
-	sync_info->rate_ratio = 0;
+	sync_info->follow_up_correction_field = (current_time - global_ds->local_time.low)*global_ds->gm_rate_ratio;
+	/* As per specifications */
+	sync_info->rate_ratio = global_ds->gm_rate_ratio;
+	/* As per specifications */
 
 	memcpy(&sync_info->src_port_id.clk_id,
 	       GPTP_DEFAULT_DS()->clk_id,
@@ -1100,8 +1102,7 @@ static void gptp_compute_gm_rate_ratio(void)
 		src_time_n.fract_nsecond -= src_time_0.fract_nsecond;
 	} else {
 		src_time_n.second -= 1U;
-		src_time_n.fract_nsecond = (NSEC_PER_SEC * GPTP_POW2_16)
-			- src_time_0.fract_nsecond;
+		src_time_n.fract_nsecond += (NSEC_PER_SEC * GPTP_POW2_16) - src_time_0.fract_nsecond; /*calculation correction*/
 	}
 
 	/* At this point local_time_n >= local_time_0 */
@@ -1111,7 +1112,7 @@ static void gptp_compute_gm_rate_ratio(void)
 		local_time_n.low -= local_time_0.low;
 	} else {
 		local_time_n.high -= 1U;
-		local_time_n.low = UINT64_MAX - local_time_0.low;
+		local_time_n.low += UINT64_MAX - local_time_0.low; /*calculation correction*/
 	}
 
 	/* Calculate it in nanoseconds, new_gm_rate is either 1 or -1 here */
@@ -1306,8 +1307,8 @@ static enum gptp_received_info compare_priority_vectors(
 {
 	struct gptp_hdr *hdr;
 	struct gptp_announce *announce;
-	int rsi_cmp, spi_cmp, port_cmp;
-
+	int spi_cmp, port_cmp;
+	int rsi_cmp;
 	hdr = GPTP_HDR(pkt);
 	announce = GPTP_ANNOUNCE(pkt);
 
@@ -1316,15 +1317,15 @@ static enum gptp_received_info compare_priority_vectors(
 			 &vector->root_system_id,
 			 sizeof(struct gptp_root_system_identity) +
 			 sizeof(uint16_t));
+	
 	if (rsi_cmp < 0) {
 		/* Better rootSystemIdentity. */
-		return GPTP_RCVD_INFO_SUPERIOR_MASTER_INFO;
+		return 	GPTP_RCVD_INFO_SUPERIOR_MASTER_INFO;
 	}
 
 	/* Compare sourcePortIdentity. */
 	spi_cmp = memcmp(&hdr->port_id, &vector->src_port_id,
 			 sizeof(struct gptp_port_identity));
-
 	port_cmp = (int)port - ntohs(vector->port_number);
 
 	if (spi_cmp == 0) {
@@ -1346,7 +1347,7 @@ static enum gptp_received_info compare_priority_vectors(
 		/* Same Grand Master but better masterPort. */
 		return GPTP_RCVD_INFO_SUPERIOR_MASTER_INFO;
 	}
-
+	
 	return GPTP_RCVD_INFO_INFERIOR_MASTER_INFO;
 }
 
@@ -1559,7 +1560,7 @@ static void gptp_mi_port_announce_information_state_machine(int port)
 			net_pkt_unref(bmca_data->rcvd_announce_ptr);
 			bmca_data->rcvd_announce_ptr = NULL;
 		}
-
+		
 		bmca_data->rcvd_msg = false;
 		gptp_change_pa_info_state(port, state, GPTP_PA_INFO_CURRENT);
 		break;
@@ -1618,15 +1619,14 @@ static int compute_best_vector(void)
 	gm_prio->root_system_id.clk_quality.clock_accuracy =
 		default_ds->clk_quality.clock_accuracy;
 	gm_prio->root_system_id.clk_quality.offset_scaled_log_var =
-		htons(default_ds->clk_quality.offset_scaled_log_var);
-
+		(default_ds->clk_quality.offset_scaled_log_var);	/*Based on functionality to fix BMCA*/
+	
 	memcpy(gm_prio->src_port_id.clk_id, default_ds->clk_id,
 	       GPTP_CLOCK_ID_LEN);
 	memcpy(gm_prio->root_system_id.grand_master_id, default_ds->clk_id,
 	       GPTP_CLOCK_ID_LEN);
-
+	
 	best_vector = gm_prio;
-
 	for (port = GPTP_PORT_START; port < GPTP_PORT_END; port++) {
 		challenger = &GPTP_PORT_BMCA_DATA(port)->port_priority;
 		pa_info_state = &GPTP_PORT_STATE(port)->pa_info;
