****************************************
Report : Averaged Power
Design : fft8
Version: M-2017.06-SP1
Date   : Mon Dec  4 02:22:01 2017
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           9.744e-04    0.0000    0.0000 9.744e-04 (27.29%)  i
register                3.844e-04 1.092e-04 8.498e-04 1.343e-03 (37.62%)  
combinational           2.362e-04 2.632e-04 7.536e-04 1.253e-03 (35.09%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 3.724e-04   (10.43%)
  Cell Internal Power  = 1.595e-03   (44.67%)
  Cell Leakage Power   = 1.603e-03   (44.90%)
                         ---------
Total Power            = 3.571e-03  (100.00%)

1
