 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : motion_estimator
Version: I-2013.12-ICC-SP3
Date   : Sun Dec 18 15:24:54 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ff0p85v125c   Library: saed32hvt_ff0p85v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  3.57%

Information: Percent of CCS-based delays =  0.05%

  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/add_54/A[3] (control_DW01_inc_0)                    0.00       1.70 f
  u22/add_54/U1_1_3/C1 (HADDX1_HVT)                       0.06 *     1.76 f
  u22/add_54/U1_1_4/SO (HADDX1_HVT)                       0.07 *     1.83 r
  u22/add_54/SUM[4] (control_DW01_inc_0)                  0.00       1.83 r
  u22/U50/Y (AO222X1_LVT)                                 0.07 *     1.90 r
  u22/U130/Y (OR2X1_HVT)                                  0.06 *     1.96 r
  u22/U129/Y (XOR2X1_HVT)                                 0.08 *     2.04 f
  u22/U49/Y (AO222X1_LVT)                                 0.04 *     2.08 f
  u22/U128/Y (AND2X1_HVT)                                 0.05 *     2.13 f
  u22/U127/Y (XOR2X1_HVT)                                 0.08 *     2.21 r
  u22/U48/Y (AO222X1_LVT)                                 0.06 *     2.27 r
  u22/add_54/A[6] (control_DW01_inc_0)                    0.00       2.27 r
  u22/add_54/U1_1_6/C1 (HADDX1_HVT)                       0.06 *     2.32 r
  u22/add_54/U1_1_7/SO (HADDX1_HVT)                       0.07 *     2.39 f
  u22/add_54/SUM[7] (control_DW01_inc_0)                  0.00       2.39 f
  u22/U47/Y (AO222X1_LVT)                                 0.05 *     2.44 f
  u22/U124/Y (AND2X1_HVT)                                 0.05 *     2.50 f
  u22/U123/Y (XOR2X1_HVT)                                 0.08 *     2.58 r
  u22/U46/Y (AO222X1_LVT)                                 0.06 *     2.63 r
  u22/add_54/A[8] (control_DW01_inc_0)                    0.00       2.63 r
  u22/add_54/U1_1_8/C1 (HADDX1_LVT)                       0.03 *     2.67 r
  u22/add_54/U2/Y (XNOR2X1_LVT)                           0.05 *     2.72 r
  u22/add_54/SUM[9] (control_DW01_inc_0)                  0.00       2.72 r
  u22/U45/Y (AO222X1_LVT)                                 0.07 *     2.79 r
  u22/AddressS2[9] (control)                              0.00       2.79 r
  AddressS2[9] (out)                                      0.00 *     2.79 r
  data arrival time                                                  2.79

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/add_54/A[3] (control_DW01_inc_0)                    0.00       1.70 f
  u22/add_54/U1_1_3/C1 (HADDX1_HVT)                       0.06 *     1.76 f
  u22/add_54/U1_1_4/SO (HADDX1_HVT)                       0.07 *     1.83 r
  u22/add_54/SUM[4] (control_DW01_inc_0)                  0.00       1.83 r
  u22/U50/Y (AO222X1_LVT)                                 0.07 *     1.90 r
  u22/U130/Y (OR2X1_HVT)                                  0.06 *     1.96 r
  u22/U129/Y (XOR2X1_HVT)                                 0.08 *     2.04 f
  u22/U49/Y (AO222X1_LVT)                                 0.04 *     2.08 f
  u22/U128/Y (AND2X1_HVT)                                 0.05 *     2.13 f
  u22/U127/Y (XOR2X1_HVT)                                 0.08 *     2.21 r
  u22/U48/Y (AO222X1_LVT)                                 0.06 *     2.27 r
  u22/add_54/A[6] (control_DW01_inc_0)                    0.00       2.27 r
  u22/add_54/U1_1_6/C1 (HADDX1_HVT)                       0.06 *     2.32 r
  u22/add_54/U1_1_7/SO (HADDX1_HVT)                       0.07 *     2.39 f
  u22/add_54/SUM[7] (control_DW01_inc_0)                  0.00       2.39 f
  u22/U47/Y (AO222X1_LVT)                                 0.05 *     2.44 f
  u22/U124/Y (AND2X1_HVT)                                 0.05 *     2.50 f
  u22/U123/Y (XOR2X1_HVT)                                 0.08 *     2.58 r
  u22/U46/Y (AO222X1_LVT)                                 0.06 *     2.63 r
  u22/AddressS2[8] (control)                              0.00       2.63 r
  AddressS2[8] (out)                                      0.00 *     2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/add_54/A[3] (control_DW01_inc_0)                    0.00       1.70 f
  u22/add_54/U1_1_3/C1 (HADDX1_HVT)                       0.06 *     1.76 f
  u22/add_54/U1_1_4/SO (HADDX1_HVT)                       0.07 *     1.83 r
  u22/add_54/SUM[4] (control_DW01_inc_0)                  0.00       1.83 r
  u22/U50/Y (AO222X1_LVT)                                 0.07 *     1.90 r
  u22/U130/Y (OR2X1_HVT)                                  0.06 *     1.96 r
  u22/U129/Y (XOR2X1_HVT)                                 0.08 *     2.04 f
  u22/U49/Y (AO222X1_LVT)                                 0.04 *     2.08 f
  u22/U128/Y (AND2X1_HVT)                                 0.05 *     2.13 f
  u22/U127/Y (XOR2X1_HVT)                                 0.08 *     2.21 r
  u22/U48/Y (AO222X1_LVT)                                 0.06 *     2.27 r
  u22/add_54/A[6] (control_DW01_inc_0)                    0.00       2.27 r
  u22/add_54/U1_1_6/C1 (HADDX1_HVT)                       0.06 *     2.32 r
  u22/add_54/U1_1_7/SO (HADDX1_HVT)                       0.07 *     2.39 f
  u22/add_54/SUM[7] (control_DW01_inc_0)                  0.00       2.39 f
  u22/U47/Y (AO222X1_LVT)                                 0.05 *     2.44 f
  u22/AddressS2[7] (control)                              0.00       2.44 f
  AddressS2[7] (out)                                      0.00 *     2.44 f
  data arrival time                                                  2.44

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/add_54/A[3] (control_DW01_inc_0)                    0.00       1.70 f
  u22/add_54/U1_1_3/C1 (HADDX1_HVT)                       0.06 *     1.76 f
  u22/add_54/U1_1_4/SO (HADDX1_HVT)                       0.07 *     1.83 r
  u22/add_54/SUM[4] (control_DW01_inc_0)                  0.00       1.83 r
  u22/U50/Y (AO222X1_LVT)                                 0.07 *     1.90 r
  u22/U130/Y (OR2X1_HVT)                                  0.06 *     1.96 r
  u22/U129/Y (XOR2X1_HVT)                                 0.08 *     2.04 f
  u22/U49/Y (AO222X1_LVT)                                 0.04 *     2.08 f
  u22/U128/Y (AND2X1_HVT)                                 0.05 *     2.13 f
  u22/U127/Y (XOR2X1_HVT)                                 0.08 *     2.21 r
  u22/U48/Y (AO222X1_LVT)                                 0.06 *     2.27 r
  u22/AddressS2[6] (control)                              0.00       2.27 r
  AddressS2[6] (out)                                      0.00 *     2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/add_54/A[3] (control_DW01_inc_0)                    0.00       1.70 f
  u22/add_54/U1_1_3/C1 (HADDX1_HVT)                       0.06 *     1.76 f
  u22/add_54/U1_1_4/SO (HADDX1_HVT)                       0.07 *     1.83 r
  u22/add_54/SUM[4] (control_DW01_inc_0)                  0.00       1.83 r
  u22/U50/Y (AO222X1_LVT)                                 0.07 *     1.90 r
  u22/U130/Y (OR2X1_HVT)                                  0.06 *     1.96 r
  u22/U129/Y (XOR2X1_HVT)                                 0.08 *     2.04 f
  u22/U49/Y (AO222X1_LVT)                                 0.04 *     2.08 f
  u22/AddressS2[5] (control)                              0.00       2.08 f
  AddressS2[5] (out)                                      0.00 *     2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/add_54/A[3] (control_DW01_inc_0)                    0.00       1.70 f
  u22/add_54/U1_1_3/C1 (HADDX1_HVT)                       0.06 *     1.76 f
  u22/add_54/U1_1_4/SO (HADDX1_HVT)                       0.07 *     1.83 r
  u22/add_54/SUM[4] (control_DW01_inc_0)                  0.00       1.83 r
  u22/U50/Y (AO222X1_LVT)                                 0.07 *     1.90 r
  u22/AddressS2[4] (control)                              0.00       1.90 r
  AddressS2[4] (out)                                      0.00 *     1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/add_54/A[2] (control_DW01_inc_0)                    0.00       1.53 r
  u22/add_54/U1_1_2/C1 (HADDX1_HVT)                       0.05 *     1.59 r
  u22/add_54/U1_1_3/SO (HADDX1_HVT)                       0.07 *     1.66 f
  u22/add_54/SUM[3] (control_DW01_inc_0)                  0.00       1.66 f
  u22/U51/Y (AO222X1_LVT)                                 0.05 *     1.70 f
  u22/AddressS2[3] (control)                              0.00       1.70 f
  AddressS2[3] (out)                                      0.00 *     1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)                        0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)                         0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                                 0.07 *     0.21 f
  u22/S1S2mux[4] (control)                                0.00       0.21 f
  U2/Y (INVX1_LVT)                                        0.07 *     0.28 r
  u22/IN18 (control)                                      0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                                0.11 *     0.40 f
  u22/S1S2mux[2] (control)                                0.00       0.40 f
  U5/Y (INVX1_LVT)                                        0.09 *     0.48 r
  u22/IN15 (control)                                      0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                                0.11 *     0.59 f
  u22/S1S2mux[1] (control)                                0.00       0.59 f
  U18/Y (INVX1_LVT)                                       0.13 *     0.71 r
  u22/IN2 (control)                                       0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                                 0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                                  0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                                  0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                                  0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                                 0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)                      0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                                 0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                                 0.04 *     1.34 f
  u22/add_54/A[1] (control_DW01_inc_0)                    0.00       1.34 f
  u22/add_54/U1_1_1/C1 (HADDX1_HVT)                       0.06 *     1.39 f
  u22/add_54/U1_1_2/SO (HADDX1_HVT)                       0.07 *     1.46 r
  u22/add_54/SUM[2] (control_DW01_inc_0)                  0.00       1.46 r
  u22/U52/Y (AO222X1_LVT)                                 0.07 *     1.53 r
  u22/AddressS2[2] (control)                              0.00       1.53 r
  AddressS2[2] (out)                                      0.00 *     1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   3.84       3.84
  clock network delay (ideal)                             0.00       3.84
  output external delay                                  -1.00       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u22/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AddressS2[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.01       0.01
  u22/count_reg[3]/CLK (DFFX1_HVT)         0.00       0.01 r
  u22/count_reg[3]/QN (DFFX1_HVT)          0.13       0.14 r
  u22/U91/Y (NAND2X0_LVT)                  0.07 *     0.21 f
  u22/S1S2mux[4] (control)                 0.00       0.21 f
  U2/Y (INVX1_LVT)                         0.07 *     0.28 r
  u22/IN18 (control)                       0.00       0.28 r
  u22/U108/Y (NAND2X0_LVT)                 0.11 *     0.40 f
  u22/S1S2mux[2] (control)                 0.00       0.40 f
  U5/Y (INVX1_LVT)                         0.09 *     0.48 r
  u22/IN15 (control)                       0.00       0.48 r
  u22/U109/Y (NAND2X0_LVT)                 0.11 *     0.59 f
  u22/S1S2mux[1] (control)                 0.00       0.59 f
  U18/Y (INVX1_LVT)                        0.13 *     0.71 r
  u22/IN2 (control)                        0.00       0.71 r
  u22/U66/Y (NAND2X0_LVT)                  0.07 *     0.79 f
  u22/U19/Y (AND4X1_LVT)                   0.10 *     0.89 f
  u22/U15/Y (AND4X1_LVT)                   0.11 *     1.00 f
  u22/U14/Y (NOR2X1_LVT)                   0.07 *     1.07 r
  u22/U54/Y (AO222X2_LVT)                  0.09 *     1.16 r
  u22/add_52_S2/U1_0/CO (FADDX2_LVT)       0.05 *     1.21 r
  u22/U137/Y (XOR2X1_HVT)                  0.08 *     1.29 f
  u22/U53/Y (AO222X1_LVT)                  0.04 *     1.34 f
  u22/AddressS2[1] (control)               0.00       1.34 f
  AddressS2[1] (out)                       0.00 *     1.34 f
  data arrival time                                   1.34

  clock clk (rise edge)                    3.84       3.84
  clock network delay (ideal)              0.00       3.84
  output external delay                   -1.00       2.84
  data required time                                  2.84
  -----------------------------------------------------------
  data required time                                  2.84
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.50


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u13/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u13/S1[0] (PE_2)                         0.00       1.00 r
  u13/U44/Y (AO22X1_LVT)                   0.05 *     1.05 r
  u13/U20/Y (INVX1_LVT)                    0.01 *     1.06 f
  u13/U36/Y (NOR2X1_LVT)                   0.04 *     1.10 r
  u13/U46/Y (AND2X1_HVT)                   0.03 *     1.13 r
  u13/U47/Y (OA222X1_HVT)                  0.06 *     1.19 r
  u13/U48/Y (AO221X1_HVT)                  0.05 *     1.25 r
  u13/U49/Y (OA221X1_HVT)                  0.05 *     1.29 r
  u13/U50/Y (AO221X1_HVT)                  0.05 *     1.35 r
  u13/U51/Y (OA221X1_HVT)                  0.05 *     1.39 r
  u13/U18/Y (AO21X1_LVT)                   0.02 *     1.42 r
  u13/U15/Y (AOI22X1_LVT)                  0.06 *     1.48 f
  u13/U2/Y (INVX1_LVT)                     0.04 *     1.52 r
  u13/U43/Y (AO22X1_HVT)                   0.07 *     1.59 r
  u13/add_22/B[0] (PE_2_DW01_add_0)        0.00       1.59 r
  u13/add_22/U2/Y (AND2X1_LVT)             0.03 *     1.61 r
  u13/add_22/U1_1/CO (FADDX1_HVT)          0.06 *     1.68 r
  u13/add_22/U1_2/CO (FADDX1_HVT)          0.07 *     1.75 r
  u13/add_22/U1_3/CO (FADDX1_HVT)          0.07 *     1.81 r
  u13/add_22/U1_4/CO (FADDX1_HVT)          0.07 *     1.88 r
  u13/add_22/U1_5/CO (FADDX1_HVT)          0.07 *     1.95 r
  u13/add_22/U1_6/CO (FADDX1_HVT)          0.07 *     2.02 r
  u13/add_22/U1_7/CO (FADDX1_HVT)          0.06 *     2.08 r
  u13/add_22/SUM[8] (PE_2_DW01_add_0)      0.00       2.08 r
  u13/U19/Y (AND2X1_LVT)                   0.04 *     2.12 r
  u13/U42/Y (AO221X1_HVT)                  0.06 *     2.19 r
  u13/Accumulate_reg[0]/D (DFFX1_HVT)      0.00 *     2.19 r
  data arrival time                                   2.19

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.01       3.85
  u13/Accumulate_reg[0]/CLK (DFFX1_HVT)
                                           0.00       3.85 r
  library setup time                      -0.04       3.81
  data required time                                  3.81
  -----------------------------------------------------------
  data required time                                  3.81
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u6/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u6/S1[0] (PE_9)                          0.00       1.00 r
  u6/U12/Y (AO22X1_LVT)                    0.06 *     1.06 r
  u6/U43/Y (AND2X1_HVT)                    0.04 *     1.10 r
  u6/U44/Y (AND2X1_HVT)                    0.03 *     1.13 r
  u6/U45/Y (OA222X1_HVT)                   0.06 *     1.19 r
  u6/U46/Y (AO221X1_HVT)                   0.05 *     1.24 r
  u6/U47/Y (OA221X1_HVT)                   0.05 *     1.29 r
  u6/U48/Y (AO221X1_HVT)                   0.05 *     1.34 r
  u6/U49/Y (OA221X1_HVT)                   0.05 *     1.39 r
  u6/U50/Y (AO21X1_HVT)                    0.04 *     1.43 r
  u6/U14/Y (AOI22X1_LVT)                   0.07 *     1.49 f
  u6/U2/Y (INVX1_LVT)                      0.04 *     1.54 r
  u6/U32/Y (AO22X1_LVT)                    0.04 *     1.58 r
  u6/add_22/B[0] (PE_9_DW01_add_0)         0.00       1.58 r
  u6/add_22/U1/Y (AND2X1_HVT)              0.05 *     1.63 r
  u6/add_22/U1_1/CO (FADDX1_LVT)           0.05 *     1.67 r
  u6/add_22/U1_2/CO (FADDX1_HVT)           0.07 *     1.74 r
  u6/add_22/U1_3/CO (FADDX1_HVT)           0.07 *     1.81 r
  u6/add_22/U1_4/CO (FADDX1_HVT)           0.07 *     1.87 r
  u6/add_22/U1_5/CO (FADDX1_HVT)           0.07 *     1.94 r
  u6/add_22/U1_6/CO (FADDX1_HVT)           0.07 *     2.01 r
  u6/add_22/U1_7/CO (FADDX1_HVT)           0.06 *     2.07 r
  u6/add_22/SUM[8] (PE_9_DW01_add_0)       0.00       2.07 r
  u6/U31/Y (AND2X1_LVT)                    0.04 *     2.11 r
  u6/U29/Y (AO221X1_LVT)                   0.05 *     2.16 r
  u6/Accumulate_reg[6]/D (DFFX1_HVT)       0.00 *     2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.00       3.84
  u6/Accumulate_reg[6]/CLK (DFFX1_HVT)     0.00       3.84 r
  library setup time                      -0.05       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u6/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u6/S1[0] (PE_9)                          0.00       1.00 r
  u6/U12/Y (AO22X1_LVT)                    0.06 *     1.06 r
  u6/U43/Y (AND2X1_HVT)                    0.04 *     1.10 r
  u6/U44/Y (AND2X1_HVT)                    0.03 *     1.13 r
  u6/U45/Y (OA222X1_HVT)                   0.06 *     1.19 r
  u6/U46/Y (AO221X1_HVT)                   0.05 *     1.24 r
  u6/U47/Y (OA221X1_HVT)                   0.05 *     1.29 r
  u6/U48/Y (AO221X1_HVT)                   0.05 *     1.34 r
  u6/U49/Y (OA221X1_HVT)                   0.05 *     1.39 r
  u6/U50/Y (AO21X1_HVT)                    0.04 *     1.43 r
  u6/U14/Y (AOI22X1_LVT)                   0.07 *     1.49 f
  u6/U2/Y (INVX1_LVT)                      0.04 *     1.54 r
  u6/U32/Y (AO22X1_LVT)                    0.04 *     1.58 r
  u6/add_22/B[0] (PE_9_DW01_add_0)         0.00       1.58 r
  u6/add_22/U1/Y (AND2X1_HVT)              0.05 *     1.63 r
  u6/add_22/U1_1/CO (FADDX1_LVT)           0.05 *     1.67 r
  u6/add_22/U1_2/CO (FADDX1_HVT)           0.07 *     1.74 r
  u6/add_22/U1_3/CO (FADDX1_HVT)           0.07 *     1.81 r
  u6/add_22/U1_4/CO (FADDX1_HVT)           0.07 *     1.87 r
  u6/add_22/U1_5/CO (FADDX1_HVT)           0.07 *     1.94 r
  u6/add_22/U1_6/CO (FADDX1_HVT)           0.07 *     2.01 r
  u6/add_22/U1_7/CO (FADDX1_HVT)           0.06 *     2.07 r
  u6/add_22/SUM[8] (PE_9_DW01_add_0)       0.00       2.07 r
  u6/U31/Y (AND2X1_LVT)                    0.04 *     2.11 r
  u6/U27/Y (AO221X1_LVT)                   0.05 *     2.16 r
  u6/Accumulate_reg[4]/D (DFFX1_HVT)       0.00 *     2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.00       3.84
  u6/Accumulate_reg[4]/CLK (DFFX1_HVT)     0.00       3.84 r
  library setup time                      -0.05       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u6/Accumulate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u6/S1[0] (PE_9)                          0.00       1.00 r
  u6/U12/Y (AO22X1_LVT)                    0.06 *     1.06 r
  u6/U43/Y (AND2X1_HVT)                    0.04 *     1.10 r
  u6/U44/Y (AND2X1_HVT)                    0.03 *     1.13 r
  u6/U45/Y (OA222X1_HVT)                   0.06 *     1.19 r
  u6/U46/Y (AO221X1_HVT)                   0.05 *     1.24 r
  u6/U47/Y (OA221X1_HVT)                   0.05 *     1.29 r
  u6/U48/Y (AO221X1_HVT)                   0.05 *     1.34 r
  u6/U49/Y (OA221X1_HVT)                   0.05 *     1.39 r
  u6/U50/Y (AO21X1_HVT)                    0.04 *     1.43 r
  u6/U14/Y (AOI22X1_LVT)                   0.07 *     1.49 f
  u6/U2/Y (INVX1_LVT)                      0.04 *     1.54 r
  u6/U32/Y (AO22X1_LVT)                    0.04 *     1.58 r
  u6/add_22/B[0] (PE_9_DW01_add_0)         0.00       1.58 r
  u6/add_22/U1/Y (AND2X1_HVT)              0.05 *     1.63 r
  u6/add_22/U1_1/CO (FADDX1_LVT)           0.05 *     1.67 r
  u6/add_22/U1_2/CO (FADDX1_HVT)           0.07 *     1.74 r
  u6/add_22/U1_3/CO (FADDX1_HVT)           0.07 *     1.81 r
  u6/add_22/U1_4/CO (FADDX1_HVT)           0.07 *     1.87 r
  u6/add_22/U1_5/CO (FADDX1_HVT)           0.07 *     1.94 r
  u6/add_22/U1_6/CO (FADDX1_HVT)           0.07 *     2.01 r
  u6/add_22/U1_7/CO (FADDX1_HVT)           0.06 *     2.07 r
  u6/add_22/SUM[8] (PE_9_DW01_add_0)       0.00       2.07 r
  u6/U31/Y (AND2X1_LVT)                    0.04 *     2.11 r
  u6/U25/Y (AO221X1_LVT)                   0.05 *     2.16 r
  u6/Accumulate_reg[2]/D (DFFX1_HVT)       0.00 *     2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.00       3.84
  u6/Accumulate_reg[2]/CLK (DFFX1_HVT)     0.00       3.84 r
  library setup time                      -0.05       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u6/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u6/S1[0] (PE_9)                          0.00       1.00 r
  u6/U12/Y (AO22X1_LVT)                    0.06 *     1.06 r
  u6/U43/Y (AND2X1_HVT)                    0.04 *     1.10 r
  u6/U44/Y (AND2X1_HVT)                    0.03 *     1.13 r
  u6/U45/Y (OA222X1_HVT)                   0.06 *     1.19 r
  u6/U46/Y (AO221X1_HVT)                   0.05 *     1.24 r
  u6/U47/Y (OA221X1_HVT)                   0.05 *     1.29 r
  u6/U48/Y (AO221X1_HVT)                   0.05 *     1.34 r
  u6/U49/Y (OA221X1_HVT)                   0.05 *     1.39 r
  u6/U50/Y (AO21X1_HVT)                    0.04 *     1.43 r
  u6/U14/Y (AOI22X1_LVT)                   0.07 *     1.49 f
  u6/U2/Y (INVX1_LVT)                      0.04 *     1.54 r
  u6/U32/Y (AO22X1_LVT)                    0.04 *     1.58 r
  u6/add_22/B[0] (PE_9_DW01_add_0)         0.00       1.58 r
  u6/add_22/U1/Y (AND2X1_HVT)              0.05 *     1.63 r
  u6/add_22/U1_1/CO (FADDX1_LVT)           0.05 *     1.67 r
  u6/add_22/U1_2/CO (FADDX1_HVT)           0.07 *     1.74 r
  u6/add_22/U1_3/CO (FADDX1_HVT)           0.07 *     1.81 r
  u6/add_22/U1_4/CO (FADDX1_HVT)           0.07 *     1.87 r
  u6/add_22/U1_5/CO (FADDX1_HVT)           0.07 *     1.94 r
  u6/add_22/U1_6/CO (FADDX1_HVT)           0.07 *     2.01 r
  u6/add_22/U1_7/CO (FADDX1_HVT)           0.06 *     2.07 r
  u6/add_22/SUM[8] (PE_9_DW01_add_0)       0.00       2.07 r
  u6/U31/Y (AND2X1_LVT)                    0.04 *     2.11 r
  u6/U28/Y (AO221X1_LVT)                   0.05 *     2.16 r
  u6/Accumulate_reg[5]/D (DFFX1_HVT)       0.00 *     2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.00       3.84
  u6/Accumulate_reg[5]/CLK (DFFX1_HVT)     0.00       3.84 r
  library setup time                      -0.05       3.80
  data required time                                  3.80
  -----------------------------------------------------------
  data required time                                  3.80
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u6/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u6/S1[0] (PE_9)                          0.00       1.00 r
  u6/U12/Y (AO22X1_LVT)                    0.06 *     1.06 r
  u6/U43/Y (AND2X1_HVT)                    0.04 *     1.10 r
  u6/U44/Y (AND2X1_HVT)                    0.03 *     1.13 r
  u6/U45/Y (OA222X1_HVT)                   0.06 *     1.19 r
  u6/U46/Y (AO221X1_HVT)                   0.05 *     1.24 r
  u6/U47/Y (OA221X1_HVT)                   0.05 *     1.29 r
  u6/U48/Y (AO221X1_HVT)                   0.05 *     1.34 r
  u6/U49/Y (OA221X1_HVT)                   0.05 *     1.39 r
  u6/U50/Y (AO21X1_HVT)                    0.04 *     1.43 r
  u6/U14/Y (AOI22X1_LVT)                   0.07 *     1.49 f
  u6/U2/Y (INVX1_LVT)                      0.04 *     1.54 r
  u6/U32/Y (AO22X1_LVT)                    0.04 *     1.58 r
  u6/add_22/B[0] (PE_9_DW01_add_0)         0.00       1.58 r
  u6/add_22/U1/Y (AND2X1_HVT)              0.05 *     1.63 r
  u6/add_22/U1_1/CO (FADDX1_LVT)           0.05 *     1.67 r
  u6/add_22/U1_2/CO (FADDX1_HVT)           0.07 *     1.74 r
  u6/add_22/U1_3/CO (FADDX1_HVT)           0.07 *     1.81 r
  u6/add_22/U1_4/CO (FADDX1_HVT)           0.07 *     1.87 r
  u6/add_22/U1_5/CO (FADDX1_HVT)           0.07 *     1.94 r
  u6/add_22/U1_6/CO (FADDX1_HVT)           0.07 *     2.01 r
  u6/add_22/U1_7/CO (FADDX1_HVT)           0.06 *     2.07 r
  u6/add_22/SUM[8] (PE_9_DW01_add_0)       0.00       2.07 r
  u6/U31/Y (AND2X1_LVT)                    0.04 *     2.11 r
  u6/U26/Y (AO221X1_LVT)                   0.05 *     2.16 r
  u6/Accumulate_reg[3]/D (DFFX1_HVT)       0.00 *     2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.00       3.84
  u6/Accumulate_reg[3]/CLK (DFFX1_HVT)     0.00       3.84 r
  library setup time                      -0.05       3.80
  data required time                                  3.80
  -----------------------------------------------------------
  data required time                                  3.80
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u6/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u6/S1[0] (PE_9)                          0.00       1.00 r
  u6/U12/Y (AO22X1_LVT)                    0.06 *     1.06 r
  u6/U43/Y (AND2X1_HVT)                    0.04 *     1.10 r
  u6/U44/Y (AND2X1_HVT)                    0.03 *     1.13 r
  u6/U45/Y (OA222X1_HVT)                   0.06 *     1.19 r
  u6/U46/Y (AO221X1_HVT)                   0.05 *     1.24 r
  u6/U47/Y (OA221X1_HVT)                   0.05 *     1.29 r
  u6/U48/Y (AO221X1_HVT)                   0.05 *     1.34 r
  u6/U49/Y (OA221X1_HVT)                   0.05 *     1.39 r
  u6/U50/Y (AO21X1_HVT)                    0.04 *     1.43 r
  u6/U14/Y (AOI22X1_LVT)                   0.07 *     1.49 f
  u6/U2/Y (INVX1_LVT)                      0.04 *     1.54 r
  u6/U32/Y (AO22X1_LVT)                    0.04 *     1.58 r
  u6/add_22/B[0] (PE_9_DW01_add_0)         0.00       1.58 r
  u6/add_22/U1/Y (AND2X1_HVT)              0.05 *     1.63 r
  u6/add_22/U1_1/CO (FADDX1_LVT)           0.05 *     1.67 r
  u6/add_22/U1_2/CO (FADDX1_HVT)           0.07 *     1.74 r
  u6/add_22/U1_3/CO (FADDX1_HVT)           0.07 *     1.81 r
  u6/add_22/U1_4/CO (FADDX1_HVT)           0.07 *     1.87 r
  u6/add_22/U1_5/CO (FADDX1_HVT)           0.07 *     1.94 r
  u6/add_22/U1_6/CO (FADDX1_HVT)           0.07 *     2.01 r
  u6/add_22/U1_7/CO (FADDX1_HVT)           0.06 *     2.07 r
  u6/add_22/SUM[8] (PE_9_DW01_add_0)       0.00       2.07 r
  u6/U31/Y (AND2X1_LVT)                    0.04 *     2.11 r
  u6/U30/Y (AO221X1_LVT)                   0.05 *     2.16 r
  u6/Accumulate_reg[7]/D (DFFX1_HVT)       0.00 *     2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.00       3.84
  u6/Accumulate_reg[7]/CLK (DFFX1_HVT)     0.00       3.84 r
  library setup time                      -0.05       3.80
  data required time                                  3.80
  -----------------------------------------------------------
  data required time                                  3.80
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u13/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u13/S1[0] (PE_2)                         0.00       1.00 r
  u13/U44/Y (AO22X1_LVT)                   0.05 *     1.05 r
  u13/U20/Y (INVX1_LVT)                    0.01 *     1.06 f
  u13/U36/Y (NOR2X1_LVT)                   0.04 *     1.10 r
  u13/U46/Y (AND2X1_HVT)                   0.03 *     1.13 r
  u13/U47/Y (OA222X1_HVT)                  0.06 *     1.19 r
  u13/U48/Y (AO221X1_HVT)                  0.05 *     1.25 r
  u13/U49/Y (OA221X1_HVT)                  0.05 *     1.29 r
  u13/U50/Y (AO221X1_HVT)                  0.05 *     1.35 r
  u13/U51/Y (OA221X1_HVT)                  0.05 *     1.39 r
  u13/U18/Y (AO21X1_LVT)                   0.02 *     1.42 r
  u13/U15/Y (AOI22X1_LVT)                  0.06 *     1.48 f
  u13/U2/Y (INVX1_LVT)                     0.04 *     1.52 r
  u13/U43/Y (AO22X1_HVT)                   0.07 *     1.59 r
  u13/add_22/B[0] (PE_2_DW01_add_0)        0.00       1.59 r
  u13/add_22/U2/Y (AND2X1_LVT)             0.03 *     1.61 r
  u13/add_22/U1_1/CO (FADDX1_HVT)          0.06 *     1.68 r
  u13/add_22/U1_2/CO (FADDX1_HVT)          0.07 *     1.75 r
  u13/add_22/U1_3/CO (FADDX1_HVT)          0.07 *     1.81 r
  u13/add_22/U1_4/CO (FADDX1_HVT)          0.07 *     1.88 r
  u13/add_22/U1_5/CO (FADDX1_HVT)          0.07 *     1.95 r
  u13/add_22/U1_6/CO (FADDX1_HVT)          0.07 *     2.02 r
  u13/add_22/U1_7/CO (FADDX1_HVT)          0.06 *     2.08 r
  u13/add_22/SUM[8] (PE_2_DW01_add_0)      0.00       2.08 r
  u13/U19/Y (AND2X1_LVT)                   0.04 *     2.12 r
  u13/U14/Y (AO221X1_LVT)                  0.05 *     2.17 r
  u13/Accumulate_reg[6]/D (DFFX1_HVT)      0.00 *     2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.01       3.85
  u13/Accumulate_reg[6]/CLK (DFFX1_HVT)
                                           0.00       3.85 r
  library setup time                      -0.04       3.81
  data required time                                  3.81
  -----------------------------------------------------------
  data required time                                  3.81
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u13/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u13/S1[0] (PE_2)                         0.00       1.00 r
  u13/U44/Y (AO22X1_LVT)                   0.05 *     1.05 r
  u13/U20/Y (INVX1_LVT)                    0.01 *     1.06 f
  u13/U36/Y (NOR2X1_LVT)                   0.04 *     1.10 r
  u13/U46/Y (AND2X1_HVT)                   0.03 *     1.13 r
  u13/U47/Y (OA222X1_HVT)                  0.06 *     1.19 r
  u13/U48/Y (AO221X1_HVT)                  0.05 *     1.25 r
  u13/U49/Y (OA221X1_HVT)                  0.05 *     1.29 r
  u13/U50/Y (AO221X1_HVT)                  0.05 *     1.35 r
  u13/U51/Y (OA221X1_HVT)                  0.05 *     1.39 r
  u13/U18/Y (AO21X1_LVT)                   0.02 *     1.42 r
  u13/U15/Y (AOI22X1_LVT)                  0.06 *     1.48 f
  u13/U2/Y (INVX1_LVT)                     0.04 *     1.52 r
  u13/U43/Y (AO22X1_HVT)                   0.07 *     1.59 r
  u13/add_22/B[0] (PE_2_DW01_add_0)        0.00       1.59 r
  u13/add_22/U2/Y (AND2X1_LVT)             0.03 *     1.61 r
  u13/add_22/U1_1/CO (FADDX1_HVT)          0.06 *     1.68 r
  u13/add_22/U1_2/CO (FADDX1_HVT)          0.07 *     1.75 r
  u13/add_22/U1_3/CO (FADDX1_HVT)          0.07 *     1.81 r
  u13/add_22/U1_4/CO (FADDX1_HVT)          0.07 *     1.88 r
  u13/add_22/U1_5/CO (FADDX1_HVT)          0.07 *     1.95 r
  u13/add_22/U1_6/CO (FADDX1_HVT)          0.07 *     2.02 r
  u13/add_22/U1_7/CO (FADDX1_HVT)          0.06 *     2.08 r
  u13/add_22/SUM[8] (PE_2_DW01_add_0)      0.00       2.08 r
  u13/U19/Y (AND2X1_LVT)                   0.04 *     2.12 r
  u13/U12/Y (AO221X1_LVT)                  0.05 *     2.17 r
  u13/Accumulate_reg[4]/D (DFFX1_HVT)      0.00 *     2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.01       3.85
  u13/Accumulate_reg[4]/CLK (DFFX1_HVT)
                                           0.00       3.85 r
  library setup time                      -0.04       3.81
  data required time                                  3.81
  -----------------------------------------------------------
  data required time                                  3.81
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u13/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u13/S1[0] (PE_2)                         0.00       1.00 r
  u13/U44/Y (AO22X1_LVT)                   0.05 *     1.05 r
  u13/U20/Y (INVX1_LVT)                    0.01 *     1.06 f
  u13/U36/Y (NOR2X1_LVT)                   0.04 *     1.10 r
  u13/U46/Y (AND2X1_HVT)                   0.03 *     1.13 r
  u13/U47/Y (OA222X1_HVT)                  0.06 *     1.19 r
  u13/U48/Y (AO221X1_HVT)                  0.05 *     1.25 r
  u13/U49/Y (OA221X1_HVT)                  0.05 *     1.29 r
  u13/U50/Y (AO221X1_HVT)                  0.05 *     1.35 r
  u13/U51/Y (OA221X1_HVT)                  0.05 *     1.39 r
  u13/U18/Y (AO21X1_LVT)                   0.02 *     1.42 r
  u13/U15/Y (AOI22X1_LVT)                  0.06 *     1.48 f
  u13/U2/Y (INVX1_LVT)                     0.04 *     1.52 r
  u13/U43/Y (AO22X1_HVT)                   0.07 *     1.59 r
  u13/add_22/B[0] (PE_2_DW01_add_0)        0.00       1.59 r
  u13/add_22/U2/Y (AND2X1_LVT)             0.03 *     1.61 r
  u13/add_22/U1_1/CO (FADDX1_HVT)          0.06 *     1.68 r
  u13/add_22/U1_2/CO (FADDX1_HVT)          0.07 *     1.75 r
  u13/add_22/U1_3/CO (FADDX1_HVT)          0.07 *     1.81 r
  u13/add_22/U1_4/CO (FADDX1_HVT)          0.07 *     1.88 r
  u13/add_22/U1_5/CO (FADDX1_HVT)          0.07 *     1.95 r
  u13/add_22/U1_6/CO (FADDX1_HVT)          0.07 *     2.02 r
  u13/add_22/U1_7/CO (FADDX1_HVT)          0.06 *     2.08 r
  u13/add_22/SUM[8] (PE_2_DW01_add_0)      0.00       2.08 r
  u13/U19/Y (AND2X1_LVT)                   0.04 *     2.12 r
  u13/U9/Y (AO221X1_LVT)                   0.05 *     2.17 r
  u13/Accumulate_reg[1]/D (DFFX1_HVT)      0.00 *     2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.01       3.85
  u13/Accumulate_reg[1]/CLK (DFFX1_HVT)
                                           0.00       3.85 r
  library setup time                      -0.04       3.81
  data required time                                  3.81
  -----------------------------------------------------------
  data required time                                  3.81
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: S1[0] (input port clocked by clk)
  Endpoint: u13/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  S1[0] (in)                               0.00       1.00 r
  u13/S1[0] (PE_2)                         0.00       1.00 r
  u13/U44/Y (AO22X1_LVT)                   0.05 *     1.05 r
  u13/U20/Y (INVX1_LVT)                    0.01 *     1.06 f
  u13/U36/Y (NOR2X1_LVT)                   0.04 *     1.10 r
  u13/U46/Y (AND2X1_HVT)                   0.03 *     1.13 r
  u13/U47/Y (OA222X1_HVT)                  0.06 *     1.19 r
  u13/U48/Y (AO221X1_HVT)                  0.05 *     1.25 r
  u13/U49/Y (OA221X1_HVT)                  0.05 *     1.29 r
  u13/U50/Y (AO221X1_HVT)                  0.05 *     1.35 r
  u13/U51/Y (OA221X1_HVT)                  0.05 *     1.39 r
  u13/U18/Y (AO21X1_LVT)                   0.02 *     1.42 r
  u13/U15/Y (AOI22X1_LVT)                  0.06 *     1.48 f
  u13/U2/Y (INVX1_LVT)                     0.04 *     1.52 r
  u13/U43/Y (AO22X1_HVT)                   0.07 *     1.59 r
  u13/add_22/B[0] (PE_2_DW01_add_0)        0.00       1.59 r
  u13/add_22/U2/Y (AND2X1_LVT)             0.03 *     1.61 r
  u13/add_22/U1_1/CO (FADDX1_HVT)          0.06 *     1.68 r
  u13/add_22/U1_2/CO (FADDX1_HVT)          0.07 *     1.75 r
  u13/add_22/U1_3/CO (FADDX1_HVT)          0.07 *     1.81 r
  u13/add_22/U1_4/CO (FADDX1_HVT)          0.07 *     1.88 r
  u13/add_22/U1_5/CO (FADDX1_HVT)          0.07 *     1.95 r
  u13/add_22/U1_6/CO (FADDX1_HVT)          0.07 *     2.02 r
  u13/add_22/U1_7/CO (FADDX1_HVT)          0.06 *     2.08 r
  u13/add_22/SUM[8] (PE_2_DW01_add_0)      0.00       2.08 r
  u13/U19/Y (AND2X1_LVT)                   0.04 *     2.12 r
  u13/U13/Y (AO221X1_LVT)                  0.05 *     2.17 r
  u13/Accumulate_reg[5]/D (DFFX1_HVT)      0.00 *     2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                    3.84       3.84
  clock network delay (propagated)         0.01       3.85
  u13/Accumulate_reg[5]/CLK (DFFX1_HVT)
                                           0.00       3.85 r
  library setup time                      -0.04       3.81
  data required time                                  3.81
  -----------------------------------------------------------
  data required time                                  3.81
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         1.64


1
