// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0.h"
#include "shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<8> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<8> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<8> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<8> > in_elem_data_0_V_read;
    sc_in< sc_lv<8> > in_elem_data_1_V_read;
    sc_in< sc_lv<8> > in_elem_data_2_V_read;
    sc_in< sc_lv<8> > in_elem_data_3_V_read;
    sc_out< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_3_V_blk_n;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217;
    shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s* call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< sc_logic > io_acc_block_signal_op170;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter18_reg;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > kernel_data_V_1_4;
    sc_signal< sc_lv<8> > kernel_data_V_1_5;
    sc_signal< sc_lv<8> > kernel_data_V_1_6;
    sc_signal< sc_lv<8> > kernel_data_V_1_7;
    sc_signal< sc_lv<8> > kernel_data_V_1_8;
    sc_signal< sc_lv<8> > kernel_data_V_1_9;
    sc_signal< sc_lv<8> > kernel_data_V_1_10;
    sc_signal< sc_lv<8> > kernel_data_V_1_11;
    sc_signal< sc_lv<8> > kernel_data_V_1_16;
    sc_signal< sc_lv<8> > kernel_data_V_1_17;
    sc_signal< sc_lv<8> > kernel_data_V_1_18;
    sc_signal< sc_lv<8> > kernel_data_V_1_19;
    sc_signal< sc_lv<8> > kernel_data_V_1_20;
    sc_signal< sc_lv<8> > kernel_data_V_1_21;
    sc_signal< sc_lv<8> > kernel_data_V_1_22;
    sc_signal< sc_lv<8> > kernel_data_V_1_23;
    sc_signal< sc_lv<8> > kernel_data_V_1_28;
    sc_signal< sc_lv<8> > kernel_data_V_1_29;
    sc_signal< sc_lv<8> > kernel_data_V_1_30;
    sc_signal< sc_lv<8> > kernel_data_V_1_31;
    sc_signal< sc_lv<8> > kernel_data_V_1_32;
    sc_signal< sc_lv<8> > kernel_data_V_1_33;
    sc_signal< sc_lv<8> > kernel_data_V_1_34;
    sc_signal< sc_lv<8> > kernel_data_V_1_35;
    sc_signal< sc_lv<32> > sX_1;
    sc_signal< sc_lv<32> > sY_1;
    sc_signal< sc_lv<32> > pY_1;
    sc_signal< sc_lv<32> > pX_1;
    sc_signal< sc_lv<8> > kernel_data_V_1_27_ret_reg_905;
    sc_signal< sc_lv<8> > kernel_data_V_1_26_ret_reg_910;
    sc_signal< sc_lv<8> > kernel_data_V_1_25_ret_reg_915;
    sc_signal< sc_lv<8> > kernel_data_V_1_24_ret_reg_920;
    sc_signal< sc_lv<8> > kernel_data_V_1_15_ret_reg_925;
    sc_signal< sc_lv<8> > kernel_data_V_1_14_ret_reg_930;
    sc_signal< sc_lv<8> > kernel_data_V_1_13_ret_reg_935;
    sc_signal< sc_lv<8> > kernel_data_V_1_12_ret_reg_940;
    sc_signal< sc_lv<8> > kernel_data_V_1_3_ret_reg_945;
    sc_signal< sc_lv<8> > kernel_data_V_1_2_ret_reg_950;
    sc_signal< sc_lv<8> > kernel_data_V_1_1_ret_reg_955;
    sc_signal< sc_lv<8> > kernel_data_V_1_0_ret_reg_960;
    sc_signal< sc_lv<8> > kernel_data_V_1_4_ret_reg_965;
    sc_signal< sc_lv<8> > kernel_data_V_1_5_ret_reg_970;
    sc_signal< sc_lv<8> > kernel_data_V_1_6_ret_reg_975;
    sc_signal< sc_lv<8> > kernel_data_V_1_7_ret_reg_980;
    sc_signal< sc_lv<8> > kernel_data_V_1_8_ret_reg_985;
    sc_signal< sc_lv<8> > kernel_data_V_1_9_ret_reg_990;
    sc_signal< sc_lv<8> > kernel_data_V_1_10_ret_reg_995;
    sc_signal< sc_lv<8> > kernel_data_V_1_11_ret_reg_1000;
    sc_signal< sc_lv<8> > kernel_data_V_1_16_ret_reg_1005;
    sc_signal< sc_lv<8> > kernel_data_V_1_17_ret_reg_1010;
    sc_signal< sc_lv<8> > kernel_data_V_1_18_ret_reg_1015;
    sc_signal< sc_lv<8> > kernel_data_V_1_19_ret_reg_1020;
    sc_signal< sc_lv<8> > kernel_data_V_1_20_ret_reg_1025;
    sc_signal< sc_lv<8> > kernel_data_V_1_21_ret_reg_1030;
    sc_signal< sc_lv<8> > kernel_data_V_1_22_ret_reg_1035;
    sc_signal< sc_lv<8> > kernel_data_V_1_23_ret_reg_1040;
    sc_signal< sc_lv<8> > kernel_data_V_1_28_ret_reg_1045;
    sc_signal< sc_lv<8> > kernel_data_V_1_29_ret_reg_1050;
    sc_signal< sc_lv<8> > kernel_data_V_1_30_ret_reg_1055;
    sc_signal< sc_lv<8> > kernel_data_V_1_31_ret_reg_1060;
    sc_signal< sc_lv<8> > kernel_data_V_1_32_ret_reg_1065;
    sc_signal< sc_lv<8> > kernel_data_V_1_33_ret_reg_1070;
    sc_signal< sc_lv<8> > kernel_data_V_1_34_ret_reg_1075;
    sc_signal< sc_lv<8> > kernel_data_V_1_35_ret_reg_1080;
    sc_signal< sc_lv<1> > and_ln289_14_fu_789_p2;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln289_14_reg_1085_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln313_fu_795_p2;
    sc_signal< sc_lv<1> > icmp_ln313_reg_1089;
    sc_signal< sc_lv<32> > select_ln323_fu_869_p3;
    sc_signal< sc_lv<1> > icmp_ln317_fu_845_p2;
    sc_signal< sc_lv<8> > res_out_0_V_reg_1101;
    sc_signal< sc_lv<8> > res_out_1_V_reg_1106;
    sc_signal< sc_lv<8> > res_out_2_V_reg_1111;
    sc_signal< sc_lv<8> > res_out_3_V_reg_1116;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217_ap_return_0;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217_ap_return_1;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217_ap_return_2;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217_ap_return_3;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp124;
    sc_signal< sc_logic > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_start;
    sc_signal< sc_logic > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_done;
    sc_signal< sc_logic > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_idle;
    sc_signal< sc_logic > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_ready;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_0;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_1;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_2;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_3;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_4;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_5;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_6;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_7;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_8;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_9;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_10;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_11;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_12;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_13;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_14;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_15;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_16;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_17;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_18;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_19;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_20;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_21;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_22;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_23;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_24;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_25;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_26;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_27;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_28;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_29;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_30;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_31;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_32;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_33;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_34;
    sc_signal< sc_lv<8> > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_return_35;
    sc_signal< sc_logic > call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call32;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call32;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call32;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call32;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call32;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call32;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call32;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call32;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call32;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call32;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call32;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call32;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call32;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call32;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call32;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call32;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call32;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call32;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call32;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call32;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp49;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_reg_206;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_reg_206;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_reg_206;
    sc_signal< sc_lv<32> > select_ln328_fu_819_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_1_load;
    sc_signal< sc_lv<32> > add_ln321_fu_851_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_801_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<31> > tmp_fu_741_p4;
    sc_signal< sc_lv<31> > tmp_4510_fu_761_p4;
    sc_signal< sc_lv<1> > icmp_ln289_fu_721_p2;
    sc_signal< sc_lv<1> > icmp_ln289_19_fu_731_p2;
    sc_signal< sc_lv<1> > icmp_ln289_20_fu_751_p2;
    sc_signal< sc_lv<1> > icmp_ln289_21_fu_771_p2;
    sc_signal< sc_lv<1> > and_ln289_13_fu_783_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_777_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_813_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_863_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to18;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1178;
    sc_signal< bool > ap_condition_1247;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln321_fu_851_p2();
    void thread_add_ln323_fu_863_p2();
    void thread_add_ln326_fu_801_p2();
    void thread_add_ln328_fu_813_p2();
    void thread_and_ln289_13_fu_783_p2();
    void thread_and_ln289_14_fu_789_p2();
    void thread_and_ln289_fu_777_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp124();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp49();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call0();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call32();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call0();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call32();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call0();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call32();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call0();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call32();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call0();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call32();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call0();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call32();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call0();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call32();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call0();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call32();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call0();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call32();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call0();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call32();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call32();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call0();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call32();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call0();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call32();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call0();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call32();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call0();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call32();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call0();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call32();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call0();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call32();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call0();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call32();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call0();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call32();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call0();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call32();
    void thread_ap_condition_1178();
    void thread_ap_condition_1247();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to18();
    void thread_ap_phi_reg_pp0_iter0_storemerge_reg_206();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_sig_allocacmp_sY_1_load();
    void thread_call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_ce();
    void thread_call_ret7_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s_fu_257_ap_start();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0_fu_217_ap_ce();
    void thread_icmp_ln289_19_fu_731_p2();
    void thread_icmp_ln289_20_fu_751_p2();
    void thread_icmp_ln289_21_fu_771_p2();
    void thread_icmp_ln289_fu_721_p2();
    void thread_icmp_ln313_fu_795_p2();
    void thread_icmp_ln317_fu_845_p2();
    void thread_io_acc_block_signal_op170();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_select_ln323_fu_869_p3();
    void thread_select_ln328_fu_819_p3();
    void thread_tmp_4510_fu_761_p4();
    void thread_tmp_fu_741_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
