Info (10281): Verilog HDL Declaration information at execute.sv(455): object "load_mask" differs only in case from object "LOAD_MASK" in the same scope File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 455
Warning (10268): Verilog HDL information at interrupt_control.sv(58): always construct contains both blocking and non-blocking assignments File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 58
Warning (10268): Verilog HDL information at pipeline_control.sv(489): always construct contains both blocking and non-blocking assignments File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 489
Warning (10268): Verilog HDL information at uart_receiver.v(69): always construct contains both blocking and non-blocking assignments File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 69
