TimeQuest Timing Analyzer report for DigitalLife
Tue Mar 17 22:50:19 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Hold: 'clk'
 13. Minimum Pulse Width: 'clk'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Setup Transfers
 17. Hold Transfers
 18. Report TCCS
 19. Report RSKM
 20. Unconstrained Paths
 21. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DigitalLife                                                       ;
; Device Family      ; MAX II                                                            ;
; Device Name        ; EPM240T100C5                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                              ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 356.25 MHz ; 304.04 MHz      ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Setup Summary                  ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.807 ; -11.518       ;
+-------+--------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.680 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------+
; Minimum Pulse Width Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.289 ; -2.289        ;
+-------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                   ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; -1.807 ; natural_seq[1] ; natural_seq[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.474      ;
; -1.806 ; natural_seq[1] ; natural_seq[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.473      ;
; -1.746 ; natural_seq[0] ; natural_seq[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.413      ;
; -1.717 ; natural_seq[3] ; natural_seq[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.384      ;
; -1.715 ; natural_seq[3] ; natural_seq[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.382      ;
; -1.701 ; even_seq[1]    ; even_seq[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.368      ;
; -1.701 ; even_seq[1]    ; even_seq[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.368      ;
; -1.501 ; natural_seq[2] ; natural_seq[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.168      ;
; -1.500 ; natural_seq[2] ; natural_seq[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.167      ;
; -1.493 ; even_seq[1]    ; even_seq[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.160      ;
; -1.489 ; natural_seq[2] ; natural_seq[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.156      ;
; -1.475 ; even_seq[3]    ; even_seq[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.142      ;
; -1.473 ; even_seq[3]    ; even_seq[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.140      ;
; -1.269 ; natural_seq[0] ; natural_seq[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.936      ;
; -1.267 ; natural_seq[0] ; natural_seq[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.934      ;
; -1.264 ; natural_seq[0] ; natural_seq[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.931      ;
; -1.240 ; natural_seq[1] ; natural_seq[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.907      ;
; -1.236 ; even_seq[2]    ; even_seq[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 1.903      ;
; -1.235 ; even_seq[2]    ; even_seq[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 1.902      ;
; -1.234 ; even_seq[2]    ; even_seq[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 1.901      ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                   ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 1.680 ; even_seq[2]    ; even_seq[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.901      ;
; 1.681 ; even_seq[2]    ; even_seq[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.902      ;
; 1.682 ; even_seq[2]    ; even_seq[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.903      ;
; 1.686 ; natural_seq[1] ; natural_seq[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.710 ; natural_seq[0] ; natural_seq[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.931      ;
; 1.713 ; natural_seq[0] ; natural_seq[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.934      ;
; 1.715 ; natural_seq[0] ; natural_seq[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.936      ;
; 1.919 ; even_seq[3]    ; even_seq[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.921 ; even_seq[3]    ; even_seq[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.935 ; natural_seq[2] ; natural_seq[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.939 ; even_seq[1]    ; even_seq[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.946 ; natural_seq[2] ; natural_seq[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.947 ; natural_seq[2] ; natural_seq[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 2.147 ; even_seq[1]    ; even_seq[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.368      ;
; 2.147 ; even_seq[1]    ; even_seq[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.368      ;
; 2.161 ; natural_seq[3] ; natural_seq[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.382      ;
; 2.163 ; natural_seq[3] ; natural_seq[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.384      ;
; 2.192 ; natural_seq[0] ; natural_seq[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.413      ;
; 2.252 ; natural_seq[1] ; natural_seq[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.473      ;
; 2.253 ; natural_seq[1] ; natural_seq[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.474      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk                ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; even_seq[1]        ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; even_seq[1]        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; even_seq[2]        ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; even_seq[2]        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; even_seq[3]        ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; even_seq[3]        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; natural_seq[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; natural_seq[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; natural_seq[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; natural_seq[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[3]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; even_seq[1]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; even_seq[1]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; even_seq[2]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; even_seq[2]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; even_seq[3]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; even_seq[3]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; natural_seq[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; natural_seq[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; natural_seq[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; natural_seq[3]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; natural_seq[3]|clk ;
+--------+--------------+----------------+------------------+-------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; even_out[*]          ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  even_out[1]         ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  even_out[2]         ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  even_out[3]         ; clk        ; 7.452  ; 7.452  ; Rise       ; clk             ;
; natural_out[*]       ; clk        ; 11.916 ; 11.916 ; Rise       ; clk             ;
;  natural_out[0]      ; clk        ; 11.274 ; 11.274 ; Rise       ; clk             ;
;  natural_out[1]      ; clk        ; 10.744 ; 10.744 ; Rise       ; clk             ;
;  natural_out[2]      ; clk        ; 10.209 ; 10.209 ; Rise       ; clk             ;
;  natural_out[3]      ; clk        ; 11.916 ; 11.916 ; Rise       ; clk             ;
;  natural_out[4]      ; clk        ; 10.201 ; 10.201 ; Rise       ; clk             ;
;  natural_out[5]      ; clk        ; 11.915 ; 11.915 ; Rise       ; clk             ;
;  natural_out[6]      ; clk        ; 10.712 ; 10.712 ; Rise       ; clk             ;
; natural_out_test[*]  ; clk        ; 8.633  ; 8.633  ; Rise       ; clk             ;
;  natural_out_test[0] ; clk        ; 8.053  ; 8.053  ; Rise       ; clk             ;
;  natural_out_test[1] ; clk        ; 7.929  ; 7.929  ; Rise       ; clk             ;
;  natural_out_test[2] ; clk        ; 8.633  ; 8.633  ; Rise       ; clk             ;
;  natural_out_test[3] ; clk        ; 7.955  ; 7.955  ; Rise       ; clk             ;
; odd_out[*]           ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  odd_out[1]          ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  odd_out[2]          ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  odd_out[3]          ; clk        ; 7.452  ; 7.452  ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; even_out[*]          ; clk        ; 7.452  ; 7.452  ; Rise       ; clk             ;
;  even_out[1]         ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  even_out[2]         ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  even_out[3]         ; clk        ; 7.452  ; 7.452  ; Rise       ; clk             ;
; natural_out[*]       ; clk        ; 8.684  ; 8.684  ; Rise       ; clk             ;
;  natural_out[0]      ; clk        ; 9.757  ; 9.757  ; Rise       ; clk             ;
;  natural_out[1]      ; clk        ; 9.317  ; 9.317  ; Rise       ; clk             ;
;  natural_out[2]      ; clk        ; 8.692  ; 8.692  ; Rise       ; clk             ;
;  natural_out[3]      ; clk        ; 10.399 ; 10.399 ; Rise       ; clk             ;
;  natural_out[4]      ; clk        ; 8.684  ; 8.684  ; Rise       ; clk             ;
;  natural_out[5]      ; clk        ; 10.398 ; 10.398 ; Rise       ; clk             ;
;  natural_out[6]      ; clk        ; 9.301  ; 9.301  ; Rise       ; clk             ;
; natural_out_test[*]  ; clk        ; 7.929  ; 7.929  ; Rise       ; clk             ;
;  natural_out_test[0] ; clk        ; 8.053  ; 8.053  ; Rise       ; clk             ;
;  natural_out_test[1] ; clk        ; 7.929  ; 7.929  ; Rise       ; clk             ;
;  natural_out_test[2] ; clk        ; 8.633  ; 8.633  ; Rise       ; clk             ;
;  natural_out_test[3] ; clk        ; 7.955  ; 7.955  ; Rise       ; clk             ;
; odd_out[*]           ; clk        ; 7.452  ; 7.452  ; Rise       ; clk             ;
;  odd_out[1]          ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  odd_out[2]          ; clk        ; 7.913  ; 7.913  ; Rise       ; clk             ;
;  odd_out[3]          ; clk        ; 7.452  ; 7.452  ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 20       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 20       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 17 22:50:17 2020
Info: Command: quartus_sta DigitalLife -c DigitalLife
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DigitalLife.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.807       -11.518 clk 
Info (332146): Worst-case hold slack is 1.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.680         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.289        -2.289 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4526 megabytes
    Info: Processing ended: Tue Mar 17 22:50:19 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


