# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ipshared/0273/sim/ATAD_SPLIT_4.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ip/quatre_bit_add_ATAD_SPLIT_4_0_0/sim/quatre_bit_add_ATAD_SPLIT_4_0_0.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ip/quatre_bit_add_ATAD_SPLIT_4_0_1/sim/quatre_bit_add_ATAD_SPLIT_4_0_1.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ipshared/2752/sim/bit_add.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ip/quatre_bit_add_bit_add_0_0/sim/quatre_bit_add_bit_add_0_0.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ip/quatre_bit_add_bit_add_0_1/sim/quatre_bit_add_bit_add_0_1.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ip/quatre_bit_add_bit_add_0_2/sim/quatre_bit_add_bit_add_0_2.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/ip/quatre_bit_add_bit_add_0_3/sim/quatre_bit_add_bit_add_0_3.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/quatre_bit_add/sim/quatre_bit_add.vhd" \
"../../../../labo2_ta3_zebi.srcs/sources_1/bd/quatre_bit_add/hdl/quatre_bit_add_wrapper.vhd" \

# Do not sort compile order
nosort
