{"sha": "84818dbb70375810557ce9d8880c4345e845c01d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODQ4MThkYmI3MDM3NTgxMDU1N2NlOWQ4ODgwYzQzNDVlODQ1YzAxZA==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@st.com", "date": "2019-09-10T07:58:44Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2019-09-10T07:58:44Z"}, "message": "[ARM/FDPIC v6 13/24] [ARM] FDPIC: Force LSB bit for PC in Cortex-M  architecture\n\nWithout this, when we are unwinding across a signal frame we can jump\nto an even address which leads to an exception.\n\nThis is needed in __gnu_persnality_sigframe_fdpic() when restoring the\nPC from the signal frame since the PC saved by the kernel has the LSB\nbit set to zero.\n\n2019-09-10  Christophe Lyon  <christophe.lyon@st.com>\n\tMicka\u00ebl Gu\u00ean\u00e9 <mickael.guene@st.com>\n\n\tlibgcc/\n\t* config/arm/unwind-arm.c (_Unwind_VRS_Set): Handle thumb-only\n\tarchitecture.\n\n\nCo-Authored-By: Micka\u00ebl Gu\u00ean\u00e9 <mickael.guene@st.com>\n\nFrom-SVN: r275575", "tree": {"sha": "05518d4a47b33ba9fb18fe2c4b548d0c2b60d4fc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/05518d4a47b33ba9fb18fe2c4b548d0c2b60d4fc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/84818dbb70375810557ce9d8880c4345e845c01d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84818dbb70375810557ce9d8880c4345e845c01d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/84818dbb70375810557ce9d8880c4345e845c01d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84818dbb70375810557ce9d8880c4345e845c01d/comments", "author": null, "committer": null, "parents": [{"sha": "bb33a88e3d4746470d3f969c6d764d20d726f9f1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bb33a88e3d4746470d3f969c6d764d20d726f9f1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bb33a88e3d4746470d3f969c6d764d20d726f9f1"}], "stats": {"total": 12, "additions": 11, "deletions": 1}, "files": [{"sha": "d61374d6cfe6047ede0e9fec6af83684f67310a0", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84818dbb70375810557ce9d8880c4345e845c01d/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84818dbb70375810557ce9d8880c4345e845c01d/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=84818dbb70375810557ce9d8880c4345e845c01d", "patch": "@@ -1,7 +1,12 @@\n 2019-09-10  Christophe Lyon  <christophe.lyon@st.com>\n \tMicka\u00ebl Gu\u00ean\u00e9 <mickael.guene@st.com>\n \n-\tlibgcc/\n+\t* config/arm/unwind-arm.c (_Unwind_VRS_Set): Handle thumb-only\n+\tarchitecture.\n+\n+2019-09-10  Christophe Lyon  <christophe.lyon@st.com>\n+\tMicka\u00ebl Gu\u00ean\u00e9 <mickael.guene@st.com>\n+\n \t* unwind-arm-common.inc (ARM_SET_R7_RT_SIGRETURN)\n \t(THUMB2_SET_R7_RT_SIGRETURN, FDPIC_LDR_R12_WITH_FUNCDESC)\n \t(FDPIC_LDR_R9_WITH_GOT, FDPIC_LDR_PC_WITH_RESTORER)"}, {"sha": "8313ee03e903b4f8a0873d4aa2e196624bc4ddd8", "filename": "libgcc/config/arm/unwind-arm.c", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84818dbb70375810557ce9d8880c4345e845c01d/libgcc%2Fconfig%2Farm%2Funwind-arm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84818dbb70375810557ce9d8880c4345e845c01d/libgcc%2Fconfig%2Farm%2Funwind-arm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Farm%2Funwind-arm.c?ref=84818dbb70375810557ce9d8880c4345e845c01d", "patch": "@@ -199,6 +199,11 @@ _Unwind_VRS_Result _Unwind_VRS_Set (_Unwind_Context *context,\n \treturn _UVRSR_FAILED;\n \n       vrs->core.r[regno] = *(_uw *) valuep;\n+#if defined(__thumb__)\n+      /* Force LSB bit since we always run thumb code.  */\n+      if (regno == R_PC)\n+\tvrs->core.r[regno] |= 1;\n+#endif\n       return _UVRSR_OK;\n \n     case _UVRSC_VFP:"}]}