# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:24:37 on Aug 28,2025
# vlog -reportprogress 300 binary_gray.v "+acc" 
# -- Compiling module binary_gray
# -- Compiling module binary_gray_tb
# ** Error: (vlog-13069) binary_gray.v(15): near "=": syntax error, unexpected '='.
# ** Error: binary_gray.v(15): (vlog-13205) Syntax error found in the scope following 'b1'. Is there a missing '::'?
# End time: 12:24:38 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog binary_gray.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:28:18 on Aug 28,2025
# vlog -reportprogress 300 binary_gray.v "+acc" 
# -- Compiling module binary_gray
# -- Compiling module binary_gray_tb
# 
# Top level modules:
# 	binary_gray_tb
# End time: 12:28:18 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim binary_gray_tb 
# Start time: 12:28:18 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.binary_gray_tb(fast)
# Loading work.binary_gray(fast)
#  b0=0    b1=1     b2=1     b3=1    g0=1    g1=1    g2=0    g3=1    $time=0    
#  b0=1    b1=1     b2=1     b3=0    g0=0    g1=0    g2=1    g3=0    $time=10    
#  b0=1    b1=1     b2=0     b3=1    g0=0    g1=0    g2=1    g3=1    $time=20    
#  b0=1    b1=0     b2=1     b3=0    g0=1    g1=1    g2=1    g3=0    $time=30    
#  b0=1    b1=0     b2=1     b3=1    g0=0    g1=0    g2=0    g3=1    $time=40    
#  b0=0    b1=1     b2=0     b3=0    g0=1    g1=1    g2=0    g3=0    $time=50    
#  b0=0    b1=1     b2=0     b3=1    g0=0    g1=0    g2=1    g3=1    $time=60    
#  b0=1    b1=1     b2=1     b3=0    g0=0    g1=0    g2=1    g3=0    $time=70    
#  b0=0    b1=0     b2=0     b3=1    g0=1    g1=1    g2=1    g3=1    $time=80    
#  b0=0    b1=1     b2=1     b3=1    g0=1    g1=1    g2=0    g3=1    $time=90    
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:36:48 on Aug 28,2025
# vlog -reportprogress 300 binary_gray.v "+acc" 
# -- Compiling module binary_gray
# -- Compiling module binary_gray_tb
# 
# Top level modules:
# 	binary_gray_tb
# End time: 12:36:48 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:36:52 on Aug 28,2025, Elapsed time: 0:08:34
# Errors: 0, Warnings: 0
# vsim binary_gray_tb 
# Start time: 12:36:52 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.binary_gray_tb(fast)
# Loading work.binary_gray(fast)
#  b=100      g=111       $time=0    
#  b=1      g=1       $time=10    
#  b=1001      g=1110       $time=20    
#  b=11      g=10       $time=30    
#  b=1101      g=1001       $time=40    
#  b=101      g=110       $time=60    
#  b=10      g=11       $time=70    
#  b=1      g=1       $time=80    
#  b=1101      g=1001       $time=90    
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:34 on Aug 28,2025
# vlog -reportprogress 300 binary_gray.v "+acc" 
# -- Compiling module binary_gray
# -- Compiling module binary_gray_tb
# 
# Top level modules:
# 	binary_gray_tb
# End time: 12:37:34 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:37:38 on Aug 28,2025, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim binary_gray_tb 
# Start time: 12:37:38 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.binary_gray_tb(fast)
# Loading work.binary_gray(fast)
#  b=100             g=111             $time=0    
#  b=1             g=1             $time=10    
#  b=1001             g=1110             $time=20    
#  b=11             g=10             $time=30    
#  b=1101             g=1001             $time=40    
#  b=101             g=110             $time=60    
#  b=10             g=11             $time=70    
#  b=1             g=1             $time=80    
#  b=1101             g=1001             $time=90    
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/VLSI1ST/GATE_LEVELL/BINARY_GRAY/wave.do
# End time: 12:50:35 on Aug 28,2025, Elapsed time: 0:12:57
# Errors: 0, Warnings: 0
