{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 14:54:40 2012 " "Info: Processing started: Sat Mar 10 14:54:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dout1\[0\] " "Info: Detected ripple clock \"dout1\[0\]\" as buffer" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dout3\[0\] " "Info: Detected ripple clock \"dout3\[0\]\" as buffer" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dout2\[0\] " "Info: Detected ripple clock \"dout2\[0\]\" as buffer" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_done\[0\] " "Info: Detected gated clock \"key_done\[0\]\" as buffer" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_done\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sec " "Info: Detected ripple clock \"sec\" as buffer" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[17\] " "Info: Detected ripple clock \"count\[17\]\" as buffer" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 29 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hour\[4\] register disp_dat\[0\] 58.72 MHz 17.03 ns Internal " "Info: Clock \"clk\" has Internal fmax of 58.72 MHz between source register \"hour\[4\]\" and destination register \"disp_dat\[0\]\" (period= 17.03 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.060 ns + Longest register register " "Info: + Longest register to register delay is 4.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour\[4\] 1 REG LCFF_X15_Y4_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 6; REG Node = 'hour\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour[4] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns Mux3~0 2 COMB LCCOMB_X15_Y4_N10 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X15_Y4_N10; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { hour[4] Mux3~0 } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.206 ns) 2.313 ns Mux3~1 3 COMB LCCOMB_X13_Y5_N0 1 " "Info: 3: + IC(1.470 ns) + CELL(0.206 ns) = 2.313 ns; Loc. = LCCOMB_X13_Y5_N0; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { Mux3~0 Mux3~1 } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.881 ns Mux3~2 4 COMB LCCOMB_X13_Y5_N2 1 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.881 ns; Loc. = LCCOMB_X13_Y5_N2; Fanout = 1; COMB Node = 'Mux3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Mux3~1 Mux3~2 } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.460 ns) 4.060 ns disp_dat\[0\] 5 REG LCFF_X13_Y5_N9 7 " "Info: 5: + IC(0.719 ns) + CELL(0.460 ns) = 4.060 ns; Loc. = LCFF_X13_Y5_N9; Fanout = 7; REG Node = 'disp_dat\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { Mux3~2 disp_dat[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.078 ns ( 26.55 % ) " "Info: Total cell delay = 1.078 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.982 ns ( 73.45 % ) " "Info: Total interconnect delay = 2.982 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { hour[4] Mux3~0 Mux3~1 Mux3~2 disp_dat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { hour[4] {} Mux3~0 {} Mux3~1 {} Mux3~2 {} disp_dat[0] {} } { 0.000ns 0.431ns 1.470ns 0.362ns 0.719ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.191 ns - Smallest " "Info: - Smallest clock skew is -4.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns disp_dat\[0\] 3 REG LCFF_X13_Y5_N9 7 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X13_Y5_N9; Fanout = 7; REG Node = 'disp_dat\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl disp_dat[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl disp_dat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} disp_dat[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.934 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.970 ns) 3.601 ns sec 2 REG LCFF_X17_Y7_N17 9 " "Info: 2: + IC(1.531 ns) + CELL(0.970 ns) = 3.601 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 9; REG Node = 'sec'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk sec } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.000 ns) 5.435 ns sec~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.834 ns) + CELL(0.000 ns) = 5.435 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'sec~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { sec sec~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 6.934 ns hour\[4\] 4 REG LCFF_X15_Y4_N1 6 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 6.934 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 6; REG Node = 'hour\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { sec~clkctrl hour[4] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.46 % ) " "Info: Total cell delay = 2.736 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 60.54 % ) " "Info: Total interconnect delay = 4.198 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk sec sec~clkctrl hour[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk {} clk~combout {} sec {} sec~clkctrl {} hour[4] {} } { 0.000ns 0.000ns 1.531ns 1.834ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl disp_dat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} disp_dat[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk sec sec~clkctrl hour[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk {} clk~combout {} sec {} sec~clkctrl {} hour[4] {} } { 0.000ns 0.000ns 1.531ns 1.834ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 106 -1 0 } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 55 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { hour[4] Mux3~0 Mux3~1 Mux3~2 disp_dat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { hour[4] {} Mux3~0 {} Mux3~1 {} Mux3~2 {} disp_dat[0] {} } { 0.000ns 0.431ns 1.470ns 0.362ns 0.719ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl disp_dat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} disp_dat[0] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk sec sec~clkctrl hour[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk {} clk~combout {} sec {} sec~clkctrl {} hour[4] {} } { 0.000ns 0.000ns 1.531ns 1.834ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "keyen keyen clk 90 ps " "Info: Found hold time violation between source  pin or register \"keyen\" and destination pin or register \"keyen\" for clock \"clk\" (Hold time is 90 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.589 ns + Largest " "Info: + Largest clock skew is 0.589 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.262 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 3.520 ns count\[17\] 2 REG LCFF_X18_Y6_N11 24 " "Info: 2: + IC(1.450 ns) + CELL(0.970 ns) = 3.520 ns; Loc. = LCFF_X18_Y6_N11; Fanout = 24; REG Node = 'count\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clk count[17] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.970 ns) 6.295 ns dout2\[0\] 3 REG LCFF_X10_Y6_N5 2 " "Info: 3: + IC(1.805 ns) + CELL(0.970 ns) = 6.295 ns; Loc. = LCFF_X10_Y6_N5; Fanout = 2; REG Node = 'dout2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { count[17] dout2[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.539 ns) 7.277 ns key_done\[0\] 4 COMB LCCOMB_X10_Y6_N24 1 " "Info: 4: + IC(0.443 ns) + CELL(0.539 ns) = 7.277 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'key_done\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { dout2[0] key_done[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.666 ns) 8.262 ns keyen 5 REG LCFF_X10_Y6_N17 8 " "Info: 5: + IC(0.319 ns) + CELL(0.666 ns) = 8.262 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 8; REG Node = 'keyen'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { key_done[0] keyen } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.245 ns ( 51.38 % ) " "Info: Total cell delay = 4.245 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.017 ns ( 48.62 % ) " "Info: Total interconnect delay = 4.017 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.262 ns" { clk count[17] dout2[0] key_done[0] keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.262 ns" { clk {} clk~combout {} count[17] {} dout2[0] {} key_done[0] {} keyen {} } { 0.000ns 0.000ns 1.450ns 1.805ns 0.443ns 0.319ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.539ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.673 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 3.520 ns count\[17\] 2 REG LCFF_X18_Y6_N11 24 " "Info: 2: + IC(1.450 ns) + CELL(0.970 ns) = 3.520 ns; Loc. = LCFF_X18_Y6_N11; Fanout = 24; REG Node = 'count\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clk count[17] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.970 ns) 6.295 ns dout3\[0\] 3 REG LCFF_X10_Y6_N25 1 " "Info: 3: + IC(1.805 ns) + CELL(0.970 ns) = 6.295 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 1; REG Node = 'dout3\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { count[17] dout3[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 6.688 ns key_done\[0\] 4 COMB LCCOMB_X10_Y6_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.393 ns) = 6.688 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'key_done\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { dout3[0] key_done[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.666 ns) 7.673 ns keyen 5 REG LCFF_X10_Y6_N17 8 " "Info: 5: + IC(0.319 ns) + CELL(0.666 ns) = 7.673 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 8; REG Node = 'keyen'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { key_done[0] keyen } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.099 ns ( 53.42 % ) " "Info: Total cell delay = 4.099 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.574 ns ( 46.58 % ) " "Info: Total interconnect delay = 3.574 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { clk count[17] dout3[0] key_done[0] keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { clk {} clk~combout {} count[17] {} dout3[0] {} key_done[0] {} keyen {} } { 0.000ns 0.000ns 1.450ns 1.805ns 0.000ns 0.319ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.262 ns" { clk count[17] dout2[0] key_done[0] keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.262 ns" { clk {} clk~combout {} count[17] {} dout2[0] {} key_done[0] {} keyen {} } { 0.000ns 0.000ns 1.450ns 1.805ns 0.443ns 0.319ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.539ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { clk count[17] dout3[0] key_done[0] keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { clk {} clk~combout {} count[17] {} dout3[0] {} key_done[0] {} keyen {} } { 0.000ns 0.000ns 1.450ns 1.805ns 0.000ns 0.319ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyen 1 REG LCFF_X10_Y6_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 8; REG Node = 'keyen'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyen } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns keyen~0 2 COMB LCCOMB_X10_Y6_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'keyen~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { keyen keyen~0 } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns keyen 3 REG LCFF_X10_Y6_N17 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 8; REG Node = 'keyen'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { keyen~0 keyen } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { keyen keyen~0 keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { keyen {} keyen~0 {} keyen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.262 ns" { clk count[17] dout2[0] key_done[0] keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.262 ns" { clk {} clk~combout {} count[17] {} dout2[0] {} key_done[0] {} keyen {} } { 0.000ns 0.000ns 1.450ns 1.805ns 0.443ns 0.319ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.539ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { clk count[17] dout3[0] key_done[0] keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { clk {} clk~combout {} count[17] {} dout3[0] {} key_done[0] {} keyen {} } { 0.000ns 0.000ns 1.450ns 1.805ns 0.000ns 0.319ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.393ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { keyen keyen~0 keyen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { keyen {} keyen~0 {} keyen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dout1\[0\] key_in\[0\] clk 1.555 ns register " "Info: tsu for register \"dout1\[0\]\" (data pin = \"key_in\[0\]\", clock pin = \"clk\") is 1.555 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.586 ns + Longest pin register " "Info: + Longest pin to register delay is 7.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns key_in\[0\] 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'key_in\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.181 ns) + CELL(0.460 ns) 7.586 ns dout1\[0\] 2 REG LCFF_X10_Y6_N11 2 " "Info: 2: + IC(6.181 ns) + CELL(0.460 ns) = 7.586 ns; Loc. = LCFF_X10_Y6_N11; Fanout = 2; REG Node = 'dout1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { key_in[0] dout1[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 18.52 % ) " "Info: Total cell delay = 1.405 ns ( 18.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.181 ns ( 81.48 % ) " "Info: Total interconnect delay = 6.181 ns ( 81.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { key_in[0] dout1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.586 ns" { key_in[0] {} key_in[0]~combout {} dout1[0] {} } { 0.000ns 0.000ns 6.181ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.991 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 3.520 ns count\[17\] 2 REG LCFF_X18_Y6_N11 24 " "Info: 2: + IC(1.450 ns) + CELL(0.970 ns) = 3.520 ns; Loc. = LCFF_X18_Y6_N11; Fanout = 24; REG Node = 'count\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clk count[17] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.666 ns) 5.991 ns dout1\[0\] 3 REG LCFF_X10_Y6_N11 2 " "Info: 3: + IC(1.805 ns) + CELL(0.666 ns) = 5.991 ns; Loc. = LCFF_X10_Y6_N11; Fanout = 2; REG Node = 'dout1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { count[17] dout1[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 45.67 % ) " "Info: Total cell delay = 2.736 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.255 ns ( 54.33 % ) " "Info: Total interconnect delay = 3.255 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { clk count[17] dout1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { clk {} clk~combout {} count[17] {} dout1[0] {} } { 0.000ns 0.000ns 1.450ns 1.805ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { key_in[0] dout1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.586 ns" { key_in[0] {} key_in[0]~combout {} dout1[0] {} } { 0.000ns 0.000ns 6.181ns } { 0.000ns 0.945ns 0.460ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { clk count[17] dout1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { clk {} clk~combout {} count[17] {} dout1[0] {} } { 0.000ns 0.000ns 1.450ns 1.805ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sm_seg\[0\] sm_seg_r\[0\] 8.442 ns register " "Info: tco from clock \"clk\" to destination pin \"sm_seg\[0\]\" through register \"sm_seg_r\[0\]\" is 8.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.728 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.666 ns) 2.728 ns sm_seg_r\[0\] 3 REG LCFF_X17_Y7_N11 1 " "Info: 3: + IC(0.819 ns) + CELL(0.666 ns) = 2.728 ns; Loc. = LCFF_X17_Y7_N11; Fanout = 1; REG Node = 'sm_seg_r\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk~clkctrl sm_seg_r[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.74 % ) " "Info: Total cell delay = 1.766 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.962 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { clk clk~clkctrl sm_seg_r[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { clk {} clk~combout {} clk~clkctrl {} sm_seg_r[0] {} } { 0.000ns 0.000ns 0.143ns 0.819ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.410 ns + Longest register pin " "Info: + Longest register to pin delay is 5.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_seg_r\[0\] 1 REG LCFF_X17_Y7_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N11; Fanout = 1; REG Node = 'sm_seg_r\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg_r[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.174 ns) + CELL(3.236 ns) 5.410 ns sm_seg\[0\] 2 PIN PIN_53 0 " "Info: 2: + IC(2.174 ns) + CELL(3.236 ns) = 5.410 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'sm_seg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { sm_seg_r[0] sm_seg[0] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 59.82 % ) " "Info: Total cell delay = 3.236 ns ( 59.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.174 ns ( 40.18 % ) " "Info: Total interconnect delay = 2.174 ns ( 40.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { sm_seg_r[0] sm_seg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { sm_seg_r[0] {} sm_seg[0] {} } { 0.000ns 2.174ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { clk clk~clkctrl sm_seg_r[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { clk {} clk~combout {} clk~clkctrl {} sm_seg_r[0] {} } { 0.000ns 0.000ns 0.143ns 0.819ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { sm_seg_r[0] sm_seg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { sm_seg_r[0] {} sm_seg[0] {} } { 0.000ns 2.174ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dout1\[1\] key_in\[1\] clk -0.292 ns register " "Info: th for register \"dout1\[1\]\" (data pin = \"key_in\[1\]\", clock pin = \"clk\") is -0.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.827 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 3.520 ns count\[17\] 2 REG LCFF_X18_Y6_N11 24 " "Info: 2: + IC(1.450 ns) + CELL(0.970 ns) = 3.520 ns; Loc. = LCFF_X18_Y6_N11; Fanout = 24; REG Node = 'count\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clk count[17] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 5.349 ns count\[17\]~clkctrl 3 COMB CLKCTRL_G1 3 " "Info: 3: + IC(1.829 ns) + CELL(0.000 ns) = 5.349 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'count\[17\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { count[17] count[17]~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.827 ns dout1\[1\] 4 REG LCFF_X2_Y6_N29 2 " "Info: 4: + IC(0.812 ns) + CELL(0.666 ns) = 6.827 ns; Loc. = LCFF_X2_Y6_N29; Fanout = 2; REG Node = 'dout1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { count[17]~clkctrl dout1[1] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 40.08 % ) " "Info: Total cell delay = 2.736 ns ( 40.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.091 ns ( 59.92 % ) " "Info: Total interconnect delay = 4.091 ns ( 59.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { clk count[17] count[17]~clkctrl dout1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { clk {} clk~combout {} count[17] {} count[17]~clkctrl {} dout1[1] {} } { 0.000ns 0.000ns 1.450ns 1.829ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.425 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns key_in\[1\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'key_in\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[1] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.010 ns) + CELL(0.460 ns) 7.425 ns dout1\[1\] 2 REG LCFF_X2_Y6_N29 2 " "Info: 2: + IC(6.010 ns) + CELL(0.460 ns) = 7.425 ns; Loc. = LCFF_X2_Y6_N29; Fanout = 2; REG Node = 'dout1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { key_in[1] dout1[1] } "NODE_NAME" } } { "clock.v" "" { Text "H:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：时钟数码管显示/clock.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 19.06 % ) " "Info: Total cell delay = 1.415 ns ( 19.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.010 ns ( 80.94 % ) " "Info: Total interconnect delay = 6.010 ns ( 80.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { key_in[1] dout1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { key_in[1] {} key_in[1]~combout {} dout1[1] {} } { 0.000ns 0.000ns 6.010ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { clk count[17] count[17]~clkctrl dout1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { clk {} clk~combout {} count[17] {} count[17]~clkctrl {} dout1[1] {} } { 0.000ns 0.000ns 1.450ns 1.829ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { key_in[1] dout1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { key_in[1] {} key_in[1]~combout {} dout1[1] {} } { 0.000ns 0.000ns 6.010ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 14:54:43 2012 " "Info: Processing ended: Sat Mar 10 14:54:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
