INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:54:21 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bnn
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.812ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.534ns (21.017%)  route 5.765ns (78.983%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3227, unset)         0.672     0.672    c_LSQ_data/loadQ/clk
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_data/loadQ/head_reg[0]/Q
                         net (fo=93, unplaced)        0.630     1.511    c_LSQ_data/loadQ/loadQ_io_loadHead[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.664 r  c_LSQ_data/loadQ/addrKnown_5_i_9/O
                         net (fo=17, unplaced)        0.396     2.060    c_LSQ_data/loadQ/addrKnown_5_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.113 r  c_LSQ_data/loadQ/loadCompleted_1_i_8/O
                         net (fo=2, unplaced)         0.532     2.645    c_LSQ_data/loadQ/loadCompleted_1_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.698 f  c_LSQ_data/loadQ/loadCompleted_4_i_2/O
                         net (fo=5, unplaced)         0.338     3.036    c_LSQ_data/loadQ/loadCompleted_4_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.089 f  c_LSQ_data/loadQ/dataQ_0[31]_i_50/O
                         net (fo=1, unplaced)         0.340     3.429    c_LSQ_data/loadQ/dataQ_0[31]_i_50_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     3.482 r  c_LSQ_data/loadQ/dataQ_0[31]_i_41/O
                         net (fo=64, unplaced)        0.428     3.910    c_LSQ_data/loadQ/dataQ_0[31]_i_41_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.963 f  c_LSQ_data/loadQ/dataQ_0[3]_i_37/O
                         net (fo=1, unplaced)         0.340     4.303    c_LSQ_data/loadQ/dataQ_0[3]_i_37_n_0
                         LUT4 (Prop_lut4_I2_O)        0.053     4.356 r  c_LSQ_data/loadQ/dataQ_0[3]_i_14/O
                         net (fo=4, unplaced)         0.364     4.720    icmp_40/LSQ_data_dataOutArray_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.056     4.776 r  icmp_40/i__i_40/O
                         net (fo=1, unplaced)         0.000     4.776    icmp_40/i__i_40_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.129 r  icmp_40/i__i_28/CO[3]
                         net (fo=1, unplaced)         0.008     5.137    icmp_40/i__i_28_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.197 r  icmp_40/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.000     5.197    icmp_40/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.257 r  icmp_40/i__i_10/CO[3]
                         net (fo=1, unplaced)         0.000     5.257    icmp_40/i__i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.317 r  icmp_40/i__i_9/CO[3]
                         net (fo=33, unplaced)        0.590     5.907    select_0/Antitokens/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.053     5.960 r  select_0/Antitokens/i__i_8/O
                         net (fo=1, unplaced)         0.340     6.300    c_LSQ_data/loadQ/reg_out1_i_2
                         LUT6 (Prop_lut6_I5_O)        0.053     6.353 r  c_LSQ_data/loadQ/i__i_3/O
                         net (fo=9, unplaced)         0.381     6.734    c_LSQ_data/loadQ/add_42_pValidArray_1
                         LUT6 (Prop_lut6_I0_O)        0.053     6.787 r  c_LSQ_data/loadQ/full_reg_i_2__22/O
                         net (fo=11, unplaced)        0.386     7.173    Buffer_18/fifo/Head_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.053     7.226 r  Buffer_18/fifo/Tail[2]_i_2__2/O
                         net (fo=4, unplaced)         0.364     7.590    Buffer_18/fifo/WriteEn8_out
                         LUT2 (Prop_lut2_I0_O)        0.053     7.643 r  Buffer_18/fifo/Memory_reg_0_7_0_5_i_1__1/O
                         net (fo=48, unplaced)        0.328     7.971    Buffer_18/fifo/Memory_reg_0_7_0_5/WE
                         RAMD32                                       r  Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3227, unset)         0.638     4.638    Buffer_18/fifo/Memory_reg_0_7_0_5/WCLK
                         RAMD32                                       r  Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.444     4.159    Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          4.159    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -3.812    




report_timing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.344 ; gain = 39.879 ; free physical = 3951 ; free virtual = 9421
