here i have shown the example of multiple_modules in which hierarchies are preserved



<img width="932" height="891" alt="Image" src="https://github.com/user-attachments/assets/f4cd3966-3b5c-4686-9fb2-5e8ef115e85b" />









In  this image I have faltenn out the hierarchies 



<img width="939" height="881" alt="Image" src="https://github.com/user-attachments/assets/53b9f85a-f456-4b79-809e-1a5864168616" />



these are command to in yosys to write the multiple_modules verilog files



<img width="937" height="879" alt="Image" src="https://github.com/user-attachments/assets/8148a99f-3040-465b-a511-68c6854ee500" />



