source [find cpld/xilinx-xc6s.cfg]
source [find cpld/jtagspi.cfg]
adapter_khz 30000
ftdi_tdo_sample_edge falling

proc program_fpga {filename} {
    global _CHIPNAME
    xc6s_program $_CHIPNAME.tap
    pld load 0 $filename
}

proc program_prom {filename} {
    jtagspi_init 0 bscan_spi_xc6slx45.bit
    jtagspi_program $filename 0x0
}
