#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7ee142c960 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f7ee1532008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f7ee1445580 .functor BUFZ 1, o0x7f7ee1532008, C4<0>, C4<0>, C4<0>;
v0x7f7ee142f7e0_0 .net "A", 0 0, o0x7f7ee1532008;  0 drivers
v0x7f7ee143efd0_0 .net "Y", 0 0, L_0x7f7ee1445580;  1 drivers
S_0x7f7ee142dda0 .scope module, "BancoPruebas" "BancoPruebas" 3 7;
 .timescale -9 -10;
v0x7f7ee1444ab0_0 .net "clk", 0 0, v0x7f7ee1444230_0;  1 drivers
v0x7f7ee1444b40_0 .net "contador_conductual", 4 0, v0x7f7ee1444340_0;  1 drivers
v0x7f7ee1444bd0_0 .net "contador_estructural", 4 0, v0x7f7ee14443d0_0;  1 drivers
v0x7f7ee1444c60_0 .net "data_in0", 1 0, v0x7f7ee1444460_0;  1 drivers
v0x7f7ee1444cf0_0 .net "data_in1", 1 0, v0x7f7ee1444530_0;  1 drivers
v0x7f7ee1444dc0_0 .net "data_out_conductual", 1 0, v0x7f7ee143f560_0;  1 drivers
v0x7f7ee1444e90_0 .net "data_out_sintetizado", 1 0, L_0x7f7ee1447a60;  1 drivers
v0x7f7ee1444f60_0 .net "reset_L", 0 0, v0x7f7ee1444760_0;  1 drivers
v0x7f7ee1444ff0_0 .net "selector", 0 0, v0x7f7ee1444870_0;  1 drivers
v0x7f7ee1445100_0 .net "tierra", 1 0, v0x7f7ee1444980_0;  1 drivers
S_0x7f7ee143f080 .scope module, "mux_conduc" "mux_desc_conductual" 3 17, 4 1 0, S_0x7f7ee142dda0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7f7ee143f340_0 .net "clk", 0 0, v0x7f7ee1444230_0;  alias, 1 drivers
v0x7f7ee143f3f0_0 .net "data_in0", 1 0, v0x7f7ee1444460_0;  alias, 1 drivers
v0x7f7ee143f4a0_0 .net "data_in1", 1 0, v0x7f7ee1444530_0;  alias, 1 drivers
v0x7f7ee143f560_0 .var "data_out", 1 0;
v0x7f7ee143f610_0 .net "reset_L", 0 0, v0x7f7ee1444760_0;  alias, 1 drivers
v0x7f7ee143f6f0_0 .net "selector", 0 0, v0x7f7ee1444870_0;  alias, 1 drivers
E_0x7f7ee143f2f0 .event posedge, v0x7f7ee143f340_0;
S_0x7f7ee143f820 .scope module, "mux_estruc" "sintetizado" 3 27, 5 5 0, S_0x7f7ee142dda0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7f7ee14432c0_0 .net "_00_", 1 0, L_0x7f7ee1447760;  1 drivers
v0x7f7ee1443370_0 .net "_01_", 0 0, L_0x7f7ee14459a0;  1 drivers
v0x7f7ee1443440_0 .net "_02_", 0 0, L_0x7f7ee1441de0;  1 drivers
v0x7f7ee1443510_0 .net "_03_", 0 0, L_0x7f7ee14461f0;  1 drivers
v0x7f7ee14435e0_0 .net "_04_", 0 0, L_0x7f7ee1446430;  1 drivers
v0x7f7ee1443740_0 .net "_05_", 0 0, L_0x7f7ee1446b20;  1 drivers
v0x7f7ee1443810_0 .net "_06_", 0 0, L_0x7f7ee1446f00;  1 drivers
v0x7f7ee14438e0_0 .net "_07_", 0 0, L_0x7f7ee14471f0;  1 drivers
v0x7f7ee14439b0_0 .net "_08_", 0 0, L_0x7f7ee1445610;  1 drivers
v0x7f7ee1443ac0_0 .net "clk", 0 0, v0x7f7ee1444230_0;  alias, 1 drivers
v0x7f7ee1443b50_0 .net "data_in0", 1 0, v0x7f7ee1444460_0;  alias, 1 drivers
v0x7f7ee1443be0_0 .net "data_in1", 1 0, v0x7f7ee1444530_0;  alias, 1 drivers
v0x7f7ee1443c70_0 .net "data_out", 1 0, L_0x7f7ee1447a60;  alias, 1 drivers
v0x7f7ee1443d00_0 .net "reset_L", 0 0, v0x7f7ee1444760_0;  alias, 1 drivers
v0x7f7ee1443d90_0 .net "selector", 0 0, v0x7f7ee1444870_0;  alias, 1 drivers
L_0x7f7ee1445820 .part v0x7f7ee1444530_0, 1, 1;
L_0x7f7ee1445b50 .part v0x7f7ee1444530_0, 0, 1;
L_0x7f7ee1445f80 .part v0x7f7ee1444460_0, 0, 1;
L_0x7f7ee1446d10 .part v0x7f7ee1444460_0, 1, 1;
L_0x7f7ee1447760 .concat8 [ 1 1 0 0], L_0x7f7ee1446730, L_0x7f7ee1447470;
L_0x7f7ee14478a0 .part L_0x7f7ee1447760, 0, 1;
L_0x7f7ee1447980 .part L_0x7f7ee1447760, 1, 1;
L_0x7f7ee1447a60 .concat8 [ 1 1 0 0], v0x7f7ee1442d60_0, v0x7f7ee14431e0_0;
S_0x7f7ee143fa90 .scope module, "_09_" "NOT" 5 28, 2 8 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7f7ee1445610/d .functor NOT 1, L_0x7f7ee1445820, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1445610 .delay 1 (53,53,53) L_0x7f7ee1445610/d;
v0x7f7ee143fc70_0 .net "A", 0 0, L_0x7f7ee1445820;  1 drivers
v0x7f7ee143fd20_0 .net "Y", 0 0, L_0x7f7ee1445610;  alias, 1 drivers
S_0x7f7ee143fdf0 .scope module, "_10_" "NOT" 5 32, 2 8 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7f7ee14459a0/d .functor NOT 1, L_0x7f7ee1445b50, C4<0>, C4<0>, C4<0>;
L_0x7f7ee14459a0 .delay 1 (53,53,53) L_0x7f7ee14459a0/d;
v0x7f7ee143ffd0_0 .net "A", 0 0, L_0x7f7ee1445b50;  1 drivers
v0x7f7ee1440080_0 .net "Y", 0 0, L_0x7f7ee14459a0;  alias, 1 drivers
S_0x7f7ee1440150 .scope module, "_11_" "NOR" 5 36, 2 20 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee1445c50 .functor OR 1, v0x7f7ee1444870_0, L_0x7f7ee1445f80, C4<0>, C4<0>;
L_0x7f7ee1441de0/d .functor NOT 1, L_0x7f7ee1445c50, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1441de0 .delay 1 (56,56,56) L_0x7f7ee1441de0/d;
v0x7f7ee1440390_0 .net "A", 0 0, v0x7f7ee1444870_0;  alias, 1 drivers
v0x7f7ee1440440_0 .net "B", 0 0, L_0x7f7ee1445f80;  1 drivers
v0x7f7ee14404d0_0 .net "Y", 0 0, L_0x7f7ee1441de0;  alias, 1 drivers
v0x7f7ee1440580_0 .net *"_s0", 0 0, L_0x7f7ee1445c50;  1 drivers
S_0x7f7ee1440670 .scope module, "_12_" "NAND" 5 41, 2 14 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee1446100 .functor AND 1, v0x7f7ee1444870_0, L_0x7f7ee14459a0, C4<1>, C4<1>;
L_0x7f7ee14461f0/d .functor NOT 1, L_0x7f7ee1446100, C4<0>, C4<0>, C4<0>;
L_0x7f7ee14461f0 .delay 1 (64,64,64) L_0x7f7ee14461f0/d;
v0x7f7ee1440870_0 .net "A", 0 0, v0x7f7ee1444870_0;  alias, 1 drivers
v0x7f7ee1440950_0 .net "B", 0 0, L_0x7f7ee14459a0;  alias, 1 drivers
v0x7f7ee14409f0_0 .net "Y", 0 0, L_0x7f7ee14461f0;  alias, 1 drivers
v0x7f7ee1440aa0_0 .net *"_s0", 0 0, L_0x7f7ee1446100;  1 drivers
S_0x7f7ee1440b80 .scope module, "_13_" "NAND" 5 46, 2 14 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee14463a0 .functor AND 1, v0x7f7ee1444760_0, L_0x7f7ee14461f0, C4<1>, C4<1>;
L_0x7f7ee1446430/d .functor NOT 1, L_0x7f7ee14463a0, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1446430 .delay 1 (64,64,64) L_0x7f7ee1446430/d;
v0x7f7ee1440dc0_0 .net "A", 0 0, v0x7f7ee1444760_0;  alias, 1 drivers
v0x7f7ee1440e70_0 .net "B", 0 0, L_0x7f7ee14461f0;  alias, 1 drivers
v0x7f7ee1440f20_0 .net "Y", 0 0, L_0x7f7ee1446430;  alias, 1 drivers
v0x7f7ee1440fb0_0 .net *"_s0", 0 0, L_0x7f7ee14463a0;  1 drivers
S_0x7f7ee14410a0 .scope module, "_14_" "NOR" 5 51, 2 20 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee14466a0 .functor OR 1, L_0x7f7ee1441de0, L_0x7f7ee1446430, C4<0>, C4<0>;
L_0x7f7ee1446730/d .functor NOT 1, L_0x7f7ee14466a0, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1446730 .delay 1 (56,56,56) L_0x7f7ee1446730/d;
v0x7f7ee14412a0_0 .net "A", 0 0, L_0x7f7ee1441de0;  alias, 1 drivers
v0x7f7ee1441360_0 .net "B", 0 0, L_0x7f7ee1446430;  alias, 1 drivers
v0x7f7ee1441410_0 .net "Y", 0 0, L_0x7f7ee1446730;  1 drivers
v0x7f7ee14414c0_0 .net *"_s0", 0 0, L_0x7f7ee14466a0;  1 drivers
S_0x7f7ee14415a0 .scope module, "_15_" "NOR" 5 56, 2 20 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee1446a20 .functor OR 1, L_0x7f7ee1446d10, v0x7f7ee1444870_0, C4<0>, C4<0>;
L_0x7f7ee1446b20/d .functor NOT 1, L_0x7f7ee1446a20, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1446b20 .delay 1 (56,56,56) L_0x7f7ee1446b20/d;
v0x7f7ee14417a0_0 .net "A", 0 0, L_0x7f7ee1446d10;  1 drivers
v0x7f7ee1441850_0 .net "B", 0 0, v0x7f7ee1444870_0;  alias, 1 drivers
v0x7f7ee14418f0_0 .net "Y", 0 0, L_0x7f7ee1446b20;  alias, 1 drivers
v0x7f7ee14419a0_0 .net *"_s0", 0 0, L_0x7f7ee1446a20;  1 drivers
S_0x7f7ee1441a90 .scope module, "_16_" "NAND" 5 61, 2 14 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee1446e10 .functor AND 1, L_0x7f7ee1445610, v0x7f7ee1444870_0, C4<1>, C4<1>;
L_0x7f7ee1446f00/d .functor NOT 1, L_0x7f7ee1446e10, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1446f00 .delay 1 (64,64,64) L_0x7f7ee1446f00/d;
v0x7f7ee1441c90_0 .net "A", 0 0, L_0x7f7ee1445610;  alias, 1 drivers
v0x7f7ee1441d50_0 .net "B", 0 0, v0x7f7ee1444870_0;  alias, 1 drivers
v0x7f7ee1441e60_0 .net "Y", 0 0, L_0x7f7ee1446f00;  alias, 1 drivers
v0x7f7ee1441f10_0 .net *"_s0", 0 0, L_0x7f7ee1446e10;  1 drivers
S_0x7f7ee1441fc0 .scope module, "_17_" "NAND" 5 66, 2 14 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee14470f0 .functor AND 1, v0x7f7ee1444760_0, L_0x7f7ee1446f00, C4<1>, C4<1>;
L_0x7f7ee14471f0/d .functor NOT 1, L_0x7f7ee14470f0, C4<0>, C4<0>, C4<0>;
L_0x7f7ee14471f0 .delay 1 (64,64,64) L_0x7f7ee14471f0/d;
v0x7f7ee1442240_0 .net "A", 0 0, v0x7f7ee1444760_0;  alias, 1 drivers
v0x7f7ee14422e0_0 .net "B", 0 0, L_0x7f7ee1446f00;  alias, 1 drivers
v0x7f7ee1442380_0 .net "Y", 0 0, L_0x7f7ee14471f0;  alias, 1 drivers
v0x7f7ee1442430_0 .net *"_s0", 0 0, L_0x7f7ee14470f0;  1 drivers
S_0x7f7ee1442510 .scope module, "_18_" "NOR" 5 71, 2 20 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7f7ee14473e0 .functor OR 1, L_0x7f7ee1446b20, L_0x7f7ee14471f0, C4<0>, C4<0>;
L_0x7f7ee1447470/d .functor NOT 1, L_0x7f7ee14473e0, C4<0>, C4<0>, C4<0>;
L_0x7f7ee1447470 .delay 1 (56,56,56) L_0x7f7ee1447470/d;
v0x7f7ee1442710_0 .net "A", 0 0, L_0x7f7ee1446b20;  alias, 1 drivers
v0x7f7ee14427d0_0 .net "B", 0 0, L_0x7f7ee14471f0;  alias, 1 drivers
v0x7f7ee1442880_0 .net "Y", 0 0, L_0x7f7ee1447470;  1 drivers
v0x7f7ee1442930_0 .net *"_s0", 0 0, L_0x7f7ee14473e0;  1 drivers
S_0x7f7ee1442a10 .scope module, "_19_" "DFF" 5 77, 2 26 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7f7ee1442c10_0 .net "C", 0 0, v0x7f7ee1444230_0;  alias, 1 drivers
v0x7f7ee1442cd0_0 .net "D", 0 0, L_0x7f7ee14478a0;  1 drivers
v0x7f7ee1442d60_0 .var "Q", 0 0;
S_0x7f7ee1442e60 .scope module, "_20_" "DFF" 5 83, 2 26 0, S_0x7f7ee143f820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7f7ee1443060_0 .net "C", 0 0, v0x7f7ee1444230_0;  alias, 1 drivers
v0x7f7ee1443140_0 .net "D", 0 0, L_0x7f7ee1447980;  1 drivers
v0x7f7ee14431e0_0 .var "Q", 0 0;
S_0x7f7ee1443ea0 .scope module, "probador" "probador_tarea5" 3 37, 6 1 0, S_0x7f7ee142dda0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "data_out_sintetizado"
    .port_info 1 /INPUT 2 "data_out_conductual"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "reset_L"
    .port_info 4 /OUTPUT 1 "selector"
    .port_info 5 /OUTPUT 2 "data_in0"
    .port_info 6 /OUTPUT 2 "data_in1"
    .port_info 7 /OUTPUT 2 "tierra"
    .port_info 8 /OUTPUT 5 "contador_conductual"
    .port_info 9 /OUTPUT 5 "contador_estructural"
v0x7f7ee1444230_0 .var "clk", 0 0;
v0x7f7ee1444340_0 .var "contador_conductual", 4 0;
v0x7f7ee14443d0_0 .var "contador_estructural", 4 0;
v0x7f7ee1444460_0 .var "data_in0", 1 0;
v0x7f7ee1444530_0 .var "data_in1", 1 0;
v0x7f7ee1444640_0 .net "data_out_conductual", 1 0, v0x7f7ee143f560_0;  alias, 1 drivers
v0x7f7ee14446d0_0 .net "data_out_sintetizado", 1 0, L_0x7f7ee1447a60;  alias, 1 drivers
v0x7f7ee1444760_0 .var "reset_L", 0 0;
v0x7f7ee1444870_0 .var "selector", 0 0;
v0x7f7ee1444980_0 .var "tierra", 1 0;
E_0x7f7ee143f9d0 .event posedge, v0x7f7ee1443c70_0;
E_0x7f7ee14440b0 .event posedge, v0x7f7ee143f560_0;
S_0x7f7ee142ab10 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f7ee1533238 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ee1445190_0 .net "C", 0 0, o0x7f7ee1533238;  0 drivers
o0x7f7ee1533268 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ee1445230_0 .net "D", 0 0, o0x7f7ee1533268;  0 drivers
v0x7f7ee14452d0_0 .var "Q", 0 0;
o0x7f7ee15332c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ee1445380_0 .net "R", 0 0, o0x7f7ee15332c8;  0 drivers
o0x7f7ee15332f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ee1445420_0 .net "S", 0 0, o0x7f7ee15332f8;  0 drivers
E_0x7f7ee1444d80 .event posedge, v0x7f7ee1445380_0, v0x7f7ee1445420_0, v0x7f7ee1445190_0;
    .scope S_0x7f7ee143f080;
T_0 ;
    %wait E_0x7f7ee143f2f0;
    %load/vec4 v0x7f7ee143f610_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f7ee143f6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f7ee143f3f0_0;
    %assign/vec4 v0x7f7ee143f560_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f7ee143f4a0_0;
    %assign/vec4 v0x7f7ee143f560_0, 0;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7ee143f560_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7ee1442a10;
T_1 ;
    %wait E_0x7f7ee143f2f0;
    %load/vec4 v0x7f7ee1442cd0_0;
    %assign/vec4 v0x7f7ee1442d60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7ee1442e60;
T_2 ;
    %wait E_0x7f7ee143f2f0;
    %load/vec4 v0x7f7ee1443140_0;
    %assign/vec4 v0x7f7ee14431e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7ee1443ea0;
T_3 ;
    %vpi_call 6 22 "$dumpfile", "mux_tarea5.vcd" {0 0 0};
    %vpi_call 6 23 "$dumpvars" {0 0 0};
    %vpi_call 6 25 "$display", "\011\011\011clk,\011out,\011reset,\011selector,\011in0,\011in1" {0 0 0};
    %vpi_call 6 27 "$monitor", $time, "\011%b\011%b\011\011%b\011%b\011%b\011%b", v0x7f7ee1444230_0, v0x7f7ee1444640_0, v0x7f7ee14446d0_0, v0x7f7ee1444870_0, v0x7f7ee1444760_0, v0x7f7ee1444460_0, v0x7f7ee1444530_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7ee1444760_0, 0, 1;
    %store/vec4 v0x7f7ee1444870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7ee1444530_0, 0, 2;
    %store/vec4 v0x7f7ee1444460_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7ee1444980_0, 0, 2;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %store/vec4 v0x7f7ee14443d0_0, 0, 5;
    %store/vec4 v0x7f7ee1444340_0, 0, 5;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7ee1444760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %wait E_0x7f7ee143f2f0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7ee1444460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7ee1444530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7ee1444870_0, 0;
    %vpi_call 6 81 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f7ee1443ea0;
T_4 ;
    %wait E_0x7f7ee14440b0;
    %load/vec4 v0x7f7ee1444340_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7f7ee1444340_0, 0, 5;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f7ee1443ea0;
T_5 ;
    %wait E_0x7f7ee143f9d0;
    %load/vec4 v0x7f7ee14443d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7f7ee14443d0_0, 0, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7ee1443ea0;
T_6 ;
    %wait E_0x7f7ee143f2f0;
    %load/vec4 v0x7f7ee1444640_0;
    %load/vec4 v0x7f7ee14446d0_0;
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 6 96 "$display", "Diferencia modulo conductual y estructural" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7ee1443ea0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7ee1444230_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7f7ee1443ea0;
T_8 ;
    %delay 119, 0;
    %load/vec4 v0x7f7ee1444230_0;
    %inv;
    %assign/vec4 v0x7f7ee1444230_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f7ee142ab10;
T_9 ;
    %wait E_0x7f7ee1444d80;
    %load/vec4 v0x7f7ee1445420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7ee14452d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f7ee1445380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7ee14452d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f7ee1445230_0;
    %assign/vec4 v0x7f7ee14452d0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cmos_cells.v";
    "BancoPrueba_tarea5.v";
    "./mux_desc_conductual.v";
    "./sintetizado.v";
    "./probador_tarea5.v";
