{"version":3,"sources":["webpack:///path---projects-mips-single-cycle-cpu-ff392bbce7862791148e.js","webpack:///./.cache/json/projects-mips-single-cycle-cpu.json"],"names":["webpackJsonp","468","module","exports","data","markdownRemark","html","timeToRead","tableOfContents","fields","tagSlugs","frontmatter","title","tags","date","author","id","bio","avatar","children","__typename","responsiveResolution","src","srcSet","pathContext","slug"],"mappings":"AAAAA,cAAc,iBAERC,IACA,SAAUC,EAAQC,GCHxBD,EAAAC,SAAkBC,MAAQC,gBAAkBC,KAAA,iwIAAurEC,WAAA,EAAAC,gBAAA,GAAAC,QAAuqEC,UAAA,+CAA0DC,aAAgBC,MAAA,wBAAAC,MAAA,gCAAAC,KAAA,gBAAAC,QAAyGC,GAAA,eAAAC,IAAA,oFAAAC,QAAwHC,WAAaC,WAAA,aAAAC,sBAAkDC,IAAA,0DAAAC,OAAA,8PAAsUC,aAAgBC,KAAA","file":"path---projects-mips-single-cycle-cpu-ff392bbce7862791148e.js","sourcesContent":["webpackJsonp([38386633651479],{\n\n/***/ 468:\n/***/ (function(module, exports) {\n\n\tmodule.exports = {\"data\":{\"markdownRemark\":{\"html\":\"<p>I designed and implemented a MIPS Single Cycle CPU as the final project for my Computer Architecture class at KU, EECS 645. The CPU is comprised of 17 separate components, which we developed individually throughout the semester. The CPU takes in 32-bit instructions, and can be tested using a workbench in Vivado.</p>\\n<p>\\n  <a\\n    class=\\\"gatsby-resp-image-link\\\"\\n    href=\\\"/static/block-3e6e7f0a35b35f25459c331de91e7cf3-61a4d.png\\\"\\n    style=\\\"display: block\\\"\\n    target=\\\"_blank\\\"\\n    rel=\\\"noopener\\\"\\n  >\\n  \\n  <span\\n    class=\\\"gatsby-resp-image-wrapper\\\"\\n    style=\\\"position: relative; display: block; ; max-width: 700px; margin-left: auto; margin-right: auto;\\\"\\n  >\\n    <span\\n      class=\\\"gatsby-resp-image-background-image\\\"\\n      style=\\\"padding-bottom: 67.71428571428572%; position: relative; bottom: 0; left: 0; background-image: url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAOCAYAAAAvxDzwAAAACXBIWXMAAA9hAAAPYQGoP6dpAAAC0klEQVQ4y1VTibKjOAzk/z/r1avN7rzNvk1CDo5wnyFcAQwkWL0ymZqpVZVLRjattlrS6romtcqypKZpyLk6tN/tyHEcutpXipOEQs+n2LAo4bPEdii2rhSYNoX6ibI4pkVKAkBskzbPMxgIVVXh8Xis/qjr+Pz8hGEYsC0L319/wzpfEKcpPN9HEASI2N/4O+L9siwKUCHOmgLo+57K+51M01wZFVVFbVVTN/RUMPssTalIUmIwclyX9OORcselkuPPeV7Z/QJUrEYh1HPxkhKCE0xXD1BJqwYoKsCP0N/u+PrxhathoksyLHkBTDNWICbENNV21tq2xev1WjMos/cHuJsfgHXFcjSxmC4ozFDoFzzDFNKL+cwHGQ7k/gJ5NCAtlyi5gZ6vN+Dz+SRidsraosAjy1dmlBWQDEL7M0qTAaoW6AT7BjJjAHWnFytJNB1onN6A87sOqz3SDN3hBGr5gkqS3znYoeHSLGJE37Q/K/a2pR8gVfm64Tdg13Vk2zaiJEHq+fje/IXzXofOaiuV/TCE73kQdYPY9TC2DwQcy7MMsxAQ00hQTKd51rbbLRiMVKuY/LPD7fH9xwbHry3+3e3w8fGBKIrAHYAyjMG9ue5d14Vl2WurpXlOdRBBDuOsqcue57FQK3WEDGqyMPb5rOKoWfUkTrDZbBCcLkj4vuq9M58fDgc0/ELVZq5+QnR1Zo0VXkWZpwlPlr7gp3jc0A4/LeES8ARBleVPBjQ5XrNghn5EwfF5HPHi+rY8YRUnTV1/1lRhJY/Oz26nx60gffsPnc4XYiAyLhfa7w8U84jx80gcjpTtDtSNggT331BWVGU59WWFPEnegP8zzjpxXW73uxILITNW4vBsryMKbuoXr57viWGAYN+LYf01SdNZ43GRvxaTZaUk1Y0sg0BWQSibKF59bJiy9AM53Aop+kGO0yTHcZQ8ZVLwUp5LNP0HF5cZatPLYEoAAAAASUVORK5CYII='); background-size: cover; display: block;\\\"\\n    >\\n      <img\\n        class=\\\"gatsby-resp-image-image\\\"\\n        style=\\\"width: 100%; height: 100%; margin: 0; vertical-align: middle; position: absolute; top: 0; left: 0; box-shadow: inset 0px 0px 0px 400px white;\\\"\\n        alt=\\\"CPU Block Diagram\\\"\\n        title=\\\"\\\"\\n        src=\\\"/static/block-3e6e7f0a35b35f25459c331de91e7cf3-61a4d.png\\\"\\n        srcset=\\\"/static/block-3e6e7f0a35b35f25459c331de91e7cf3-745c8.png 185w,\\n/static/block-3e6e7f0a35b35f25459c331de91e7cf3-36992.png 370w,\\n/static/block-3e6e7f0a35b35f25459c331de91e7cf3-61a4d.png 700w\\\"\\n        sizes=\\\"(max-width: 700px) 100vw, 700px\\\"\\n      />\\n    </span>\\n  </span>\\n  \\n  </a>\\n    </p>\\n<p>Using MARS, a MIPS Assembler and Runtime simulator, I converted the following assembly program into 32-bit instructions that the CPU could recognize. The output was placed into the instruction memory component.</p>\\n<div class=\\\"gatsby-highlight\\\" data-language=\\\"text\\\">\\n      <pre class=\\\"language-text\\\"><code class=\\\"language-text\\\">    addi $t0, $zero, 5\\n    addi $t1, $zero, 7\\n    start:\\tsw\\t$t0,  0($sp)\\n    sw\\t$t1, -4($sp)\\n    lw\\t$s0,  0($sp)\\n    lw\\t$s1, -4($sp)\\n    beq\\t$s0, $s1, Else\\n    add\\t$s3, $s0, $s1\\n    j\\tExit\\n    Else:\\tsub\\t$s3, $s0, $s1\\n    Exit:\\tadd\\t$s0, $s0, $s3\\n    or\\t$s1, $s1, $s3\\n    addi\\t$t0, $t0,  3\\n    addi\\t$t1, $t1,  3\\n    addi\\t$sp, $sp, -8\\n    j\\tstart</code></pre>\\n      </div>\\n<p>I confirmed the CPU was working correctly by comparing its final register values to that of the MARS simulator after running the assembly program.</p>\\n<p>The CPU does not support recurisve functions because I did not implement the Jump And Link (JAL) MIPS instructions,</p>\\n<p>As a CS student, I rarely venture this deep into the EE/CoE side of the spectrum. This project was a great exercise in learning the basics of CPU architecture. Understanding how programs are compiled and interpreted by the CPU as MIPS instructions provided a great complement to the work I do in higher-level programming languages. There is a certain “completeness” I feel now understanding how, say, a C program is transformed into object code and executed by a CPU. With that said, I think I’ll stick to the high-level languages.</p>\\n<p>Check out the code for this project <strong><a href=\\\"https://github.com/e-nichols/EECS_645/tree/master/MIPS_Single_Cycle_CPU\\\">here</a></strong>.</p>\",\"timeToRead\":1,\"tableOfContents\":\"\",\"fields\":{\"tagSlugs\":[\"/tags/computer-architecture/\",\"/tags/mips/\"]},\"frontmatter\":{\"title\":\"MIPS Single Cycle CPU\",\"tags\":[\"Computer Architecture\",\"MIPS\"],\"date\":\"June 01, 2014\",\"author\":{\"id\":\"Evan Nichols\",\"bio\":\"Software Engineer out of NYC writing about programming, web development and more.\",\"avatar\":{\"children\":[{\"__typename\":\"ImageSharp\",\"responsiveResolution\":{\"src\":\"/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-c4f5a.jpg\",\"srcSet\":\"/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-c4f5a.jpg 1x,\\n/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-27112.jpg 1.5x,\\n/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-f5e46.jpg 2x,\\n/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-592c8.jpg 3x\"}}]}}}}},\"pathContext\":{\"slug\":\"/projects/mips-single-cycle-cpu/\"}}\n\n/***/ })\n\n});\n\n\n// WEBPACK FOOTER //\n// path---projects-mips-single-cycle-cpu-ff392bbce7862791148e.js","module.exports = {\"data\":{\"markdownRemark\":{\"html\":\"<p>I designed and implemented a MIPS Single Cycle CPU as the final project for my Computer Architecture class at KU, EECS 645. The CPU is comprised of 17 separate components, which we developed individually throughout the semester. The CPU takes in 32-bit instructions, and can be tested using a workbench in Vivado.</p>\\n<p>\\n  <a\\n    class=\\\"gatsby-resp-image-link\\\"\\n    href=\\\"/static/block-3e6e7f0a35b35f25459c331de91e7cf3-61a4d.png\\\"\\n    style=\\\"display: block\\\"\\n    target=\\\"_blank\\\"\\n    rel=\\\"noopener\\\"\\n  >\\n  \\n  <span\\n    class=\\\"gatsby-resp-image-wrapper\\\"\\n    style=\\\"position: relative; display: block; ; max-width: 700px; margin-left: auto; margin-right: auto;\\\"\\n  >\\n    <span\\n      class=\\\"gatsby-resp-image-background-image\\\"\\n      style=\\\"padding-bottom: 67.71428571428572%; position: relative; bottom: 0; left: 0; background-image: url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAOCAYAAAAvxDzwAAAACXBIWXMAAA9hAAAPYQGoP6dpAAAC0klEQVQ4y1VTibKjOAzk/z/r1avN7rzNvk1CDo5wnyFcAQwkWL0ymZqpVZVLRjattlrS6romtcqypKZpyLk6tN/tyHEcutpXipOEQs+n2LAo4bPEdii2rhSYNoX6ibI4pkVKAkBskzbPMxgIVVXh8Xis/qjr+Pz8hGEYsC0L319/wzpfEKcpPN9HEASI2N/4O+L9siwKUCHOmgLo+57K+51M01wZFVVFbVVTN/RUMPssTalIUmIwclyX9OORcselkuPPeV7Z/QJUrEYh1HPxkhKCE0xXD1BJqwYoKsCP0N/u+PrxhathoksyLHkBTDNWICbENNV21tq2xev1WjMos/cHuJsfgHXFcjSxmC4ozFDoFzzDFNKL+cwHGQ7k/gJ5NCAtlyi5gZ6vN+Dz+SRidsraosAjy1dmlBWQDEL7M0qTAaoW6AT7BjJjAHWnFytJNB1onN6A87sOqz3SDN3hBGr5gkqS3znYoeHSLGJE37Q/K/a2pR8gVfm64Tdg13Vk2zaiJEHq+fje/IXzXofOaiuV/TCE73kQdYPY9TC2DwQcy7MMsxAQ00hQTKd51rbbLRiMVKuY/LPD7fH9xwbHry3+3e3w8fGBKIrAHYAyjMG9ue5d14Vl2WurpXlOdRBBDuOsqcue57FQK3WEDGqyMPb5rOKoWfUkTrDZbBCcLkj4vuq9M58fDgc0/ELVZq5+QnR1Zo0VXkWZpwlPlr7gp3jc0A4/LeES8ARBleVPBjQ5XrNghn5EwfF5HPHi+rY8YRUnTV1/1lRhJY/Oz26nx60gffsPnc4XYiAyLhfa7w8U84jx80gcjpTtDtSNggT331BWVGU59WWFPEnegP8zzjpxXW73uxILITNW4vBsryMKbuoXr57viWGAYN+LYf01SdNZ43GRvxaTZaUk1Y0sg0BWQSibKF59bJiy9AM53Aop+kGO0yTHcZQ8ZVLwUp5LNP0HF5cZatPLYEoAAAAASUVORK5CYII='); background-size: cover; display: block;\\\"\\n    >\\n      <img\\n        class=\\\"gatsby-resp-image-image\\\"\\n        style=\\\"width: 100%; height: 100%; margin: 0; vertical-align: middle; position: absolute; top: 0; left: 0; box-shadow: inset 0px 0px 0px 400px white;\\\"\\n        alt=\\\"CPU Block Diagram\\\"\\n        title=\\\"\\\"\\n        src=\\\"/static/block-3e6e7f0a35b35f25459c331de91e7cf3-61a4d.png\\\"\\n        srcset=\\\"/static/block-3e6e7f0a35b35f25459c331de91e7cf3-745c8.png 185w,\\n/static/block-3e6e7f0a35b35f25459c331de91e7cf3-36992.png 370w,\\n/static/block-3e6e7f0a35b35f25459c331de91e7cf3-61a4d.png 700w\\\"\\n        sizes=\\\"(max-width: 700px) 100vw, 700px\\\"\\n      />\\n    </span>\\n  </span>\\n  \\n  </a>\\n    </p>\\n<p>Using MARS, a MIPS Assembler and Runtime simulator, I converted the following assembly program into 32-bit instructions that the CPU could recognize. The output was placed into the instruction memory component.</p>\\n<div class=\\\"gatsby-highlight\\\" data-language=\\\"text\\\">\\n      <pre class=\\\"language-text\\\"><code class=\\\"language-text\\\">    addi $t0, $zero, 5\\n    addi $t1, $zero, 7\\n    start:\\tsw\\t$t0,  0($sp)\\n    sw\\t$t1, -4($sp)\\n    lw\\t$s0,  0($sp)\\n    lw\\t$s1, -4($sp)\\n    beq\\t$s0, $s1, Else\\n    add\\t$s3, $s0, $s1\\n    j\\tExit\\n    Else:\\tsub\\t$s3, $s0, $s1\\n    Exit:\\tadd\\t$s0, $s0, $s3\\n    or\\t$s1, $s1, $s3\\n    addi\\t$t0, $t0,  3\\n    addi\\t$t1, $t1,  3\\n    addi\\t$sp, $sp, -8\\n    j\\tstart</code></pre>\\n      </div>\\n<p>I confirmed the CPU was working correctly by comparing its final register values to that of the MARS simulator after running the assembly program.</p>\\n<p>The CPU does not support recurisve functions because I did not implement the Jump And Link (JAL) MIPS instructions,</p>\\n<p>As a CS student, I rarely venture this deep into the EE/CoE side of the spectrum. This project was a great exercise in learning the basics of CPU architecture. Understanding how programs are compiled and interpreted by the CPU as MIPS instructions provided a great complement to the work I do in higher-level programming languages. There is a certain “completeness” I feel now understanding how, say, a C program is transformed into object code and executed by a CPU. With that said, I think I’ll stick to the high-level languages.</p>\\n<p>Check out the code for this project <strong><a href=\\\"https://github.com/e-nichols/EECS_645/tree/master/MIPS_Single_Cycle_CPU\\\">here</a></strong>.</p>\",\"timeToRead\":1,\"tableOfContents\":\"\",\"fields\":{\"tagSlugs\":[\"/tags/computer-architecture/\",\"/tags/mips/\"]},\"frontmatter\":{\"title\":\"MIPS Single Cycle CPU\",\"tags\":[\"Computer Architecture\",\"MIPS\"],\"date\":\"June 01, 2014\",\"author\":{\"id\":\"Evan Nichols\",\"bio\":\"Software Engineer out of NYC writing about programming, web development and more.\",\"avatar\":{\"children\":[{\"__typename\":\"ImageSharp\",\"responsiveResolution\":{\"src\":\"/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-c4f5a.jpg\",\"srcSet\":\"/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-c4f5a.jpg 1x,\\n/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-27112.jpg 1.5x,\\n/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-f5e46.jpg 2x,\\n/static/evan-9e6a6b67e58d77cd1bc023a71bd56378-592c8.jpg 3x\"}}]}}}}},\"pathContext\":{\"slug\":\"/projects/mips-single-cycle-cpu/\"}}\n\n\n//////////////////\n// WEBPACK FOOTER\n// ./~/json-loader!./.cache/json/projects-mips-single-cycle-cpu.json\n// module id = 468\n// module chunks = 38386633651479"],"sourceRoot":""}