// Seed: 3079946442
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    input wand id_3,
    input wire id_4,
    input tri1 id_5,
    input tri id_6
);
  wor  id_8 = 1'd0;
  tri1 id_9;
  pullup id_10 (id_5 || id_8, 1, id_6);
  id_11(
      .id_0((1)), .id_1(1), .id_2(1), .id_3(id_2)
  );
  assign id_9 = id_6;
  supply1 id_12, id_13 = id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wand id_8
    , id_11,
    output logic id_9
);
  always @(posedge 1 or 1) id_9 <= id_6 != id_0;
  module_0(
      id_0, id_2, id_2, id_7, id_7, id_1, id_6
  );
  wire id_12;
endmodule
