
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//623.xalancbmk_s-202B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 2871139 heartbeat IPC: 3.48294 cumulative IPC: 3.48294 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5733769 heartbeat IPC: 3.49329 cumulative IPC: 3.48811 (Simulation time: 0 hr 10 min 53 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8603735 heartbeat IPC: 3.48436 cumulative IPC: 3.48686 (Simulation time: 0 hr 15 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11469355 heartbeat IPC: 3.48965 cumulative IPC: 3.48755 (Simulation time: 0 hr 20 min 24 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 14340222 heartbeat IPC: 3.48327 cumulative IPC: 3.4867 (Simulation time: 0 hr 25 min 0 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 14340223 (Simulation time: 0 hr 25 min 0 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 25330599 heartbeat IPC: 0.909887 cumulative IPC: 0.909887 (Simulation time: 0 hr 30 min 10 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36327278 heartbeat IPC: 0.909365 cumulative IPC: 0.909626 (Simulation time: 0 hr 34 min 39 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 47335566 heartbeat IPC: 0.908406 cumulative IPC: 0.909219 (Simulation time: 0 hr 39 min 10 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 58253517 heartbeat IPC: 0.915923 cumulative IPC: 0.910886 (Simulation time: 0 hr 43 min 24 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 69215192 heartbeat IPC: 0.912269 cumulative IPC: 0.911162 (Simulation time: 0 hr 47 min 18 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 80106851 heartbeat IPC: 0.918134 cumulative IPC: 0.912317 (Simulation time: 0 hr 50 min 56 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 91042661 heartbeat IPC: 0.914427 cumulative IPC: 0.912618 (Simulation time: 0 hr 54 min 32 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 102055592 heartbeat IPC: 0.908023 cumulative IPC: 0.912041 (Simulation time: 0 hr 58 min 4 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 113085025 heartbeat IPC: 0.906665 cumulative IPC: 0.91144 (Simulation time: 1 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 124108812 heartbeat IPC: 0.907129 cumulative IPC: 0.911007 (Simulation time: 1 hr 6 min 25 sec) 
Finished CPU 0 instructions: 100000001 cycles: 109768590 cumulative IPC: 0.911007 (Simulation time: 1 hr 6 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.911007 instructions: 100000001 cycles: 109768590

CPU 0 Average Load ROB stall cycles: 2.80262e+07
CPU 0 Fraction of times ROB stalled by Loads: 40.5551
CPU 0 Percentage of Load stall cycles in Total stall cycles: 5.00772e+08
Issued all: 59868559
Issued LT all: 46352638
rob_not_full_when_issued_lt_all: 46043508
Issued LT one: 40764218
rob_not_full_when_issued_lt_one: 40482039
FVP critical_dynamic_instances_0: 21714428
FVP unique_critical_ips_0: 33
 Total stall cycles: 85966914
 Total load stall cycles: 430498549895708
Unique Load IPs: 56
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.030303
Critical_IP_Detector_Accuracy_80: 0.030303
Critical_IP_Detector_Accuracy_90: 0.030303
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 619553
stat_90_percent_non_critical_ip_stalls_freq: 18446744073708932063
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 27.6562
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 2.24219e-11
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2811681
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 2374440
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 579559
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 228256
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 120152
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 76273
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 39151
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_0_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_0_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 575101
Critical_ROB_Stalls_Percent_0_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 226210
Critical_ROB_Stalls_Percent_0_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 119210
Critical_ROB_Stalls_Percent_0_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 75768
Critical_ROB_Stalls_Percent_0_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 39004
Critical_ROB_Stalls_Percent_1_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_1_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_1_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 575101
Critical_ROB_Stalls_Percent_1_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 226210
Critical_ROB_Stalls_Percent_1_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 119210
Critical_ROB_Stalls_Percent_1_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 75768
Critical_ROB_Stalls_Percent_1_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 39004
Critical_ROB_Stalls_Percent_2_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_2_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_2_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 575101
Critical_ROB_Stalls_Percent_2_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 226210
Critical_ROB_Stalls_Percent_2_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 119210
Critical_ROB_Stalls_Percent_2_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 75768
Critical_ROB_Stalls_Percent_2_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 39004
Critical_ROB_Stalls_Percent_3_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_3_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_3_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 575101
Critical_ROB_Stalls_Percent_3_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 226210
Critical_ROB_Stalls_Percent_3_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 119210
Critical_ROB_Stalls_Percent_3_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 75768
Critical_ROB_Stalls_Percent_3_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 39004
Critical_ROB_Stalls_Percent_4_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_4_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_4_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 575101
Critical_ROB_Stalls_Percent_4_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 226210
Critical_ROB_Stalls_Percent_4_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 119210
Critical_ROB_Stalls_Percent_4_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 75768
Critical_ROB_Stalls_Percent_4_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 39004
Critical_ROB_Stalls_Percent_5_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_5_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_5_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 575101
Critical_ROB_Stalls_Percent_5_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 226210
Critical_ROB_Stalls_Percent_5_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 119210
Critical_ROB_Stalls_Percent_5_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 75768
Critical_ROB_Stalls_Percent_5_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 39004
Critical_ROB_Stalls_Percent_6_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_6_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_6_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 575101
Critical_ROB_Stalls_Percent_6_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 226210
Critical_ROB_Stalls_Percent_6_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 119210
Critical_ROB_Stalls_Percent_6_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 75768
Critical_ROB_Stalls_Percent_6_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 39004
Critical_ROB_Stalls_Percent_7_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_7_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_7_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 575101
Critical_ROB_Stalls_Percent_7_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 226210
Critical_ROB_Stalls_Percent_7_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 119210
Critical_ROB_Stalls_Percent_7_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 75768
Critical_ROB_Stalls_Percent_7_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 39004
Critical_ROB_Stalls_Percent_8_Bucket_0: 603111
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 2208570
Critical_ROB_Stalls_Percent_8_Bucket_1: 8344
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 2366096
Critical_ROB_Stalls_Percent_8_Bucket_2: 4458
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 575101
Critical_ROB_Stalls_Percent_8_Bucket_3: 2046
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 226210
Critical_ROB_Stalls_Percent_8_Bucket_4: 942
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 119210
Critical_ROB_Stalls_Percent_8_Bucket_5: 505
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 75768
Critical_ROB_Stalls_Percent_8_Bucket_6: 147
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 39004
Average ROB occupancy Load Stall Begin: 59.175
Average ROB occupancy Load Stall End: 69.146
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 3495150
 ROB Load Stall End Bucket Count 0: 2811681
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 1924377
 ROB Load Stall End Bucket Count 1: 2374440
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 432852
 ROB Load Stall End Bucket Count 2: 579559
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 192990
 ROB Load Stall End Bucket Count 3: 228256
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 97264
 ROB Load Stall End Bucket Count 4: 120152
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 61566
 ROB Load Stall End Bucket Count 5: 76273
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 25313
 ROB Load Stall End Bucket Count 6: 39151
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   14159137  HIT:   14159137  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   14159137  HIT:   14159137  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17696239	FORWARD:          0	MERGED:    3537102	TO_CACHE:   14159137

DTLB TOTAL     ACCESS:   16035043  HIT:   15991200  MISS:      43843  HIT %:    99.7266  MISS %:    0.27342   MPKI: 0.43843
DTLB LOAD TRANSLATION ACCESS:   16035043  HIT:   15991200  MISS:      43843  HIT %:    99.7266  MISS %:    0.27342   MPKI: 0.43843
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.46808 cycles
DTLB RQ	ACCESS:   18145446	FORWARD:          0	MERGED:    2110182	TO_CACHE:   16035264

STLB TOTAL     ACCESS:    1329817  HIT:    1329728  MISS:         89  HIT %:    99.9933  MISS %: 0.00669265   MPKI: 0.00089
STLB LOAD TRANSLATION ACCESS:      43843  HIT:      43754  MISS:         89  HIT %:     99.797  MISS %:   0.202997   MPKI: 0.00089
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1285974  HIT:    1285974  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 229.472 cycles
STLB RQ	ACCESS:    3444116	FORWARD:          0	MERGED:    2114299	TO_CACHE:    1329817

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   21468805  HIT:   18749516  MISS:    2719289  HIT %:    87.3338  MISS %:    12.6662   MPKI: 27.1929
L1D LOAD      ACCESS:   16365988  HIT:   16225337  MISS:     140651  HIT %:    99.1406  MISS %:    0.85941   MPKI: 1.40651
L1D RFO       ACCESS:    1768024  HIT:    1768024  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  ACCESS:    3334793  HIT:     756155  MISS:    2578638  HIT %:    22.6747  MISS %:    77.3253   MPKI: 25.7864
L1D PREFETCH  REQUESTED:    6800967  ISSUED:    6800546  USEFUL:    2369464  USELESS:     209143
L1D USEFUL LOAD PREFETCHES:    2369464 PREFETCH ISSUED TO LOWER LEVEL:    2607984  ACCURACY: 90.8542
L1D TIMELY PREFETCHES:    2369464 LATE PREFETCHES: 29241 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 2607984 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 752439 cycles
L1D RQ	ACCESS:   29892058	FORWARD:          0	MERGED:   13386375	TO_CACHE:   16377421
L1D WQ	ACCESS:    1768025	FORWARD:     128262	MERGED:          0	TO_CACHE:    1768025
L1D PQ	ACCESS:    3400273	FORWARD:          0	MERGED:          0	TO_CACHE:    3400273

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 3400273
L1D ROI Sum of L1D PQ occupancy: 45671173
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17696238  HIT:   17696238  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   17696238  HIT:   17696238  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   33002623	FORWARD:          0	MERGED:   15306384	TO_CACHE:   17696239

BTB TOTAL     ACCESS:   17463779  HIT:   17463762  MISS:         17  HIT %:    99.9999  MISS %: 9.73443e-05   MPKI: 0.00017
BTB BRANCH_DIRECT_JUMP	ACCESS:         65  HIT:         64  MISS:          1
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:   15696148  HIT:   15696139  MISS:          9
BTB BRANCH_DIRECT_CALL	ACCESS:     441924  HIT:     441922  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:     441859  HIT:     441858  MISS:          1
BTB BRANCH_RETURN	ACCESS:     883783  HIT:     883779  MISS:          4
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    7960294  HIT:    5282127  MISS:    2678167  HIT %:    66.3559  MISS %:    33.6441   MPKI: 26.7817
L2C LOAD      ACCESS:     111410  HIT:      13351  MISS:      98059  HIT %:    11.9837  MISS %:    88.0163   MPKI: 0.98059
L2C DATA LOAD MPKI: 0.98059
L2C INSTRUCTION LOAD MPKI: 0
L2C PREFETCH  ACCESS:    7848731  HIT:    5268684  MISS:    2580047  HIT %:    67.1278  MISS %:    32.8722   MPKI: 25.8005
L2C DATA PREFETCH MPKI: 25.8005
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:         64  HIT:         62  MISS:          2  HIT %:     96.875  MISS %:      3.125   MPKI: 2e-05
L2C LOAD TRANSLATION ACCESS:         89  HIT:         30  MISS:         59  HIT %:    33.7079  MISS %:    66.2921   MPKI: 0.00059
L2C PREFETCH  REQUESTED:    8344212  ISSUED:    8320069  USEFUL:      11836  USELESS:    2560414
L2C USEFUL LOAD PREFETCHES:      11836 PREFETCH ISSUED TO LOWER LEVEL:    2580337  ACCURACY: 0.4587
L2C TIMELY PREFETCHES:      11836 LATE PREFETCHES: 289 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 1821096 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 67.5503 cycles
L2C RQ	ACCESS:     111499	FORWARD:          0	MERGED:          0	TO_CACHE:     111499
L2C WQ	ACCESS:         64	FORWARD:          0	MERGED:          0	TO_CACHE:         64
L2C PQ	ACCESS:   10927949	FORWARD:          0	MERGED:    2971305	TO_CACHE:    7956644

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 59
L2C Data Evicting Data 2678046
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 60
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:         89  HIT:         89  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2678223  HIT:    1546588  MISS:    1131635  HIT %:    57.7468  MISS %:    42.2532   MPKI: 11.3163
LLC LOAD      ACCESS:      97770  HIT:      58533  MISS:      39237  HIT %:    59.8681  MISS %:    40.1319   MPKI: 0.39237
LLC PREFETCH  ACCESS:    2580337  HIT:    1487989  MISS:    1092348  HIT %:    57.6665  MISS %:    42.3335   MPKI: 10.9235
LLC WRITEBACK ACCESS:         57  HIT:         57  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:         59  HIT:          9  MISS:         50  HIT %:    15.2542  MISS %:    84.7458   MPKI: 0.0005
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        350  USELESS:    1083802
LLC USEFUL LOAD PREFETCHES:        350 PREFETCH ISSUED TO LOWER LEVEL:    1092348  ACCURACY: 0.0320411
LLC TIMELY PREFETCHES:        350 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 88.8715 cycles
LLC RQ	ACCESS:      97829	FORWARD:          0	MERGED:          0	TO_CACHE:      97829
LLC WQ	ACCESS:         57	FORWARD:          0	MERGED:          0	TO_CACHE:         57
LLC PQ	ACCESS:    2580337	FORWARD:          0	MERGED:          0	TO_CACHE:    2580337

LLC Dense regions hint to LLC: 0

RAW hits: 498
Loads Generated: 29892558
Loads sent to L1D: 29892058
Stores Generated: 1768024
Stores sent to L1D: 1768025
Major fault: 0 Minor fault: 1392
Allocated PAGES: 1392

stream: 
stream:times selected: 2767474
stream:pref_filled: 1099067
stream:pref_useful: 898549
stream:pref_late: 21778
stream:misses: 63496
stream:misses_by_poll: 0

CS: 
CS:times selected: 2425682
CS:pref_filled: 1461520
CS:pref_useful: 1453754
CS:pref_late: 570
CS:misses: 5629
CS:misses_by_poll: 7686

CPLX: 
CPLX:times selected: 341634
CPLX:pref_filled: 18028
CPLX:pref_useful: 17155
CPLX:pref_late: 9
CPLX:misses: 949
CPLX:misses_by_poll: 56

NL_L1: 
NL:times selected: 22
NL:pref_filled: 7
NL:pref_useful: 3
NL:pref_late: 2
NL:misses: 4
NL:misses_by_poll: 0

total selections: 5534812
total_filled: 2578638
total_useful: 2369464
total_late: 29241
total_polluted: 7742
total_misses_after_warmup: 74029
conflicts: 772791
Degree Incremented Times: 150221
Degree Decremented Times: 0

L1 IP Table Write Accesses: 10441507
L1 IP Table Read Accesses: 9668716
L1 RST Write Accesses: 2767476
L1 RST Read Accesses: 5534946
L1 CSPT Write Accesses: 2767476
L1 CSPT Read Accesses: 3766803
L1 RR Filter Tag Write Accesses: 3400694
L1 RR Filter Tag Read Accesses: 507234473
L1 IP Table Tag Write Accesses: 12507666
L1 IP Table Tag Read Accesses: 12507666
L1 RST Tag Write Accesses: 48
L1 RST Tag Read Accesses: 24075937
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 22501803
test: 248226
L2 IP Table Read Accesses: 4625482
L2 IP Table Write Accesses: 4573652
L2 IP Table Tag Read Accesses: 2312781
L2 IP Table Tag Write Accesses: 2312781

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1069247  ROW_BUFFER_MISS:      62388
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         30  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 84174080
0banks busy for write cycles: 30
1banks busy for read cycles: 11622238
1banks busy for write cycles: 5839
2banks busy for read cycles: 5322874
2banks busy for write cycles: 0
3banks busy for read cycles: 2405031
3banks busy for write cycles: 0
4banks busy for read cycles: 2208838
4banks busy for write cycles: 0
5banks busy for read cycles: 1738944
5banks busy for write cycles: 0
6banks busy for read cycles: 893337
6banks busy for write cycles: 0
7banks busy for read cycles: 730890
7banks busy for write cycles: 0
8banks busy for read cycles: 666490
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.9949% MPKI: 0.01399 Average ROB Occupancy at Mispredict: 61.9371
Branch types
NOT_BRANCH: 72316580 72.3166%
BRANCH_DIRECT_JUMP: 65 6.5e-05%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 25915571 25.9156%
BRANCH_DIRECT_CALL: 441924 0.441924%
BRANCH_INDIRECT_CALL: 441859 0.441859%
BRANCH_RETURN: 883783 0.883783%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 1392
