# 100-DAYS-OF-RTL
HELLO VLSI ENTHUSIASTS, WELCOME TO MY 100DAYSOFRTL REPO

My Name is Jayaram G, I mostly use Xilinx ISE 14.7 Design Suite and sometimes Modelsim software for the simulation of RTL Codes.

Here is the list of Day wise RTL Codes:

Day-1 : Half Adder(Three Modelling styles).

Day-2 : Full Adder(Three Modelling styles).

Day-3 : Half Subtractor(Three Modelling styles).

Day-4 : Full Subtractor(Three Modelling styles).

Day-5 : MUX 8:1 (Three Modelling styles).

Day-6 : DEMUX 1:8 (Three Modelling styles).

Day-7 : ENCODER 8:3 (Three Modelling styles).

Day-7 : DECODER 3:8 (Three Modelling styles).

