Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Mon May 24 15:19:48 2021
| Host              : zxn running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file my_project_timing_summary_routed.rpt -pb my_project_timing_summary_routed.pb -rpx my_project_timing_summary_routed.rpx -warn_on_violation
| Design            : my_project
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (744)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1220)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (744)
--------------------------
 There are 744 register/latch pins with no clock driven by root clock pin: SYS_CLK_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1220)
---------------------------------------------------
 There are 1220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.941        0.000                      0                96743        0.004        0.000                      0                96651        0.224        0.000                       0                 56184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
gt_refclk_p                                                                                 {0.000 3.200}          6.400           156.250         
  qpll0clk_in[0]                                                                            {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      rx_core_clk_0                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_1                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_2                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_3                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_3                                                                         {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      tx_clk_out_0                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_1                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_2                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_3                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_3                                                                          {0.000 3.200}          6.400           156.250         
  qpll0refclk_in[0]                                                                         {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.961        0.000                      0                 1003        0.032        0.000                      0                 1003       15.832        0.000                       0                   519  
    rxoutclk_out[0]                                                                                                                                                                                                                           0.410        0.000                       0                     3  
      rx_core_clk_0                                                                               2.800        0.000                      0                 5410        0.031        0.000                      0                 5410        0.572        0.000                       0                  3012  
    rxoutclk_out[0]_1                                                                                                                                                                                                                         0.420        0.000                       0                     3  
      rx_core_clk_1                                                                               2.411        0.000                      0                11443        0.030        0.000                      0                11443        0.572        0.000                       0                  6709  
    rxoutclk_out[0]_2                                                                                                                                                                                                                         0.428        0.000                       0                     3  
      rx_core_clk_2                                                                               3.026        0.000                      0                 4184        0.034        0.000                      0                 4184        0.540        0.000                       0                  2257  
    rxoutclk_out[0]_3                                                                                                                                                                                                                         0.406        0.000                       0                     3  
      rx_core_clk_3                                                                               2.925        0.000                      0                 4184        0.030        0.000                      0                 4184        0.576        0.000                       0                  2257  
    txoutclk_out[0]                                                                                                                                                                                                                           0.248        0.000                       0                     3  
      tx_clk_out_0                                                                                1.655        0.000                      0                 7717        0.031        0.000                      0                 7716        0.296        0.000                       0                  3729  
    txoutclk_out[0]_1                                                                                                                                                                                                                         0.271        0.000                       0                     3  
      tx_clk_out_1                                                                                0.941        0.000                      0                17643        0.030        0.000                      0                17642        0.280        0.000                       0                 11908  
    txoutclk_out[0]_2                                                                                                                                                                                                                         0.245        0.000                       0                     3  
      tx_clk_out_2                                                                                2.400        0.000                      0                 8335        0.030        0.000                      0                 8334        0.320        0.000                       0                  4213  
    txoutclk_out[0]_3                                                                                                                                                                                                                         0.224        0.000                       0                     3  
      tx_clk_out_3                                                                                1.707        0.000                      0                34546        0.004        0.000                      0                34545        0.296        0.000                       0                 21556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tx_clk_out_3                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.661        0.000                      0                    8                                                                        
tx_clk_out_0                                                                                rx_core_clk_0                                                                                     5.409        0.000                      0                   22                                                                        
tx_clk_out_1                                                                                rx_core_clk_1                                                                                     4.200        0.000                      0                   60        0.039        0.000                      0                   48  
tx_clk_out_2                                                                                rx_core_clk_2                                                                                     5.710        0.000                      0                    2                                                                        
tx_clk_out_3                                                                                rx_core_clk_3                                                                                     5.744        0.000                      0                    2                                                                        
rx_core_clk_0                                                                               tx_clk_out_0                                                                                      5.429        0.000                      0                   21                                                                        
rx_core_clk_1                                                                               tx_clk_out_1                                                                                      5.037        0.000                      0                   11                                                                        
rx_core_clk_2                                                                               tx_clk_out_2                                                                                      5.863        0.000                      0                    1                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  tx_clk_out_3                                                                                     32.275        0.000                      0                    8                                                                        
rx_core_clk_3                                                                               tx_clk_out_3                                                                                      5.784        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.001        0.000                      0                  100        0.132        0.000                      0                  100  
**async_default**                                                                           rx_core_clk_0                                                                               rx_core_clk_0                                                                                     3.752        0.000                      0                  114        0.163        0.000                      0                  114  
**async_default**                                                                           rx_core_clk_1                                                                               rx_core_clk_1                                                                                     2.707        0.000                      0                  704        0.125        0.000                      0                  704  
**async_default**                                                                           rx_core_clk_2                                                                               rx_core_clk_2                                                                                     5.600        0.000                      0                   12        0.153        0.000                      0                   12  
**async_default**                                                                           rx_core_clk_3                                                                               rx_core_clk_3                                                                                     5.468        0.000                      0                   12        0.233        0.000                      0                   12  
**async_default**                                                                           tx_clk_out_0                                                                                tx_clk_out_0                                                                                      4.174        0.000                      0                   58        0.241        0.000                      0                   58  
**async_default**                                                                           tx_clk_out_1                                                                                tx_clk_out_1                                                                                      1.728        0.000                      0                  834        0.254        0.000                      0                  834  
**async_default**                                                                           tx_clk_out_2                                                                                tx_clk_out_2                                                                                      2.956        0.000                      0                  210        0.243        0.000                      0                  210  
**async_default**                                                                           tx_clk_out_3                                                                                tx_clk_out_3                                                                                      5.263        0.000                      0                  146        0.119        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.677ns (23.771%)  route 2.171ns (76.229%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 36.826 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.389     6.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.754     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.642    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.629    37.455    
                         clock uncertainty           -0.035    37.419    
    SLICE_X82Y225        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 29.961    

Slack (MET) :             29.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.677ns (23.771%)  route 2.171ns (76.229%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 36.826 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.389     6.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.754     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.642    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.629    37.455    
                         clock uncertainty           -0.035    37.419    
    SLICE_X82Y225        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 29.961    

Slack (MET) :             29.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.677ns (23.771%)  route 2.171ns (76.229%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 36.826 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.389     6.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.754     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.642    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.629    37.455    
                         clock uncertainty           -0.035    37.419    
    SLICE_X82Y225        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.048    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 29.961    

Slack (MET) :             29.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.677ns (23.771%)  route 2.171ns (76.229%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 36.826 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.389     6.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.754     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.642    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.629    37.455    
                         clock uncertainty           -0.035    37.419    
    SLICE_X82Y225        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 29.961    

Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.636ns (22.402%)  route 2.203ns (77.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.321     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.149     6.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.854     7.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.648    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.628    37.460    
                         clock uncertainty           -0.035    37.425    
    SLICE_X79Y226        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    37.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 29.974    

Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.636ns (22.402%)  route 2.203ns (77.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.321     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.149     6.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.854     7.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.648    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.628    37.460    
                         clock uncertainty           -0.035    37.425    
    SLICE_X79Y226        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050    37.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 29.974    

Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.636ns (22.402%)  route 2.203ns (77.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.321     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.149     6.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.854     7.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.648    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.628    37.460    
                         clock uncertainty           -0.035    37.425    
    SLICE_X79Y226        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050    37.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 29.974    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.636ns (22.426%)  route 2.200ns (77.574%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.321     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.149     6.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.851     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X80Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.648    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X80Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.628    37.460    
                         clock uncertainty           -0.035    37.425    
    SLICE_X80Y226        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    37.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 29.977    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.636ns (22.426%)  route 2.200ns (77.574%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.335ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.845     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y223        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.401     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X75Y225        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.627     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y226        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.321     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y223        LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.149     6.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.851     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X80Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.648    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X80Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.628    37.460    
                         clock uncertainty           -0.035    37.425    
    SLICE_X80Y226        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    37.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 29.977    

Slack (MET) :             30.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.771ns (27.996%)  route 1.983ns (72.004%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 36.759 - 33.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.335ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.309ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.850     4.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.670     5.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X70Y241        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.531     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X68Y242        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     6.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_4/O
                         net (fo=1, routed)           0.000     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_4_n_0
    SLICE_X68Y242        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     6.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.401     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X70Y240        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     6.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.346     7.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X71Y237        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     7.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.575    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.559    37.318    
                         clock uncertainty           -0.035    37.283    
    SLICE_X71Y237        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 30.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.064ns (33.508%)  route 0.127ns (66.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.142ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.796     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y241        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/Q
                         net (fo=5, routed)           0.111     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]
    SLICE_X70Y239        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     2.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.016     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1_n_0
    SLICE_X70Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.914     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
                         clock pessimism             -0.487     2.223    
    SLICE_X70Y239        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.142ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.796     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y241        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/Q
                         net (fo=3, routed)           0.079     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]
    SLICE_X68Y241        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030     2.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1/O
                         net (fo=1, routed)           0.012     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1_n_0
    SLICE_X68Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.941     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
                         clock pessimism             -0.537     2.200    
    SLICE_X68Y241        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.756ns (routing 0.127ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.756     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y229        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.137     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X75Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.899     2.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X75Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -0.534     2.161    
    SLICE_X75Y229        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.142ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.753     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y237        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.135     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.898     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -0.534     2.160    
    SLICE_X71Y237        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      0.793ns (routing 0.127ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.142ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.793     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X80Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y226        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.034     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[3]
    SLICE_X80Y226        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.016     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X80Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.951     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X80Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism             -0.588     2.159    
    SLICE_X80Y226        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.756ns (routing 0.127ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.756     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y229        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.144     2.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X75Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.899     2.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X75Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -0.534     2.161    
    SLICE_X75Y229        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.065     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Net Delay (Source):      0.759ns (routing 0.127ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.759     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y231        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.102     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X75Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.899     2.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X75Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.573     2.122    
    SLICE_X75Y229        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.780ns (routing 0.127ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.142ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.780     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X76Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y236        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.071     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[3]
    SLICE_X76Y234        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1/O
                         net (fo=1, routed)           0.016     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1_n_0
    SLICE_X76Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.932     2.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X76Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -0.577     2.151    
    SLICE_X76Y234        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      0.761ns (routing 0.127ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.142ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.761     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X73Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y235        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.134 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.036     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X73Y235        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.016     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X73Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.916     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X73Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.585     2.127    
    SLICE_X73Y235        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Net Delay (Source):      0.756ns (routing 0.127ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.142ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.756     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X72Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y236        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/Q
                         net (fo=2, routed)           0.033     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[13]
    SLICE_X72Y236        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[13]_i_1/O
                         net (fo=1, routed)           0.012     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[13]
    SLICE_X72Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.901     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X72Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
                         clock pessimism             -0.612     2.085    
    SLICE_X72Y236        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X75Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.109       0.410      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.093       0.423      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.198ns (37.021%)  route 2.038ns (62.979%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.283ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.768     5.683    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.698     8.427    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/C
                         clock pessimism              0.174     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X88Y136        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.483    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.198ns (37.021%)  route 2.038ns (62.979%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.283ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.768     5.683    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.698     8.427    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]/C
                         clock pessimism              0.174     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X88Y136        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.483    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.198ns (37.021%)  route 2.038ns (62.979%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.283ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.768     5.683    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.698     8.427    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/C
                         clock pessimism              0.174     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X88Y136        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.483    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.198ns (37.021%)  route 2.038ns (62.979%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.283ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.768     5.683    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.698     8.427    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y136        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[9]/C
                         clock pessimism              0.174     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X88Y136        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.483    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.198ns (37.756%)  route 1.975ns (62.244%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.283ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.705     5.620    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.699     8.428    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]/C
                         clock pessimism              0.174     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X88Y135        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.484    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.198ns (37.756%)  route 1.975ns (62.244%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.283ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.705     5.620    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.699     8.428    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]/C
                         clock pessimism              0.174     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X88Y135        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.484    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.198ns (37.756%)  route 1.975ns (62.244%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.283ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.705     5.620    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.699     8.428    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/C
                         clock pessimism              0.174     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X88Y135        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.484    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.198ns (37.756%)  route 1.975ns (62.244%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.283ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.705     5.620    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.699     8.428    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y135        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]/C
                         clock pessimism              0.174     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X88Y135        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.484    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 1.198ns (38.080%)  route 1.948ns (61.920%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.426 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.283ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.678     5.593    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y137        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.697     8.426    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y137        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[12]/C
                         clock pessimism              0.174     8.600    
                         clock uncertainty           -0.035     8.565    
    SLICE_X88Y137        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.482    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 1.198ns (38.080%)  route 1.948ns (61.920%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.426 - 6.400 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.316ns, distribution 1.734ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.283ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.050     2.447    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.389     2.836 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=8, routed)           0.841     3.677    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]
    SLICE_X85Y142        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.748 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_25/O
                         net (fo=1, routed)           0.000     3.748    inst_Ports0/inst_RTT_Measurement/SM[0]_i_25_n_0
    SLICE_X85Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.091 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.118    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X85Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.137 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.164    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X85Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.278 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.307     4.585    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X84Y137        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.715 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.068     4.783    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X84Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.915 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.678     5.593    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X88Y137        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.697     8.426    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y137        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]/C
                         clock pessimism              0.174     8.600    
                         clock uncertainty           -0.035     8.565    
    SLICE_X88Y137        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.482    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.836ns (routing 0.163ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.190ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.836     0.954    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y134        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y134        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.003 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.100     1.103    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X97Y132        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.018     1.183    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y132        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
                         clock pessimism             -0.167     1.016    
    SLICE_X97Y132        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.072    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/rd_axis_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.107ns (21.146%)  route 0.399ns (78.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.713ns (routing 0.283ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.316ns, distribution 1.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.713     2.042    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/reset_sync0_reg
    SLICE_X85Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/rd_axis_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     2.149 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/rd_axis_tdata_reg[39]/Q
                         net (fo=6, routed)           0.399     2.548    <hidden>
    SLICE_X82Y144        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.974     2.371    <hidden>
    SLICE_X82Y144        SRL16E                                       r  <hidden>
                         clock pessimism             -0.175     2.196    
    SLICE_X82Y144        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.516    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.851ns (routing 0.163ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.190ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.851     0.969    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X86Y155        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y155        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.017 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[13]/Q
                         net (fo=1, routed)           0.105     1.122    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[13]
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.065     1.230    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.169     1.061    
    RAMB36_X8Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                      0.029     1.090    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/rd_axis_tkeep_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.104ns (20.352%)  route 0.407ns (79.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.720ns (routing 0.283ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.060ns (routing 0.316ns, distribution 1.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.720     2.049    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/reset_sync0_reg
    SLICE_X79Y142        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/rd_axis_tkeep_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     2.153 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/rd_axis_tkeep_reg[1]/Q
                         net (fo=3, routed)           0.407     2.560    <hidden>
    SLICE_X75Y141        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.060     2.457    <hidden>
    SLICE_X75Y141        SRL16E                                       r  <hidden>
                         clock pessimism             -0.174     2.283    
    SLICE_X75Y141        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.244     2.527    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_Ports0/inst_RTT_Measurement/RTT_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.853ns (routing 0.163ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.190ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.853     0.971    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X87Y137        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.020 r  inst_Ports0/inst_RTT_Measurement/RTT_reg[44]/Q
                         net (fo=3, routed)           0.148     1.168    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[26]
    RAMB36_X8Y26         RAMB36E2                                     r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.078     1.243    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y26         RAMB36E2                                     r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.137     1.106    
    RAMB36_X8Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     1.135    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[55]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.103ns (20.559%)  route 0.398ns (79.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.708ns (routing 0.283ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.316ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.708     2.037    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y169        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y169        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.140 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]/Q
                         net (fo=1, routed)           0.398     2.538    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/Q[55]
    SLICE_X94Y165        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[55]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.978     2.375    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X94Y165        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[55]_srl3/CLK
                         clock pessimism             -0.175     2.200    
    SLICE_X94Y165        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.304     2.504    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[55]_srl3
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.838ns (routing 0.163ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.190ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.838     0.956    <hidden>
    SLICE_X89Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.005 r  <hidden>
                         net (fo=11, routed)          0.076     1.081    <hidden>
    SLICE_X88Y121        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     1.111 r  <hidden>
                         net (fo=1, routed)           0.015     1.126    <hidden>
    SLICE_X88Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.007     1.172    <hidden>
    SLICE_X88Y121        FDRE                                         r  <hidden>
                         clock pessimism             -0.138     1.034    
    SLICE_X88Y121        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.090    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.049ns (37.405%)  route 0.082ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.857ns (routing 0.163ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.190ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.857     0.975    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.024 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.082     1.106    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[3]
    RAMB18_X8Y50         RAMB18E2                                     r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.064     1.229    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X8Y50         RAMB18E2                                     r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.138     1.091    
    RAMB18_X8Y50         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.023     1.068    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.849ns (routing 0.163ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.190ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.849     0.967    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X87Y157        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y157        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.016 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[11]/Q
                         net (fo=1, routed)           0.143     1.159    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[11]
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.065     1.230    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.138     1.092    
    RAMB36_X8Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[11])
                                                      0.029     1.121    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.903ns (routing 0.163ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.190ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.903     1.021    <hidden>
    SLICE_X75Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.070 r  <hidden>
                         net (fo=1, routed)           0.136     1.206    <hidden>
    RAMB36_X7Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.119     1.284    <hidden>
    RAMB36_X7Y27         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.145     1.139    
    RAMB36_X7Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.168    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y54         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y26         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y50         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y26         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y51         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y27         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y54         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y26         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y26         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y31         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y27         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y28         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.433       0.572      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.262       0.620      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y83        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y82        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.099       0.420      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.072       0.444      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.890ns (50.119%)  route 1.881ns (49.881%))
  Logic Levels:           11  (CARRY8=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     5.696 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/O[4]
                         net (fo=1, routed)           0.319     6.015    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[36]
    SLICE_X64Y178        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     6.206 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[36]_i_1/O
                         net (fo=1, routed)           0.026     6.232    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[36]
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[36]/C
                         clock pessimism              0.108     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X64Y178        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.643    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[36]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.872ns (50.390%)  route 1.843ns (49.610%))
  Logic Levels:           11  (CARRY8=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 8.511 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.365ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.693 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/O[3]
                         net (fo=1, routed)           0.281     5.974    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[35]
    SLICE_X64Y178        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     6.150 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[35]_i_1/O
                         net (fo=1, routed)           0.026     6.176    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[35]
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.782     8.511    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[35]/C
                         clock pessimism              0.108     8.619    
                         clock uncertainty           -0.035     8.584    
    SLICE_X64Y178        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.644    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[35]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.830ns (49.553%)  route 1.863ns (50.447%))
  Logic Levels:           12  (CARRY8=9 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 8.511 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.365ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.574 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.601    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2_n_0
    SLICE_X63Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.739 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.271     6.010    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[43]
    SLICE_X63Y180        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     6.125 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[43]_i_1/O
                         net (fo=1, routed)           0.029     6.154    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[43]
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.782     8.511    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[43]/C
                         clock pessimism              0.173     8.684    
                         clock uncertainty           -0.035     8.648    
    SLICE_X63Y180        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.707    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[43]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.787ns (48.454%)  route 1.901ns (51.546%))
  Logic Levels:           12  (CARRY8=9 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.574 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.601    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2_n_0
    SLICE_X63Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     5.742 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[47]_i_2/O[4]
                         net (fo=1, routed)           0.315     6.057    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[44]
    SLICE_X63Y180        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     6.126 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[44]_i_1/O
                         net (fo=1, routed)           0.023     6.149    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[44]
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[44]/C
                         clock pessimism              0.173     8.682    
                         clock uncertainty           -0.035     8.646    
    SLICE_X63Y180        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.706    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[44]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.762ns (48.620%)  route 1.862ns (51.380%))
  Logic Levels:           11  (CARRY8=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.644 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/O[2]
                         net (fo=1, routed)           0.296     5.940    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[34]
    SLICE_X64Y178        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     6.055 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[34]_i_1/O
                         net (fo=1, routed)           0.030     6.085    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[34]
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[34]/C
                         clock pessimism              0.108     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X64Y178        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.644    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[34]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.883ns (51.406%)  route 1.780ns (48.594%))
  Logic Levels:           12  (CARRY8=9 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 8.511 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.365ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.574 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.601    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2_n_0
    SLICE_X63Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     5.775 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.191     5.966    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[45]
    SLICE_X63Y180        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     6.098 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[45]_i_1/O
                         net (fo=1, routed)           0.026     6.124    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[45]
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.782     8.511    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[45]/C
                         clock pessimism              0.173     8.684    
                         clock uncertainty           -0.035     8.648    
    SLICE_X63Y180        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.706    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[45]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.768ns (49.524%)  route 1.802ns (50.476%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     5.637 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/O[5]
                         net (fo=1, routed)           0.294     5.931    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[21]
    SLICE_X64Y176        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     6.005 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[21]_i_1/O
                         net (fo=1, routed)           0.026     6.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[21]
    SLICE_X64Y176        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y176        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[21]/C
                         clock pessimism              0.108     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X64Y176        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.643    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[21]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.840ns (50.661%)  route 1.792ns (49.339%))
  Logic Levels:           12  (CARRY8=9 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.574 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.601    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2_n_0
    SLICE_X63Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.690 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[47]_i_2/O[2]
                         net (fo=1, routed)           0.207     5.897    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[42]
    SLICE_X63Y180        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     6.071 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[42]_i_1/O
                         net (fo=1, routed)           0.022     6.093    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[42]
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X63Y180        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[42]/C
                         clock pessimism              0.173     8.682    
                         clock uncertainty           -0.035     8.646    
    SLICE_X63Y180        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.705    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[42]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.837ns (51.543%)  route 1.727ns (48.457%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     5.604 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.215     5.819    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[20]
    SLICE_X64Y176        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     5.995 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[20]_i_1/O
                         net (fo=1, routed)           0.030     6.025    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[20]
    SLICE_X64Y176        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y176        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[20]/C
                         clock pessimism              0.108     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X64Y176        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.644    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[20]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.807ns (50.716%)  route 1.756ns (49.284%))
  Logic Levels:           11  (CARRY8=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 8.511 - 6.400 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.405ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.365ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.064     2.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y37         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.867 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           0.885     3.752    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[0]
    SLICE_X65Y183        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     3.883 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26/O
                         net (fo=1, routed)           0.000     3.883    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_26_n_0
    SLICE_X65Y183        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.233 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_10_n_0
    SLICE_X65Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.279 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X65Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.420 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.489     4.909    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X63Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.040 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.040    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X63Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.390 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X63Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.436 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.463    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X63Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.482 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.509    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X63Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.528 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.555    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X63Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     5.729 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/O[5]
                         net (fo=1, routed)           0.197     5.926    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[37]
    SLICE_X64Y178        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     6.001 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[37]_i_1/O
                         net (fo=1, routed)           0.023     6.024    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[37]
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.782     8.511    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y178        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]/C
                         clock pessimism              0.108     8.619    
                         clock uncertainty           -0.035     8.584    
    SLICE_X64Y178        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.643    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.332%)  route 0.192ns (79.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.863ns (routing 0.203ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.234ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.863     0.981    <hidden>
    SLICE_X72Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y182        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.030 r  <hidden>
                         net (fo=1, routed)           0.192     1.222    <hidden>
    RAMB36_X7Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.076     1.241    <hidden>
    RAMB36_X7Y35         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.078     1.163    
    RAMB36_X7Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                      0.029     1.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cnt_receive_number_1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_1_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.158ns (72.146%)  route 0.061ns (27.854%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.880ns (routing 0.203ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.234ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.880     0.998    rx_core_clk_1
    SLICE_X73Y177        FDCE                                         r  cnt_receive_number_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.046 r  cnt_receive_number_1_reg[15]/Q
                         net (fo=3, routed)           0.051     1.097    cnt_receive_number_1[15]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.141 r  cnt_receive_number_1_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.141    cnt_receive_number_1_reg[15]_i_1_n_0
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016     1.157 r  cnt_receive_number_1_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.157    cnt_receive_number_1_reg[23]_i_1_n_0
    SLICE_X73Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016     1.173 r  cnt_receive_number_1_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.173    cnt_receive_number_1_reg[31]_i_1_n_0
    SLICE_X73Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034     1.207 r  cnt_receive_number_1_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.217    cnt_receive_number_1_reg[39]_i_1_n_15
    SLICE_X73Y180        FDCE                                         r  cnt_receive_number_1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.044     1.209    rx_core_clk_1
    SLICE_X73Y180        FDCE                                         r  cnt_receive_number_1_reg[32]/C
                         clock pessimism             -0.078     1.131    
    SLICE_X73Y180        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.187    cnt_receive_number_1_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.821ns (routing 0.203ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.234ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.821     0.939    <hidden>
    SLICE_X77Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y171        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.988 r  <hidden>
                         net (fo=3, routed)           0.097     1.085    <hidden>
    SLICE_X77Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.994     1.159    <hidden>
    SLICE_X77Y172        FDRE                                         r  <hidden>
                         clock pessimism             -0.161     0.998    
    SLICE_X77Y172        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.054    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.048ns (19.917%)  route 0.193ns (80.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.864ns (routing 0.203ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.234ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.864     0.982    <hidden>
    SLICE_X72Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y182        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.030 r  <hidden>
                         net (fo=1, routed)           0.193     1.223    <hidden>
    RAMB36_X7Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.076     1.241    <hidden>
    RAMB36_X7Y35         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.078     1.163    
    RAMB36_X7Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029     1.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/wr_data_pipe_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.865ns (routing 0.203ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.234ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.865     0.983    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_clk
    SLICE_X72Y194        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y194        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.032 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[62]/Q
                         net (fo=1, routed)           0.111     1.143    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/D[62]
    SLICE_X71Y194        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/wr_data_pipe_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.029     1.194    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/reset_sync0_reg
    SLICE_X71Y194        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/wr_data_pipe_reg[62]/C
                         clock pessimism             -0.138     1.056    
    SLICE_X71Y194        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.111    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/wr_data_pipe_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.891ns (routing 0.203ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.234ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.891     1.009    <hidden>
    SLICE_X72Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.057 r  <hidden>
                         net (fo=1, routed)           0.165     1.222    <hidden>
    RAMB36_X7Y36         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.074     1.239    <hidden>
    RAMB36_X7Y36         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.078     1.161    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                      0.029     1.190    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.626%)  route 0.229ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.029ns (routing 0.203ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.234ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.029     1.147    <hidden>
    SLICE_X48Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.196 r  <hidden>
                         net (fo=1, routed)           0.229     1.425    <hidden>
    RAMB36_X5Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.277     1.442    <hidden>
    RAMB36_X5Y35         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.078     1.364    
    RAMB36_X5Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                      0.029     1.393    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.126ns (63.959%)  route 0.071ns (36.041%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.903ns (routing 0.203ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.234ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.903     1.021    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X54Y149        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.069 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[31]/Q
                         net (fo=3, routed)           0.051     1.120    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[31]
    SLICE_X54Y149        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.164 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.010     1.174    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[31]_i_1_n_0
    SLICE_X54Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034     1.208 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.218    my_xxv_ethernet_0_exdes/p_1_in[32]
    SLICE_X54Y150        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.099     1.264    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X54Y150        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[32]/C
                         clock pessimism             -0.135     1.129    
    SLICE_X54Y150        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.185    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.891ns (routing 0.203ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.234ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.891     1.009    <hidden>
    SLICE_X72Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.057 r  <hidden>
                         net (fo=1, routed)           0.166     1.223    <hidden>
    RAMB36_X7Y36         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.074     1.239    <hidden>
    RAMB36_X7Y36         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.078     1.161    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                      0.029     1.190    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.826ns (routing 0.203ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.234ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.826     0.944    <hidden>
    SLICE_X77Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.992 r  <hidden>
                         net (fo=3, routed)           0.096     1.088    <hidden>
    SLICE_X77Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.994     1.159    <hidden>
    SLICE_X77Y173        FDRE                                         r  <hidden>
                         clock pessimism             -0.161     0.998    
    SLICE_X77Y173        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.054    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X4Y70         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y29         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y32         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y35         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y36         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y35         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X4Y34         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y35         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y34         <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X5Y76         inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X4Y70         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y32         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y31         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y31         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y36         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y33         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X4Y33         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.433       0.572      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.259       0.623      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y79        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y78        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.091       0.428      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.064       0.452      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        3.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.358ns (44.091%)  route 1.722ns (55.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.392 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.379ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.948     5.449    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.663     8.392    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[7]/C
                         clock pessimism              0.168     8.560    
                         clock uncertainty           -0.035     8.525    
    SLICE_X89Y207        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.475    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.358ns (44.091%)  route 1.722ns (55.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.392 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.379ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.948     5.449    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.663     8.392    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]/C
                         clock pessimism              0.168     8.560    
                         clock uncertainty           -0.035     8.525    
    SLICE_X89Y207        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.475    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.358ns (44.163%)  route 1.717ns (55.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.392 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.379ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.943     5.444    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.663     8.392    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[6]/C
                         clock pessimism              0.168     8.560    
                         clock uncertainty           -0.035     8.525    
    SLICE_X89Y207        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.478    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.358ns (44.163%)  route 1.717ns (55.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.392 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.379ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.943     5.444    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.663     8.392    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X89Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]/C
                         clock pessimism              0.168     8.560    
                         clock uncertainty           -0.035     8.525    
    SLICE_X89Y207        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     8.478    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.358ns (50.166%)  route 1.349ns (49.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 8.368 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.379ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.575     5.076    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X86Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.639     8.368    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]/C
                         clock pessimism              0.169     8.537    
                         clock uncertainty           -0.035     8.501    
    SLICE_X86Y206        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.454    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 1.358ns (51.091%)  route 1.300ns (48.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 8.366 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.379ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.526     5.027    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X86Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.637     8.366    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]/C
                         clock pessimism              0.169     8.535    
                         clock uncertainty           -0.035     8.499    
    SLICE_X86Y206        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.449    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 1.358ns (51.091%)  route 1.300ns (48.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 8.366 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.379ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.526     5.027    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X86Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.637     8.366    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]/C
                         clock pessimism              0.169     8.535    
                         clock uncertainty           -0.035     8.499    
    SLICE_X86Y206        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.449    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.358ns (51.168%)  route 1.296ns (48.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 8.365 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.379ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.522     5.023    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X86Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.636     8.365    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]/C
                         clock pessimism              0.169     8.534    
                         clock uncertainty           -0.035     8.498    
    SLICE_X86Y208        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.450    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.358ns (51.226%)  route 1.293ns (48.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 8.365 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.379ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.519     5.020    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X86Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.636     8.365    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[3]/C
                         clock pessimism              0.169     8.534    
                         clock uncertainty           -0.035     8.498    
    SLICE_X86Y208        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.451    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.358ns (51.226%)  route 1.293ns (48.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 8.365 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.421ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.379ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.972     2.369    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.634 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.774     4.408    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X85Y210        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.501 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.519     5.020    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X86Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.636     8.365    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[5]/C
                         clock pessimism              0.169     8.534    
                         clock uncertainty           -0.035     8.498    
    SLICE_X86Y208        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.451    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.800ns (routing 0.217ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.251ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.800     0.918    <hidden>
    SLICE_X81Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y218        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.967 r  <hidden>
                         net (fo=3, routed)           0.109     1.076    <hidden>
    SLICE_X79Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.958     1.123    <hidden>
    SLICE_X79Y218        FDRE                                         r  <hidden>
                         clock pessimism             -0.136     0.987    
    SLICE_X79Y218        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.795ns (routing 0.217ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.251ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.795     0.913    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X87Y209        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.962 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[32]/Q
                         net (fo=1, routed)           0.140     1.102    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[32]
    RAMB36_X8Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.009     1.174    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X8Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.136     1.038    
    RAMB36_X8Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                      0.029     1.067    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.251ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X94Y212        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y212        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.005 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[19]/Q
                         net (fo=1, routed)           0.099     1.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/DIA1
    SLICE_X94Y211        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/WCLK
    SLICE_X94Y211        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA_D1/CLK
                         clock pessimism             -0.171     1.006    
    SLICE_X94Y211        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     1.068    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.048ns (34.783%)  route 0.090ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.251ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X96Y215        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y215        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.005 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[4]/Q
                         net (fo=1, routed)           0.090     1.095    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2[4]
    SLICE_X96Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.008     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X96Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[4]/C
                         clock pessimism             -0.171     1.002    
    SLICE_X96Y214        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.058    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.831ns (routing 0.217ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.251ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.831     0.949    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y213        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.998 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[9]/Q
                         net (fo=1, routed)           0.098     1.096    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg_n_0_[9]
    SLICE_X97Y211        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.008     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y211        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[9]/C
                         clock pessimism             -0.171     1.002    
    SLICE_X97Y211        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.058    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.104ns (23.214%)  route 0.344ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.679ns (routing 0.379ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.421ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.679     2.008    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y211        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     2.112 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]/Q
                         net (fo=1, routed)           0.344     2.456    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/Q[23]
    SLICE_X94Y208        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.885     2.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X94Y208        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[23]_srl3/CLK
                         clock pessimism             -0.169     2.113    
    SLICE_X94Y208        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.304     2.417    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.838ns (routing 0.217ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.251ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.838     0.956    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/rx_serdes_clk_2
    SLICE_X100Y224       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y224       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.004 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[50]/Q
                         net (fo=3, routed)           0.142     1.146    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[50]
    SLICE_X99Y224        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.022     1.187    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X99Y224        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]/C
                         clock pessimism             -0.135     1.052    
    SLICE_X99Y224        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.107    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.826ns (routing 0.217ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.251ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.826     0.944    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X91Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y206        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.993 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[52]/Q
                         net (fo=1, routed)           0.098     1.091    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[52]
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.036     1.201    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.179     1.022    
    RAMB36_X9Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.051    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/wr_data_pipe_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.824ns (routing 0.217ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.251ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_clk
    SLICE_X90Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.991 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[39]/Q
                         net (fo=1, routed)           0.092     1.083    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/D[39]
    SLICE_X90Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/wr_data_pipe_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.992     1.157    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X90Y208        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/wr_data_pipe_reg[39]/C
                         clock pessimism             -0.170     0.987    
    SLICE_X90Y208        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.043    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/wr_data_pipe_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.808ns (routing 0.217ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.251ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.808     0.926    <hidden>
    SLICE_X82Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y217        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.974 r  <hidden>
                         net (fo=1, routed)           0.146     1.120    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.022     1.187    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.051    
    RAMB36_X8Y44         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     1.080    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y84         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y43         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y44         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMS64E/CLK              n/a                     1.336         6.400       5.064      SLICE_X100Y205       my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y209        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y209        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y84         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y43         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y43         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y44         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y44         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y84         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y43         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y84         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y43         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.465       0.540      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.285       0.597      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_3
  To Clock:  rxoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y75        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y74        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.113       0.406      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.090       0.426      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.649ns (20.031%)  route 2.591ns (79.969%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.377ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.714     5.588    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X94Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.698     8.427    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X94Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[15]/C
                         clock pessimism              0.168     8.595    
                         clock uncertainty           -0.035     8.560    
    SLICE_X94Y221        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.513    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[15]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.649ns (20.031%)  route 2.591ns (79.969%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.377ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.714     5.588    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X94Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.698     8.427    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X94Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]/C
                         clock pessimism              0.168     8.595    
                         clock uncertainty           -0.035     8.560    
    SLICE_X94Y221        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     8.513    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.649ns (20.409%)  route 2.531ns (79.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.390 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.377ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.654     5.528    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X87Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.661     8.390    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X87Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[42]/C
                         clock pessimism              0.168     8.558    
                         clock uncertainty           -0.035     8.523    
    SLICE_X87Y220        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.476    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[42]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.649ns (20.409%)  route 2.531ns (79.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.390 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.377ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.654     5.528    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X87Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.661     8.390    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X87Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]/C
                         clock pessimism              0.168     8.558    
                         clock uncertainty           -0.035     8.523    
    SLICE_X87Y220        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.476    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.649ns (20.480%)  route 2.520ns (79.520%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.385 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.377ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.643     5.517    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.656     8.385    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/C
                         clock pessimism              0.168     8.553    
                         clock uncertainty           -0.035     8.518    
    SLICE_X86Y220        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.471    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.649ns (20.480%)  route 2.520ns (79.520%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.385 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.377ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.643     5.517    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.656     8.385    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/C
                         clock pessimism              0.168     8.553    
                         clock uncertainty           -0.035     8.518    
    SLICE_X86Y220        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.471    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.649ns (20.480%)  route 2.520ns (79.520%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.385 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.377ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.643     5.517    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.656     8.385    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]/C
                         clock pessimism              0.168     8.553    
                         clock uncertainty           -0.035     8.518    
    SLICE_X86Y220        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.471    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.649ns (20.480%)  route 2.520ns (79.520%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.385 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.377ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.643     5.517    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.656     8.385    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X86Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[60]/C
                         clock pessimism              0.168     8.553    
                         clock uncertainty           -0.035     8.518    
    SLICE_X86Y220        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     8.471    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[60]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.649ns (20.454%)  route 2.524ns (79.546%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.391 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.377ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.647     5.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X87Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.662     8.391    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X87Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/C
                         clock pessimism              0.168     8.559    
                         clock uncertainty           -0.035     8.524    
    SLICE_X87Y221        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.477    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.649ns (20.454%)  route 2.524ns (79.546%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.391 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.377ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X93Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.574     3.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X91Y216        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.236 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.643     3.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.510     4.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X89Y216        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.592 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.150     4.742    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X88Y216        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.874 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.647     5.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X87Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.662     8.391    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X87Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]/C
                         clock pessimism              0.168     8.559    
                         clock uncertainty           -0.035     8.524    
    SLICE_X87Y221        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.477    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  2.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.103ns (23.516%)  route 0.335ns (76.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.661ns (routing 0.377ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.419ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.661     1.990    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/reset_sync0_reg
    SLICE_X85Y235        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     2.093 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[23]/Q
                         net (fo=2, routed)           0.335     2.428    <hidden>
    SLICE_X81Y238        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.866     2.263    <hidden>
    SLICE_X81Y238        SRL16E                                       r  <hidden>
                         clock pessimism             -0.169     2.094    
    SLICE_X81Y238        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.304     2.398    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.048ns (15.894%)  route 0.254ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.821ns (routing 0.220ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.254ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.821     0.939    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.987 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[43]/Q
                         net (fo=2, routed)           0.254     1.241    <hidden>
    SLICE_X82Y243        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.002     1.167    <hidden>
    SLICE_X82Y243        SRL16E                                       r  <hidden>
                         clock pessimism             -0.081     1.086    
    SLICE_X82Y243        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     1.209    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.855ns (routing 0.220ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.254ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.855     0.973    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X91Y233        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y233        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.021 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[49]/Q
                         net (fo=1, routed)           0.105     1.126    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[49]
    RAMB36_X9Y46         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.071     1.236    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y46         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.171     1.065    
    RAMB36_X9Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                      0.029     1.094    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.812ns (routing 0.220ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.254ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.812     0.930    <hidden>
    SLICE_X81Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y239        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.979 r  <hidden>
                         net (fo=1, routed)           0.235     1.214    <hidden>
    RAMB36_X8Y49         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.068     1.233    <hidden>
    RAMB36_X8Y49         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.081     1.152    
    RAMB36_X8Y49         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                      0.029     1.181    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.856ns (routing 0.220ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.254ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.856     0.974    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X91Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y232        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.022 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[62]/Q
                         net (fo=1, routed)           0.105     1.127    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[62]
    RAMB36_X9Y46         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.071     1.236    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y46         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.171     1.065    
    RAMB36_X9Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                      0.029     1.094    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.048ns (17.204%)  route 0.231ns (82.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.812ns (routing 0.220ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.254ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.812     0.930    <hidden>
    SLICE_X81Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.978 r  <hidden>
                         net (fo=1, routed)           0.231     1.209    <hidden>
    RAMB36_X8Y48         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.062     1.227    <hidden>
    RAMB36_X8Y48         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.081     1.146    
    RAMB36_X8Y48         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                      0.029     1.175    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_async4_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.822ns (routing 0.220ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.254ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.822     0.940    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_sync1_reg_0
    SLICE_X85Y232        FDPE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_async4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.988 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_async4_reg/Q
                         net (fo=2, routed)           0.097     1.085    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_async4
    SLICE_X85Y233        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.996     1.161    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_sync1_reg_0
    SLICE_X85Y233        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_sync0_reg/C
                         clock pessimism             -0.167     0.994    
    SLICE_X85Y233        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.050    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_reset_gen/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.048ns (17.082%)  route 0.233ns (82.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.812ns (routing 0.220ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.254ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.812     0.930    <hidden>
    SLICE_X81Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.978 r  <hidden>
                         net (fo=1, routed)           0.233     1.211    <hidden>
    RAMB36_X8Y48         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.062     1.227    <hidden>
    RAMB36_X8Y48         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.081     1.146    
    RAMB36_X8Y48         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029     1.175    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.048ns (17.143%)  route 0.232ns (82.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.813ns (routing 0.220ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.254ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.813     0.931    <hidden>
    SLICE_X81Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.979 r  <hidden>
                         net (fo=1, routed)           0.232     1.211    <hidden>
    RAMB36_X8Y48         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.062     1.227    <hidden>
    RAMB36_X8Y48         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.081     1.146    
    RAMB36_X8Y48         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                      0.029     1.175    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.814ns (routing 0.220ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.254ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.814     0.932    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X82Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y227        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.981 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[24]/Q
                         net (fo=1, routed)           0.128     1.109    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_pre[32]
    SLICE_X84Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.987     1.152    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_clk
    SLICE_X84Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[32]/C
                         clock pessimism             -0.136     1.016    
    SLICE_X84Y227        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.072    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_axis_tdata_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_3
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y48         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y49         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y94         <hidden>
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y227        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y227        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y227        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMB/CLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y48         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y49         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y94         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y48         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y48         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y49         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y46         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.429       0.576      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.261       0.621      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.268       0.248      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.187       0.333      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        1.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.197ns (4.351%)  route 4.331ns (95.649%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.425 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.276ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.095     6.825    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y111        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.696     8.425    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y111        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[57]/C
                         clock pessimism              0.174     8.599    
                         clock uncertainty           -0.035     8.564    
    SLICE_X95Y111        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.084     8.480    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[57]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.197ns (4.351%)  route 4.331ns (95.649%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.425 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.276ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.095     6.825    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y111        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.696     8.425    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y111        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[62]/C
                         clock pessimism              0.174     8.599    
                         clock uncertainty           -0.035     8.564    
    SLICE_X95Y111        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.480    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[62]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.197ns (4.352%)  route 4.330ns (95.648%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.276ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.094     6.824    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y109        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.695     8.424    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y109        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]/C
                         clock pessimism              0.174     8.598    
                         clock uncertainty           -0.035     8.563    
    SLICE_X95Y109        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.479    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.197ns (4.352%)  route 4.330ns (95.648%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.276ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.094     6.824    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y109        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.695     8.424    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y109        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[51]/C
                         clock pessimism              0.174     8.598    
                         clock uncertainty           -0.035     8.563    
    SLICE_X95Y109        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.479    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[51]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.197ns (4.352%)  route 4.330ns (95.648%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.276ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.094     6.824    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y109        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.695     8.424    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y109        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[51]/C
                         clock pessimism              0.174     8.598    
                         clock uncertainty           -0.035     8.563    
    SLICE_X95Y109        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.479    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[51]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.197ns (4.354%)  route 4.328ns (95.646%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.276ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.092     6.822    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y105        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y105        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[0]/C
                         clock pessimism              0.174     8.596    
                         clock uncertainty           -0.035     8.561    
    SLICE_X95Y105        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.477    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.197ns (4.354%)  route 4.328ns (95.646%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.276ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.092     6.822    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y105        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y105        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[0]/C
                         clock pessimism              0.174     8.596    
                         clock uncertainty           -0.035     8.561    
    SLICE_X95Y105        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.477    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty4_p5_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.197ns (4.354%)  route 4.328ns (95.646%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.276ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.092     6.822    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y105        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty4_p5_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y105        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty4_p5_r_reg[0]/C
                         clock pessimism              0.174     8.596    
                         clock uncertainty           -0.035     8.561    
    SLICE_X95Y105        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.477    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty4_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.197ns (4.356%)  route 4.326ns (95.644%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 8.420 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.276ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.090     6.820    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.691     8.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[50]/C
                         clock pessimism              0.174     8.594    
                         clock uncertainty           -0.035     8.559    
    SLICE_X95Y102        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.475    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[50]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.197ns (4.356%)  route 4.326ns (95.644%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 8.420 - 6.400 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.276ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.900     2.297    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X90Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.411 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.236     4.647    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.730 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.090     6.820    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X95Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.691     8.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[50]/C
                         clock pessimism              0.174     8.594    
                         clock uncertainty           -0.035     8.559    
    SLICE_X95Y102        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.475    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[50]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  1.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.063ns (32.143%)  route 0.133ns (67.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.859ns (routing 0.157ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.184ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.859     0.977    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X99Y115        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.025 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[33]/Q
                         net (fo=2, routed)           0.118     1.143    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/data_out_1d_reg[63][27]
    SLICE_X99Y120        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.158 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/tx_serdes_data0[33]_INST_0/O
                         net (fo=1, routed)           0.015     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[33]
    SLICE_X99Y120        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.004     1.169    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/tx_core_clk_0
    SLICE_X99Y120        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[33]/C
                         clock pessimism             -0.083     1.086    
    SLICE_X99Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.142    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.828ns (routing 0.157ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.184ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.828     0.946    <hidden>
    SLICE_X94Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y140        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.994 r  <hidden>
                         net (fo=1, routed)           0.115     1.109    <hidden>
    RAMB36_X9Y28         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.021     1.186    <hidden>
    RAMB36_X9Y28         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.048    
    RAMB36_X9Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.077    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[60]/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[60]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.094ns (52.514%)  route 0.085ns (47.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.844ns (routing 0.157ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.184ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.844     0.962    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X91Y111        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[60]/Q
                         net (fo=1, routed)           0.071     1.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r[60]
    SLICE_X92Y111        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.045     1.127 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[60]_i_1/O
                         net (fo=1, routed)           0.014     1.141    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[60]_i_1_n_0
    SLICE_X92Y111        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X92Y111        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[60]/C
                         clock pessimism             -0.136     1.052    
    SLICE_X92Y111        FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.108    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_Ports0/inst_send_ack/RTT_rd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.133ns (33.003%)  route 0.270ns (66.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.681ns (routing 0.276ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.309ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.681     2.010    inst_Ports0/inst_send_ack/clk
    SLICE_X91Y133        FDRE                                         r  inst_Ports0/inst_send_ack/RTT_rd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y133        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     2.114 r  inst_Ports0/inst_send_ack/RTT_rd_reg[16]/Q
                         net (fo=1, routed)           0.054     2.168    inst_Ports0/inst_send_ack/RTT_rd_reg_n_0_[16]
    SLICE_X91Y133        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.029     2.197 r  inst_Ports0/inst_send_ack/tx_axis_tdata[16]_INST_0/O
                         net (fo=4, routed)           0.216     2.413    <hidden>
    SLICE_X94Y133        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.914     2.311    <hidden>
    SLICE_X94Y133        SRL16E                                       r  <hidden>
                         clock pessimism             -0.176     2.135    
    SLICE_X94Y133        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.244     2.379    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.855ns (routing 0.157ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.184ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.855     0.973    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.022 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[77]/Q
                         net (fo=5, routed)           0.082     1.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pak_dat1_p4_r[13]
    SLICE_X99Y102        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     1.134 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r[13]_i_1/O
                         net (fo=1, routed)           0.012     1.146    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r[13]_i_1_n_0
    SLICE_X99Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.026     1.191    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X99Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[13]/C
                         clock pessimism             -0.136     1.055    
    SLICE_X99Y102        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.111    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.854ns (routing 0.157ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.854     0.972    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X99Y102        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.020 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[13]/Q
                         net (fo=1, routed)           0.075     1.095    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r[13]
    SLICE_X100Y103       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     1.111 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[13]_i_1/O
                         net (fo=1, routed)           0.015     1.126    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[13]_i_1_n_0
    SLICE_X100Y103       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.006     1.171    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X100Y103       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[13]/C
                         clock pessimism             -0.136     1.035    
    SLICE_X100Y103       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.091    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.697%)  route 0.116ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.829ns (routing 0.157ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.184ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.829     0.947    <hidden>
    SLICE_X94Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y140        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.996 r  <hidden>
                         net (fo=1, routed)           0.116     1.112    <hidden>
    RAMB36_X9Y28         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.021     1.186    <hidden>
    RAMB36_X9Y28         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.048    
    RAMB36_X9Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                      0.029     1.077    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    <hidden>
    SLICE_X93Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.999 r  <hidden>
                         net (fo=3, routed)           0.096     1.095    <hidden>
    SLICE_X93Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.006     1.171    <hidden>
    SLICE_X93Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.168     1.003    
    SLICE_X93Y137        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[7][18]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.086ns (49.425%)  route 0.088ns (50.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.848ns (routing 0.157ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.184ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.848     0.966    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X95Y82         FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[7][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.014 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[7][18]/Q
                         net (fo=1, routed)           0.075     1.089    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[7]_9[18]
    SLICE_X97Y82         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.104 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[21]_i_2/O
                         net (fo=1, routed)           0.000     1.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[21]_i_2_n_0
    SLICE_X97Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.023     1.127 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[21]_i_1/O
                         net (fo=1, routed)           0.013     1.140    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[21]
    SLICE_X97Y82         FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.019     1.184    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X97Y82         FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[21]/C
                         clock pessimism             -0.136     1.048    
    SLICE_X97Y82         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.078ns (43.333%)  route 0.102ns (56.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.844ns (routing 0.157ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.184ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.844     0.962    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X94Y99         FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.010 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr_reg[9]/Q
                         net (fo=4, routed)           0.086     1.096    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr[9]
    SLICE_X96Y100        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     1.126 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r[137]_i_1/O
                         net (fo=1, routed)           0.016     1.142    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_nxt[137]
    SLICE_X96Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.021     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X96Y100        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[137]/C
                         clock pessimism             -0.136     1.050    
    SLICE_X96Y100        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.106    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y55         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y28         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y29         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y30         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y25         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y24         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y55         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y28         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y22         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y28         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y29         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y30         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y23         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.279       0.296      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.198       0.716      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y81        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y80        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.245       0.271      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.175       0.345      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.117ns (2.242%)  route 5.101ns (97.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 8.484 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.376ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.101     7.597    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.755     8.484    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.658    
                         clock uncertainty           -0.035     8.622    
    SLICE_X64Y192        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.117ns (2.242%)  route 5.101ns (97.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 8.484 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.376ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.101     7.597    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.755     8.484    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.658    
                         clock uncertainty           -0.035     8.622    
    SLICE_X64Y192        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.117ns (2.242%)  route 5.101ns (97.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 8.484 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.376ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.101     7.597    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.755     8.484    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.658    
                         clock uncertainty           -0.035     8.622    
    SLICE_X64Y192        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.117ns (2.242%)  route 5.101ns (97.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 8.484 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.376ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.101     7.597    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.755     8.484    <hidden>
    SLICE_X64Y192        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.658    
                         clock uncertainty           -0.035     8.622    
    SLICE_X64Y192        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.117ns (2.245%)  route 5.095ns (97.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 8.477 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.376ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.095     7.591    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.748     8.477    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.651    
                         clock uncertainty           -0.035     8.615    
    SLICE_X63Y189        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.117ns (2.245%)  route 5.095ns (97.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 8.477 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.376ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.095     7.591    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.748     8.477    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.651    
                         clock uncertainty           -0.035     8.615    
    SLICE_X63Y189        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.117ns (2.245%)  route 5.095ns (97.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 8.477 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.376ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.095     7.591    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.748     8.477    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.651    
                         clock uncertainty           -0.035     8.615    
    SLICE_X63Y189        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.117ns (2.245%)  route 5.095ns (97.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 8.477 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.376ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.095     7.591    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.748     8.477    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.651    
                         clock uncertainty           -0.035     8.615    
    SLICE_X63Y189        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.117ns (2.245%)  route 5.095ns (97.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 8.477 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.376ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.095     7.591    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.748     8.477    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.651    
                         clock uncertainty           -0.035     8.615    
    SLICE_X63Y189        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.117ns (2.245%)  route 5.095ns (97.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 8.477 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.417ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.376ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.982     2.379    <hidden>
    SLICE_X66Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.496 r  <hidden>
                         net (fo=808, routed)         5.095     7.591    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.748     8.477    <hidden>
    SLICE_X63Y189        FDRE                                         r  <hidden>
                         clock pessimism              0.174     8.651    
                         clock uncertainty           -0.035     8.615    
    SLICE_X63Y189        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.064ns (40.252%)  route 0.095ns (59.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.821ns (routing 0.215ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.248ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.821     0.939    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X98Y198        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y198        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.987 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[42]/Q
                         net (fo=1, routed)           0.079     1.066    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0[42]
    SLICE_X100Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.016     1.082 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[42]_i_1/O
                         net (fo=1, routed)           0.016     1.098    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[42]_i_1_n_0
    SLICE_X100Y198       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.982     1.147    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X100Y198       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[42]/C
                         clock pessimism             -0.135     1.012    
    SLICE_X100Y198       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.068    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.096ns (53.333%)  route 0.084ns (46.667%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.925ns (routing 0.215ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.248ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.925     1.043    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X55Y253        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y253        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.092 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.071     1.163    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][8]
    SLICE_X54Y253        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.178 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.178    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X54Y253        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.210 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.013     1.223    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X54Y253        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.112     1.277    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X54Y253        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.140     1.137    
    SLICE_X54Y253        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.193    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.884ns (routing 0.215ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.248ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.884     1.002    <hidden>
    SLICE_X58Y213        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.050 r  <hidden>
                         net (fo=1, routed)           0.139     1.189    <hidden>
    RAMB36_X6Y42         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.103     1.268    <hidden>
    RAMB36_X6Y42         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.130    
    RAMB36_X6Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                      0.029     1.159    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.818ns (routing 0.215ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.248ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.818     0.936    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/tx_core_clk_1
    SLICE_X100Y200       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y200       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.984 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[18]/Q
                         net (fo=1, routed)           0.118     1.102    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[18]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.918     1.083    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.170     0.913    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                      0.158     1.071    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.087ns (50.000%)  route 0.087ns (50.000%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.824ns (routing 0.215ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.248ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X94Y183        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.991 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[3][16]/Q
                         net (fo=1, routed)           0.074     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[3]_5[16]
    SLICE_X93Y183        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.015     1.080 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[23]_i_3/O
                         net (fo=1, routed)           0.000     1.080    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[23]_i_3_n_0
    SLICE_X93Y183        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.023     1.103 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[23]_i_1/O
                         net (fo=1, routed)           0.013     1.116    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[23]
    SLICE_X93Y183        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.999     1.164    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X93Y183        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[23]/C
                         clock pessimism             -0.135     1.029    
    SLICE_X93Y183        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.085    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.881ns (routing 0.215ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.248ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.881     0.999    <hidden>
    SLICE_X61Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.047 r  <hidden>
                         net (fo=1, routed)           0.135     1.182    <hidden>
    RAMB36_X6Y37         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.095     1.260    <hidden>
    RAMB36_X6Y37         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.122    
    RAMB36_X6Y37         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[17])
                                                      0.029     1.151    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.880ns (routing 0.215ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.248ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.880     0.998    <hidden>
    SLICE_X61Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.046 r  <hidden>
                         net (fo=1, routed)           0.136     1.182    <hidden>
    RAMB36_X6Y37         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.095     1.260    <hidden>
    RAMB36_X6Y37         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.122    
    RAMB36_X6Y37         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                      0.029     1.151    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.101ns (54.595%)  route 0.084ns (45.405%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.816ns (routing 0.215ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.248ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.816     0.934    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X98Y184        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y184        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.982 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/Q
                         net (fo=1, routed)           0.071     1.053    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0]_2[29]
    SLICE_X97Y184        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.083 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[26]_i_3/O
                         net (fo=1, routed)           0.000     1.083    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[26]_i_3_n_0
    SLICE_X97Y184        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.023     1.106 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]_i_1/O
                         net (fo=1, routed)           0.013     1.119    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[26]
    SLICE_X97Y184        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X97Y184        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]/C
                         clock pessimism             -0.135     1.031    
    SLICE_X97Y184        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.087    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.882ns (routing 0.215ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.248ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.882     1.000    <hidden>
    SLICE_X61Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y219        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.048 r  <hidden>
                         net (fo=1, routed)           0.139     1.187    <hidden>
    RAMB36_X6Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.099     1.264    <hidden>
    RAMB36_X6Y44         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.126    
    RAMB36_X6Y44         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                      0.029     1.155    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.097ns (52.717%)  route 0.087ns (47.283%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.248ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.924     1.042    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y249        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.091 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.076     1.167    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X51Y249        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015     1.182 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.001     1.183    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X51Y249        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     1.216 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.010     1.226    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X51Y249        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.112     1.277    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y249        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.140     1.137    
    SLICE_X51Y249        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.193    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y40         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X6Y97         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y43         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y39         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y41         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y40         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y39         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y46         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y47         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y40         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y40         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X5Y77         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y43         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y40         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y42         <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X5Y77         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y36         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y40         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y40         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X6Y97         <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X6Y97         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y39         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y41         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y39         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y47         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.295       0.280      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.208       0.706      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y77        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y76        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.271       0.245      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.193       0.327      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.117ns (3.054%)  route 3.714ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 8.481 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.380ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.714     6.133    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.752     8.481    <hidden>
    SLICE_X73Y269        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X73Y269        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.117ns (3.275%)  route 3.456ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 8.494 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.380ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.456     5.875    <hidden>
    SLICE_X72Y268        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.765     8.494    <hidden>
    SLICE_X72Y268        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.664    
                         clock uncertainty           -0.035     8.629    
    SLICE_X72Y268        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     8.546    <hidden>
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.117ns (3.275%)  route 3.456ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 8.494 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.422ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.380ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.905     2.302    <hidden>
    SLICE_X89Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.419 r  <hidden>
                         net (fo=342, routed)         3.456     5.875    <hidden>
    SLICE_X72Y268        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.765     8.494    <hidden>
    SLICE_X72Y268        FDRE                                         r  <hidden>
                         clock pessimism              0.170     8.664    
                         clock uncertainty           -0.035     8.629    
    SLICE_X72Y268        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.083     8.546    <hidden>
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  2.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.816ns (routing 0.220ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.253ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.816     0.934    <hidden>
    SLICE_X76Y266        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y266        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.982 r  <hidden>
                         net (fo=1, routed)           0.184     1.166    <hidden>
    RAMB36_X7Y53         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.084     1.249    <hidden>
    RAMB36_X7Y53         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.107    
    RAMB36_X7Y53         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.136    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.063ns (39.623%)  route 0.096ns (60.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.898ns (routing 0.220ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.253ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.898     1.016    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X66Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y265        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.064 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[41]/Q
                         net (fo=5, routed)           0.080     1.144    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg_n_0_[41]
    SLICE_X65Y265        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.159 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r[169]_i_1/O
                         net (fo=1, routed)           0.016     1.175    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_nxt[169]
    SLICE_X65Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.066     1.231    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X65Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[169]/C
                         clock pessimism             -0.143     1.088    
    SLICE_X65Y265        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.144    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.253ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.881     0.999    <hidden>
    SLICE_X73Y289        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y289        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.048 r  <hidden>
                         net (fo=3, routed)           0.098     1.146    <hidden>
    SLICE_X73Y290        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.069     1.234    <hidden>
    SLICE_X73Y290        FDRE                                         r  <hidden>
                         clock pessimism             -0.175     1.059    
    SLICE_X73Y290        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.115    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.822ns (routing 0.220ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.253ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.822     0.940    <hidden>
    SLICE_X82Y267        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y267        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.988 r  <hidden>
                         net (fo=1, routed)           0.145     1.133    <hidden>
    RAMB36_X8Y53         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.045     1.210    <hidden>
    RAMB36_X8Y53         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.072    
    RAMB36_X8Y53         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.065ns (38.922%)  route 0.102ns (61.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.904ns (routing 0.220ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.253ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.904     1.022    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X66Y255        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y255        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.071 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[131]/Q
                         net (fo=5, routed)           0.090     1.161    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pak_dat0_p4_r[3]
    SLICE_X67Y255        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.016     1.177 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[3]_i_1/O
                         net (fo=1, routed)           0.012     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[3]_i_1_n_0
    SLICE_X67Y255        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.078     1.243    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X67Y255        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[3]/C
                         clock pessimism             -0.142     1.101    
    SLICE_X67Y255        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.157    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.087ns (47.541%)  route 0.096ns (52.459%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.882ns (routing 0.220ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.253ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.882     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X67Y269        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y269        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.049 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][27]/Q
                         net (fo=1, routed)           0.083     1.132    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0]_2[27]
    SLICE_X67Y270        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     1.147 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[28]_i_3/O
                         net (fo=1, routed)           0.000     1.147    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[28]_i_3_n_0
    SLICE_X67Y270        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.023     1.170 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[28]_i_1/O
                         net (fo=1, routed)           0.013     1.183    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[28]
    SLICE_X67Y270        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.071     1.236    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X67Y270        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[28]/C
                         clock pessimism             -0.143     1.093    
    SLICE_X67Y270        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.149    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.825ns (routing 0.220ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.253ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.825     0.943    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    SLICE_X87Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y265        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.992 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[17]/Q
                         net (fo=1, routed)           0.142     1.134    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe[17]
    RAMB36_X8Y52         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.044     1.209    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    RAMB36_X8Y52         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.138     1.071    
    RAMB36_X8Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[17])
                                                      0.029     1.100    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.857ns (routing 0.220ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.253ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.857     0.975    <hidden>
    SLICE_X75Y271        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y271        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.024 r  <hidden>
                         net (fo=1, routed)           0.149     1.173    <hidden>
    RAMB36_X7Y54         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.088     1.253    <hidden>
    RAMB36_X7Y54         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.143     1.110    
    RAMB36_X7Y54         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                      0.029     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.832ns (routing 0.220ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.253ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.832     0.950    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    SLICE_X86Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y261        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.998 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[16]/Q
                         net (fo=1, routed)           0.096     1.094    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_data_pipe[16]
    RAMB36_X8Y52         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.044     1.209    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    RAMB36_X8Y52         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.179     1.030    
    RAMB36_X8Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.059    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.898ns (routing 0.220ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.253ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.898     1.016    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X68Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y259        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.065 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[61]/Q
                         net (fo=1, routed)           0.067     1.132    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/sh_dat0_p5_r_reg[63][29]
    SLICE_X68Y258        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.147 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/sh_dat0_p5_r[61]_i_1/O
                         net (fo=1, routed)           0.016     1.163    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_nxt[61]
    SLICE_X68Y258        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.084     1.249    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X68Y258        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[61]/C
                         clock pessimism             -0.177     1.072    
    SLICE_X68Y258        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.128    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y54         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y56         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y56         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y55         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y54         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y53         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y53         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y56         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y54         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y54         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y53         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y54         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y56         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y56         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y53         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.255       0.320      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.183       0.731      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_3
  To Clock:  txoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y73        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y72        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.292       0.224      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.207       0.313      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        1.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[1]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y238        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[1]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y238        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[33]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y239        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[33]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[1]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y238        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[33]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y239        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[33]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[1]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y238        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.200ns (4.620%)  route 4.129ns (95.380%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.575 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.377ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.093     6.859    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X93Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.846     8.575    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[33]/C
                         clock pessimism              0.110     8.685    
                         clock uncertainty           -0.035     8.650    
    SLICE_X93Y239        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.566    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[33]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.200ns (4.627%)  route 4.122ns (95.373%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 8.569 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.377ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.086     6.852    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.840     8.569    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[2]/C
                         clock pessimism              0.110     8.679    
                         clock uncertainty           -0.035     8.644    
    SLICE_X90Y237        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.560    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.200ns (4.627%)  route 4.122ns (95.373%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 8.569 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.377ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.086     6.852    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.840     8.569    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[2]/C
                         clock pessimism              0.110     8.679    
                         clock uncertainty           -0.035     8.644    
    SLICE_X90Y237        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.560    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.200ns (4.627%)  route 4.122ns (95.373%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 8.569 - 6.400 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.419ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.377ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.133     2.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y261        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.647 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.683    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y115        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.766 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.086     6.852    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.840     8.569    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[2]/C
                         clock pessimism              0.110     8.679    
                         clock uncertainty           -0.035     8.644    
    SLICE_X90Y237        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.560    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.886ns (routing 0.377ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.419ns, distribution 1.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.886     2.215    <hidden>
    SLICE_X67Y214        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y214        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.470 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.470    <hidden>
    SLICE_X67Y214        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.141     2.538    <hidden>
    SLICE_X67Y214        SRL16E                                       r  <hidden>
                         clock pessimism             -0.316     2.222    
    SLICE_X67Y214        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.466    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.910ns (routing 0.377ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.419ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.910     2.239    <hidden>
    SLICE_X64Y190        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y190        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.494 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.494    <hidden>
    SLICE_X64Y190        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.167     2.564    <hidden>
    SLICE_X64Y190        SRL16E                                       r  <hidden>
                         clock pessimism             -0.318     2.246    
    SLICE_X64Y190        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.490    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.910ns (routing 0.377ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.419ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.910     2.239    <hidden>
    SLICE_X64Y191        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.494 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.494    <hidden>
    SLICE_X64Y191        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.167     2.564    <hidden>
    SLICE_X64Y191        SRL16E                                       r  <hidden>
                         clock pessimism             -0.318     2.246    
    SLICE_X64Y191        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.490    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.908ns (routing 0.377ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.419ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.908     2.237    <hidden>
    SLICE_X64Y195        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.492 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.492    <hidden>
    SLICE_X64Y195        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.165     2.562    <hidden>
    SLICE_X64Y195        SRL16E                                       r  <hidden>
                         clock pessimism             -0.318     2.244    
    SLICE_X64Y195        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.488    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.883ns (routing 0.377ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.419ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.883     2.212    <hidden>
    SLICE_X67Y207        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y207        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.467 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.467    <hidden>
    SLICE_X67Y207        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.139     2.536    <hidden>
    SLICE_X67Y207        SRL16E                                       r  <hidden>
                         clock pessimism             -0.317     2.219    
    SLICE_X67Y207        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.463    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.891ns (routing 0.377ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.419ns, distribution 1.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.891     2.220    <hidden>
    SLICE_X67Y164        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.475 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.475    <hidden>
    SLICE_X67Y164        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.141     2.538    <hidden>
    SLICE_X67Y164        SRL16E                                       r  <hidden>
                         clock pessimism             -0.311     2.227    
    SLICE_X67Y164        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.471    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.898ns (routing 0.377ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.419ns, distribution 1.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.898     2.227    <hidden>
    SLICE_X66Y164        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y164        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.482 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.482    <hidden>
    SLICE_X66Y164        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.148     2.545    <hidden>
    SLICE_X66Y164        SRL16E                                       r  <hidden>
                         clock pessimism             -0.311     2.234    
    SLICE_X66Y164        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.478    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.886ns (routing 0.377ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.419ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.886     2.215    <hidden>
    SLICE_X71Y179        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y179        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.470 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.470    <hidden>
    SLICE_X71Y179        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.134     2.531    <hidden>
    SLICE_X71Y179        SRL16E                                       r  <hidden>
                         clock pessimism             -0.309     2.222    
    SLICE_X71Y179        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.466    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.891ns (routing 0.377ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.419ns, distribution 1.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.891     2.220    <hidden>
    SLICE_X71Y180        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y180        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.475 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.475    <hidden>
    SLICE_X71Y180        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.146     2.543    <hidden>
    SLICE_X71Y180        SRL16E                                       r  <hidden>
                         clock pessimism             -0.316     2.227    
    SLICE_X71Y180        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.471    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.883ns (routing 0.377ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.419ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.883     2.212    <hidden>
    SLICE_X71Y168        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.467 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.467    <hidden>
    SLICE_X71Y168        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.131     2.528    <hidden>
    SLICE_X71Y168        SRL16E                                       r  <hidden>
                         clock pessimism             -0.309     2.219    
    SLICE_X71Y168        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.463    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_3
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y48         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB18_X6Y97         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y49         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y43         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X6Y39         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y41         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y40         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y39         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y43         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y39         <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB18_X4Y70         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y29         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y36         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y48         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB18_X6Y97         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y43         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y47         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y43         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y42         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y44         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y29         <hidden>
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB18_X5Y77         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y56         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y56         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y40         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.279       0.296      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.199       0.715      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.661ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.802ns  (logic 0.115ns (14.339%)  route 0.687ns (85.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y222                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X77Y222        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.687     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X78Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y222        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.775ns  (logic 0.114ns (14.710%)  route 0.661ns (85.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X74Y228        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.661     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X73Y228        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.740ns  (logic 0.114ns (15.405%)  route 0.626ns (84.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y225                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X78Y225        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.626     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X78Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y225        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.738ns  (logic 0.117ns (15.854%)  route 0.621ns (84.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y225                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X78Y225        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.621     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X78Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y225        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.662ns  (logic 0.117ns (17.674%)  route 0.545ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X74Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.545     0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X74Y228        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.654ns  (logic 0.117ns (17.890%)  route 0.537ns (82.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X75Y230        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.537     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X73Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X73Y229        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.587ns  (logic 0.117ns (19.932%)  route 0.470ns (80.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X75Y230        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.470     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X73Y229        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.552ns  (logic 0.114ns (20.652%)  route 0.438ns (79.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y225                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X78Y225        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.438     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X76Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X76Y224        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  5.911    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.409ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.051ns  (logic 0.117ns (11.132%)  route 0.934ns (88.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X87Y127        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.934     1.051    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X87Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X87Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.043ns  (logic 0.114ns (10.930%)  route 0.929ns (89.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.929     1.043    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X88Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y127        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.987ns  (logic 0.114ns (11.550%)  route 0.873ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.873     0.987    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.987ns  (logic 0.114ns (11.550%)  route 0.873ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.873     0.987    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y128        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.938ns  (logic 0.117ns (12.473%)  route 0.821ns (87.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y127        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.821     0.938    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y127        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.938ns  (logic 0.117ns (12.473%)  route 0.821ns (87.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y128        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.821     0.938    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y128        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.919ns  (logic 0.117ns (12.731%)  route 0.802ns (87.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X87Y127        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.802     0.919    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X87Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X87Y127        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.918ns  (logic 0.114ns (12.418%)  route 0.804ns (87.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X87Y127        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.804     0.918    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X87Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X87Y128        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.905ns  (logic 0.114ns (12.597%)  route 0.791ns (87.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y133                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X96Y133        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.791     0.905    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X96Y133        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X96Y133        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.782ns  (logic 0.114ns (14.578%)  route 0.668ns (85.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X89Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.668     0.782    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X89Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y127        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  5.681    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.950ns (48.544%)  route 1.007ns (51.456%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.296 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[7]
                         net (fo=1, routed)           0.041     4.337    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[47]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/C
                         clock pessimism              0.000     8.512    
                         clock uncertainty           -0.035     8.477    
    SLICE_X61Y188        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.537    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.938ns (48.301%)  route 1.004ns (51.699%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     4.284 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.038     4.322    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[45]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/C
                         clock pessimism              0.000     8.512    
                         clock uncertainty           -0.035     8.477    
    SLICE_X61Y188        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.536    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.931ns (48.718%)  route 0.980ns (51.282%))
  Logic Levels:           5  (CARRY8=4 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.250 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.291    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[39]
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/C
                         clock pessimism              0.000     8.512    
                         clock uncertainty           -0.035     8.477    
    SLICE_X61Y187        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.537    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.902ns (47.250%)  route 1.007ns (52.750%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.513 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.365ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.248 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.041     4.289    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[43]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.784     8.513    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/C
                         clock pessimism              0.000     8.513    
                         clock uncertainty           -0.035     8.478    
    SLICE_X61Y188        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.537    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.905ns (47.457%)  route 1.002ns (52.543%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     4.251 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[4]
                         net (fo=1, routed)           0.036     4.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[44]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/C
                         clock pessimism              0.000     8.512    
                         clock uncertainty           -0.035     8.477    
    SLICE_X61Y188        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.537    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.897ns (47.111%)  route 1.007ns (52.889%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.513 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.365ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     4.243 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.041     4.284    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[41]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.784     8.513    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/C
                         clock pessimism              0.000     8.513    
                         clock uncertainty           -0.035     8.478    
    SLICE_X61Y188        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.536    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.900ns (47.244%)  route 1.005ns (52.756%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     4.246 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[6]
                         net (fo=1, routed)           0.039     4.285    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[46]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/C
                         clock pessimism              0.000     8.512    
                         clock uncertainty           -0.035     8.477    
    SLICE_X61Y188        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.537    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.919ns (48.470%)  route 0.977ns (51.530%))
  Logic Levels:           5  (CARRY8=4 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     4.238 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.276    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[37]
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/C
                         clock pessimism              0.000     8.512    
                         clock uncertainty           -0.035     8.477    
    SLICE_X61Y187        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.536    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.863ns (46.249%)  route 1.003ns (53.751%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.513 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.365ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.037 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.064    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.083 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.110    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     4.209 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[0]
                         net (fo=1, routed)           0.037     4.246    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[40]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.784     8.513    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]/C
                         clock pessimism              0.000     8.513    
                         clock uncertainty           -0.035     8.478    
    SLICE_X61Y188        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.537    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.912ns (48.901%)  route 0.953ns (51.099%))
  Logic Levels:           4  (CARRY8=3 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.513 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.417ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.365ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.983     2.380    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.493 r  packet_frame_index_1_reg[8]/Q
                         net (fo=7, routed)           0.858     3.351    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[8]
    SLICE_X61Y184        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     3.541 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9/O
                         net (fo=1, routed)           0.000     3.541    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_9_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     3.945 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.972    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.991 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.018    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.204 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.245    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[31]
    SLICE_X61Y186        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.784     8.513    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y186        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/C
                         clock pessimism              0.000     8.513    
                         clock uncertainty           -0.035     8.478    
    SLICE_X61Y186        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.538    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  4.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.126ns (39.498%)  route 0.193ns (60.502%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.889ns (routing 0.215ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.234ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.889     1.007    tx_clk_out_1
    SLICE_X59Y189        FDCE                                         r  packet_frame_index_1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.056 r  packet_frame_index_1_reg[32]/Q
                         net (fo=7, routed)           0.182     1.238    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[32]
    SLICE_X61Y187        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045     1.283 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[39]_i_9/O
                         net (fo=1, routed)           0.001     1.284    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[39]_i_9_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.316 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.326    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[32]
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.066     1.231    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[32]/C
                         clock pessimism              0.000     1.231    
    SLICE_X61Y187        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.125%)  route 0.191ns (59.875%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.215ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.234ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.894     1.012    tx_clk_out_1
    SLICE_X59Y185        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.061 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.180     1.241    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X61Y183        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046     1.287 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.001     1.288    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X61Y183        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     1.321 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.331    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[5]
    SLICE_X61Y183        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.064     1.229    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y183        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]/C
                         clock pessimism              0.000     1.229    
    SLICE_X61Y183        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.285    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.112ns (32.370%)  route 0.234ns (67.630%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.215ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.234ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.873     0.991    tx_clk_out_1
    SLICE_X62Y185        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.040 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.221     1.261    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X61Y183        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     1.292 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_8/O
                         net (fo=1, routed)           0.000     1.292    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_8_n_0
    SLICE_X61Y183        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.324 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.337    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[1]
    SLICE_X61Y183        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.066     1.231    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y183        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]/C
                         clock pessimism              0.000     1.231    
    SLICE_X61Y183        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.133ns (40.181%)  route 0.198ns (59.819%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.215ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.234ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.887     1.005    tx_clk_out_1
    SLICE_X60Y191        FDCE                                         r  packet_frame_index_1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y191        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.053 r  packet_frame_index_1_reg[42]/Q
                         net (fo=7, routed)           0.184     1.237    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[42]
    SLICE_X61Y188        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.052     1.289 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_8/O
                         net (fo=1, routed)           0.000     1.289    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_8_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033     1.322 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[2]
                         net (fo=1, routed)           0.014     1.336    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[42]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.065     1.230    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[42]/C
                         clock pessimism              0.000     1.230    
    SLICE_X61Y188        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.286    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.134ns (40.483%)  route 0.197ns (59.517%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.215ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.234ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.892     1.010    tx_clk_out_1
    SLICE_X59Y185        FDCE                                         r  packet_frame_index_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.058 r  packet_frame_index_1_reg[3]/Q
                         net (fo=7, routed)           0.183     1.241    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[3]
    SLICE_X61Y183        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.054     1.295 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_6/O
                         net (fo=1, routed)           0.000     1.295    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_6_n_0
    SLICE_X61Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.327 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.014     1.341    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[3]
    SLICE_X61Y183        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.066     1.231    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y183        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[3]/C
                         clock pessimism              0.000     1.231    
    SLICE_X61Y183        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.139ns (41.493%)  route 0.196ns (58.507%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.889ns (routing 0.215ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.234ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.889     1.007    tx_clk_out_1
    SLICE_X59Y189        FDCE                                         r  packet_frame_index_1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.056 r  packet_frame_index_1_reg[32]/Q
                         net (fo=7, routed)           0.182     1.238    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[32]
    SLICE_X61Y187        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045     1.283 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[39]_i_9/O
                         net (fo=1, routed)           0.001     1.284    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[39]_i_9_n_0
    SLICE_X61Y187        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.045     1.329 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.342    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[33]
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.066     1.231    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y187        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[33]/C
                         clock pessimism              0.000     1.231    
    SLICE_X61Y187        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.135ns (40.786%)  route 0.196ns (59.215%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.215ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.234ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.893     1.011    tx_clk_out_1
    SLICE_X59Y188        FDCE                                         r  packet_frame_index_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y188        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.060 r  packet_frame_index_1_reg[30]/Q
                         net (fo=7, routed)           0.183     1.243    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[30]
    SLICE_X61Y186        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.295 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_3/O
                         net (fo=1, routed)           0.001     1.296    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_3_n_0
    SLICE_X61Y186        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034     1.330 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.012     1.342    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[30]
    SLICE_X61Y186        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.064     1.229    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y186        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]/C
                         clock pessimism              0.000     1.229    
    SLICE_X61Y186        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.285    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.111ns (33.434%)  route 0.221ns (66.566%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.215ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.234ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.894     1.012    tx_clk_out_1
    SLICE_X59Y186        FDCE                                         r  packet_frame_index_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y186        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.061 r  packet_frame_index_1_reg[16]/Q
                         net (fo=7, routed)           0.210     1.271    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[16]
    SLICE_X61Y185        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.030     1.301 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_9/O
                         net (fo=1, routed)           0.001     1.302    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_9_n_0
    SLICE_X61Y185        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.334 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.344    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[16]
    SLICE_X61Y185        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.066     1.231    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y185        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]/C
                         clock pessimism              0.000     1.231    
    SLICE_X61Y185        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.135ns (40.663%)  route 0.197ns (59.337%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.215ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.234ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.894     1.012    tx_clk_out_1
    SLICE_X59Y186        FDCE                                         r  packet_frame_index_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y186        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.061 r  packet_frame_index_1_reg[14]/Q
                         net (fo=7, routed)           0.184     1.245    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[14]
    SLICE_X61Y184        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.297 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_3/O
                         net (fo=1, routed)           0.001     1.298    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_3_n_0
    SLICE_X61Y184        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034     1.332 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.012     1.344    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[14]
    SLICE_X61Y184        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.064     1.229    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y184        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]/C
                         clock pessimism              0.000     1.229    
    SLICE_X61Y184        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.285    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.143ns (41.935%)  route 0.198ns (58.064%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.215ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.234ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.887     1.005    tx_clk_out_1
    SLICE_X60Y191        FDCE                                         r  packet_frame_index_1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y191        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.053 r  packet_frame_index_1_reg[42]/Q
                         net (fo=7, routed)           0.184     1.237    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[42]
    SLICE_X61Y188        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.052     1.289 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_8/O
                         net (fo=1, routed)           0.000     1.289    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_8_n_0
    SLICE_X61Y188        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.043     1.332 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.014     1.346    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[43]
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.065     1.230    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X61Y188        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/C
                         clock pessimism              0.000     1.230    
    SLICE_X61Y188        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.286    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        5.710ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.752ns  (logic 0.114ns (15.160%)  route 0.638ns (84.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y231                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
    SLICE_X89Y231        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.638     0.752    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X89Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y218        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y231                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
    SLICE_X89Y231        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.591     0.705    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X89Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y217        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  5.757    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.718ns  (logic 0.114ns (15.877%)  route 0.604ns (84.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
    SLICE_X94Y237        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.604     0.718    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X90Y235        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y235        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
    SLICE_X94Y237        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.428     0.542    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X92Y234        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  5.920    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        5.429ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.031ns  (logic 0.114ns (11.057%)  route 0.917ns (88.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y129        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.917     1.031    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X87Y129        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X87Y129        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.987ns  (logic 0.114ns (11.550%)  route 0.873ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X86Y129        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.873     0.987    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X86Y129        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y129        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.969ns  (logic 0.117ns (12.074%)  route 0.852ns (87.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X87Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.852     0.969    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X87Y129        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X87Y129        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.939ns  (logic 0.114ns (12.141%)  route 0.825ns (87.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.825     0.939    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X88Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y128        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.938ns  (logic 0.117ns (12.473%)  route 0.821ns (87.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X86Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.821     0.938    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X86Y129        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y129        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.926ns  (logic 0.117ns (12.635%)  route 0.809ns (87.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y128        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.809     0.926    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X88Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y128        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.905ns  (logic 0.114ns (12.597%)  route 0.791ns (87.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.791     0.905    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X88Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y128        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.779ns  (logic 0.114ns (14.634%)  route 0.665ns (85.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X88Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.665     0.779    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X88Y129        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y129        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.751ns  (logic 0.117ns (15.579%)  route 0.634ns (84.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X95Y134        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.634     0.751    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X95Y134        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X95Y134        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.703ns  (logic 0.117ns (16.643%)  route 0.586ns (83.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y127        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     0.703    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X88Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  5.757    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        5.037ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.423ns  (logic 0.114ns (8.011%)  route 1.309ns (91.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y190                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X49Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           1.309     1.423    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X49Y190        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X49Y190        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.908ns  (logic 0.114ns (12.555%)  route 0.794ns (87.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y191                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.794     0.908    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X50Y191        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X50Y191        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.767ns  (logic 0.117ns (15.254%)  route 0.650ns (84.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y188                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y188        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.650     0.767    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y188        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X50Y188        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.720ns  (logic 0.114ns (15.833%)  route 0.606ns (84.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X50Y190        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.606     0.720    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y190        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X50Y190        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.707ns  (logic 0.117ns (16.549%)  route 0.590ns (83.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y191                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y191        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.590     0.707    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X50Y191        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X50Y191        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.698ns  (logic 0.114ns (16.332%)  route 0.584ns (83.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.584     0.698    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X52Y189        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X52Y189        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.677ns  (logic 0.117ns (17.282%)  route 0.560ns (82.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y190        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.560     0.677    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X50Y190        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X50Y190        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.632ns  (logic 0.114ns (18.038%)  route 0.518ns (81.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y188                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.518     0.632    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y188        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X49Y188        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.622ns  (logic 0.114ns (18.328%)  route 0.508ns (81.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y188                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y188        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.508     0.622    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y188        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X50Y188        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.609ns  (logic 0.117ns (19.212%)  route 0.492ns (80.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y188                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y188        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.609    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y188        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X49Y188        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  5.852    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        5.863ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y272                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X90Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.486     0.600    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X90Y264        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y264        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  5.863    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack       32.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.785ns  (logic 0.117ns (14.904%)  route 0.668ns (85.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y228        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.668     0.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X74Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y228        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 32.275    

Slack (MET) :             32.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.114ns (15.447%)  route 0.624ns (84.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y227                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y227        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.624     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X74Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y227        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.322    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.720ns  (logic 0.115ns (15.972%)  route 0.605ns (84.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X76Y224        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.605     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X76Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y225        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.705ns  (logic 0.117ns (16.596%)  route 0.588ns (83.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y225                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X78Y225        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.588     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X77Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y225        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 32.357    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.699ns  (logic 0.116ns (16.595%)  route 0.583ns (83.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y222        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.583     0.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X77Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y222        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.655ns  (logic 0.114ns (17.405%)  route 0.541ns (82.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y228        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.541     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y228        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 32.406    

Slack (MET) :             32.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.578ns  (logic 0.114ns (19.723%)  route 0.464ns (80.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X78Y222        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.464     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X77Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y222        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 32.485    

Slack (MET) :             32.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.384ns  (logic 0.115ns (29.948%)  route 0.269ns (70.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y228        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.269     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y230        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 32.676    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        5.784ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.679ns  (logic 0.114ns (16.789%)  route 0.565ns (83.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y285                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X95Y285        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.565     0.679    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X95Y263        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X95Y263        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.784    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.447ns (25.543%)  route 1.303ns (74.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.720     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.608    37.372    
                         clock uncertainty           -0.035    37.337    
    SLICE_X75Y234        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    37.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.447ns (26.655%)  route 1.230ns (73.345%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.647     6.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.574    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.608    37.366    
                         clock uncertainty           -0.035    37.331    
    SLICE_X75Y235        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    37.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.249    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 31.068    

Slack (MET) :             31.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.447ns (26.655%)  route 1.230ns (73.345%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.647     6.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.574    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.608    37.366    
                         clock uncertainty           -0.035    37.331    
    SLICE_X75Y235        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    37.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.249    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 31.068    

Slack (MET) :             31.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.447ns (26.655%)  route 1.230ns (73.345%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.634     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.787     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.419     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X71Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     5.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.164     5.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y237        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     5.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.647     6.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X75Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.109    35.109    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.574    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.608    37.366    
                         clock uncertainty           -0.035    37.331    
    SLICE_X75Y235        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    37.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.249    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 31.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.142ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.929     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X78Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.554     2.171    
    SLICE_X78Y224        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.142ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.931     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X78Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.554     2.173    
    SLICE_X78Y224        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.142ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.931     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X78Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.554     2.173    
    SLICE_X78Y224        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.142ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.931     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X78Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.554     2.173    
    SLICE_X78Y224        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.332%)  route 0.192ns (79.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.752     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y226        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.192     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.904     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.534     2.166    
    SLICE_X72Y226        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.791ns (routing 0.127ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.142ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.791     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y223        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.176     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X82Y223        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.942     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.554     2.184    
    SLICE_X82Y223        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.142ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.175     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X78Y223        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.928     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.554     2.170    
    SLICE_X78Y223        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.142ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.175     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X78Y223        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.928     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.554     2.170    
    SLICE_X78Y223        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                      0.005     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.142ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.175     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X78Y223        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.928     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.554     2.170    
    SLICE_X78Y223        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.142ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.175     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X78Y223        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.928     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.554     2.170    
    SLICE_X78Y223        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[40]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.117ns (4.941%)  route 2.251ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.251     4.730    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X88Y134        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y134        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[40]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.564    
    SLICE_X88Y134        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.482    inst_Ports0/inst_RTT_Measurement/MAC_reg[40]
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[28]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.117ns (4.983%)  route 2.231ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.283ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.231     4.710    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y132        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.721     8.450    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y132        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[28]/C
                         clock pessimism              0.175     8.625    
                         clock uncertainty           -0.035     8.589    
    SLICE_X86Y132        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.507    inst_Ports0/inst_RTT_Measurement/MAC_reg[28]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[33]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.117ns (4.983%)  route 2.231ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.283ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.231     4.710    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y132        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.721     8.450    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y132        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[33]/C
                         clock pessimism              0.175     8.625    
                         clock uncertainty           -0.035     8.589    
    SLICE_X86Y132        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.507    inst_Ports0/inst_RTT_Measurement/MAC_reg[33]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[12]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.117ns (4.983%)  route 2.231ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.283ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.231     4.710    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y132        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.721     8.450    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y132        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[12]/C
                         clock pessimism              0.175     8.625    
                         clock uncertainty           -0.035     8.589    
    SLICE_X86Y132        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.507    inst_Ports0/inst_RTT_Measurement/RTT_reg[12]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[17]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.117ns (4.983%)  route 2.231ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.283ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.231     4.710    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y132        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.721     8.450    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y132        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[17]/C
                         clock pessimism              0.175     8.625    
                         clock uncertainty           -0.035     8.589    
    SLICE_X86Y132        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.507    inst_Ports0/inst_RTT_Measurement/RTT_reg[17]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[26]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.117ns (4.962%)  route 2.241ns (95.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 8.461 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.283ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.241     4.720    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y133        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.732     8.461    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y133        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[26]/C
                         clock pessimism              0.175     8.636    
                         clock uncertainty           -0.035     8.600    
    SLICE_X86Y133        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.518    inst_Ports0/inst_RTT_Measurement/MAC_reg[26]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[10]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.117ns (4.962%)  route 2.241ns (95.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 8.461 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.283ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.241     4.720    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y133        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.732     8.461    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y133        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[10]/C
                         clock pessimism              0.175     8.636    
                         clock uncertainty           -0.035     8.600    
    SLICE_X86Y133        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.518    inst_Ports0/inst_RTT_Measurement/RTT_reg[10]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[21]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.117ns (4.962%)  route 2.241ns (95.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 8.461 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.283ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.241     4.720    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y133        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.732     8.461    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y133        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[21]/C
                         clock pessimism              0.175     8.636    
                         clock uncertainty           -0.035     8.600    
    SLICE_X86Y133        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.518    inst_Ports0/inst_RTT_Measurement/RTT_reg[21]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[4]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.117ns (4.962%)  route 2.241ns (95.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 8.461 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.283ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.241     4.720    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y133        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.732     8.461    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y133        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[4]/C
                         clock pessimism              0.175     8.636    
                         clock uncertainty           -0.035     8.600    
    SLICE_X86Y133        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.518    inst_Ports0/inst_RTT_Measurement/RTT_reg[4]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[16]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.117ns (4.983%)  route 2.231ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.459 - 6.400 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.316ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.283ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.965     2.362    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X81Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.479 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         2.231     4.710    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y133        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.730     8.459    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y133        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[16]/C
                         clock pessimism              0.175     8.634    
                         clock uncertainty           -0.035     8.598    
    SLICE_X86Y133        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.516    inst_Ports0/inst_RTT_Measurement/RTT_reg[16]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  3.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.048ns (20.426%)  route 0.187ns (79.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.865ns (routing 0.163ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.190ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.865     0.983    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X81Y164        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.187     1.218    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X83Y165        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X83Y165        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.050    
    SLICE_X83Y165        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.055    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.048ns (20.426%)  route 0.187ns (79.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.865ns (routing 0.163ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.190ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.865     0.983    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X81Y164        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.187     1.218    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X83Y165        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X83Y165        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.050    
    SLICE_X83Y165        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.055    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.048ns (20.426%)  route 0.187ns (79.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.865ns (routing 0.163ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.190ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.865     0.983    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X81Y164        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.187     1.218    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X83Y165        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X83Y165        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.050    
    SLICE_X83Y165        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.055    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.190ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.860     0.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X81Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.027 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.206     1.233    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X80Y163        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.025     1.190    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X80Y163        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.052    
    SLICE_X80Y163        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.057    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.190ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.860     0.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X81Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.027 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.206     1.233    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X80Y163        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.025     1.190    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X80Y163        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.052    
    SLICE_X80Y163        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.057    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.190ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.860     0.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X81Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.027 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.206     1.233    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X80Y163        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.025     1.190    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X80Y163        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.052    
    SLICE_X80Y163        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.057    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.049ns (16.013%)  route 0.257ns (83.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.190ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.860     0.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X81Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.027 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.257     1.284    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X83Y163        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.046     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X83Y163        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.137     1.074    
    SLICE_X83Y163        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.079    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.049ns (16.013%)  route 0.257ns (83.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.190ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.860     0.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X81Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.027 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.257     1.284    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X83Y163        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.046     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X83Y163        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.137     1.074    
    SLICE_X83Y163        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.079    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.049ns (16.013%)  route 0.257ns (83.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.190ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.860     0.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X81Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.027 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.257     1.284    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X83Y163        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.046     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X83Y163        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.137     1.074    
    SLICE_X83Y163        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.079    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.073%)  route 0.238ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.865ns (routing 0.163ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.190ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.865     0.983    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/rx_serdes_clk_0
    SLICE_X81Y164        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y164        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.032 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.238     1.270    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X81Y164        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.034     1.199    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X81Y164        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.183     1.016    
    SLICE_X81Y164        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[32]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.117ns (3.469%)  route 3.256ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.256     5.793    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[32]/C
                         clock pessimism              0.108     8.617    
                         clock uncertainty           -0.035     8.582    
    SLICE_X49Y151        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.500    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[32]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[33]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.117ns (3.469%)  route 3.256ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.256     5.793    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[33]/C
                         clock pessimism              0.108     8.617    
                         clock uncertainty           -0.035     8.582    
    SLICE_X49Y151        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.500    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[33]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[34]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.117ns (3.469%)  route 3.256ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.256     5.793    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[34]/C
                         clock pessimism              0.108     8.617    
                         clock uncertainty           -0.035     8.582    
    SLICE_X49Y151        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.500    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[34]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[35]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.117ns (3.469%)  route 3.256ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.256     5.793    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[35]/C
                         clock pessimism              0.108     8.617    
                         clock uncertainty           -0.035     8.582    
    SLICE_X49Y151        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.500    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[35]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[36]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.117ns (3.479%)  route 3.246ns (96.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 8.507 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.365ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.246     5.783    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.778     8.507    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[36]/C
                         clock pessimism              0.108     8.615    
                         clock uncertainty           -0.035     8.580    
    SLICE_X49Y151        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.498    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[36]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[37]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.117ns (3.479%)  route 3.246ns (96.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 8.507 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.365ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.246     5.783    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.778     8.507    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[37]/C
                         clock pessimism              0.108     8.615    
                         clock uncertainty           -0.035     8.580    
    SLICE_X49Y151        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.498    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[37]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[38]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.117ns (3.479%)  route 3.246ns (96.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 8.507 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.365ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.246     5.783    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.778     8.507    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[38]/C
                         clock pessimism              0.108     8.615    
                         clock uncertainty           -0.035     8.580    
    SLICE_X49Y151        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.498    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[38]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[39]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.117ns (3.479%)  route 3.246ns (96.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 8.507 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.365ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.246     5.783    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y151        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.778     8.507    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y151        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[39]/C
                         clock pessimism              0.108     8.615    
                         clock uncertainty           -0.035     8.580    
    SLICE_X49Y151        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.498    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[39]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[16]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.117ns (3.649%)  route 3.089ns (96.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 8.503 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.365ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.089     5.626    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y149        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.774     8.503    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y149        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[16]/C
                         clock pessimism              0.108     8.611    
                         clock uncertainty           -0.035     8.576    
    SLICE_X49Y149        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.494    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[17]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.117ns (3.649%)  route 3.089ns (96.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 8.503 - 6.400 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.405ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.365ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.023     2.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.537 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.089     5.626    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X49Y149        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.774     8.503    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y149        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[17]/C
                         clock pessimism              0.108     8.611    
                         clock uncertainty           -0.035     8.576    
    SLICE_X49Y149        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.494    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  2.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.877ns (routing 0.203ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.234ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.044 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.142     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X71Y182        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.028     1.193    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X71Y182        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.137     1.056    
    SLICE_X71Y182        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.061    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.877ns (routing 0.203ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.234ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.044 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.142     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X71Y182        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.028     1.193    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X71Y182        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.137     1.056    
    SLICE_X71Y182        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.061    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.877ns (routing 0.203ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.234ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.044 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.142     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X71Y182        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.028     1.193    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X71Y182        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.137     1.056    
    SLICE_X71Y182        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.061    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      0.880ns (routing 0.203ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.234ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.880     0.998    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/rx_serdes_clk_1
    SLICE_X69Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.046 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.130     1.176    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X69Y181        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.058     1.223    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X69Y181        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.184     1.039    
    SLICE_X69Y181        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.044    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      0.880ns (routing 0.203ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.234ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.880     0.998    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/rx_serdes_clk_1
    SLICE_X69Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.046 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.130     1.176    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X69Y181        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.058     1.223    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X69Y181        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.184     1.039    
    SLICE_X69Y181        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.044    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      0.880ns (routing 0.203ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.234ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.880     0.998    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/rx_serdes_clk_1
    SLICE_X69Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.046 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.130     1.176    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X69Y181        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.058     1.223    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X69Y181        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.184     1.039    
    SLICE_X69Y181        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.044    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.877ns (routing 0.203ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.234ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.044 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.167     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X70Y183        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.032     1.197    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X70Y183        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.172     1.025    
    SLICE_X70Y183        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.877ns (routing 0.203ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.234ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.044 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.167     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X70Y183        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.032     1.197    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X70Y183        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.172     1.025    
    SLICE_X70Y183        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.877ns (routing 0.203ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.234ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.044 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.167     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X70Y183        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.032     1.197    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X70Y183        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.172     1.025    
    SLICE_X70Y183        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[0]/CLR
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.049ns (17.376%)  route 0.233ns (82.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.879ns (routing 0.203ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.234ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.879     0.997    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X70Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.046 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         0.233     1.279    inst_Ports_for_CC_port_1/inst_RTT_Measurement/reset
    SLICE_X64Y182        FDCE                                         f  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.056     1.221    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X64Y182        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[0]/C
                         clock pessimism             -0.137     1.084    
    SLICE_X64Y182        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.089    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.115ns (18.852%)  route 0.495ns (81.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.400 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.421ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.379ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.912     2.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.424 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.495     2.919    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.671     8.400    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.636    
                         clock uncertainty           -0.035     8.601    
    SLICE_X92Y213        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.519    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.115ns (18.852%)  route 0.495ns (81.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.400 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.421ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.379ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.912     2.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.424 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.495     2.919    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.671     8.400    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.236     8.636    
                         clock uncertainty           -0.035     8.601    
    SLICE_X92Y213        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.519    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.115ns (18.852%)  route 0.495ns (81.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.400 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.421ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.379ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.912     2.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.424 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.495     2.919    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.671     8.400    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.236     8.636    
                         clock uncertainty           -0.035     8.601    
    SLICE_X92Y213        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.519    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.115ns (18.791%)  route 0.497ns (81.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 8.404 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.421ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.379ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.912     2.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.424 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.497     2.921    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.675     8.404    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y213        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.523    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.115ns (18.791%)  route 0.497ns (81.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 8.404 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.421ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.379ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.912     2.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.424 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.497     2.921    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.675     8.404    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.236     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y213        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.523    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.115ns (18.791%)  route 0.497ns (81.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 8.404 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.421ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.379ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.912     2.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.424 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.497     2.921    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.675     8.404    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.236     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y213        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.523    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.114ns (20.467%)  route 0.443ns (79.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 8.388 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.421ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.379ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.891     2.288    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X90Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.402 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.443     2.845    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X90Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.659     8.388    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X90Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.624    
                         clock uncertainty           -0.035     8.589    
    SLICE_X90Y215        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.507    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.114ns (20.467%)  route 0.443ns (79.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 8.388 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.421ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.379ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.891     2.288    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X90Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.402 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.443     2.845    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X90Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.659     8.388    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X90Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.236     8.624    
                         clock uncertainty           -0.035     8.589    
    SLICE_X90Y215        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.507    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.114ns (20.467%)  route 0.443ns (79.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 8.388 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.421ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.379ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.891     2.288    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X90Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.402 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.443     2.845    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X90Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.659     8.388    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X90Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.236     8.624    
                         clock uncertainty           -0.035     8.589    
    SLICE_X90Y215        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.507    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.114ns (24.411%)  route 0.353ns (75.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 8.413 - 6.400 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.421ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.379ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.909     2.306    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.420 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.353     2.773    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X93Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.684     8.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X93Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X93Y215        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.532    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.832ns (routing 0.217ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.251ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.832     0.950    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.999 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.167     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X93Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.013     1.178    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X93Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.170     1.008    
    SLICE_X93Y215        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.013    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.832ns (routing 0.217ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.251ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.832     0.950    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.999 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.167     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X93Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.013     1.178    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X93Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.170     1.008    
    SLICE_X93Y215        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.013    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.832ns (routing 0.217ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.251ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.832     0.950    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.999 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.167     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X93Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.013     1.178    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X93Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.170     1.008    
    SLICE_X93Y215        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.013    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.824ns (routing 0.217ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.251ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X90Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.991 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.212     1.203    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X90Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.983     1.148    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X90Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.171     0.977    
    SLICE_X90Y215        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.982    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.824ns (routing 0.217ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.251ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X90Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.991 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.212     1.203    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X90Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.983     1.148    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X90Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.171     0.977    
    SLICE_X90Y215        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     0.982    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.824ns (routing 0.217ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.251ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X90Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.991 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.212     1.203    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X90Y215        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.983     1.148    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X90Y215        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.171     0.977    
    SLICE_X90Y215        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     0.982    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.049ns (17.133%)  route 0.237ns (82.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.833ns (routing 0.217ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.251ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.000 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.237     1.237    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.171     0.995    
    SLICE_X93Y213        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.049ns (17.133%)  route 0.237ns (82.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.833ns (routing 0.217ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.251ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.000 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.237     1.237    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.171     0.995    
    SLICE_X93Y213        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.049ns (17.133%)  route 0.237ns (82.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.833ns (routing 0.217ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.251ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.000 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.237     1.237    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.171     0.995    
    SLICE_X93Y213        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.833ns (routing 0.217ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.251ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X92Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.000 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.235     1.235    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y213        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.998     1.163    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y213        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.171     0.992    
    SLICE_X92Y213        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.997    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        5.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.116ns (15.405%)  route 0.637ns (84.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 8.418 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.377ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.432 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.637     3.069    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X92Y236        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.689     8.418    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y236        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.237     8.655    
                         clock uncertainty           -0.035     8.619    
    SLICE_X92Y236        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.116ns (15.405%)  route 0.637ns (84.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 8.418 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.377ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.432 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.637     3.069    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X92Y236        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.689     8.418    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y236        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.237     8.655    
                         clock uncertainty           -0.035     8.619    
    SLICE_X92Y236        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.116ns (15.405%)  route 0.637ns (84.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 8.418 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.377ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.432 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.637     3.069    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X92Y236        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.689     8.418    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y236        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.237     8.655    
                         clock uncertainty           -0.035     8.619    
    SLICE_X92Y236        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.377ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.590     3.020    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.698     8.427    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X92Y227        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.546    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.377ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.590     3.020    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.698     8.427    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.236     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X92Y227        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.546    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.377ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.590     3.020    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.698     8.427    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.236     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X92Y227        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.546    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.114ns (16.379%)  route 0.582ns (83.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 8.434 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.377ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y230        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.442 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.582     3.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X92Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.705     8.434    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.670    
                         clock uncertainty           -0.035     8.634    
    SLICE_X92Y229        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.114ns (16.379%)  route 0.582ns (83.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 8.434 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.377ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y230        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.442 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.582     3.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X92Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.705     8.434    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.236     8.670    
                         clock uncertainty           -0.035     8.634    
    SLICE_X92Y229        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.114ns (16.379%)  route 0.582ns (83.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 8.434 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.377ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y230        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.442 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.582     3.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X92Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.705     8.434    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.236     8.670    
                         clock uncertainty           -0.035     8.634    
    SLICE_X92Y229        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.114ns (18.038%)  route 0.518ns (81.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.433 - 6.400 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.419ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.377ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.919     2.316    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.518     2.948    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.704     8.433    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.236     8.669    
                         clock uncertainty           -0.035     8.634    
    SLICE_X93Y229        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  5.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.254ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.249     1.268    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.037     1.202    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.172     1.030    
    SLICE_X93Y229        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.254ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.249     1.268    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.037     1.202    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.172     1.030    
    SLICE_X93Y229        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.254ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.249     1.268    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.037     1.202    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.172     1.030    
    SLICE_X93Y229        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.049ns (14.894%)  route 0.280ns (85.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.855ns (routing 0.220ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.254ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.855     0.973    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y230        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.022 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.280     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X92Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.032     1.197    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.172     1.025    
    SLICE_X92Y229        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.049ns (14.894%)  route 0.280ns (85.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.855ns (routing 0.220ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.254ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.855     0.973    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y230        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.022 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.280     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X92Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.032     1.197    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.172     1.025    
    SLICE_X92Y229        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.049ns (14.894%)  route 0.280ns (85.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.855ns (routing 0.220ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.254ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.855     0.973    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y230        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.022 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.280     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X92Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.032     1.197    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.172     1.025    
    SLICE_X92Y229        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.049ns (14.715%)  route 0.284ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.254ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.284     1.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.172     1.016    
    SLICE_X92Y227        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.049ns (14.715%)  route 0.284ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.254ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.284     1.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.172     1.016    
    SLICE_X92Y227        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.049ns (14.715%)  route 0.284ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.254ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.284     1.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.172     1.016    
    SLICE_X92Y227        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.048ns (12.869%)  route 0.325ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.254ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X92Y234        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y234        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.018 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.325     1.343    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X92Y236        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.010     1.175    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X92Y236        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.173     1.002    
    SLICE_X92Y236        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.007    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[30]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.187ns (9.483%)  route 1.785ns (90.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 8.407 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.276ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.065     4.291    user_tx_reset_0
    SLICE_X97Y141        FDCE                                         f  packet_frame_index_0_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.678     8.407    tx_clk_out_0
    SLICE_X97Y141        FDCE                                         r  packet_frame_index_0_reg[30]/C
                         clock pessimism              0.175     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X97Y141        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.465    packet_frame_index_0_reg[30]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[31]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.187ns (9.483%)  route 1.785ns (90.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 8.407 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.276ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.065     4.291    user_tx_reset_0
    SLICE_X97Y141        FDCE                                         f  packet_frame_index_0_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.678     8.407    tx_clk_out_0
    SLICE_X97Y141        FDCE                                         r  packet_frame_index_0_reg[31]/C
                         clock pessimism              0.175     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X97Y141        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.465    packet_frame_index_0_reg[31]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[38]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.187ns (9.483%)  route 1.785ns (90.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 8.407 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.276ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.065     4.291    user_tx_reset_0
    SLICE_X97Y141        FDCE                                         f  packet_frame_index_0_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.678     8.407    tx_clk_out_0
    SLICE_X97Y141        FDCE                                         r  packet_frame_index_0_reg[38]/C
                         clock pessimism              0.175     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X97Y141        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.465    packet_frame_index_0_reg[38]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[27]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.187ns (9.531%)  route 1.775ns (90.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.405 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.276ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.055     4.281    user_tx_reset_0
    SLICE_X97Y141        FDCE                                         f  packet_frame_index_0_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.676     8.405    tx_clk_out_0
    SLICE_X97Y141        FDCE                                         r  packet_frame_index_0_reg[27]/C
                         clock pessimism              0.176     8.580    
                         clock uncertainty           -0.035     8.545    
    SLICE_X97Y141        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.463    packet_frame_index_0_reg[27]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[28]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.187ns (9.531%)  route 1.775ns (90.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.405 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.276ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.055     4.281    user_tx_reset_0
    SLICE_X97Y141        FDCE                                         f  packet_frame_index_0_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.676     8.405    tx_clk_out_0
    SLICE_X97Y141        FDCE                                         r  packet_frame_index_0_reg[28]/C
                         clock pessimism              0.176     8.580    
                         clock uncertainty           -0.035     8.545    
    SLICE_X97Y141        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.463    packet_frame_index_0_reg[28]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[32]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.187ns (9.837%)  route 1.714ns (90.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.276ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.994     4.220    user_tx_reset_0
    SLICE_X97Y142        FDCE                                         f  packet_frame_index_0_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.677     8.406    tx_clk_out_0
    SLICE_X97Y142        FDCE                                         r  packet_frame_index_0_reg[32]/C
                         clock pessimism              0.175     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X97Y142        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.464    packet_frame_index_0_reg[32]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[33]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.187ns (9.837%)  route 1.714ns (90.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.276ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.994     4.220    user_tx_reset_0
    SLICE_X97Y142        FDCE                                         f  packet_frame_index_0_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.677     8.406    tx_clk_out_0
    SLICE_X97Y142        FDCE                                         r  packet_frame_index_0_reg[33]/C
                         clock pessimism              0.175     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X97Y142        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.464    packet_frame_index_0_reg[33]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[36]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.187ns (9.837%)  route 1.714ns (90.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.276ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.994     4.220    user_tx_reset_0
    SLICE_X97Y142        FDCE                                         f  packet_frame_index_0_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.677     8.406    tx_clk_out_0
    SLICE_X97Y142        FDCE                                         r  packet_frame_index_0_reg[36]/C
                         clock pessimism              0.175     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X97Y142        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.464    packet_frame_index_0_reg[36]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[37]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.187ns (9.837%)  route 1.714ns (90.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.276ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.994     4.220    user_tx_reset_0
    SLICE_X97Y142        FDCE                                         f  packet_frame_index_0_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.677     8.406    tx_clk_out_0
    SLICE_X97Y142        FDCE                                         r  packet_frame_index_0_reg[37]/C
                         clock pessimism              0.175     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X97Y142        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.464    packet_frame_index_0_reg[37]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[35]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.187ns (9.889%)  route 1.704ns (90.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 8.404 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.309ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.276ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.922     2.319    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.436 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.720     3.156    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X95Y135        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.226 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.984     4.210    user_tx_reset_0
    SLICE_X97Y142        FDCE                                         f  packet_frame_index_0_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.675     8.404    tx_clk_out_0
    SLICE_X97Y142        FDCE                                         r  packet_frame_index_0_reg[35]/C
                         clock pessimism              0.176     8.580    
                         clock uncertainty           -0.035     8.544    
    SLICE_X97Y142        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_0_reg[35]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.049ns (17.193%)  route 0.236ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.836ns (routing 0.157ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.836     0.954    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X96Y121        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.003 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.236     1.239    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X96Y121        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.006     1.171    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X96Y121        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.178     0.993    
    SLICE_X96Y121        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.998    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.049ns (17.193%)  route 0.236ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.836ns (routing 0.157ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.836     0.954    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X96Y121        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.003 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.236     1.239    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X96Y121        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.006     1.171    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X96Y121        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.178     0.993    
    SLICE_X96Y121        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     0.998    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.049ns (17.193%)  route 0.236ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.836ns (routing 0.157ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.836     0.954    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X96Y121        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.003 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.236     1.239    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X96Y121        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.006     1.171    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X96Y121        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.178     0.993    
    SLICE_X96Y121        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     0.998    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/help_for_receive_data_packet_nxt_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.048ns (10.835%)  route 0.395ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.184ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.395     1.394    inst_Ports0/lopt_1
    SLICE_X93Y135        FDCE                                         f  inst_Ports0/help_for_receive_data_packet_nxt_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.008     1.173    inst_Ports0/tx_clk_out_0
    SLICE_X93Y135        FDCE                                         r  inst_Ports0/help_for_receive_data_packet_nxt_reg/C
                         clock pessimism             -0.138     1.035    
    SLICE_X93Y135        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.040    inst_Ports0/help_for_receive_data_packet_nxt_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.048ns (10.835%)  route 0.395ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.184ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.395     1.394    inst_Ports0/inst_send_ack/lopt_1
    SLICE_X93Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.008     1.173    inst_Ports0/inst_send_ack/clk
    SLICE_X93Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[0]/C
                         clock pessimism             -0.138     1.035    
    SLICE_X93Y135        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.040    inst_Ports0/inst_send_ack/SM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.048ns (10.835%)  route 0.395ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.184ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.395     1.394    inst_Ports0/inst_send_ack/lopt_1
    SLICE_X93Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.008     1.173    inst_Ports0/inst_send_ack/clk
    SLICE_X93Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[1]/C
                         clock pessimism             -0.138     1.035    
    SLICE_X93Y135        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.040    inst_Ports0/inst_send_ack/SM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.048ns (10.835%)  route 0.395ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.184ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.395     1.394    inst_Ports0/inst_send_ack/lopt_1
    SLICE_X93Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.008     1.173    inst_Ports0/inst_send_ack/clk
    SLICE_X93Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[2]/C
                         clock pessimism             -0.138     1.035    
    SLICE_X93Y135        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.040    inst_Ports0/inst_send_ack/SM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.048ns (10.835%)  route 0.395ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.184ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.395     1.394    inst_Ports0/inst_send_ack/lopt_1
    SLICE_X93Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.008     1.173    inst_Ports0/inst_send_ack/clk
    SLICE_X93Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[3]/C
                         clock pessimism             -0.138     1.035    
    SLICE_X93Y135        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.040    inst_Ports0/inst_send_ack/SM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/help_for_receive_data_packet_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.048ns (8.856%)  route 0.494ns (91.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.184ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.494     1.493    inst_Ports0/lopt_1
    SLICE_X93Y132        FDCE                                         f  inst_Ports0/help_for_receive_data_packet_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.007     1.172    inst_Ports0/tx_clk_out_0
    SLICE_X93Y132        FDCE                                         r  inst_Ports0/help_for_receive_data_packet_reg/C
                         clock pessimism             -0.138     1.034    
    SLICE_X93Y132        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.039    inst_Ports0/help_for_receive_data_packet_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.048ns (8.759%)  route 0.500ns (91.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.184ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X86Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=60, routed)          0.500     1.499    inst_Ports0/inst_send_ack/lopt_1
    SLICE_X93Y132        FDCE                                         f  inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3730, routed)        1.010     1.175    inst_Ports0/inst_send_ack/clk
    SLICE_X93Y132        FDCE                                         r  inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/C
                         clock pessimism             -0.138     1.037    
    SLICE_X93Y132        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.042    inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[2]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[2]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[3]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDPE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[3]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[3]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[4]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[4]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[4]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[5]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDPE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[5]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[5]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[6]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDPE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[6]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[6]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[7]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDPE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[7]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[7]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[8]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDPE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[8]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[8]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[8]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[9]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.117ns (2.636%)  route 4.322ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 8.517 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.376ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.322     6.781    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X57Y272        FDPE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[9]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.788     8.517    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X57Y272        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[9]/C
                         clock pessimism              0.109     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X57Y272        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.082     8.509    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[9]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[13]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.117ns (2.680%)  route 4.248ns (97.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 8.521 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.376ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.248     6.707    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X59Y272        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.792     8.521    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X59Y272        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[13]/C
                         clock pessimism              0.109     8.630    
                         clock uncertainty           -0.035     8.595    
    SLICE_X59Y272        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.513    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[13]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[14]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.117ns (2.680%)  route 4.248ns (97.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 8.521 - 6.400 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.417ns, distribution 1.528ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.376ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.945     2.342    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.459 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         4.248     6.707    inst_Ports_for_CC_port_1/inst_Control_Rate/lopt
    SLICE_X59Y272        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.792     8.521    inst_Ports_for_CC_port_1/inst_Control_Rate/clk
    SLICE_X59Y272        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[14]/C
                         clock pessimism              0.109     8.630    
                         clock uncertainty           -0.035     8.595    
    SLICE_X59Y272        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     8.513    inst_Ports_for_CC_port_1/inst_Control_Rate/T_pai_reg[14]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  1.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.854ns (routing 0.215ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.248ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.854     0.972    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/tx_core_clk_1
    SLICE_X70Y198        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.021 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.251     1.272    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X70Y199        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X70Y199        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.172     1.013    
    SLICE_X70Y199        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.854ns (routing 0.215ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.248ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.854     0.972    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/tx_core_clk_1
    SLICE_X70Y198        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.021 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.251     1.272    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X70Y199        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X70Y199        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.172     1.013    
    SLICE_X70Y199        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.854ns (routing 0.215ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.248ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.854     0.972    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/tx_core_clk_1
    SLICE_X70Y198        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.021 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.251     1.272    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X70Y199        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X70Y199        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.172     1.013    
    SLICE_X70Y199        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[4]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.048ns (8.067%)  route 0.547ns (91.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.547     1.581    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y199        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y199        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[4]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y199        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[5]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.048ns (8.067%)  route 0.547ns (91.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.547     1.581    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y199        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y199        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[5]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y199        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[6]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.048ns (8.067%)  route 0.547ns (91.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.547     1.581    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y199        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y199        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[6]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y199        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[7]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.048ns (8.067%)  route 0.547ns (91.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.547     1.581    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y199        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y199        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[7]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y199        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.613     1.647    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y198        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y198        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[0]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y198        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.613     1.647    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y198        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y198        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[1]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y198        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.868ns (routing 0.215ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.248ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X64Y150        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.613     1.647    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X63Y198        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.032     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y198        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[2]/C
                         clock pessimism             -0.080     1.117    
    SLICE_X63Y198        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cnt_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[34]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.189ns (5.919%)  route 3.004ns (94.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 8.408 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.380ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.463     5.506    user_tx_reset_2
    SLICE_X88Y269        FDCE                                         f  packet_frame_index_2_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.679     8.408    tx_clk_out_2
    SLICE_X88Y269        FDCE                                         r  packet_frame_index_2_reg[34]/C
                         clock pessimism              0.171     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X88Y269        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_2_reg[34]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[36]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.189ns (5.919%)  route 3.004ns (94.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 8.408 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.380ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.463     5.506    user_tx_reset_2
    SLICE_X88Y269        FDCE                                         f  packet_frame_index_2_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.679     8.408    tx_clk_out_2
    SLICE_X88Y269        FDCE                                         r  packet_frame_index_2_reg[36]/C
                         clock pessimism              0.171     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X88Y269        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_2_reg[36]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[37]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.189ns (5.919%)  route 3.004ns (94.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 8.408 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.380ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.463     5.506    user_tx_reset_2
    SLICE_X88Y269        FDCE                                         f  packet_frame_index_2_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.679     8.408    tx_clk_out_2
    SLICE_X88Y269        FDCE                                         r  packet_frame_index_2_reg[37]/C
                         clock pessimism              0.171     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X88Y269        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_2_reg[37]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[38]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.189ns (5.919%)  route 3.004ns (94.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 8.408 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.380ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.463     5.506    user_tx_reset_2
    SLICE_X88Y269        FDCE                                         f  packet_frame_index_2_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.679     8.408    tx_clk_out_2
    SLICE_X88Y269        FDCE                                         r  packet_frame_index_2_reg[38]/C
                         clock pessimism              0.171     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X88Y269        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_2_reg[38]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[39]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.189ns (5.938%)  route 2.994ns (94.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.453     5.496    user_tx_reset_2
    SLICE_X88Y269        FDCE                                         f  packet_frame_index_2_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.677     8.406    tx_clk_out_2
    SLICE_X88Y269        FDCE                                         r  packet_frame_index_2_reg[39]/C
                         clock pessimism              0.171     8.577    
                         clock uncertainty           -0.035     8.542    
    SLICE_X88Y269        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.460    packet_frame_index_2_reg[39]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[40]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.189ns (5.938%)  route 2.994ns (94.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.453     5.496    user_tx_reset_2
    SLICE_X88Y269        FDCE                                         f  packet_frame_index_2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.677     8.406    tx_clk_out_2
    SLICE_X88Y269        FDCE                                         r  packet_frame_index_2_reg[40]/C
                         clock pessimism              0.171     8.577    
                         clock uncertainty           -0.035     8.542    
    SLICE_X88Y269        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.460    packet_frame_index_2_reg[40]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[44]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.189ns (5.973%)  route 2.975ns (94.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.400 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.380ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.434     5.477    user_tx_reset_2
    SLICE_X88Y270        FDCE                                         f  packet_frame_index_2_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.671     8.400    tx_clk_out_2
    SLICE_X88Y270        FDCE                                         r  packet_frame_index_2_reg[44]/C
                         clock pessimism              0.171     8.571    
                         clock uncertainty           -0.035     8.536    
    SLICE_X88Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.454    packet_frame_index_2_reg[44]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_2_reg[47]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.189ns (5.973%)  route 2.975ns (94.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.400 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.380ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.434     5.477    user_tx_reset_2
    SLICE_X88Y270        FDCE                                         f  packet_frame_index_2_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.671     8.400    tx_clk_out_2
    SLICE_X88Y270        FDCE                                         r  packet_frame_index_2_reg[47]/C
                         clock pessimism              0.171     8.571    
                         clock uncertainty           -0.035     8.536    
    SLICE_X88Y270        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.454    packet_frame_index_2_reg[47]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_number_2_reg[1]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.189ns (5.910%)  route 3.009ns (94.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 8.479 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.380ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.468     5.511    user_tx_reset_2
    SLICE_X74Y268        FDCE                                         f  cnt_send_number_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.750     8.479    tx_clk_out_2
    SLICE_X74Y268        FDCE                                         r  cnt_send_number_2_reg[1]/C
                         clock pessimism              0.170     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X74Y268        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.532    cnt_send_number_2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_number_2_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.189ns (5.910%)  route 3.009ns (94.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 8.479 - 6.400 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.422ns, distribution 1.494ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.380ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.916     2.313    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.430 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          1.541     3.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X80Y279        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.043 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.468     5.511    user_tx_reset_2
    SLICE_X74Y268        FDCE                                         f  cnt_send_number_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        1.750     8.479    tx_clk_out_2
    SLICE_X74Y268        FDCE                                         r  cnt_send_number_2_reg[2]/C
                         clock pessimism              0.170     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X74Y268        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.532    cnt_send_number_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  3.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.049ns (16.498%)  route 0.248ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.828ns (routing 0.220ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.253ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.828     0.946    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/tx_core_clk_2
    SLICE_X77Y253        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y253        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.995 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.248     1.243    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X77Y252        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.998     1.163    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X77Y252        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.168     0.995    
    SLICE_X77Y252        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.049ns (16.498%)  route 0.248ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.828ns (routing 0.220ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.253ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.828     0.946    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/tx_core_clk_2
    SLICE_X77Y253        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y253        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.995 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.248     1.243    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X77Y252        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.998     1.163    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X77Y252        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.168     0.995    
    SLICE_X77Y252        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.049ns (16.498%)  route 0.248ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.828ns (routing 0.220ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.253ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.828     0.946    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/tx_core_clk_2
    SLICE_X77Y253        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y253        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.995 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.248     1.243    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X77Y252        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.998     1.163    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X77Y252        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.168     0.995    
    SLICE_X77Y252        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[29]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.253ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.426     1.445    inst_send_data_2/lopt_1
    SLICE_X87Y276        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[29]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.991     1.156    inst_send_data_2/clk
    SLICE_X87Y276        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[29]/C
                         clock pessimism             -0.138     1.018    
    SLICE_X87Y276        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.023    inst_send_data_2/tx_axis_tdata_1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[33]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.253ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.426     1.445    inst_send_data_2/lopt_1
    SLICE_X87Y276        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[33]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.991     1.156    inst_send_data_2/clk
    SLICE_X87Y276        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[33]/C
                         clock pessimism             -0.138     1.018    
    SLICE_X87Y276        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.023    inst_send_data_2/tx_axis_tdata_1_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[37]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.253ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.426     1.445    inst_send_data_2/lopt_1
    SLICE_X87Y276        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[37]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.991     1.156    inst_send_data_2/clk
    SLICE_X87Y276        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[37]/C
                         clock pessimism             -0.138     1.018    
    SLICE_X87Y276        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     1.023    inst_send_data_2/tx_axis_tdata_1_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[41]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.253ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.426     1.445    inst_send_data_2/lopt_1
    SLICE_X87Y276        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[41]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.991     1.156    inst_send_data_2/clk
    SLICE_X87Y276        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[41]/C
                         clock pessimism             -0.138     1.018    
    SLICE_X87Y276        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.023    inst_send_data_2/tx_axis_tdata_1_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[49]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.253ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.426     1.445    inst_send_data_2/lopt_1
    SLICE_X87Y276        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[49]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.991     1.156    inst_send_data_2/clk
    SLICE_X87Y276        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[49]/C
                         clock pessimism             -0.138     1.018    
    SLICE_X87Y276        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     1.023    inst_send_data_2/tx_axis_tdata_1_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[53]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.253ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.426     1.445    inst_send_data_2/lopt_1
    SLICE_X87Y276        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[53]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.991     1.156    inst_send_data_2/clk
    SLICE_X87Y276        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[53]/C
                         clock pessimism             -0.138     1.018    
    SLICE_X87Y276        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.023    inst_send_data_2/tx_axis_tdata_1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[43]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.048ns (9.231%)  route 0.472ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.253ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X91Y288        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y288        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=80, routed)          0.472     1.491    inst_send_data_2/lopt_1
    SLICE_X86Y277        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[43]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4213, routed)        0.992     1.157    inst_send_data_2/clk
    SLICE_X86Y277        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[43]/C
                         clock pessimism             -0.138     1.019    
    SLICE_X86Y277        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.024    inst_send_data_2/tx_axis_tdata_1_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.377ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.767     3.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.783     8.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/C
                         clock pessimism              0.189     8.701    
                         clock uncertainty           -0.035     8.666    
    SLICE_X80Y233        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.377ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.767     3.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.783     8.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]/C
                         clock pessimism              0.189     8.701    
                         clock uncertainty           -0.035     8.666    
    SLICE_X80Y233        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.114ns (12.611%)  route 0.790ns (87.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 8.504 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.377ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.790     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.775     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.249     8.753    
                         clock uncertainty           -0.035     8.718    
    SLICE_X77Y230        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.114ns (13.936%)  route 0.704ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.419ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.377ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       2.043     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X77Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.704     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.783     8.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.189     8.701    
                         clock uncertainty           -0.035     8.666    
    SLICE_X80Y232        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  5.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.866ns (routing 0.220ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.254ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.866     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y227        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X75Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.077     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.149     1.093    
    SLICE_X75Y230        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.866ns (routing 0.220ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.254ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.866     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y227        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X75Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.077     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.149     1.093    
    SLICE_X75Y230        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.866ns (routing 0.220ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.254ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.866     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y227        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X75Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.077     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.149     1.093    
    SLICE_X75Y230        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.865ns (routing 0.220ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.254ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.865     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y225        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.043     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.186     1.022    
    SLICE_X77Y225        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.865ns (routing 0.220ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.254ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.865     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.043     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.186     1.022    
    SLICE_X77Y225        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.865ns (routing 0.220ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.254ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.865     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.043     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.186     1.022    
    SLICE_X77Y225        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.865ns (routing 0.220ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.254ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.865     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.043     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.186     1.022    
    SLICE_X77Y225        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.865ns (routing 0.220ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.254ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.865     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y225        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.043     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.186     1.022    
    SLICE_X77Y225        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.871ns (routing 0.220ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.254ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.871     0.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y227        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X79Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.049     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.187     1.027    
    SLICE_X79Y227        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.871ns (routing 0.220ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.254ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       0.871     0.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y227        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X79Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21556, routed)       1.049     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.187     1.027    
    SLICE_X79Y227        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.137    





