// Seed: 721358798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd5,
    parameter id_8 = 32'd60,
    parameter id_9 = 32'd4
) (
    output supply1 id_0,
    input tri id_1,
    input supply1 _id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    output tri id_6,
    input tri0 id_7,
    input supply0 _id_8,
    output tri _id_9
);
  final $clog2(1);
  ;
  logic [id_8 : id_2  &  id_9] id_11 = id_2;
  wire id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_12
  );
endmodule
