R600_VM_CONTEXT0_CNTL,VAR_0
R600_VM_ENABLE_CONTEXT,VAR_1
R600_VM_ENABLE_PTE_CACHE_LRU_W,VAR_2
R600_VM_L2_CACHE_EN,VAR_3
R600_VM_L2_CNTL,VAR_4
R600_VM_L2_CNTL2,VAR_5
R600_VM_L2_CNTL3,VAR_6
R600_VM_L2_FRAG_PROC,VAR_7
R600_VM_PAGE_TABLE_DEPTH_FLAT,VAR_8
R700_EFFECTIVE_L1_QUEUE_SIZE,FUNC_0
R700_EFFECTIVE_L1_TLB_SIZE,FUNC_1
R700_ENABLE_L1_FRAGMENT_PROCESSING,VAR_9
R700_ENABLE_L1_TLB,VAR_10
R700_MC_VM_MB_L1_TLB0_CNTL,VAR_11
R700_MC_VM_MB_L1_TLB1_CNTL,VAR_12
R700_MC_VM_MB_L1_TLB2_CNTL,VAR_13
R700_MC_VM_MB_L1_TLB3_CNTL,VAR_14
R700_MC_VM_MD_L1_TLB0_CNTL,VAR_15
R700_MC_VM_MD_L1_TLB1_CNTL,VAR_16
R700_MC_VM_MD_L1_TLB2_CNTL,VAR_17
R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,VAR_18
R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR,VAR_19
R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR,VAR_20
R700_SYSTEM_ACCESS_MODE_IN_SYS,VAR_21
R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU,VAR_22
R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_23
R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_24
R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_25
R700_VM_L2_CNTL3_BANK_SELECT,FUNC_2
R700_VM_L2_CNTL3_CACHE_UPDATE_MODE,FUNC_3
R700_VM_L2_CNTL_QUEUE_SIZE,FUNC_4
RADEON_WRITE,FUNC_5
r600_vm_flush_gart_range,FUNC_6
r700_vm_init,FUNC_7
dev,VAR_26
dev_priv,VAR_27
vm_c0,VAR_28
i,VAR_29
mc_vm_md_l1,VAR_30
vm_l2_cntl,VAR_31
vm_l2_cntl3,VAR_32
