 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 14:46:29 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0102    0.0059     0.5059 f                   
  tdi (net)                      5                 0.0000     0.5059 f                   
  U540/ZN (INVD1BWP16P90CPD)             0.0068    0.0089 *   0.5148 r                   0.80
  n448 (net)                     1                 0.0000     0.5148 r                   
  U252/ZN (INVD1BWP16P90CPD)             0.4084    0.2550 *   0.7699 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.7699 f                   
  dbg_dat_si[0] (out)                    0.4084    0.0066 *   0.7765 f                   
  data arrival time                                           0.7765                     

  clock clock (rise edge)                          1.4000     1.4000                     
  clock network delay (ideal)                      0.0000     1.4000                     
  clock uncertainty                               -0.0700     1.3300                     
  output external delay                           -0.5000     0.8300                     
  data required time                                          0.8300                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.8300                     
  data arrival time                                          -0.7765                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0535                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0054    0.0014     0.5014 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5014 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0250    0.0259 *   0.5273 r                   0.80
  n196 (net)                                    1                 0.0000     0.5273 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0097    0.0131 *   0.5404 f                   0.80
  n202 (net)                                    1                 0.0000     0.5404 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0153    0.0142 *   0.5546 r                   0.80
  n204 (net)                                    1                 0.0000     0.5546 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0252    0.0244 *   0.5790 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5790 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0252    0.0000 *   0.5790 f                   0.80
  data arrival time                                                          0.5790                     

  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  clock uncertainty                                              -0.0700     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6300 f                   
  library setup time                                             -0.0099     0.6201                     
  data required time                                                         0.6201                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6201                     
  data arrival time                                                         -0.5790                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0411                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)   0.0400   0.0000   0.7000 f  i              0.80
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)   0.0135   0.0788   0.7788 r                   0.80
  n397 (net)                                    1                 0.0000     0.7788 r                   
  U263/Z (CKBD8BWP16P90CPDULVT)                         0.0346    0.0307 *   0.8094 r                   0.80
  tdo_enable (net)                              1                 0.0000     0.8094 r                   
  tdo_enable (out)                                      0.0354    0.0074 *   0.8168 r                   
  data arrival time                                                          0.8168                     

  clock clock (rise edge)                                         1.4000     1.4000                     
  clock network delay (ideal)                                     0.0000     1.4000                     
  clock uncertainty                                              -0.0700     1.3300                     
  output external delay                                          -0.5000     0.8300                     
  data required time                                                         0.8300                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.8300                     
  data arrival time                                                         -0.8168                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0132                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0205   0.0809   0.0809 f 0.80
  instruct_type[2] (net)                        7                 0.0000     0.0809 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0147    0.0161 *   0.0969 r                   0.80
  n147 (net)                                    2                 0.0000     0.0969 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0247    0.0266 *   0.1235 r                   0.80
  n195 (net)                                    3                 0.0000     0.1235 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0336    0.0313 *   0.1547 f                   0.80
  n235 (net)                                    5                 0.0000     0.1547 f                   
  U470/ZN (INVD1BWP16P90CPD)                            0.0129    0.0151 *   0.1699 r                   0.80
  n203 (net)                                    2                 0.0000     0.1699 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0097    0.0089 *   0.1788 f                   0.80
  n202 (net)                                    1                 0.0000     0.1788 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0153    0.0142 *   0.1930 r                   0.80
  n204 (net)                                    1                 0.0000     0.1930 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0252    0.0244 *   0.2174 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2174 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0252    0.0000 *   0.2175 f                   0.80
  data arrival time                                                          0.2175                     

  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  clock uncertainty                                              -0.0700     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6300 f                   
  library setup time                                             -0.0099     0.6201                     
  data required time                                                         0.6201                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6201                     
  data arrival time                                                         -0.2175                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4027                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0074    0.0046     0.5046 f                   
  tdi (net)                      5                 0.0000     0.5046 f                   
  U540/ZN (INVD1BWP16P90CPD)             0.0055    0.0075 *   0.5120 r                   0.88
  n448 (net)                     1                 0.0000     0.5120 r                   
  U252/ZN (INVD1BWP16P90CPD)             0.2791    0.1838 *   0.6958 f                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.6958 f                   
  dbg_dat_si[0] (out)                    0.2791    0.0021 *   0.6979 f                   
  data arrival time                                           0.6979                     

  clock clock (rise edge)                          1.4000     1.4000                     
  clock network delay (ideal)                      0.0000     1.4000                     
  clock uncertainty                               -0.0100     1.3900                     
  output external delay                           -0.5000     0.8900                     
  data required time                                          0.8900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.8900                     
  data arrival time                                          -0.6979                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1921                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0040    0.0011     0.5011 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5011 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0187    0.0213 *   0.5224 r                   0.88
  n196 (net)                                    1                 0.0000     0.5224 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0071    0.0091 *   0.5314 f                   0.88
  n202 (net)                                    1                 0.0000     0.5314 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0111    0.0112 *   0.5426 r                   0.88
  n204 (net)                                    1                 0.0000     0.5426 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0159    0.0163 *   0.5589 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5589 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0159    0.0000 *   0.5589 f                   0.88
  data arrival time                                                          0.5589                     

  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  clock uncertainty                                              -0.0100     0.6900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6900 f                   
  library setup time                                             -0.0031     0.6869                     
  data required time                                                         0.6869                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6869                     
  data arrival time                                                         -0.5589                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1280                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)   0.0600   0.0000   0.7000 f  i              0.88
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)   0.0100   0.0663   0.7663 r                   0.88
  n397 (net)                                    1                 0.0000     0.7663 r                   
  U263/Z (CKBD8BWP16P90CPDULVT)                         0.0281    0.0255 *   0.7917 r                   0.88
  tdo_enable (net)                              1                 0.0000     0.7917 r                   
  tdo_enable (out)                                      0.0281    0.0026 *   0.7943 r                   
  data arrival time                                                          0.7943                     

  clock clock (rise edge)                                         1.4000     1.4000                     
  clock network delay (ideal)                                     0.0000     1.4000                     
  clock uncertainty                                              -0.0100     1.3900                     
  output external delay                                          -0.5000     0.8900                     
  data required time                                                         0.8900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.8900                     
  data arrival time                                                         -0.7943                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0957                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0149   0.0661   0.0661 f 0.88
  instruct_type[2] (net)                        7                 0.0000     0.0661 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0111    0.0132 *   0.0793 r                   0.88
  n147 (net)                                    2                 0.0000     0.0793 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0179    0.0203 *   0.0996 r                   0.88
  n195 (net)                                    3                 0.0000     0.0996 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0214    0.0211 *   0.1207 f                   0.88
  n235 (net)                                    5                 0.0000     0.1207 f                   
  U470/ZN (INVD1BWP16P90CPD)                            0.0092    0.0120 *   0.1327 r                   0.88
  n203 (net)                                    2                 0.0000     0.1327 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0071    0.0064 *   0.1391 f                   0.88
  n202 (net)                                    1                 0.0000     0.1391 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0111    0.0112 *   0.1503 r                   0.88
  n204 (net)                                    1                 0.0000     0.1503 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0159    0.0163 *   0.1665 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1665 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0159    0.0000 *   0.1665 f                   0.88
  data arrival time                                                          0.1665                     

  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  clock uncertainty                                              -0.0100     0.6900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6900 f                   
  library setup time                                             -0.0031     0.6869                     
  data required time                                                         0.6869                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6869                     
  data arrival time                                                         -0.1665                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.5204                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0140    0.0080     0.5080 f                   
  tdi (net)                      5                 0.0000     0.5080 f                   
  U540/ZN (INVD1BWP16P90CPD)             0.0097    0.0130 *   0.5211 r                   0.72
  n448 (net)                     1                 0.0000     0.5211 r                   
  U252/ZN (INVD1BWP16P90CPD)             0.5676    0.3548 *   0.8759 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.8759 f                   
  dbg_dat_si[0] (out)                    0.5676    0.0127 *   0.8886 f                   
  data arrival time                                           0.8886                     

  clock clock (rise edge)                          1.4000     1.4000                     
  clock network delay (ideal)                      0.0000     1.4000                     
  clock uncertainty                               -0.0100     1.3900                     
  output external delay                           -0.5000     0.8900                     
  data required time                                          0.8900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.8900                     
  data arrival time                                          -0.8886                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0014                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0077    0.0019     0.5019 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5019 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0363    0.0381 *   0.5400 r                   0.72
  n196 (net)                                    1                 0.0000     0.5400 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0136    0.0209 *   0.5609 f                   0.72
  n202 (net)                                    1                 0.0000     0.5609 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0232    0.0220 *   0.5829 r                   0.72
  n204 (net)                                    1                 0.0000     0.5829 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0370    0.0388 *   0.6216 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.6216 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0370    0.0000 *   0.6217 f                   0.72
  data arrival time                                                          0.6217                     

  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  clock uncertainty                                              -0.0100     0.6900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6900 f                   
  library setup time                                             -0.0105     0.6795                     
  data required time                                                         0.6795                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6795                     
  data arrival time                                                         -0.6217                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0578                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)   0.0700   0.0000   0.7000 f  i              0.72
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)   0.0191   0.1285   0.8285 r                   0.72
  n397 (net)                                    1                 0.0000     0.8285 r                   
  U263/Z (CKBD8BWP16P90CPDULVT)                         0.0420    0.0387 *   0.8672 r                   0.72
  tdo_enable (net)                              1                 0.0000     0.8672 r                   
  tdo_enable (out)                                      0.0446    0.0137 *   0.8809 r                   
  data arrival time                                                          0.8809                     

  clock clock (rise edge)                                         1.4000     1.4000                     
  clock network delay (ideal)                                     0.0000     1.4000                     
  clock uncertainty                                              -0.0100     1.3900                     
  output external delay                                          -0.5000     0.8900                     
  data required time                                                         0.8900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.8900                     
  data arrival time                                                         -0.8809                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0091                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0282   0.1313   0.1313 f 0.72
  instruct_type[2] (net)                        7                 0.0000     0.1313 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0214    0.0239 *   0.1552 r                   0.72
  n147 (net)                                    2                 0.0000     0.1552 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0360    0.0411 *   0.1963 r                   0.72
  n195 (net)                                    3                 0.0000     0.1963 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0497    0.0478 *   0.2442 f                   0.72
  n235 (net)                                    5                 0.0000     0.2442 f                   
  U470/ZN (INVD1BWP16P90CPD)                            0.0190    0.0248 *   0.2690 r                   0.72
  n203 (net)                                    2                 0.0000     0.2690 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0136    0.0141 *   0.2831 f                   0.72
  n202 (net)                                    1                 0.0000     0.2831 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0232    0.0220 *   0.3051 r                   0.72
  n204 (net)                                    1                 0.0000     0.3051 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0370    0.0388 *   0.3439 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3439 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0370    0.0000 *   0.3439 f                   0.72
  data arrival time                                                          0.3439                     

  clock clock (fall edge)                                         0.7000     0.7000                     
  clock network delay (ideal)                                     0.0000     0.7000                     
  clock uncertainty                                              -0.0100     0.6900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6900 f                   
  library setup time                                             -0.0105     0.6795                     
  data required time                                                         0.6795                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6795                     
  data arrival time                                                         -0.3439                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3356                     


1
