

================================================================
== Vitis HLS Report for 'load_u2_Pipeline_VITIS_LOOP_83_1'
================================================================
* Date:           Tue Sep 17 03:16:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      203|      203|  0.812 us|  0.812 us|  203|  203|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |      201|      201|        10|          8|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      181|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      317|    -|
|Register             |        -|     -|      547|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      547|      498|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln83_1_fu_321_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln83_fu_519_p2                |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_fu_315_p2               |      icmp|   0|  0|  12|           5|           4|
    |or_ln100_fu_706_p2                |        or|   0|  0|   9|           9|           4|
    |or_ln101_fu_716_p2                |        or|   0|  0|   9|           9|           4|
    |or_ln87_fu_508_p2                 |        or|   0|  0|   9|           9|           1|
    |or_ln88_fu_538_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln89_fu_548_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln90_fu_566_p2                 |        or|   0|  0|   9|           9|           3|
    |or_ln91_fu_576_p2                 |        or|   0|  0|   9|           9|           3|
    |or_ln92_fu_594_p2                 |        or|   0|  0|   9|           9|           3|
    |or_ln93_fu_604_p2                 |        or|   0|  0|   9|           9|           3|
    |or_ln94_fu_622_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln95_fu_632_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln96_fu_650_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln97_fu_660_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln98_fu_678_p2                 |        or|   0|  0|   9|           9|           4|
    |or_ln99_fu_688_p2                 |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 181|         157|          63|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  49|          9|    1|          9|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|    5|         10|
    |i0_fu_142                     |   9|          2|    9|         18|
    |indvar_fu_146                 |   9|          2|    5|         10|
    |kernel_u2_blk_n_R             |   9|          2|    1|          2|
    |u2_address0                   |  49|          9|    9|         81|
    |u2_address1                   |  49|          9|    9|         81|
    |u2_d0                         |  49|          9|   32|        288|
    |u2_d1                         |  49|          9|   32|        288|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 317|         61|  107|        795|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i0_fu_142                    |   9|   0|    9|          0|
    |i0_load_reg_829              |   9|   0|    9|          0|
    |icmp_ln83_reg_745            |   1|   0|    1|          0|
    |indvar_fu_146                |   5|   0|    5|          0|
    |trunc_ln85_10_reg_804        |  32|   0|   32|          0|
    |trunc_ln85_11_reg_809        |  32|   0|   32|          0|
    |trunc_ln85_12_reg_814        |  32|   0|   32|          0|
    |trunc_ln85_13_reg_819        |  32|   0|   32|          0|
    |trunc_ln85_14_reg_824        |  32|   0|   32|          0|
    |trunc_ln85_1_reg_754         |  32|   0|   32|          0|
    |trunc_ln85_2_reg_759         |  32|   0|   32|          0|
    |trunc_ln85_3_reg_764         |  32|   0|   32|          0|
    |trunc_ln85_4_reg_769         |  32|   0|   32|          0|
    |trunc_ln85_5_reg_774         |  32|   0|   32|          0|
    |trunc_ln85_6_reg_779         |  32|   0|   32|          0|
    |trunc_ln85_7_reg_784         |  32|   0|   32|          0|
    |trunc_ln85_8_reg_789         |  32|   0|   32|          0|
    |trunc_ln85_9_reg_794         |  32|   0|   32|          0|
    |trunc_ln85_reg_749           |  32|   0|   32|          0|
    |trunc_ln85_s_reg_799         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 547|   0|  547|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  load_u2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  load_u2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  load_u2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  load_u2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  load_u2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  load_u2_Pipeline_VITIS_LOOP_83_1|  return value|
|m_axi_kernel_u2_AWVALID   |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWREADY   |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWADDR    |  out|   64|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWID      |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWLEN     |  out|   32|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWSIZE    |  out|    3|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWBURST   |  out|    2|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWLOCK    |  out|    2|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWCACHE   |  out|    4|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWPROT    |  out|    3|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWQOS     |  out|    4|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWREGION  |  out|    4|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_AWUSER    |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WVALID    |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WREADY    |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WDATA     |  out|  512|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WSTRB     |  out|   64|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WLAST     |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WID       |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_WUSER     |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARVALID   |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARREADY   |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARADDR    |  out|   64|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARID      |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARLEN     |  out|   32|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARSIZE    |  out|    3|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARBURST   |  out|    2|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARLOCK    |  out|    2|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARCACHE   |  out|    4|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARPROT    |  out|    3|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARQOS     |  out|    4|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARREGION  |  out|    4|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_ARUSER    |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RVALID    |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RREADY    |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RDATA     |   in|  512|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RLAST     |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RID       |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RFIFONUM  |   in|    9|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RUSER     |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_RRESP     |   in|    2|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_BVALID    |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_BREADY    |  out|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_BRESP     |   in|    2|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_BID       |   in|    1|       m_axi|                         kernel_u2|       pointer|
|m_axi_kernel_u2_BUSER     |   in|    1|       m_axi|                         kernel_u2|       pointer|
|sext_ln83                 |   in|   58|     ap_none|                         sext_ln83|        scalar|
|u2_address0               |  out|    9|   ap_memory|                                u2|         array|
|u2_ce0                    |  out|    1|   ap_memory|                                u2|         array|
|u2_we0                    |  out|    1|   ap_memory|                                u2|         array|
|u2_d0                     |  out|   32|   ap_memory|                                u2|         array|
|u2_address1               |  out|    9|   ap_memory|                                u2|         array|
|u2_ce1                    |  out|    1|   ap_memory|                                u2|         array|
|u2_we1                    |  out|    1|   ap_memory|                                u2|         array|
|u2_d1                     |  out|   32|   ap_memory|                                u2|         array|
+--------------------------+-----+-----+------------+----------------------------------+--------------+

