# ERROR: No extended dataflow license exists
# do ADDRDecoding_Prog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/gabriel/Documents/Programas/Quartus/Quartus/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog {/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:17 on Jul 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog" /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v 
# -- Compiling module ADDRDecoding_Prog
# 
# Top level modules:
# 	ADDRDecoding_Prog
# End time: 13:02:17 on Jul 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog {/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:17 on Jul 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog" /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog_TB.v 
# -- Compiling module ADDRDecoding_Prog_TB
# 
# Top level modules:
# 	ADDRDecoding_Prog_TB
# End time: 13:02:17 on Jul 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  ADDRDecoding_Prog_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" ADDRDecoding_Prog_TB 
# Start time: 13:02:17 on Jul 01,2025
# Loading work.ADDRDecoding_Prog_TB
# Loading work.ADDRDecoding_Prog
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# Address: 000018bf, CS_P: 0, iAddressInst: 000018c0 (Expected CS_P: 0)
# Address: 000018c0, CS_P: 1, iAddressInst: 000018c0 (Expected CS_P: 1)
# Address: 00001a00, CS_P: 1, iAddressInst: 00001a00 (Expected CS_P: 1)
# Address: 00001cbf, CS_P: 1, iAddressInst: 00001cbf (Expected CS_P: 1)
# Address: 00001cc0, CS_P: 0, iAddressInst: 00001cbf (Expected CS_P: 0)
# ** Note: $stop    : /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog_TB.v(47)
#    Time: 50 ns  Iteration: 0  Instance: /ADDRDecoding_Prog_TB
# Break in Module ADDRDecoding_Prog_TB at /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog_TB.v line 47
# 
# stdin: <EOF>
# End time: 13:02:30 on Jul 01,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 7
