# ğŸ§  SystemVerilog Projects â€“ RTL Design & Verification

Welcome to my SystemVerilog project repository! This space showcases my hands-on journey into the world of digital design and verification using **SystemVerilog**, a hardware description and verification language that powers modern ASIC and FPGA development.

---

## ğŸš€ Overview

This repository contains a collection of **RTL design modules**, **testbenches**, and **verification environments** built using **SystemVerilog**. Each project is crafted with a strong focus on clean code, modular structure, and real-world relevance.

Topics covered range from basic combinational and sequential logic to more advanced concepts like assertions, interfaces, and UVM-style verification.

---

## ğŸ¯ Why SystemVerilog?

SystemVerilog was developed to address the growing complexity of digital circuits. It enhances Verilog by introducing:

- âœ… Object-oriented verification features  
- âœ… Assertions for formal and functional checking (SVA)  
- âœ… Constrained random stimulus generation  
- âœ… Reusable testbench architectures  
- âœ… Better modularity and abstraction for complex designs

It is standardized by **IEEE 1800** and is widely used across the **semiconductor industry** in both ASIC and FPGA development workflows.

---

---

## ğŸš€ Whatâ€™s Inside

This repo includes:
- âœ… RTL modules designed using `always_comb` and `always_ff`
- âœ… Modular and reusable testbenches
- âœ… SystemVerilog Assertions (SVA) for functional correctness
- âœ… Interfaces and packages to structure and scale design
- âœ… Structured directory layout for simulation and documentation

---

## âš’ï¸ Tools Used

- ğŸ§ª **ModelSim / QuestaSim** â€“ For simulation and waveform analysis  
- ğŸ“ **VS Code** â€“ Coding with SystemVerilog extensions  
- ğŸ“Š **GTKWave** â€“ Viewing simulation outputs  
- ğŸ”§ *Simulation* **Vivado** â€“ For future FPGA synthesis and implementation

---

## ğŸ“– Current Learning Goals

Hereâ€™s how each part of the repo ties into my current learning path:

### ğŸ”¹ RTL Design  
ğŸ“ `RTL/counter.sv`  
Basic 4-bit counter using `always_ff` with `en` and `rst`.

### ğŸ”¹ Testbench Writing  
ğŸ“ `Testbenches/tb_counter.sv`  
Testbench with clock generation, control signal stimulus, and result observation.

### ğŸ”¹ SystemVerilog Assertions  
ğŸ“ `Verification/assert_counter.sv`  
Assertion to check correct counter behavior only when `en = 1`.

### ğŸ”¹ Interfaces & Modularity  
ğŸ“ `Verification/counter_if.sv`  
Interface definition to bundle related signals and promote reuse.

---

## ğŸ“ Folder Structure

```bash

Topic Wise Data
