Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../analog_levels.vhd in Library work.
Entity <analog_levels> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_timer.vhd in Library work.
Entity <Tri_level_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../syncgenerator.vhd in Library work.
Entity <syncgenerator> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../freerun_ref.vhd in Library work.
Entity <freerunning_reference> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <Tri_Level_Sync_Generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 242: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 248: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 254: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 260: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator> (Architecture <behavioral>).
Entity <syncgenerator> analyzed. Unit <syncgenerator> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <freerunning_reference> (Architecture <behavioral>).
Entity <freerunning_reference> analyzed. Unit <freerunning_reference> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0032> created at line 206.
    Found 11-bit comparator equal for signal <$n0041> created at line 342.
    Found 11-bit adder for signal <$n0047> created at line 207.
    Found 2-bit adder for signal <$n0049> created at line 225.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../serial_interface.vhd.
WARNING:Xst:1778 - Inout <sync_mode> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0021> created at line 178.
    Found 24-bit comparator equal for signal <$n0022> created at line 178.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <freerunning_reference>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../freerun_ref.vhd.
    Found 1-bit register for signal <ref2398>.
    Found 1-bit register for signal <ref24>.
    Found 1-bit register for signal <ref30>.
    Found 21-bit adder for signal <$n0015> created at line 57.
    Found 18-bit adder for signal <$n0016> created at line 75.
    Found 17-bit adder for signal <$n0017> created at line 93.
    Found 5-bit up counter for signal <div32>.
    Found 21-bit register for signal <ref2398_cnt>.
    Found 18-bit register for signal <ref24_cnt>.
    Found 17-bit register for signal <ref30_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <freerunning_reference> synthesized.


Synthesizing Unit <syncgenerator>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../syncgenerator.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <linebegin> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <statecounter> is assigned but never used.
WARNING:Xst:646 - Signal <divsig> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <sync_t> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <linemid> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <frameclock> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <f74_db> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <sync> is assigned but never used.
WARNING:Xst:646 - Signal <lineclock> is assigned but never used.
WARNING:Xst:646 - Signal <smclk> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <lpfbit> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <state_db> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f4_free>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:1>> is assigned but never used.
    Found 2-bit addsub for signal <$n0012>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 16
 17-bit adder                      : 1
 18-bit adder                      : 1
 21-bit adder                      : 1
 11-bit adder                      : 4
 6-bit subtractor                  : 4
 2-bit addsub                      : 1
 2-bit adder                       : 4
# Counters                         : 14
 6-bit up counter                  : 4
 3-bit up counter                  : 1
 5-bit up counter                  : 1
 10-bit down counter               : 4
 4-bit up counter                  : 4
# Registers                        : 544
 2-bit register                    : 5
 17-bit register                   : 1
 18-bit register                   : 1
 21-bit register                   : 1
 1-bit register                    : 520
 11-bit register                   : 4
 6-bit register                    : 4
 3-bit register                    : 4
 4-bit register                    : 4
# Comparators                      : 20
 24-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 11-bit comparator not equal       : 4
 24-bit comparator equal           : 8
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 4
 1-bit 2-to-1 multiplexer          : 4
 10-bit 2-to-1 multiplexer         : 4
 4-bit 2-to-1 multiplexer          : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <serial_interface> ...

Optimizing unit <freerunning_reference> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <syncgenerator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 56.
FlipFlop trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1021  out of   1920    53%  
 Number of Slice Flip Flops:           790  out of   3840    20%  
 Number of 4 input LUTs:              1840  out of   3840    47%  
 Number of bonded IOBs:                 46  out of    141    32%  
 Number of GCLKs:                        7  out of      8    87%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
freerunningformat_verticalsync_div32_1:Q| NONE                   | 22    |
freerunningformat_verticalsync_div32_4:Q| NONE                   | 37    |
f27                                | BUFGP                  | 9     |
trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator4_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
f1484                              | IBUFG+BUFGMUX          | 76    |
sck                                | BUFGP                  | 216   |
trilevel_syncgenerator4_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator4_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator4_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 19    |
f1485                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.082ns (Maximum Frequency: 123.732MHz)
   Minimum input arrival time before clock: 7.258ns
   Maximum output required time after clock: 8.851ns
   Maximum combinational path delay: 9.270ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-trilevel\xilinx\fpga_version\v5.02\tri_level_sync_generator/_ngo -uc
tri_level_sync_generator.ucf -aul -p xc3s200-pq208-4
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/tri_level_syn
c_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'f8g_BUFGP' has non-clock connections. These
   problematic connections include:
     pin I1 on block trilevel_syncgenerator2__n0022_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator2_Genlock__n0006_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator4__n0022_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator1__n0022_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator3__n0022_SW0 with type LUT3

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 42828 kilobytes

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         769 out of   3,840   20%
  Number of 4 input LUTs:           1,581 out of   3,840   41%
Logic Distribution:
  Number of occupied Slices:                        1,262 out of   1,920   65%
    Number of Slices containing only related logic:   1,262 out of   1,262  100%
    Number of Slices containing unrelated logic:          0 out of   1,262    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,710 out of   3,840   44%
  Number used as logic:              1,581
  Number used as a route-thru:         129
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                    21
  Number of GCLKs:                     7 out of       8   87%

Total equivalent gate count for design:  17,513
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  80 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_sync_generator_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_sync_generator . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_sync_generator_map.ncd tri_level_sync_generator.ngd tri_level_sync_generator.pcf
Mapping Module tri_level_sync_generator: DONE



Started process "Place & Route".





Constraints file: tri_level_sync_generator.pcf

Loading device database for application Par from file
"tri_level_sync_generator_map.ncd".
   "tri_level_sync_generator" is an NCD, version 2.38, device xc3s200, package
pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.32 2004-06-09.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of Slices                 1262 out of 1920   65%

   Number of BUFGMUXs                  7 out of 8      87%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98badf) REAL time: 0 secs 

......
...........
Phase 3.8
.....................................................
Phase 3.8 (Checksum:a07025) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 7 secs 

Writing design to file tri_level_sync_generator.ncd.

Total REAL time to Placer completion: 7 secs 
Total CPU time to Placer completion: 7 secs 


Phase 1: 7984 unrouted;       REAL time: 7 secs 

Phase 2: 7060 unrouted;       REAL time: 8 secs 

Phase 3: 3240 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 10 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 10 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|         sck_BUFGP       |  BUFGMUX5| No   |  196 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+
|         f8g_BUFGP       |  BUFGMUX1| No   |   10 |  0.000     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g1       |  BUFGMUX3| No   |   35 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g2       |  BUFGMUX7| No   |   36 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g3       |  BUFGMUX6| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g4       |  BUFGMUX2| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|         f27_BUFGP       |  BUFGMUX0| No   |    7 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.878     |  2.363      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.027     |  2.411      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.938     |  1.878      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.136     |  2.097      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.661     |  1.779      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.056     |  1.811      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.250     |  1.208      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.173     |  2.012      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.442     |  3.010      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.172     |  2.643      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.967     |  1.915      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  1.392     |  3.042      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.511     |  2.719      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.818     |  2.962      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.098     |  3.075      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.089     |  2.512      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.664     |  3.121      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   26 |  0.000     |  2.497      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<1> |   Local  |      |   16 |  0.067     |  1.968      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.066     |  2.641      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.723      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.031     |  1.898      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.102     |  2.562      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<4> |   Local  |      |   21 |  0.182     |  2.075      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.068     |  2.573      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.884      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.973      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  0.858      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.618      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.025     |  1.407      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 17 secs 
Total CPU time to PAR completion: 12 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tri_level_sync_generator.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jan 28 14:32:40 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_sync_generator . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_sync_generator_map.ncd tri_level_sync_generator.ncd tri_level_sync_generator.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting tri_level_sync_generator.lso
deleting tri_level_sync_generator.syr
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.sprj
deleting tri_level_sync_generator.ana
deleting tri_level_sync_generator.stx
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ngc
deleting tri_level_sync_generator.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-trilevel\xilinx\fpga_version\v5.02\tri_level_sync_generator/_ngo
deleting tri_level_sync_generator.ngd
deleting tri_level_sync_generator_ngdbuild.nav
deleting tri_level_sync_generator.bld
deleting tri_level_sync_generator.ucf.untf
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator_map.ncd
deleting tri_level_sync_generator.ngm
deleting tri_level_sync_generator.pcf
deleting tri_level_sync_generator.nc1
deleting tri_level_sync_generator.mrp
deleting tri_level_sync_generator_map.mrp
deleting tri_level_sync_generator.mdf
deleting __projnav/map.log
deleting tri_level_sync_generator.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tri_level_sync_generator.twr
deleting tri_level_sync_generator.twx
deleting tri_level_sync_generator.tsi
deleting tri_level_sync_generator.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tri_level_sync_generator.ncd
deleting tri_level_sync_generator.par
deleting tri_level_sync_generator.pad
deleting tri_level_sync_generator_pad.txt
deleting tri_level_sync_generator_pad.csv
deleting tri_level_sync_generator.pad_txt
deleting tri_level_sync_generator.dly
deleting reportgen.log
deleting tri_level_sync_generator.xpi
ERROR: error deleting "tri_level_sync_generator.xpi": permission denied
deleting tri_level_sync_generator.grf
deleting tri_level_sync_generator.itr
deleting tri_level_sync_generator_last_par.ncd
deleting __projnav/par.log
deleting tri_level_sync_generator.placed_ncd_tracker
deleting tri_level_sync_generator.routed_ncd_tracker
deleting tri_level_sync_generator.cmd_log
deleting __projnav/tri_level_sync_generator_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tri_level_sync_generator.ut
deleting tri_level_sync_generator.bgn
deleting tri_level_sync_generator.rbt
deleting tri_level_sync_generator.ll
deleting tri_level_sync_generator.msk
deleting tri_level_sync_generator.drc
deleting tri_level_sync_generator.nky
deleting tri_level_sync_generator.bit
deleting tri_level_sync_generator.bin
deleting tri_level_sync_generator.isc
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ace
deleting xilinx.sys
deleting tri_level_sync_generator.mpm
deleting tri_level_sync_generator.mcs
deleting tri_level_sync_generator.prm
deleting tri_level_sync_generator.dst
deleting tri_level_sync_generator.exo
deleting tri_level_sync_generator.tek
deleting tri_level_sync_generator.hex
deleting tri_level_sync_generator.svf
deleting tri_level_sync_generator.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.prj
deleting __projnav/tri_level_sync_generator.xst
deleting ./xst
deleting __projnav/Tri_level_sync_generator.gfl
deleting __projnav/Tri_level_sync_generator_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../analog_levels.vhd in Library work.
Entity <analog_levels> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_timer.vhd in Library work.
Entity <Tri_level_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../syncgenerator.vhd in Library work.
Entity <syncgenerator> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../freerun_ref.vhd in Library work.
Entity <freerunning_reference> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <Tri_Level_Sync_Generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 242: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 248: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 254: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 260: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator> (Architecture <behavioral>).
Entity <syncgenerator> analyzed. Unit <syncgenerator> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <freerunning_reference> (Architecture <behavioral>).
Entity <freerunning_reference> analyzed. Unit <freerunning_reference> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0032> created at line 206.
    Found 11-bit comparator equal for signal <$n0041> created at line 342.
    Found 11-bit adder for signal <$n0047> created at line 207.
    Found 2-bit adder for signal <$n0049> created at line 225.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../serial_interface.vhd.
WARNING:Xst:1778 - Inout <sync_mode> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0021> created at line 178.
    Found 24-bit comparator equal for signal <$n0022> created at line 178.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <freerunning_reference>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../freerun_ref.vhd.
    Found 1-bit register for signal <ref2398>.
    Found 1-bit register for signal <ref24>.
    Found 1-bit register for signal <ref30>.
    Found 21-bit adder for signal <$n0015> created at line 57.
    Found 18-bit adder for signal <$n0016> created at line 75.
    Found 17-bit adder for signal <$n0017> created at line 93.
    Found 5-bit up counter for signal <div32>.
    Found 21-bit register for signal <ref2398_cnt>.
    Found 18-bit register for signal <ref24_cnt>.
    Found 17-bit register for signal <ref30_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <freerunning_reference> synthesized.


Synthesizing Unit <syncgenerator>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../syncgenerator.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <linebegin> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <statecounter> is assigned but never used.
WARNING:Xst:646 - Signal <divsig> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <sync_t> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <linemid> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <frameclock> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <f74_db> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <sync> is assigned but never used.
WARNING:Xst:646 - Signal <lineclock> is assigned but never used.
WARNING:Xst:646 - Signal <smclk> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <lpfbit> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <state_db> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f4_free>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:1>> is assigned but never used.
    Found 2-bit addsub for signal <$n0012>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 16
 17-bit adder                      : 1
 18-bit adder                      : 1
 21-bit adder                      : 1
 11-bit adder                      : 4
 6-bit subtractor                  : 4
 2-bit addsub                      : 1
 2-bit adder                       : 4
# Counters                         : 14
 6-bit up counter                  : 4
 3-bit up counter                  : 1
 5-bit up counter                  : 1
 10-bit down counter               : 4
 4-bit up counter                  : 4
# Registers                        : 544
 2-bit register                    : 5
 17-bit register                   : 1
 18-bit register                   : 1
 21-bit register                   : 1
 1-bit register                    : 520
 11-bit register                   : 4
 6-bit register                    : 4
 3-bit register                    : 4
 4-bit register                    : 4
# Comparators                      : 20
 24-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 11-bit comparator not equal       : 4
 24-bit comparator equal           : 8
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 4
 1-bit 2-to-1 multiplexer          : 4
 10-bit 2-to-1 multiplexer         : 4
 4-bit 2-to-1 multiplexer          : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <serial_interface> ...

Optimizing unit <freerunning_reference> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <syncgenerator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 56.
FlipFlop trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1021  out of   1920    53%  
 Number of Slice Flip Flops:           790  out of   3840    20%  
 Number of 4 input LUTs:              1840  out of   3840    47%  
 Number of bonded IOBs:                 46  out of    141    32%  
 Number of GCLKs:                        7  out of      8    87%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
freerunningformat_verticalsync_div32_1:Q| NONE                   | 22    |
freerunningformat_verticalsync_div32_4:Q| NONE                   | 37    |
f27                                | BUFGP                  | 9     |
trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator4_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
f1484                              | IBUFG+BUFGMUX          | 76    |
sck                                | BUFGP                  | 216   |
trilevel_syncgenerator4_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator4_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator4_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 19    |
f1485                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.082ns (Maximum Frequency: 123.732MHz)
   Minimum input arrival time before clock: 7.258ns
   Maximum output required time after clock: 8.851ns
   Maximum combinational path delay: 9.270ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-trilevel\xilinx\fpga_version\v5.02\tri_level_sync_generator/_ngo -uc
tri_level_sync_generator.ucf -aul -p xc3s200-pq208-4
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT-Trilevel/Xilinx/fpga_version/v5.02/Tri_level_sync_generator/tri_level_syn
c_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'f8g_BUFGP' has non-clock connections. These
   problematic connections include:
     pin I1 on block trilevel_syncgenerator2__n0022_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator2_Genlock__n0006_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator4__n0022_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator1__n0022_SW0 with type LUT3,
     pin I1 on block trilevel_syncgenerator3__n0022_SW0 with type LUT3

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 42828 kilobytes

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         769 out of   3,840   20%
  Number of 4 input LUTs:           1,581 out of   3,840   41%
Logic Distribution:
  Number of occupied Slices:                        1,262 out of   1,920   65%
    Number of Slices containing only related logic:   1,262 out of   1,262  100%
    Number of Slices containing unrelated logic:          0 out of   1,262    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,710 out of   3,840   44%
  Number used as logic:              1,581
  Number used as a route-thru:         129
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                    21
  Number of GCLKs:                     7 out of       8   87%

Total equivalent gate count for design:  17,513
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  80 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_sync_generator_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_sync_generator . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_sync_generator_map.ncd tri_level_sync_generator.ngd tri_level_sync_generator.pcf
Mapping Module tri_level_sync_generator: DONE



Started process "Place & Route".





Constraints file: tri_level_sync_generator.pcf

Loading device database for application Par from file
"tri_level_sync_generator_map.ncd".
   "tri_level_sync_generator" is an NCD, version 2.38, device xc3s200, package
pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.32 2004-06-09.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of Slices                 1262 out of 1920   65%

   Number of BUFGMUXs                  7 out of 8      87%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98badf) REAL time: 2 secs 

......
...........
Phase 3.8
.....................................................
Phase 3.8 (Checksum:a07025) REAL time: 6 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 7 secs 

Writing design to file tri_level_sync_generator.ncd.

Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 7 secs 


Phase 1: 7984 unrouted;       REAL time: 8 secs 

Phase 2: 7060 unrouted;       REAL time: 9 secs 

Phase 3: 3240 unrouted;       REAL time: 10 secs 

Phase 4: 0 unrouted;       REAL time: 11 secs 

Total REAL time to Router completion: 12 secs 
Total CPU time to Router completion: 10 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|         sck_BUFGP       |  BUFGMUX5| No   |  196 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+
|         f8g_BUFGP       |  BUFGMUX1| No   |   10 |  0.000     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g1       |  BUFGMUX3| No   |   35 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g2       |  BUFGMUX7| No   |   36 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g3       |  BUFGMUX6| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g4       |  BUFGMUX2| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|         f27_BUFGP       |  BUFGMUX0| No   |    7 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.878     |  2.363      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.027     |  2.411      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.938     |  1.878      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.136     |  2.097      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.661     |  1.779      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.056     |  1.811      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.250     |  1.208      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.173     |  2.012      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.442     |  3.010      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.172     |  2.643      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.967     |  1.915      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  1.392     |  3.042      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.511     |  2.719      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.818     |  2.962      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.098     |  3.075      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.089     |  2.512      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.664     |  3.121      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   26 |  0.000     |  2.497      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<1> |   Local  |      |   16 |  0.067     |  1.968      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.066     |  2.641      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.723      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.031     |  1.898      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.102     |  2.562      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<4> |   Local  |      |   21 |  0.182     |  2.075      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.068     |  2.573      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.884      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.973      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  0.858      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.618      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.025     |  1.407      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 11 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tri_level_sync_generator.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jan 28 15:19:13 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_sync_generator . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_sync_generator_map.ncd tri_level_sync_generator.ncd tri_level_sync_generator.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting tri_level_sync_generator.lso
deleting tri_level_sync_generator.syr
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.sprj
deleting tri_level_sync_generator.ana
deleting tri_level_sync_generator.stx
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ngc
deleting tri_level_sync_generator.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-trilevel\xilinx\fpga_version\v5.02\tri_level_sync_generator/_ngo
deleting tri_level_sync_generator.ngd
deleting tri_level_sync_generator_ngdbuild.nav
deleting tri_level_sync_generator.bld
deleting tri_level_sync_generator.ucf.untf
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator_map.ncd
deleting tri_level_sync_generator.ngm
deleting tri_level_sync_generator.pcf
deleting tri_level_sync_generator.nc1
deleting tri_level_sync_generator.mrp
deleting tri_level_sync_generator_map.mrp
deleting tri_level_sync_generator.mdf
deleting __projnav/map.log
deleting tri_level_sync_generator.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tri_level_sync_generator.twr
deleting tri_level_sync_generator.twx
deleting tri_level_sync_generator.tsi
deleting tri_level_sync_generator.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tri_level_sync_generator.ncd
deleting tri_level_sync_generator.par
deleting tri_level_sync_generator.pad
deleting tri_level_sync_generator_pad.txt
deleting tri_level_sync_generator_pad.csv
deleting tri_level_sync_generator.pad_txt
deleting tri_level_sync_generator.dly
deleting reportgen.log
deleting tri_level_sync_generator.xpi
deleting tri_level_sync_generator.grf
deleting tri_level_sync_generator.itr
deleting tri_level_sync_generator_last_par.ncd
deleting __projnav/par.log
deleting tri_level_sync_generator.placed_ncd_tracker
deleting tri_level_sync_generator.routed_ncd_tracker
deleting tri_level_sync_generator.cmd_log
deleting __projnav/tri_level_sync_generator_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tri_level_sync_generator.ut
deleting tri_level_sync_generator.bgn
deleting tri_level_sync_generator.rbt
deleting tri_level_sync_generator.ll
deleting tri_level_sync_generator.msk
deleting tri_level_sync_generator.drc
deleting tri_level_sync_generator.nky
deleting tri_level_sync_generator.bit
deleting tri_level_sync_generator.bin
deleting tri_level_sync_generator.isc
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ace
deleting xilinx.sys
deleting tri_level_sync_generator.mpm
deleting tri_level_sync_generator.mcs
deleting tri_level_sync_generator.prm
deleting tri_level_sync_generator.dst
deleting tri_level_sync_generator.exo
deleting tri_level_sync_generator.tek
deleting tri_level_sync_generator.hex
deleting tri_level_sync_generator.svf
deleting tri_level_sync_generator.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.prj
deleting __projnav/tri_level_sync_generator.xst
deleting ./xst
deleting __projnav/Tri_level_sync_generator.gfl
deleting __projnav/Tri_level_sync_generator_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../analog_levels.vhd in Library work.
Entity <analog_levels> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_timer.vhd in Library work.
Entity <Tri_level_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../syncgenerator.vhd in Library work.
Entity <syncgenerator> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../freerun_ref.vhd in Library work.
Entity <freerunning_reference> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <Tri_Level_Sync_Generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 242: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 248: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 254: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 260: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator> (Architecture <behavioral>).
Entity <syncgenerator> analyzed. Unit <syncgenerator> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <freerunning_reference> (Architecture <behavioral>).
Entity <freerunning_reference> analyzed. Unit <freerunning_reference> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0032> created at line 206.
    Found 11-bit comparator equal for signal <$n0041> created at line 342.
    Found 11-bit adder for signal <$n0047> created at line 207.
    Found 2-bit adder for signal <$n0049> created at line 225.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../serial_interface.vhd.
WARNING:Xst:1778 - Inout <sync_mode> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0021> created at line 178.
    Found 24-bit comparator equal for signal <$n0022> created at line 178.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <freerunning_reference>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../freerun_ref.vhd.
    Found 1-bit register for signal <ref2398>.
    Found 1-bit register for signal <ref24>.
    Found 1-bit register for signal <ref30>.
    Found 21-bit adder for signal <$n0015> created at line 57.
    Found 18-bit adder for signal <$n0016> created at line 75.
    Found 17-bit adder for signal <$n0017> created at line 93.
    Found 5-bit up counter for signal <div32>.
    Found 21-bit register for signal <ref2398_cnt>.
    Found 18-bit register for signal <ref24_cnt>.
    Found 17-bit register for signal <ref30_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <freerunning_reference> synthesized.


Synthesizing Unit <syncgenerator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../syncgenerator.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <linebegin> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <statecounter> is assigned but never used.
WARNING:Xst:646 - Signal <divsig> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <sync_t> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <linemid> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <frameclock> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <f74_db> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <sync> is assigned but never used.
WARNING:Xst:646 - Signal <lineclock> is assigned but never used.
WARNING:Xst:646 - Signal <smclk> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <lpfbit> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <state_db> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f4_free>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:1>> is assigned but never used.
    Found 2-bit addsub for signal <$n0012>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 16
 17-bit adder                      : 1
 18-bit adder                      : 1
 21-bit adder                      : 1
 11-bit adder                      : 4
 6-bit subtractor                  : 4
 2-bit addsub                      : 1
 2-bit adder                       : 4
# Counters                         : 14
 6-bit up counter                  : 4
 3-bit up counter                  : 1
 5-bit up counter                  : 1
 10-bit down counter               : 4
 4-bit up counter                  : 4
# Registers                        : 544
 2-bit register                    : 5
 17-bit register                   : 1
 18-bit register                   : 1
 21-bit register                   : 1
 1-bit register                    : 520
 11-bit register                   : 4
 6-bit register                    : 4
 3-bit register                    : 4
 4-bit register                    : 4
# Comparators                      : 20
 24-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 11-bit comparator not equal       : 4
 24-bit comparator equal           : 8
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 4
 1-bit 2-to-1 multiplexer          : 4
 10-bit 2-to-1 multiplexer         : 4
 4-bit 2-to-1 multiplexer          : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1988 - Unit <genlock_timing>: instances <Mcompar__n0022>, <Mcompar__n0021> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_4> are dual, second instance is removed
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0041>, <Mcompar__n0032> of unit <LPM_COMPARE_3> and unit <LPM_COMPARE_2> are dual, second instance is removed

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <serial_interface> ...

Optimizing unit <freerunning_reference> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <syncgenerator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 53.
FlipFlop trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                     976  out of   1920    50%  
 Number of Slice Flip Flops:           786  out of   3840    20%  
 Number of 4 input LUTs:              1756  out of   3840    45%  
 Number of bonded IOBs:                 46  out of    141    32%  
 Number of GCLKs:                        7  out of      8    87%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
f27                                | BUFGP                  | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
freerunningformat_verticalsync_div32_1:Q| NONE                   | 22    |
freerunningformat_verticalsync_div32_4:Q| NONE                   | 37    |
f1484                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator4_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
sck                                | BUFGP                  | 212   |
trilevel_syncgenerator4_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator4_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator4_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
f1485                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.462ns (Maximum Frequency: 118.175MHz)
   Minimum input arrival time before clock: 7.258ns
   Maximum output required time after clock: 8.851ns
   Maximum combinational path delay: 9.270ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\v5.02_debug\tri_level_sync_generator/_ngo
-uc tri_level_sync_generator.ucf -aul -p xc3s200-pq208-4
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/tri
_level_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42944 kilobytes

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         765 out of   3,840   19%
  Number of 4 input LUTs:           1,501 out of   3,840   39%
Logic Distribution:
  Number of occupied Slices:                        1,222 out of   1,920   63%
    Number of Slices containing only related logic:   1,222 out of   1,222  100%
    Number of Slices containing unrelated logic:          0 out of   1,222    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,622 out of   3,840   42%
  Number used as logic:              1,501
  Number used as a route-thru:         121
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                    21
  Number of GCLKs:                     7 out of       8   87%

Total equivalent gate count for design:  16,785
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  80 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_sync_generator_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_sync_generator . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_sync_generator_map.ncd tri_level_sync_generator.ngd tri_level_sync_generator.pcf
Mapping Module tri_level_sync_generator: DONE



Started process "Place & Route".





Constraints file: tri_level_sync_generator.pcf

Loading device database for application Par from file
"tri_level_sync_generator_map.ncd".
   "tri_level_sync_generator" is an NCD, version 2.38, device xc3s200, package
pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of Slices                 1222 out of 1920   63%

   Number of BUFGMUXs                  7 out of 8      87%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98ba7f) REAL time: 2 secs 

......
..............
Phase 3.8
.............................................
......
Phase 3.8 (Checksum:a567cb) REAL time: 6 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 8 secs 

Writing design to file tri_level_sync_generator.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 8 secs 


Phase 1: 7649 unrouted;       REAL time: 9 secs 

Phase 2: 6764 unrouted;       REAL time: 11 secs 

Phase 3: 2993 unrouted;       REAL time: 12 secs 

Phase 4: 2993 unrouted; (5795)      REAL time: 12 secs 

Phase 5: 3019 unrouted; (3587)      REAL time: 12 secs 

Phase 6: 3022 unrouted; (3587)      REAL time: 12 secs 

Phase 7: 0 unrouted; (4076)      REAL time: 15 secs 

Total REAL time to Router completion: 16 secs 
Total CPU time to Router completion: 15 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|         sck_BUFGP       |  BUFGMUX4| No   |  195 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+
|         f8g_BUFGP       |  BUFGMUX5| No   |   10 |  0.001     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g1       |  BUFGMUX0| No   |   35 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g2       |  BUFGMUX2| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g3       |  BUFGMUX3| No   |   36 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g4       |  BUFGMUX1| No   |   36 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|         f27_BUFGP       |  BUFGMUX7| No   |    7 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.424     |  1.220      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.262     |  1.161      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.667     |  1.908      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.212     |  1.154      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.071     |  2.999      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.444     |  2.877      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  1.271     |  2.200      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  1.106     |  3.055      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  2.266     |  3.527      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  2.115     |  2.890      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.147     |  3.051      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.402     |  2.359      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  1.061     |  2.004      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   26 |  0.000     |  2.664      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<1> |   Local  |      |   16 |  1.433     |  2.324      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.037     |  2.999      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  4.013      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.551      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.158     |  2.007      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.087     |  3.049      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.044     |  1.970      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.103     |  1.907      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<4> |   Local  |      |   21 |  0.154     |  2.113      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.167     |  2.058      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.032     |  1.767      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.016     |  1.442      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  2.186      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.680     |  2.204      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  2.319      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.367      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 4076

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_f1485 = PERIOD TIMEGRP "f1485"  6.667  | N/A        | N/A        | N/A  
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
* TS_f1484 = PERIOD TIMEGRP "f1484"  6.667  | 6.667ns    | 8.177ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  81 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 12 errors found.

Writing design to file tri_level_sync_generator.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu May 26 09:41:27 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_sync_generator . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_sync_generator_map.ncd tri_level_sync_generator.ncd tri_level_sync_generator.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Post-Map Simulation Model".

WARNING:Anno:28 - This .ncd is not completely routed; therefore, some delay
   calculations may be inaccurate.

Process interrupted by the user.
ERROR: netgen failed
Process "Generate Post-Map Simulation Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting tri_level_sync_generator.lso
deleting tri_level_sync_generator.syr
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.sprj
deleting tri_level_sync_generator.ana
deleting tri_level_sync_generator.stx
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ngc
deleting tri_level_sync_generator.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt8611\xilinx\fpga_version\v5_debug\v5.02_debug\tri_level_sync_generator/_ngo
deleting tri_level_sync_generator.ngd
deleting tri_level_sync_generator_ngdbuild.nav
deleting tri_level_sync_generator.bld
deleting tri_level_sync_generator.ucf.untf
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator_map.ncd
deleting tri_level_sync_generator.ngm
deleting tri_level_sync_generator.pcf
deleting tri_level_sync_generator.nc1
deleting tri_level_sync_generator.mrp
deleting tri_level_sync_generator_map.mrp
deleting tri_level_sync_generator.mdf
deleting __projnav/map.log
deleting tri_level_sync_generator.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tri_level_sync_generator.twr
deleting tri_level_sync_generator.twx
deleting tri_level_sync_generator.tsi
deleting tri_level_sync_generator.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tri_level_sync_generator.ncd
deleting tri_level_sync_generator.par
deleting tri_level_sync_generator.pad
deleting tri_level_sync_generator_pad.txt
deleting tri_level_sync_generator_pad.csv
deleting tri_level_sync_generator.pad_txt
deleting tri_level_sync_generator.dly
deleting reportgen.log
deleting tri_level_sync_generator.xpi
deleting tri_level_sync_generator.grf
deleting tri_level_sync_generator.itr
deleting tri_level_sync_generator_last_par.ncd
deleting __projnav/par.log
deleting tri_level_sync_generator.placed_ncd_tracker
deleting tri_level_sync_generator.routed_ncd_tracker
deleting tri_level_sync_generator.cmd_log
deleting __projnav/tri_level_sync_generator_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tri_level_sync_generator.ut
deleting tri_level_sync_generator.bgn
deleting tri_level_sync_generator.rbt
deleting tri_level_sync_generator.ll
deleting tri_level_sync_generator.msk
deleting tri_level_sync_generator.drc
deleting tri_level_sync_generator.nky
deleting tri_level_sync_generator.bit
deleting tri_level_sync_generator.bin
deleting tri_level_sync_generator.isc
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ace
deleting xilinx.sys
deleting tri_level_sync_generator.mpm
deleting tri_level_sync_generator.mcs
deleting tri_level_sync_generator.prm
deleting tri_level_sync_generator.dst
deleting tri_level_sync_generator.exo
deleting tri_level_sync_generator.tek
deleting tri_level_sync_generator.hex
deleting tri_level_sync_generator.svf
deleting tri_level_sync_generator.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting tri_level_sync_generator_map.vhd
deleting tri_level_sync_generator_map.sdf
deleting tri_level_sync_generator_map.sdf
deleting tri_level_sync_generator_map.vhd
deleting tri_level_sync_generator_map.nlf
deleting tri_level_sync_generator.map_nlf
deleting tri_level_sync_generator.map_nlf
deleting tri_level_sync_generator.cmd_log
deleting __projnav/netgen_map_tcl.rsp
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.prj
deleting __projnav/tri_level_sync_generator.xst
deleting ./xst
deleting __projnav/Tri_level_sync_generator.gfl
deleting __projnav/Tri_level_sync_generator_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../analog_levels.vhd in Library work.
Entity <analog_levels> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_timer.vhd in Library work.
Entity <Tri_level_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../syncgenerator.vhd in Library work.
Entity <syncgenerator> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../freerun_ref.vhd in Library work.
Entity <freerunning_reference> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <Tri_Level_Sync_Generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 242: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 248: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 254: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 260: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator> (Architecture <behavioral>).
Entity <syncgenerator> analyzed. Unit <syncgenerator> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <freerunning_reference> (Architecture <behavioral>).
Entity <freerunning_reference> analyzed. Unit <freerunning_reference> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0032> created at line 206.
    Found 11-bit comparator equal for signal <$n0041> created at line 342.
    Found 11-bit adder for signal <$n0047> created at line 207.
    Found 2-bit adder for signal <$n0049> created at line 225.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../serial_interface.vhd.
WARNING:Xst:1778 - Inout <sync_mode> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0021> created at line 178.
    Found 24-bit comparator equal for signal <$n0022> created at line 178.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <freerunning_reference>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../freerun_ref.vhd.
    Found 1-bit register for signal <ref2398>.
    Found 1-bit register for signal <ref24>.
    Found 1-bit register for signal <ref30>.
    Found 21-bit adder for signal <$n0015> created at line 57.
    Found 18-bit adder for signal <$n0016> created at line 75.
    Found 17-bit adder for signal <$n0017> created at line 93.
    Found 5-bit up counter for signal <div32>.
    Found 21-bit register for signal <ref2398_cnt>.
    Found 18-bit register for signal <ref24_cnt>.
    Found 17-bit register for signal <ref30_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <freerunning_reference> synthesized.


Synthesizing Unit <syncgenerator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../syncgenerator.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <linebegin> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <statecounter> is assigned but never used.
WARNING:Xst:646 - Signal <divsig> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <sync_t> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <linemid> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <frameclock> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <f74_db> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <sync> is assigned but never used.
WARNING:Xst:646 - Signal <lineclock> is assigned but never used.
WARNING:Xst:646 - Signal <smclk> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <lpfbit> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <state_db> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f4_free>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:1>> is assigned but never used.
    Found 2-bit addsub for signal <$n0012>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 16
 17-bit adder                      : 1
 18-bit adder                      : 1
 21-bit adder                      : 1
 11-bit adder                      : 4
 6-bit subtractor                  : 4
 2-bit addsub                      : 1
 2-bit adder                       : 4
# Counters                         : 14
 6-bit up counter                  : 4
 3-bit up counter                  : 1
 5-bit up counter                  : 1
 10-bit down counter               : 4
 4-bit up counter                  : 4
# Registers                        : 544
 2-bit register                    : 5
 17-bit register                   : 1
 18-bit register                   : 1
 21-bit register                   : 1
 1-bit register                    : 520
 11-bit register                   : 4
 6-bit register                    : 4
 3-bit register                    : 4
 4-bit register                    : 4
# Comparators                      : 20
 24-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 11-bit comparator not equal       : 4
 24-bit comparator equal           : 8
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 4
 1-bit 2-to-1 multiplexer          : 4
 10-bit 2-to-1 multiplexer         : 4
 4-bit 2-to-1 multiplexer          : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1988 - Unit <genlock_timing>: instances <Mcompar__n0022>, <Mcompar__n0021> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_4> are dual, second instance is removed
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0041>, <Mcompar__n0032> of unit <LPM_COMPARE_3> and unit <LPM_COMPARE_2> are dual, second instance is removed

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <serial_interface> ...

Optimizing unit <freerunning_reference> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <syncgenerator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 53.
FlipFlop trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                     976  out of   1920    50%  
 Number of Slice Flip Flops:           786  out of   3840    20%  
 Number of 4 input LUTs:              1756  out of   3840    45%  
 Number of bonded IOBs:                 46  out of    141    32%  
 Number of GCLKs:                        7  out of      8    87%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
f27                                | BUFGP                  | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
freerunningformat_verticalsync_div32_1:Q| NONE                   | 22    |
freerunningformat_verticalsync_div32_4:Q| NONE                   | 37    |
f1484                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator4_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
sck                                | BUFGP                  | 212   |
trilevel_syncgenerator4_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator4_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator4_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
f1485                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.462ns (Maximum Frequency: 118.175MHz)
   Minimum input arrival time before clock: 7.258ns
   Maximum output required time after clock: 8.851ns
   Maximum combinational path delay: 9.270ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\v5.02_debug\tri_level_sync_generator/_ngo
-uc tri_level_sync_generator.ucf -aul -p xc3s200-pq208-4
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/tri
_level_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42944 kilobytes

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\v5.02_debug\tri_level_sync_generator/_ngo
-uc tri_level_sync_generator.ucf -aul -p xc3s200-pq208-4
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/tri
_level_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42944 kilobytes

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         765 out of   3,840   19%
  Number of 4 input LUTs:           1,501 out of   3,840   39%
Logic Distribution:
  Number of occupied Slices:                        1,222 out of   1,920   63%
    Number of Slices containing only related logic:   1,222 out of   1,222  100%
    Number of Slices containing unrelated logic:          0 out of   1,222    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,622 out of   3,840   42%
  Number used as logic:              1,501
  Number used as a route-thru:         121
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                    21
  Number of GCLKs:                     7 out of       8   87%

Total equivalent gate count for design:  16,785
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  80 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_sync_generator_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_sync_generator . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_sync_generator_map.ncd tri_level_sync_generator.ngd tri_level_sync_generator.pcf
Mapping Module tri_level_sync_generator: DONE



Started process "Place & Route".





Constraints file: tri_level_sync_generator.pcf

Loading device database for application Par from file
"tri_level_sync_generator_map.ncd".
   "tri_level_sync_generator" is an NCD, version 2.38, device xc3s200, package
pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of Slices                 1222 out of 1920   63%

   Number of BUFGMUXs                  7 out of 8      87%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98ba7f) REAL time: 2 secs 

......
..............
Phase 3.8
.............................................
......
Phase 3.8 (Checksum:a598af) REAL time: 7 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 9 secs 

Writing design to file tri_level_sync_generator.ncd.

Total REAL time to Placer completion: 10 secs 
Total CPU time to Placer completion: 8 secs 


Phase 1: 7649 unrouted;       REAL time: 10 secs 

Phase 2: 6789 unrouted;       REAL time: 11 secs 

Phase 3: 3092 unrouted;       REAL time: 12 secs 

Phase 4: 3092 unrouted; (6217)      REAL time: 12 secs 

Phase 5: 3063 unrouted; (1940)      REAL time: 12 secs 

Phase 6: 3067 unrouted; (1282)      REAL time: 12 secs 

Phase 7: 0 unrouted; (1851)      REAL time: 16 secs 

Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|         sck_BUFGP       |  BUFGMUX4| No   |  195 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+
|         f8g_BUFGP       |  BUFGMUX5| No   |   10 |  0.001     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g1       |  BUFGMUX0| No   |   35 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g2       |  BUFGMUX2| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g3       |  BUFGMUX3| No   |   36 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g4       |  BUFGMUX1| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|         f27_BUFGP       |  BUFGMUX7| No   |    7 |  0.000     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.448     |  1.567      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.056     |  1.811      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.451     |  2.226      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.212     |  1.154      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.527     |  3.029      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.781     |  2.234      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  2.045     |  3.484      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  2.246     |  3.069      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  2.297     |  3.899      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.807     |  2.755      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.160     |  3.040      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.041     |  1.986      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  1.372     |  2.661      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   26 |  0.000     |  2.672      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<1> |   Local  |      |   16 |  1.416     |  2.276      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  1.553     |  4.279      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.788      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.209     |  1.766      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.800     |  3.015      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.081     |  3.134      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.990     |  1.978      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.032     |  2.187      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<4> |   Local  |      |   21 |  0.156     |  2.108      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.181     |  2.058      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.369     |  2.214      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.543     |  1.771      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.873      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.001     |  1.828      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  2.357      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.414      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 1851

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_f1485 = PERIOD TIMEGRP "f1485"  6.667  | N/A        | N/A        | N/A  
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
* TS_f1484 = PERIOD TIMEGRP "f1484"  6.667  | 6.667ns    | 7.737ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_f27 = PERIOD TIMEGRP "f27"  37.037 nS  | 37.037ns   | 3.639ns    | 2    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  81 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 10 errors found.

Writing design to file tri_level_sync_generator.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu May 26 09:55:27 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_sync_generator . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_sync_generator_map.ncd tri_level_sync_generator.ncd tri_level_sync_generator.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../phasedelay_count.vhd in Library work.
Architecture behavioral of Entity phasedelay_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../genlock_timing.vhd in Library work.
Architecture behavioral of Entity genlock_timing is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../syncgenerator.vhd in Library work.
Architecture behavioral of Entity syncgenerator is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../freerun_ref.vhd in Library work.
Architecture behavioral of Entity freerunning_reference is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 242: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 248: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 254: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 260: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator> (Architecture <behavioral>).
Entity <syncgenerator> analyzed. Unit <syncgenerator> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <freerunning_reference> (Architecture <behavioral>).
Entity <freerunning_reference> analyzed. Unit <freerunning_reference> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0032> created at line 206.
    Found 11-bit comparator equal for signal <$n0041> created at line 342.
    Found 11-bit adder for signal <$n0047> created at line 207.
    Found 2-bit adder for signal <$n0049> created at line 225.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../serial_interface.vhd.
WARNING:Xst:1778 - Inout <sync_mode> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0021> created at line 178.
    Found 24-bit comparator equal for signal <$n0022> created at line 178.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <freerunning_reference>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../freerun_ref.vhd.
    Found 1-bit register for signal <ref2398>.
    Found 1-bit register for signal <ref24>.
    Found 1-bit register for signal <ref30>.
    Found 21-bit adder for signal <$n0015> created at line 57.
    Found 18-bit adder for signal <$n0016> created at line 75.
    Found 17-bit adder for signal <$n0017> created at line 93.
    Found 5-bit up counter for signal <div32>.
    Found 21-bit register for signal <ref2398_cnt>.
    Found 18-bit register for signal <ref24_cnt>.
    Found 17-bit register for signal <ref30_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <freerunning_reference> synthesized.


Synthesizing Unit <syncgenerator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../syncgenerator.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <linebegin> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <statecounter> is assigned but never used.
WARNING:Xst:646 - Signal <divsig> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <sync_t> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <linemid> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <frameclock> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <f74_db> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <sync> is assigned but never used.
WARNING:Xst:646 - Signal <lineclock> is assigned but never used.
WARNING:Xst:646 - Signal <smclk> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <lpfbit> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <state_db> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f4_free>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <ext2_out<0>> is never assigned.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6>> is assigned but never used.
WARNING:Xst:646 - Signal <tp1<4:3>> is assigned but never used.
WARNING:Xst:646 - Signal <tp1<1>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:0>> is assigned but never used.
    Found 2-bit addsub for signal <$n0012>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 16
 17-bit adder                      : 1
 18-bit adder                      : 1
 21-bit adder                      : 1
 11-bit adder                      : 4
 6-bit subtractor                  : 4
 2-bit addsub                      : 1
 2-bit adder                       : 4
# Counters                         : 14
 6-bit up counter                  : 4
 3-bit up counter                  : 1
 5-bit up counter                  : 1
 10-bit down counter               : 4
 4-bit up counter                  : 4
# Registers                        : 544
 2-bit register                    : 5
 17-bit register                   : 1
 18-bit register                   : 1
 21-bit register                   : 1
 1-bit register                    : 520
 11-bit register                   : 4
 6-bit register                    : 4
 3-bit register                    : 4
 4-bit register                    : 4
# Comparators                      : 20
 24-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 11-bit comparator not equal       : 4
 24-bit comparator equal           : 8
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 4
 1-bit 2-to-1 multiplexer          : 4
 10-bit 2-to-1 multiplexer         : 4
 4-bit 2-to-1 multiplexer          : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1988 - Unit <genlock_timing>: instances <Mcompar__n0022>, <Mcompar__n0021> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_4> are dual, second instance is removed
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0041>, <Mcompar__n0032> of unit <LPM_COMPARE_3> and unit <LPM_COMPARE_2> are dual, second instance is removed

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <serial_interface> ...

Optimizing unit <freerunning_reference> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <syncgenerator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 53.
FlipFlop trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                     977  out of   1920    50%  
 Number of Slice Flip Flops:           786  out of   3840    20%  
 Number of 4 input LUTs:              1757  out of   3840    45%  
 Number of bonded IOBs:                 45  out of    141    31%  
 Number of GCLKs:                        7  out of      8    87%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
f27                                | BUFGP                  | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
freerunningformat_verticalsync_div32_1:Q| NONE                   | 22    |
freerunningformat_verticalsync_div32_4:Q| NONE                   | 37    |
f1484                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator4_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
sck                                | BUFGP                  | 212   |
trilevel_syncgenerator4_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator4_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator4_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
f1485                              | IBUFG+BUFGMUX          | 76    |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.462ns (Maximum Frequency: 118.175MHz)
   Minimum input arrival time before clock: 7.258ns
   Maximum output required time after clock: 8.851ns
   Maximum combinational path delay: 9.270ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\v5.02_debug\tri_level_sync_generator/_ngo
-uc tri_level_sync_generator.ucf -aul -p xc3s200-pq208-4
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/v5.02_debug/Tri_level_sync_generator/tri
_level_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42944 kilobytes

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         765 out of   3,840   19%
  Number of 4 input LUTs:           1,502 out of   3,840   39%
Logic Distribution:
  Number of occupied Slices:                        1,222 out of   1,920   63%
    Number of Slices containing only related logic:   1,222 out of   1,222  100%
    Number of Slices containing unrelated logic:          0 out of   1,222    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,623 out of   3,840   42%
  Number used as logic:              1,502
  Number used as a route-thru:         121
  Number of bonded IOBs:               48 out of     141   34%
    IOB Flip Flops:                    21
  Number of GCLKs:                     7 out of       8   87%

Total equivalent gate count for design:  16,791
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  80 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_sync_generator_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_sync_generator . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_sync_generator_map.ncd tri_level_sync_generator.ngd tri_level_sync_generator.pcf
Mapping Module tri_level_sync_generator: DONE



Started process "Place & Route".





Constraints file: tri_level_sync_generator.pcf

Loading device database for application Par from file
"tri_level_sync_generator_map.ncd".
   "tri_level_sync_generator" is an NCD, version 2.38, device xc3s200, package
pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            48 out of 141    34%
      Number of LOCed External IOBs   48 out of 48    100%

   Number of Slices                 1222 out of 1920   63%

   Number of BUFGMUXs                  7 out of 8      87%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98ba77) REAL time: 2 secs 

......
..............
Phase 3.8
..............................................................
......
Phase 3.8 (Checksum:a49e0b) REAL time: 6 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 8 secs 

Writing design to file tri_level_sync_generator.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 9 secs 


Phase 1: 7651 unrouted;       REAL time: 9 secs 

Phase 2: 6789 unrouted;       REAL time: 11 secs 

Phase 3: 3124 unrouted;       REAL time: 12 secs 

Phase 4: 3124 unrouted; (10013)      REAL time: 12 secs 

Phase 5: 3194 unrouted; (1835)      REAL time: 12 secs 

Phase 6: 3197 unrouted; (1722)      REAL time: 12 secs 

Phase 7: 0 unrouted; (2125)      REAL time: 15 secs 

Total REAL time to Router completion: 16 secs 
Total CPU time to Router completion: 15 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|         sck_BUFGP       |  BUFGMUX4| No   |  195 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+
|         f8g_BUFGP       |  BUFGMUX5| No   |   10 |  0.000     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g1       |  BUFGMUX0| No   |   35 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g2       |  BUFGMUX2| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g3       |  BUFGMUX3| No   |   36 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|            f148g4       |  BUFGMUX1| No   |   36 |  0.002     |  1.012      |
+-------------------------+----------+------+------+------------+-------------+
|         f27_BUFGP       |  BUFGMUX7| No   |    7 |  0.001     |  1.011      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.437     |  2.235      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  1.396     |  2.152      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.666     |  2.162      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_dac |          |      |      |            |             |
|                    _f74 |   Local  |      |    8 |  0.860     |  1.767      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.303     |  3.058      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  0.081     |  2.527      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  1.509     |  3.289      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|TLTimer_statemachine_div |          |      |      |            |             |
|                     <1> |   Local  |      |   15 |  1.268     |  2.651      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   27 |  0.000     |  1.882      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  1.845     |  2.838      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  2.107     |  2.892      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.114     |  2.726      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|        TLTimer_f148_div |   Local  |      |   21 |  0.690     |  2.083      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.065     |  3.066      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<1> |   Local  |      |   16 |  1.492     |  2.714      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.027     |  3.141      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  2.735      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  1.021     |  2.055      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.028     |  2.015      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  1.048     |  2.245      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.034     |  1.957      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  0.870     |  1.790      |
+-------------------------+----------+------+------+------------+-------------+
|freerunningformat_vertic |          |      |      |            |             |
|         alsync_div32<4> |   Local  |      |   21 |  0.644     |  2.465      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|   Genlock_start_counter |   Local  |      |   42 |  0.170     |  2.070      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|      TLTimer_line_clock |   Local  |      |   11 |  1.439     |  2.218      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.568      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator2_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.293      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator1_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.000     |  1.861      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator4_ |          |      |      |            |             |
|Genlock_delay_cnt_sync_d |          |      |      |            |             |
|                elayed_1 |   Local  |      |   29 |  0.000     |  1.902      |
+-------------------------+----------+------+------+------------+-------------+
|trilevel_syncgenerator3_ |          |      |      |            |             |
|     TLTimer_frame_clock |   Local  |      |    2 |  0.325     |  1.381      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 2125

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_f1485 = PERIOD TIMEGRP "f1485"  6.667  | N/A        | N/A        | N/A  
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
* TS_f1484 = PERIOD TIMEGRP "f1484"  6.667  | 6.667ns    | 8.057ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_f27 = PERIOD TIMEGRP "f27"  37.037 nS  | 37.037ns   | 2.823ns    | 2    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  81 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 7 errors found.

Writing design to file tri_level_sync_generator.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu May 26 10:17:02 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_sync_generator . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_sync_generator_map.ncd tri_level_sync_generator.ncd tri_level_sync_generator.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


