PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB0					link count = 0
 IB1					link count = 1
 IB2					link count = 2
 IB3					link count = 3
 IB4					link count = 4
 IB5					link count = 5
 QB0        ARN  ARITH:	IB0,	IB1,	IB2,		link count = 9
 QB0_0      ARN   OUTW:	QB0,		link count = 11
 QB1        ARN  ARITH:	IB3,	IB4,	IB5,		link count = 14
 QB1_0      ARN   OUTW:	QB1,		link count = 16
 iClock					link count = 16
 link count = 16
PASS 2 - symbol table: name inputs outputs delay-references
 IB0       -1   1
 IB1       -1   1
 IB2       -1   1
 IB3       -1   1
 IB4       -1   1
 IB5       -1   1
 QB0        3   1
 QB0_0      1   0
 QB1        3   1
 QB1_0      1   0
 iClock    -1   0
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB0       INPW  ARITH:	QB0,
 IB1       INPW  ARITH:	QB0,
 IB2       INPW  ARITH:	QB0,
 IB3       INPW  ARITH:	QB1,
 IB4       INPW  ARITH:	QB1,
 IB5       INPW  ARITH:	QB1,
 QB0        ARN  ARITH:	0x0()	QB0_0,
 QB0_0      ARN   OUTW:	0x0()	0x101
 QB1        ARN  ARITH:	0x0()	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IB0:	0000 inputs
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    [	IB3:	0000 inputs
	    [	IB4:	0000 inputs
	    [	IB5:	0000 inputs
	    +	QB0:	3 inputs
	    +	QB0_0:	1 inputs
	    +	QB1:	3 inputs
	    +	QB1_0:	1 inputs
== Pass 4:
IB0:	0	QB0 0 ==> 0
IB1:	0	QB0 0 ==> 0
IB2:	0	QB0 0 ==> 0
IB3:	0	QB1 0 ==> 0
IB4:	0	QB1 0 ==> 0
IB5:	0	QB1 0 ==> 0
QB0:	0	QB0_0 0 ==> 0
QB1:	0	QB1_0 0 ==> 0
== Init complete =======
