// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 7.1
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[8]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[8],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<143>;
	.reg .b16 	%rs<271>;
	.reg .b32 	%r<3523>;
	.reg .f32 	%f<402>;
	.reg .b64 	%rd<287>;

// %bb.0:                               // %conversion
	// begin inline asm
	mov.u32 %r292, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r292, 76895;
	@%p1 bra 	LBB0_96;
	bra.uni 	LBB0_1;
LBB0_96:                                // %L10
	ld.param.u64 	%rd14, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r293, %r3, %r1;
	mad.lo.s32 	%r294, %r4, 768, %r293;
	mul.wide.u32 	%rd20, %r294, 4;
	add.s64 	%rd5, %rd14, %rd20;
	mov.u32 	%r295, 1;
	st.global.u32 	[%rd5], %r295;
	and.b32  	%r5, %r1, 3;
	shr.u32 	%r6, %r1, 2;
	mul.lo.s32 	%r296, %r5, %r6;
	and.b32  	%r297, %r296, 7;
	cvt.rn.f32.u32 	%f102, %r297;
	mov.f32 	%f103, 0f40800000;
	div.approx.f32 	%f1, %f102, %f103;
	abs.f32 	%f400, %f1;
	setp.lt.f32 	%p2, %f400, 0f40000000;
	@%p2 bra 	LBB0_108;
// %bb.97:
	setp.gtu.f32 	%p3, %f400, 0f4B800000;
	@%p3 bra 	LBB0_104;
	bra.uni 	LBB0_98;
LBB0_104:
	mov.b32 	%r223, %f400;
	and.b32  	%r298, %r223, 8388607;
	or.b32  	%r3521, %r298, 1065353216;
	mov.b32 	%f399, %r3521;
	add.s32 	%r299, %r223, -1073741824;
	and.b32  	%r3522, %r299, -8388608;
	setp.eq.s32 	%p9, %r3522, 0;
	@%p9 bra 	LBB0_107;
// %bb.105:                             // %__nv_fmaf_rn.exit4.i.i.i1407.preheader
	mov.f32 	%f113, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f112,%f113;
	// end inline asm
LBB0_106:                               // %__nv_fmaf_rn.exit4.i.i.i1407
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r300, %r3522, 192937984;
	add.s32 	%r301, %r300, %r3521;
	mov.b32 	%f114, %r301;
	mul.f32 	%f115, %f112, %f114;
	sub.f32 	%f116, %f114, %f115;
	fma.rn.f32 	%f117, %f116, %f112, %f115;
	sub.f32 	%f118, %f114, %f117;
	fma.rz.f32 	%f119, %f118, %f112, %f117;
	cvt.rzi.f32.f32 	%f120, %f119;
	sub.f32 	%f399, %f114, %f120;
	sub.s32 	%r3522, %r3522, %r300;
	mov.b32 	%r3521, %f399;
	setp.ne.s32 	%p10, %r3522, 0;
	setp.ne.s32 	%p11, %r3521, 0;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	LBB0_106;
LBB0_107:                               // %__internal_fmodf_slowpath_mod.exit.i.i1409
	setp.gt.u32 	%p13, %r223, 2139095039;
	selp.f32 	%f121, 0f7FFFFFFF, 0f4B800000, %p13;
	mul.f32 	%f122, %f399, 0f34000000;
	mul.f32 	%f400, %f121, %f122;
	bra.uni 	LBB0_108;
LBB0_98:                                // %__nv_fast_fdividef.exit.i.i.i1379
	mov.f32 	%f104, 0f40000000;
	div.approx.f32 	%f105, %f400, %f104;
	cvt.rzi.f32.f32 	%f398, %f105;
	fma.rn.f32 	%f88, %f398, 0fC0000000, %f400;
	mov.b32 	%r222, %f88;
	setp.lt.u32 	%p4, %r222, 1073741824;
	@%p4 bra 	LBB0_103;
// %bb.99:
	setp.lt.u32 	%p5, %r222, -2147483647;
	@%p5 bra 	LBB0_101;
// %bb.100:
	add.f32 	%f110, %f398, 0fBF800000;
	setp.lt.f32 	%p8, %f88, 0fC0000000;
	add.f32 	%f111, %f110, 0fBF800000;
	selp.f32 	%f398, %f111, %f110, %p8;
	bra.uni 	LBB0_103;
LBB0_101:
	add.f32 	%f398, %f398, 0f3F800000;
	setp.ltu.f32 	%p6, %f88, 0f40800000;
	@%p6 bra 	LBB0_103;
// %bb.102:                             // %__nv_fmaf_rn.exit.i.i.i1384
	add.f32 	%f106, %f398, 0f3F800000;
	fma.rn.f32 	%f108, %f104, 0fC0400000, %f88;
	setp.ge.f32 	%p7, %f108, 0f00000000;
	add.f32 	%f109, %f106, 0f3F800000;
	selp.f32 	%f398, %f109, %f106, %p7;
LBB0_103:                               // %__internal_fmodf_fastpath_quot.exit.i.i1388
	fma.rn.f32 	%f400, %f398, 0fC0000000, %f400;
LBB0_108:                               // %__internal_fmodf_kernel.exit.i1413
	abs.f32 	%f123, %f400;
	setp.gtu.f32 	%p14, %f123, 0f7F800000;
	@%p14 bra 	LBB0_110;
// %bb.109:
	mov.b32 	%r302, %f1;
	and.b32  	%r303, %r302, -2147483648;
	mov.b32 	%r304, %f400;
	or.b32  	%r305, %r303, %r304;
	mov.b32 	%f400, %r305;
LBB0_110:                               // %__nv_fmodf.exit1414
	add.f32 	%f125, %f400, %f400;
	mov.b32 	%r312, %f125;
	and.b32  	%r313, %r312, -2147483648;
	or.b32  	%r314, %r313, 1056964608;
	mov.b32 	%f126, %r314;
	add.f32 	%f127, %f125, %f126;
	cvt.rzi.f32.f32 	%f128, %f127;
	abs.f32 	%f129, %f125;
	setp.gt.f32 	%p15, %f129, 0f4B000000;
	selp.f32 	%f130, %f125, %f128, %p15;
	cvt.rzi.f32.f32 	%f131, %f125;
	setp.lt.f32 	%p16, %f129, 0f3F000000;
	selp.f32 	%f132, %f131, %f130, %p16;
	cvt.rzi.s32.f32 	%r315, %f132;
	fma.rn.f32 	%f133, %f132, 0fBF000000, %f400;
	mul.f32 	%f134, %f133, 0f34222169;
	fma.rn.f32 	%f135, %f133, 0f40490FDA, %f134;
	mul.f32 	%f136, %f135, %f135;
	fma.rn.f32 	%f137, %f136, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f138, %f137, %f136, 0f3D2AAABB;
	fma.rn.f32 	%f139, %f138, %f136, 0fBEFFFFFF;
	fma.rn.f32 	%f140, %f139, %f136, 0f3F800000;
	fma.rn.f32 	%f141, %f136, %f135, 0f00000000;
	fma.rn.f32 	%f142, %f136, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f143, %f142, %f136, 0fBE2AAAA8;
	fma.rn.f32 	%f144, %f143, %f141, %f135;
	and.b32  	%r316, %r315, 1;
	setp.eq.b32 	%p17, %r316, 1;
	selp.f32 	%f145, %f140, %f144, %p17;
	selp.f32 	%f146, %f144, %f140, %p17;
	and.b32  	%r317, %r315, 2;
	setp.eq.s32 	%p18, %r317, 0;
	neg.f32 	%f147, %f145;
	selp.f32 	%f148, %f145, %f147, %p18;
	add.s32 	%r318, %r315, 1;
	and.b32  	%r319, %r318, 2;
	mov.f32 	%f396, 0f00000000;
	cvt.rzi.f32.f32 	%f151, %f400;
	setp.eq.f32 	%p20, %f151, %f400;
	mul.f32 	%f152, %f400, 0f00000000;
	shl.b32 	%r232, %r1, 1;
	and.b32  	%r233, %r232, 6;
	or.b32  	%r234, %r233, 1;
	setp.eq.s32 	%p22, %r233, 6;
	mov.f32 	%f372, 0f41C00000;
	mul.lo.s32 	%r3422, %r233, %r6;
	mov.f32 	%f378, %f396;
	mov.f32 	%f379, %f396;
	@%p22 bra 	LBB0_17;
// %bb.2:                               // %L207
	cvt.u16.u32 	%rs2, %r3422;
	and.b16  	%rs3, %rs2, 255;
	mul.lo.s16 	%rs4, %rs3, 171;
	shr.u16 	%rs5, %rs4, 13;
	mul.lo.s16 	%rs6, %rs5, 48;
	sub.s16 	%rs7, %rs2, %rs6;
	and.b16  	%rs8, %rs7, 255;
	cvt.rn.f32.u16 	%f157, %rs8;
	div.approx.f32 	%f3, %f157, %f372;
	abs.f32 	%f376, %f3;
	setp.lt.f32 	%p23, %f376, 0f40000000;
	@%p23 bra 	LBB0_14;
// %bb.3:
	setp.gtu.f32 	%p24, %f376, 0f4B800000;
	@%p24 bra 	LBB0_10;
	bra.uni 	LBB0_4;
LBB0_10:
	mov.b32 	%r8, %f376;
	and.b32  	%r321, %r8, 8388607;
	or.b32  	%r3425, %r321, 1065353216;
	mov.b32 	%f375, %r3425;
	add.s32 	%r322, %r8, -1073741824;
	and.b32  	%r3426, %r322, -8388608;
	setp.eq.s32 	%p30, %r3426, 0;
	@%p30 bra 	LBB0_13;
// %bb.11:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f168, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f167,%f168;
	// end inline asm
LBB0_12:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r323, %r3426, 192937984;
	add.s32 	%r324, %r323, %r3425;
	mov.b32 	%f169, %r324;
	mul.f32 	%f170, %f167, %f169;
	sub.f32 	%f171, %f169, %f170;
	fma.rn.f32 	%f172, %f171, %f167, %f170;
	sub.f32 	%f173, %f169, %f172;
	fma.rz.f32 	%f174, %f173, %f167, %f172;
	cvt.rzi.f32.f32 	%f175, %f174;
	sub.f32 	%f375, %f169, %f175;
	sub.s32 	%r3426, %r3426, %r323;
	mov.b32 	%r3425, %f375;
	setp.ne.s32 	%p31, %r3426, 0;
	setp.ne.s32 	%p32, %r3425, 0;
	and.pred  	%p33, %p31, %p32;
	@%p33 bra 	LBB0_12;
LBB0_13:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p34, %r8, 2139095039;
	selp.f32 	%f176, 0f7FFFFFFF, 0f4B800000, %p34;
	mul.f32 	%f177, %f375, 0f34000000;
	mul.f32 	%f376, %f176, %f177;
	bra.uni 	LBB0_14;
LBB0_4:                                 // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f159, 0f40000000;
	div.approx.f32 	%f160, %f376, %f159;
	cvt.rzi.f32.f32 	%f374, %f160;
	fma.rn.f32 	%f6, %f374, 0fC0000000, %f376;
	mov.b32 	%r7, %f6;
	setp.lt.u32 	%p25, %r7, 1073741824;
	@%p25 bra 	LBB0_9;
// %bb.5:
	setp.lt.u32 	%p26, %r7, -2147483647;
	@%p26 bra 	LBB0_7;
// %bb.6:
	add.f32 	%f165, %f374, 0fBF800000;
	setp.lt.f32 	%p29, %f6, 0fC0000000;
	add.f32 	%f166, %f165, 0fBF800000;
	selp.f32 	%f374, %f166, %f165, %p29;
	bra.uni 	LBB0_9;
LBB0_7:
	add.f32 	%f374, %f374, 0f3F800000;
	setp.ltu.f32 	%p27, %f6, 0f40800000;
	@%p27 bra 	LBB0_9;
// %bb.8:                               // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f161, %f374, 0f3F800000;
	fma.rn.f32 	%f163, %f159, 0fC0400000, %f6;
	setp.ge.f32 	%p28, %f163, 0f00000000;
	add.f32 	%f164, %f161, 0f3F800000;
	selp.f32 	%f374, %f164, %f161, %p28;
LBB0_9:                                 // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f376, %f374, 0fC0000000, %f376;
LBB0_14:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f178, %f376;
	setp.gtu.f32 	%p35, %f178, 0f7F800000;
	@%p35 bra 	LBB0_16;
// %bb.15:
	mov.b32 	%r325, %f3;
	and.b32  	%r326, %r325, -2147483648;
	mov.b32 	%r327, %f376;
	or.b32  	%r328, %r326, %r327;
	mov.b32 	%f376, %r328;
LBB0_16:                                // %__nv_fmodf.exit
	add.f32 	%f179, %f376, %f376;
	mov.b32 	%r329, %f179;
	and.b32  	%r330, %r329, -2147483648;
	or.b32  	%r331, %r330, 1056964608;
	mov.b32 	%f180, %r331;
	add.f32 	%f181, %f179, %f180;
	cvt.rzi.f32.f32 	%f182, %f181;
	abs.f32 	%f183, %f179;
	setp.gt.f32 	%p36, %f183, 0f4B000000;
	selp.f32 	%f184, %f179, %f182, %p36;
	cvt.rzi.f32.f32 	%f185, %f179;
	setp.lt.f32 	%p37, %f183, 0f3F000000;
	selp.f32 	%f186, %f185, %f184, %p37;
	cvt.rzi.s32.f32 	%r332, %f186;
	fma.rn.f32 	%f187, %f186, 0fBF000000, %f376;
	mul.f32 	%f188, %f187, 0f34222169;
	fma.rn.f32 	%f189, %f187, 0f40490FDA, %f188;
	mul.f32 	%f190, %f189, %f189;
	fma.rn.f32 	%f191, %f190, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f192, %f191, %f190, 0f3D2AAABB;
	fma.rn.f32 	%f193, %f192, %f190, 0fBEFFFFFF;
	fma.rn.f32 	%f194, %f193, %f190, 0f3F800000;
	fma.rn.f32 	%f195, %f190, %f189, 0f00000000;
	fma.rn.f32 	%f196, %f190, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f197, %f196, %f190, 0fBE2AAAA8;
	fma.rn.f32 	%f198, %f197, %f195, %f189;
	and.b32  	%r333, %r332, 1;
	setp.eq.b32 	%p38, %r333, 1;
	selp.f32 	%f199, %f194, %f198, %p38;
	selp.f32 	%f200, %f198, %f194, %p38;
	and.b32  	%r334, %r332, 2;
	setp.eq.s32 	%p39, %r334, 0;
	neg.f32 	%f201, %f199;
	selp.f32 	%f202, %f199, %f201, %p39;
	add.s32 	%r335, %r332, 1;
	and.b32  	%r336, %r335, 2;
	setp.eq.s32 	%p40, %r336, 0;
	mov.f32 	%f203, 0f00000000;
	sub.f32 	%f204, %f203, %f200;
	selp.f32 	%f205, %f200, %f204, %p40;
	cvt.rzi.f32.f32 	%f206, %f376;
	setp.eq.f32 	%p41, %f206, %f376;
	mul.f32 	%f207, %f376, 0f00000000;
	selp.f32 	%f379, %f207, %f202, %p41;
	abs.f32 	%f208, %f376;
	setp.gt.f32 	%p42, %f208, 0f4B800000;
	add.f32 	%f209, %f379, 0f3F800000;
	selp.f32 	%f378, %f209, %f205, %p42;
LBB0_17:                                // %L223
	setp.eq.s32 	%p19, %r319, 0;
	sub.f32 	%f149, %f396, %f146;
	selp.f32 	%f153, %f152, %f148, %p20;
	abs.f32 	%f154, %f400;
	setp.gt.u32 	%p43, %r234, 5;
	mul.lo.s32 	%r3423, %r234, %r6;
	mov.f32 	%f384, %f396;
	mov.f32 	%f385, %f396;
	@%p43 bra 	LBB0_33;
// %bb.18:                              // %L227
	mul.hi.u32 	%r338, %r3423, -1431655765;
	shr.u32 	%r339, %r338, 5;
	mul.lo.s32 	%r340, %r339, 48;
	sub.s32 	%r341, %r3423, %r340;
	cvt.rn.f32.s32 	%f211, %r341;
	div.approx.f32 	%f24, %f211, %f372;
	abs.f32 	%f382, %f24;
	setp.lt.f32 	%p44, %f382, 0f40000000;
	@%p44 bra 	LBB0_30;
// %bb.19:
	setp.gtu.f32 	%p45, %f382, 0f4B800000;
	@%p45 bra 	LBB0_26;
	bra.uni 	LBB0_20;
LBB0_26:
	mov.b32 	%r16, %f382;
	and.b32  	%r342, %r16, 8388607;
	or.b32  	%r3427, %r342, 1065353216;
	mov.b32 	%f381, %r3427;
	add.s32 	%r343, %r16, -1073741824;
	and.b32  	%r3428, %r343, -8388608;
	setp.eq.s32 	%p51, %r3428, 0;
	@%p51 bra 	LBB0_29;
// %bb.27:                              // %__nv_fmaf_rn.exit4.i.i.i1269.preheader
	mov.f32 	%f222, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f221,%f222;
	// end inline asm
LBB0_28:                                // %__nv_fmaf_rn.exit4.i.i.i1269
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r344, %r3428, 192937984;
	add.s32 	%r345, %r344, %r3427;
	mov.b32 	%f223, %r345;
	mul.f32 	%f224, %f221, %f223;
	sub.f32 	%f225, %f223, %f224;
	fma.rn.f32 	%f226, %f225, %f221, %f224;
	sub.f32 	%f227, %f223, %f226;
	fma.rz.f32 	%f228, %f227, %f221, %f226;
	cvt.rzi.f32.f32 	%f229, %f228;
	sub.f32 	%f381, %f223, %f229;
	sub.s32 	%r3428, %r3428, %r344;
	mov.b32 	%r3427, %f381;
	setp.ne.s32 	%p52, %r3428, 0;
	setp.ne.s32 	%p53, %r3427, 0;
	and.pred  	%p54, %p52, %p53;
	@%p54 bra 	LBB0_28;
LBB0_29:                                // %__internal_fmodf_slowpath_mod.exit.i.i1271
	setp.gt.u32 	%p55, %r16, 2139095039;
	selp.f32 	%f230, 0f7FFFFFFF, 0f4B800000, %p55;
	mul.f32 	%f231, %f381, 0f34000000;
	mul.f32 	%f382, %f230, %f231;
	bra.uni 	LBB0_30;
LBB0_20:                                // %__nv_fast_fdividef.exit.i.i.i1241
	mov.f32 	%f213, 0f40000000;
	div.approx.f32 	%f214, %f382, %f213;
	cvt.rzi.f32.f32 	%f380, %f214;
	fma.rn.f32 	%f27, %f380, 0fC0000000, %f382;
	mov.b32 	%r15, %f27;
	setp.lt.u32 	%p46, %r15, 1073741824;
	@%p46 bra 	LBB0_25;
// %bb.21:
	setp.lt.u32 	%p47, %r15, -2147483647;
	@%p47 bra 	LBB0_23;
// %bb.22:
	add.f32 	%f219, %f380, 0fBF800000;
	setp.lt.f32 	%p50, %f27, 0fC0000000;
	add.f32 	%f220, %f219, 0fBF800000;
	selp.f32 	%f380, %f220, %f219, %p50;
	bra.uni 	LBB0_25;
LBB0_23:
	add.f32 	%f380, %f380, 0f3F800000;
	setp.ltu.f32 	%p48, %f27, 0f40800000;
	@%p48 bra 	LBB0_25;
// %bb.24:                              // %__nv_fmaf_rn.exit.i.i.i1246
	add.f32 	%f215, %f380, 0f3F800000;
	fma.rn.f32 	%f217, %f213, 0fC0400000, %f27;
	setp.ge.f32 	%p49, %f217, 0f00000000;
	add.f32 	%f218, %f215, 0f3F800000;
	selp.f32 	%f380, %f218, %f215, %p49;
LBB0_25:                                // %__internal_fmodf_fastpath_quot.exit.i.i1250
	fma.rn.f32 	%f382, %f380, 0fC0000000, %f382;
LBB0_30:                                // %__internal_fmodf_kernel.exit.i1275
	abs.f32 	%f232, %f382;
	setp.gtu.f32 	%p56, %f232, 0f7F800000;
	@%p56 bra 	LBB0_32;
// %bb.31:
	mov.b32 	%r346, %f24;
	and.b32  	%r347, %r346, -2147483648;
	mov.b32 	%r348, %f382;
	or.b32  	%r349, %r347, %r348;
	mov.b32 	%f382, %r349;
LBB0_32:                                // %__nv_fmodf.exit1276
	add.f32 	%f233, %f382, %f382;
	mov.b32 	%r350, %f233;
	and.b32  	%r351, %r350, -2147483648;
	or.b32  	%r352, %r351, 1056964608;
	mov.b32 	%f234, %r352;
	add.f32 	%f235, %f233, %f234;
	cvt.rzi.f32.f32 	%f236, %f235;
	abs.f32 	%f237, %f233;
	setp.gt.f32 	%p57, %f237, 0f4B000000;
	selp.f32 	%f238, %f233, %f236, %p57;
	cvt.rzi.f32.f32 	%f239, %f233;
	setp.lt.f32 	%p58, %f237, 0f3F000000;
	selp.f32 	%f240, %f239, %f238, %p58;
	cvt.rzi.s32.f32 	%r353, %f240;
	fma.rn.f32 	%f241, %f240, 0fBF000000, %f382;
	mul.f32 	%f242, %f241, 0f34222169;
	fma.rn.f32 	%f243, %f241, 0f40490FDA, %f242;
	mul.f32 	%f244, %f243, %f243;
	fma.rn.f32 	%f245, %f244, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f246, %f245, %f244, 0f3D2AAABB;
	fma.rn.f32 	%f247, %f246, %f244, 0fBEFFFFFF;
	fma.rn.f32 	%f248, %f247, %f244, 0f3F800000;
	fma.rn.f32 	%f249, %f244, %f243, 0f00000000;
	fma.rn.f32 	%f250, %f244, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f251, %f250, %f244, 0fBE2AAAA8;
	fma.rn.f32 	%f252, %f251, %f249, %f243;
	and.b32  	%r354, %r353, 1;
	setp.eq.b32 	%p59, %r354, 1;
	selp.f32 	%f253, %f248, %f252, %p59;
	selp.f32 	%f254, %f252, %f248, %p59;
	and.b32  	%r355, %r353, 2;
	setp.eq.s32 	%p60, %r355, 0;
	neg.f32 	%f255, %f253;
	selp.f32 	%f256, %f253, %f255, %p60;
	add.s32 	%r356, %r353, 1;
	and.b32  	%r357, %r356, 2;
	setp.eq.s32 	%p61, %r357, 0;
	mov.f32 	%f257, 0f00000000;
	sub.f32 	%f258, %f257, %f254;
	selp.f32 	%f259, %f254, %f258, %p61;
	cvt.rzi.f32.f32 	%f260, %f382;
	setp.eq.f32 	%p62, %f260, %f382;
	mul.f32 	%f261, %f382, 0f00000000;
	selp.f32 	%f385, %f261, %f256, %p62;
	abs.f32 	%f262, %f382;
	setp.gt.f32 	%p63, %f262, 0f4B800000;
	add.f32 	%f263, %f385, 0f3F800000;
	selp.f32 	%f384, %f263, %f259, %p63;
LBB0_33:                                // %L243
	selp.f32 	%f150, %f146, %f149, %p19;
	setp.gt.f32 	%p21, %f154, 0f4B800000;
	add.f32 	%f155, %f153, 0f3F800000;
	setp.gt.u32 	%p65, %r1, 23;
	or.pred  	%p66, %p22, %p65;
	mov.f32 	%f373, 0f40400000;
	mov.f32 	%f390, %f396;
	mov.f32 	%f391, %f396;
	@%p66 bra 	LBB0_49;
// %bb.34:                              // %L280
	cvt.u16.u32 	%rs9, %r3422;
	and.b16  	%rs10, %rs9, 255;
	mul.lo.s16 	%rs11, %rs10, 171;
	shr.u16 	%rs12, %rs11, 10;
	mul.lo.s16 	%rs13, %rs12, 6;
	sub.s16 	%rs14, %rs9, %rs13;
	and.b16  	%rs15, %rs14, 255;
	cvt.rn.f32.u16 	%f265, %rs15;
	div.approx.f32 	%f45, %f265, %f373;
	abs.f32 	%f388, %f45;
	setp.lt.f32 	%p67, %f388, 0f40000000;
	@%p67 bra 	LBB0_46;
// %bb.35:
	setp.gtu.f32 	%p68, %f388, 0f4B800000;
	@%p68 bra 	LBB0_42;
	bra.uni 	LBB0_36;
LBB0_42:
	mov.b32 	%r26, %f388;
	and.b32  	%r365, %r26, 8388607;
	or.b32  	%r3429, %r365, 1065353216;
	mov.b32 	%f387, %r3429;
	add.s32 	%r366, %r26, -1073741824;
	and.b32  	%r3430, %r366, -8388608;
	setp.eq.s32 	%p74, %r3430, 0;
	@%p74 bra 	LBB0_45;
// %bb.43:                              // %__nv_fmaf_rn.exit4.i.i.i1315.preheader
	mov.f32 	%f276, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f275,%f276;
	// end inline asm
LBB0_44:                                // %__nv_fmaf_rn.exit4.i.i.i1315
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r367, %r3430, 192937984;
	add.s32 	%r368, %r367, %r3429;
	mov.b32 	%f277, %r368;
	mul.f32 	%f278, %f275, %f277;
	sub.f32 	%f279, %f277, %f278;
	fma.rn.f32 	%f280, %f279, %f275, %f278;
	sub.f32 	%f281, %f277, %f280;
	fma.rz.f32 	%f282, %f281, %f275, %f280;
	cvt.rzi.f32.f32 	%f283, %f282;
	sub.f32 	%f387, %f277, %f283;
	sub.s32 	%r3430, %r3430, %r367;
	mov.b32 	%r3429, %f387;
	setp.ne.s32 	%p75, %r3430, 0;
	setp.ne.s32 	%p76, %r3429, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	LBB0_44;
LBB0_45:                                // %__internal_fmodf_slowpath_mod.exit.i.i1317
	setp.gt.u32 	%p78, %r26, 2139095039;
	selp.f32 	%f284, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f285, %f387, 0f34000000;
	mul.f32 	%f388, %f284, %f285;
	bra.uni 	LBB0_46;
LBB0_36:                                // %__nv_fast_fdividef.exit.i.i.i1287
	mov.f32 	%f267, 0f40000000;
	div.approx.f32 	%f268, %f388, %f267;
	cvt.rzi.f32.f32 	%f386, %f268;
	fma.rn.f32 	%f48, %f386, 0fC0000000, %f388;
	mov.b32 	%r25, %f48;
	setp.lt.u32 	%p69, %r25, 1073741824;
	@%p69 bra 	LBB0_41;
// %bb.37:
	setp.lt.u32 	%p70, %r25, -2147483647;
	@%p70 bra 	LBB0_39;
// %bb.38:
	add.f32 	%f273, %f386, 0fBF800000;
	setp.lt.f32 	%p73, %f48, 0fC0000000;
	add.f32 	%f274, %f273, 0fBF800000;
	selp.f32 	%f386, %f274, %f273, %p73;
	bra.uni 	LBB0_41;
LBB0_39:
	add.f32 	%f386, %f386, 0f3F800000;
	setp.ltu.f32 	%p71, %f48, 0f40800000;
	@%p71 bra 	LBB0_41;
// %bb.40:                              // %__nv_fmaf_rn.exit.i.i.i1292
	add.f32 	%f269, %f386, 0f3F800000;
	fma.rn.f32 	%f271, %f267, 0fC0400000, %f48;
	setp.ge.f32 	%p72, %f271, 0f00000000;
	add.f32 	%f272, %f269, 0f3F800000;
	selp.f32 	%f386, %f272, %f269, %p72;
LBB0_41:                                // %__internal_fmodf_fastpath_quot.exit.i.i1296
	fma.rn.f32 	%f388, %f386, 0fC0000000, %f388;
LBB0_46:                                // %__internal_fmodf_kernel.exit.i1321
	abs.f32 	%f286, %f388;
	setp.gtu.f32 	%p79, %f286, 0f7F800000;
	@%p79 bra 	LBB0_48;
// %bb.47:
	mov.b32 	%r369, %f45;
	and.b32  	%r370, %r369, -2147483648;
	mov.b32 	%r371, %f388;
	or.b32  	%r372, %r370, %r371;
	mov.b32 	%f388, %r372;
LBB0_48:                                // %__nv_fmodf.exit1322
	add.f32 	%f287, %f388, %f388;
	mov.b32 	%r373, %f287;
	and.b32  	%r374, %r373, -2147483648;
	or.b32  	%r375, %r374, 1056964608;
	mov.b32 	%f288, %r375;
	add.f32 	%f289, %f287, %f288;
	cvt.rzi.f32.f32 	%f290, %f289;
	abs.f32 	%f291, %f287;
	setp.gt.f32 	%p80, %f291, 0f4B000000;
	selp.f32 	%f292, %f287, %f290, %p80;
	cvt.rzi.f32.f32 	%f293, %f287;
	setp.lt.f32 	%p81, %f291, 0f3F000000;
	selp.f32 	%f294, %f293, %f292, %p81;
	cvt.rzi.s32.f32 	%r376, %f294;
	fma.rn.f32 	%f295, %f294, 0fBF000000, %f388;
	mul.f32 	%f296, %f295, 0f34222169;
	fma.rn.f32 	%f297, %f295, 0f40490FDA, %f296;
	mul.f32 	%f298, %f297, %f297;
	fma.rn.f32 	%f299, %f298, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f300, %f299, %f298, 0f3D2AAABB;
	fma.rn.f32 	%f301, %f300, %f298, 0fBEFFFFFF;
	fma.rn.f32 	%f302, %f301, %f298, 0f3F800000;
	fma.rn.f32 	%f303, %f298, %f297, 0f00000000;
	fma.rn.f32 	%f304, %f298, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f305, %f304, %f298, 0fBE2AAAA8;
	fma.rn.f32 	%f306, %f305, %f303, %f297;
	and.b32  	%r377, %r376, 1;
	setp.eq.b32 	%p82, %r377, 1;
	selp.f32 	%f307, %f302, %f306, %p82;
	selp.f32 	%f308, %f306, %f302, %p82;
	and.b32  	%r378, %r376, 2;
	setp.eq.s32 	%p83, %r378, 0;
	neg.f32 	%f309, %f307;
	selp.f32 	%f310, %f307, %f309, %p83;
	add.s32 	%r379, %r376, 1;
	and.b32  	%r380, %r379, 2;
	setp.eq.s32 	%p84, %r380, 0;
	mov.f32 	%f311, 0f00000000;
	sub.f32 	%f312, %f311, %f308;
	selp.f32 	%f313, %f308, %f312, %p84;
	cvt.rzi.f32.f32 	%f314, %f388;
	setp.eq.f32 	%p85, %f314, %f388;
	mul.f32 	%f315, %f388, 0f00000000;
	selp.f32 	%f391, %f315, %f310, %p85;
	abs.f32 	%f316, %f388;
	setp.gt.f32 	%p86, %f316, 0f4B800000;
	add.f32 	%f317, %f391, 0f3F800000;
	selp.f32 	%f390, %f317, %f313, %p86;
LBB0_49:                                // %L296
	selp.f32 	%f156, %f155, %f150, %p21;
	or.pred  	%p89, %p43, %p65;
	mov.f32 	%f397, %f396;
	@%p89 bra 	LBB0_65;
// %bb.50:                              // %L304
	mul.hi.u32 	%r382, %r3423, -1431655765;
	shr.u32 	%r383, %r382, 2;
	mul.lo.s32 	%r384, %r383, 6;
	sub.s32 	%r385, %r3423, %r384;
	cvt.rn.f32.s32 	%f319, %r385;
	div.approx.f32 	%f66, %f319, %f373;
	abs.f32 	%f394, %f66;
	setp.lt.f32 	%p90, %f394, 0f40000000;
	@%p90 bra 	LBB0_62;
// %bb.51:
	setp.gtu.f32 	%p91, %f394, 0f4B800000;
	@%p91 bra 	LBB0_58;
	bra.uni 	LBB0_52;
LBB0_58:
	mov.b32 	%r34, %f394;
	and.b32  	%r386, %r34, 8388607;
	or.b32  	%r3431, %r386, 1065353216;
	mov.b32 	%f393, %r3431;
	add.s32 	%r387, %r34, -1073741824;
	and.b32  	%r3432, %r387, -8388608;
	setp.eq.s32 	%p97, %r3432, 0;
	@%p97 bra 	LBB0_61;
// %bb.59:                              // %__nv_fmaf_rn.exit4.i.i.i1361.preheader
	mov.f32 	%f330, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f329,%f330;
	// end inline asm
LBB0_60:                                // %__nv_fmaf_rn.exit4.i.i.i1361
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r388, %r3432, 192937984;
	add.s32 	%r389, %r388, %r3431;
	mov.b32 	%f331, %r389;
	mul.f32 	%f332, %f329, %f331;
	sub.f32 	%f333, %f331, %f332;
	fma.rn.f32 	%f334, %f333, %f329, %f332;
	sub.f32 	%f335, %f331, %f334;
	fma.rz.f32 	%f336, %f335, %f329, %f334;
	cvt.rzi.f32.f32 	%f337, %f336;
	sub.f32 	%f393, %f331, %f337;
	sub.s32 	%r3432, %r3432, %r388;
	mov.b32 	%r3431, %f393;
	setp.ne.s32 	%p98, %r3432, 0;
	setp.ne.s32 	%p99, %r3431, 0;
	and.pred  	%p100, %p98, %p99;
	@%p100 bra 	LBB0_60;
LBB0_61:                                // %__internal_fmodf_slowpath_mod.exit.i.i1363
	setp.gt.u32 	%p101, %r34, 2139095039;
	selp.f32 	%f338, 0f7FFFFFFF, 0f4B800000, %p101;
	mul.f32 	%f339, %f393, 0f34000000;
	mul.f32 	%f394, %f338, %f339;
	bra.uni 	LBB0_62;
LBB0_52:                                // %__nv_fast_fdividef.exit.i.i.i1333
	mov.f32 	%f321, 0f40000000;
	div.approx.f32 	%f322, %f394, %f321;
	cvt.rzi.f32.f32 	%f392, %f322;
	fma.rn.f32 	%f69, %f392, 0fC0000000, %f394;
	mov.b32 	%r33, %f69;
	setp.lt.u32 	%p92, %r33, 1073741824;
	@%p92 bra 	LBB0_57;
// %bb.53:
	setp.lt.u32 	%p93, %r33, -2147483647;
	@%p93 bra 	LBB0_55;
// %bb.54:
	add.f32 	%f327, %f392, 0fBF800000;
	setp.lt.f32 	%p96, %f69, 0fC0000000;
	add.f32 	%f328, %f327, 0fBF800000;
	selp.f32 	%f392, %f328, %f327, %p96;
	bra.uni 	LBB0_57;
LBB0_55:
	add.f32 	%f392, %f392, 0f3F800000;
	setp.ltu.f32 	%p94, %f69, 0f40800000;
	@%p94 bra 	LBB0_57;
// %bb.56:                              // %__nv_fmaf_rn.exit.i.i.i1338
	add.f32 	%f323, %f392, 0f3F800000;
	fma.rn.f32 	%f325, %f321, 0fC0400000, %f69;
	setp.ge.f32 	%p95, %f325, 0f00000000;
	add.f32 	%f326, %f323, 0f3F800000;
	selp.f32 	%f392, %f326, %f323, %p95;
LBB0_57:                                // %__internal_fmodf_fastpath_quot.exit.i.i1342
	fma.rn.f32 	%f394, %f392, 0fC0000000, %f394;
LBB0_62:                                // %__internal_fmodf_kernel.exit.i1367
	abs.f32 	%f340, %f394;
	setp.gtu.f32 	%p102, %f340, 0f7F800000;
	@%p102 bra 	LBB0_64;
// %bb.63:
	mov.b32 	%r390, %f66;
	and.b32  	%r391, %r390, -2147483648;
	mov.b32 	%r392, %f394;
	or.b32  	%r393, %r391, %r392;
	mov.b32 	%f394, %r393;
LBB0_64:                                // %__nv_fmodf.exit1368
	add.f32 	%f341, %f394, %f394;
	mov.b32 	%r394, %f341;
	and.b32  	%r395, %r394, -2147483648;
	or.b32  	%r396, %r395, 1056964608;
	mov.b32 	%f342, %r396;
	add.f32 	%f343, %f341, %f342;
	cvt.rzi.f32.f32 	%f344, %f343;
	abs.f32 	%f345, %f341;
	setp.gt.f32 	%p103, %f345, 0f4B000000;
	selp.f32 	%f346, %f341, %f344, %p103;
	cvt.rzi.f32.f32 	%f347, %f341;
	setp.lt.f32 	%p104, %f345, 0f3F000000;
	selp.f32 	%f348, %f347, %f346, %p104;
	cvt.rzi.s32.f32 	%r397, %f348;
	fma.rn.f32 	%f349, %f348, 0fBF000000, %f394;
	mul.f32 	%f350, %f349, 0f34222169;
	fma.rn.f32 	%f351, %f349, 0f40490FDA, %f350;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f353, %f352, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f354, %f353, %f352, 0f3D2AAABB;
	fma.rn.f32 	%f355, %f354, %f352, 0fBEFFFFFF;
	fma.rn.f32 	%f356, %f355, %f352, 0f3F800000;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	fma.rn.f32 	%f358, %f352, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f359, %f358, %f352, 0fBE2AAAA8;
	fma.rn.f32 	%f360, %f359, %f357, %f351;
	and.b32  	%r398, %r397, 1;
	setp.eq.b32 	%p105, %r398, 1;
	selp.f32 	%f361, %f356, %f360, %p105;
	selp.f32 	%f362, %f360, %f356, %p105;
	and.b32  	%r399, %r397, 2;
	setp.eq.s32 	%p106, %r399, 0;
	neg.f32 	%f363, %f361;
	selp.f32 	%f364, %f361, %f363, %p106;
	add.s32 	%r400, %r397, 1;
	and.b32  	%r401, %r400, 2;
	setp.eq.s32 	%p107, %r401, 0;
	mov.f32 	%f365, 0f00000000;
	sub.f32 	%f366, %f365, %f362;
	selp.f32 	%f367, %f362, %f366, %p107;
	cvt.rzi.f32.f32 	%f368, %f394;
	setp.eq.f32 	%p108, %f368, %f394;
	mul.f32 	%f369, %f394, 0f00000000;
	selp.f32 	%f397, %f369, %f364, %p108;
	abs.f32 	%f370, %f394;
	setp.gt.f32 	%p109, %f370, 0f4B800000;
	add.f32 	%f371, %f397, 0f3F800000;
	selp.f32 	%f396, %f371, %f367, %p109;
LBB0_65:                                // %L320
	mov.b32 	%r308, %f156;
	mov.b32 	%r311, %f153;
	mov.b32 	%r403, %f390;
	mov.b32 	%r404, %f396;
	mov.b32 	%r409, %f391;
	mov.b32 	%r410, %f397;
	mov.u32 	%r3433, 999999999;
	cvt.u16.u32 	%rs269, %r1;
	@%p65 bra 	LBB0_67;
// %bb.66:                              // %L356
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	and.b16  	%rs17, %rs269, 255;
	mul.lo.s16 	%rs18, %rs17, 171;
	shr.u16 	%rs19, %rs18, 12;
	mul.lo.s16 	%rs20, %rs19, 24;
	sub.s16 	%rs21, %rs269, %rs20;
	cvt.u32.u16 	%r415, %rs21;
	and.b32  	%r416, %r415, 255;
	mad.lo.s32 	%r417, %r416, 24, %r2;
	cvt.u16.u32 	%rs22, %r417;
	mul.hi.u16 	%rs23, %rs22, -7281;
	shr.u16 	%rs24, %rs23, 9;
	mul.lo.s16 	%rs25, %rs24, 576;
	sub.s16 	%rs26, %rs22, %rs25;
	cvt.u32.u16 	%r418, %rs26;
	mul.wide.u32 	%rd21, %r418, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r419, [%rd22];
	cvt.s32.s16 	%r420, %r419;
	shr.s32 	%r421, %r419, 16;
	mul.lo.s32 	%r422, %r421, 801;
	mad.lo.s32 	%r3433, %r420, 33, %r422;
LBB0_67:                                // %L433
	xor.b32  	%r307, %r311, -2147483648;
	mov.b32 	%r359, %f378;
	mov.b32 	%r360, %f384;
	mov.b32 	%r362, %f379;
	mov.b32 	%r363, %f385;
	xor.b32  	%r406, %r409, -2147483648;
	xor.b32  	%r407, %r410, -2147483648;
	and.b32  	%r47, %r1, 24;
	setp.ne.s32 	%p111, %r47, 24;
	cvt.u16.u32 	%rs270, %r6;
	@%p111 bra 	LBB0_69;
// %bb.68:                              // %L433.L738_crit_edge
	mul.lo.s16 	%rs40, %rs270, 171;
	shr.u16 	%rs41, %rs40, 10;
	mul.lo.s16 	%rs42, %rs41, 6;
	sub.s16 	%rs43, %rs270, %rs42;
	cvt.u32.u16 	%r437, %rs43;
	and.b32  	%r3437, %r437, 255;
	cvt.u16.u32 	%rs44, %r2;
	and.b16  	%rs45, %rs44, 255;
	mul.lo.s16 	%rs46, %rs45, 171;
	shr.u16 	%rs47, %rs46, 10;
	cvt.u32.u16 	%r3436, %rs47;
	mul.lo.s16 	%rs48, %rs47, -6;
	add.s16 	%rs49, %rs48, %rs44;
	cvt.u32.u16 	%r439, %rs49;
	and.b32  	%r3435, %r439, 255;
	mul.wide.u16 	%r3434, %rs47, 6;
	mov.u32 	%r3438, 0;
	mov.u32 	%r3439, %r3438;
	bra.uni 	LBB0_70;
LBB0_69:                                // %L459
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	cvt.u16.u32 	%rs27, %r2;
	and.b16  	%rs28, %rs27, 255;
	mul.lo.s16 	%rs29, %rs28, 171;
	shr.u16 	%rs30, %rs29, 10;
	mul.lo.s16 	%rs31, %rs30, -6;
	add.s16 	%rs32, %rs31, %rs27;
	cvt.u32.u16 	%r424, %rs32;
	and.b32  	%r3435, %r424, 255;
	cvt.u32.u16 	%r3436, %rs30;
	mul.wide.u16 	%r3434, %rs30, 6;
	mul.lo.s16 	%rs34, %rs270, 171;
	shr.u16 	%rs35, %rs34, 10;
	mul.lo.s16 	%rs36, %rs35, 6;
	sub.s16 	%rs37, %rs270, %rs36;
	cvt.u32.u16 	%r425, %rs37;
	and.b32  	%r3437, %r425, 255;
	and.b16  	%rs38, %rs37, 255;
	mul.wide.u16 	%r426, %rs38, 24;
	mul.lo.s32 	%r427, %r4, 576;
	mad.lo.s32 	%r428, %r5, 144, %r427;
	or.b32  	%r429, %r428, %r3435;
	add.s32 	%r430, %r429, %r3434;
	add.s32 	%r431, %r430, %r426;
	mul.wide.u32 	%rd23, %r431, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.u32 	%r3438, [%rd24];
	add.s32 	%r432, %r428, 147456;
	or.b32  	%r433, %r432, %r3435;
	add.s32 	%r434, %r433, %r3434;
	add.s32 	%r435, %r434, %r426;
	mul.wide.s32 	%rd25, %r435, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.u32 	%r3439, [%rd26];
LBB0_70:                                // %L738
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4];
	// begin inline asm
	cvt.rn.f16x2.f32 %r306, %r308, %r307;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r309, %r311, %r308;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r358, %r360, %r359;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r361, %r363, %r362;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r402, %r404, %r403;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r405, %r407, %r406;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r408, %r410, %r409;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r404, %r403;
	// end inline asm
	mov.u32 	%r3424, 0;
	shl.b32 	%r441, %r1, 2;
	shl.b32 	%r442, %r1, 11;
	or.b32  	%r443, %r441, %r442;
	and.b32  	%r444, %r442, 32768;
	shl.b32 	%r64, %r4, 7;
	and.b32  	%r65, %r443, 32828;
	or.b32  	%r66, %r444, %r441;
	or.b32  	%r67, %r64, 65;
	add.s32 	%r68, %r2, 24;
	and.b16  	%rs1, %rs269, 16;
	shr.u32 	%r445, %r1, 4;
	and.b32  	%r446, %r232, 30;
	or.b32  	%r447, %r446, %r445;
	mul.lo.s32 	%r69, %r447, 257;
	or.b32  	%r448, %r232, %r445;
	or.b32  	%r449, %r448, 32;
	mul.lo.s32 	%r70, %r449, 257;
	and.b32  	%r450, %r3, 224;
	shr.u32 	%r451, %r2, 3;
	and.b16  	%rs51, %rs269, 255;
	mul.lo.s16 	%rs52, %rs51, 171;
	shr.u16 	%rs53, %rs52, 12;
	mul.lo.s16 	%rs54, %rs53, 24;
	sub.s16 	%rs55, %rs269, %rs54;
	cvt.u32.u16 	%r452, %rs55;
	and.b32  	%r71, %r452, 255;
	mad.lo.s32 	%r72, %r451, 257, %r450;
	shr.u32 	%r453, %r68, 3;
	mad.lo.s32 	%r73, %r453, 257, %r450;
	add.s32 	%r454, %r2, 48;
	shr.u32 	%r455, %r454, 3;
	mad.lo.s32 	%r74, %r455, 257, %r450;
	add.s32 	%r456, %r2, 72;
	shr.u32 	%r457, %r456, 3;
	mad.lo.s32 	%r75, %r457, 257, %r450;
	or.b32  	%r458, %r451, 12;
	mad.lo.s32 	%r76, %r458, 257, %r450;
	add.s32 	%r459, %r2, 120;
	shr.u32 	%r460, %r459, 3;
	mad.lo.s32 	%r77, %r460, 257, %r450;
	add.s32 	%r461, %r2, 144;
	shr.u32 	%r462, %r461, 3;
	mad.lo.s32 	%r78, %r462, 257, %r450;
	add.s32 	%r463, %r2, 168;
	shr.u32 	%r464, %r463, 3;
	mad.lo.s32 	%r79, %r464, 257, %r450;
	or.b32  	%r465, %r451, 24;
	mad.lo.s32 	%r80, %r465, 257, %r450;
	add.s32 	%r466, %r2, 216;
	shr.u32 	%r467, %r466, 3;
	mad.lo.s32 	%r81, %r467, 257, %r450;
	add.s32 	%r468, %r2, 240;
	shr.u32 	%r469, %r468, 3;
	mad.lo.s32 	%r82, %r469, 257, %r450;
	add.s32 	%r470, %r2, 264;
	shr.u32 	%r471, %r470, 3;
	mad.lo.s32 	%r83, %r471, 257, %r450;
	or.b32  	%r472, %r451, 36;
	mad.lo.s32 	%r84, %r472, 257, %r450;
	add.s32 	%r473, %r2, 312;
	shr.u32 	%r474, %r473, 3;
	mad.lo.s32 	%r85, %r474, 257, %r450;
	add.s32 	%r475, %r2, 336;
	shr.u32 	%r476, %r475, 3;
	mad.lo.s32 	%r86, %r476, 257, %r450;
	add.s32 	%r477, %r2, 360;
	shr.u32 	%r478, %r477, 3;
	mad.lo.s32 	%r87, %r478, 257, %r450;
	or.b32  	%r479, %r451, 48;
	mad.lo.s32 	%r88, %r479, 257, %r450;
	add.s32 	%r480, %r2, 408;
	shr.u32 	%r481, %r480, 3;
	mad.lo.s32 	%r89, %r481, 257, %r450;
	add.s32 	%r482, %r2, 432;
	shr.u32 	%r483, %r482, 3;
	mad.lo.s32 	%r90, %r483, 257, %r450;
	add.s32 	%r484, %r2, 456;
	shr.u32 	%r485, %r484, 3;
	mad.lo.s32 	%r91, %r485, 257, %r450;
	or.b32  	%r486, %r451, 60;
	mad.lo.s32 	%r92, %r486, 257, %r450;
	add.s32 	%r487, %r2, 504;
	bfe.u32 	%r488, %r487, 3, 6;
	mad.lo.s32 	%r93, %r488, 257, %r450;
	mul.lo.s32 	%r489, %r5, 4806;
	mad.lo.s32 	%r490, %r3436, 198, %r489;
	mad.lo.s32 	%r491, %r3435, 33, %r490;
	mad.lo.s32 	%r492, %r3437, 801, %r491;
	mul.lo.s32 	%r493, %r445, 257;
	bfe.u32 	%r494, %r1, 1, 1;
	mul.lo.s32 	%r495, %r494, 2056;
	bfe.u32 	%r496, %r1, 3, 1;
	mul.lo.s32 	%r497, %r496, 514;
	and.b32  	%r498, %r6, 1;
	mul.lo.s32 	%r499, %r498, 1028;
	and.b32  	%r500, %r1, 1;
	mul.lo.s32 	%r501, %r500, 4112;
	add.s32 	%r502, %r501, %r493;
	add.s32 	%r503, %r502, %r495;
	add.s32 	%r504, %r503, %r497;
	add.s32 	%r505, %r504, %r499;
	add.s32 	%r506, %r505, %r3435;
	add.s32 	%r94, %r506, %r3434;
	mul.wide.u32 	%rd27, %r94, 4;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd6, %rd28, %rd27;
	add.s32 	%r95, %r94, 8256;
	cvt.u64.u32 	%rd29, %r3434;
	cvt.u64.u32 	%rd30, %r3435;
	cvt.u64.u32 	%rd31, %r499;
	cvt.u64.u32 	%rd32, %r497;
	cvt.u64.u32 	%rd33, %r495;
	cvt.u64.u32 	%rd34, %r501;
	cvt.u64.u32 	%rd35, %r493;
	add.s64 	%rd36, %rd35, %rd34;
	add.s64 	%rd37, %rd36, %rd33;
	add.s64 	%rd38, %rd37, %rd32;
	add.s64 	%rd39, %rd38, %rd31;
	add.s64 	%rd40, %rd39, %rd30;
	add.s64 	%rd41, %rd40, %rd29;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd7, %rd28, %rd42;
	add.s32 	%r96, %r94, 32;
	add.s32 	%r97, %r94, 8288;
	shr.u32 	%r507, %r2, 4;
	mul.lo.s32 	%r508, %r507, 257;
	bfe.u32 	%r509, %r2, 1, 1;
	bfe.u32 	%r510, %r2, 3, 1;
	bfe.u32 	%r511, %r2, 2, 1;
	and.b32  	%r512, %r2, 1;
	mad.lo.s32 	%r513, %r5, 6, %r508;
	mad.lo.s32 	%r514, %r512, 4112, %r513;
	mad.lo.s32 	%r515, %r509, 2056, %r514;
	mad.lo.s32 	%r516, %r510, 514, %r515;
	mad.lo.s32 	%r517, %r511, 1028, %r516;
	add.s32 	%r98, %r517, %r3437;
	mul.wide.u32 	%rd43, %r98, 4;
	add.s64 	%rd8, %rd28, %rd43;
	add.s32 	%r99, %r98, 8256;
	mul.wide.u32 	%rd44, %r99, 4;
	add.s64 	%rd9, %rd28, %rd44;
	add.s32 	%r100, %r98, 32;
	mul.wide.u32 	%rd45, %r100, 4;
	add.s64 	%rd10, %rd28, %rd45;
	add.s32 	%r101, %r98, 8288;
	mul.wide.u32 	%rd46, %r101, 4;
	add.s64 	%rd11, %rd28, %rd46;
	mul.lo.s32 	%r518, %r4, 59904;
	cvt.u16.u32 	%rs56, %r2;
	shl.b16 	%rs57, %rs56, 1;
	and.b16  	%rs58, %rs57, 254;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r519, %rs62;
	and.b32  	%r520, %r519, 254;
	or.b32  	%r521, %r518, %r71;
	mad.lo.s32 	%r102, %r520, 24, %r521;
	or.b16  	%rs63, %rs57, 1;
	and.b16  	%rs64, %rs63, 255;
	mul.lo.s16 	%rs65, %rs64, 171;
	shr.u16 	%rs66, %rs65, 13;
	mul.lo.s16 	%rs67, %rs66, 48;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r522, %rs68;
	and.b32  	%r523, %r522, 255;
	mad.lo.s32 	%r103, %r523, 24, %r521;
	mul.wide.u32 	%rd47, %r492, 4;
	add.s64 	%rd12, %rd28, %rd47;
	setp.gt.u32 	%p112, %r2, 7;
	setp.eq.s16 	%p113, %rs1, 0;
	setp.lt.u32 	%p115, %r1, 24;
	mov.u32 	%r3440, %r3424;
	mov.u32 	%r3471, %r3424;
	mov.u32 	%r3472, %r3424;
	mov.u32 	%r3473, %r3424;
	mov.u32 	%r3474, %r3424;
	bra.uni 	LBB0_71;
LBB0_92:                                // %guard_pass14622
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r291, %r3440, 48;
	setp.ne.s32 	%p141, %r3440, 2016;
	mov.u32 	%r3440, %r291;
	@%p141 bra 	LBB0_71;
	bra.uni 	LBB0_93;
LBB0_71:                                // %L741
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_73 Depth 2
                                        //     Child Loop BB0_83 Depth 2
	mul.hi.u32 	%r717, %r3440, -1431655765;
	shr.u32 	%r718, %r717, 5;
	mul.lo.s32 	%r109, %r718, 48;
	add.s32 	%r719, %r109, %r2;
	cvt.u16.u32 	%rs69, %r719;
	mul.hi.s16 	%rs70, %rs69, 16257;
	shr.u16 	%rs71, %rs70, 15;
	shr.s16 	%rs72, %rs70, 9;
	add.s16 	%rs73, %rs72, %rs71;
	mul.lo.s16 	%rs74, %rs73, 2064;
	sub.s16 	%rs75, %rs69, %rs74;
	cvt.u32.u16 	%r720, %rs75;
	shl.b32 	%r721, %r720, 16;
	or.b32  	%r722, %r721, %r65;
	or.b32  	%r723, %r722, %r64;
	mul.wide.s32 	%rd48, %r723, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.v4.u32 	{%r724, %r725, %r726, %r727}, [%rd49];
	or.b32  	%r728, %r721, %r66;
	or.b32  	%r729, %r67, %r728;
	add.s32 	%r730, %r729, -1;
	mul.wide.s32 	%rd50, %r730, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r731, %r732, %r733, %r734}, [%rd51];
	add.s32 	%r735, %r68, %r109;
	cvt.u16.u32 	%rs76, %r735;
	mul.hi.s16 	%rs77, %rs76, 16257;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 9;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 2064;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.u32.u16 	%r736, %rs82;
	shl.b32 	%r737, %r736, 16;
	or.b32  	%r738, %r737, %r65;
	or.b32  	%r739, %r738, %r64;
	mul.wide.s32 	%rd52, %r739, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r740, %r741, %r742, %r743}, [%rd53];
	or.b32  	%r744, %r737, %r66;
	or.b32  	%r745, %r67, %r744;
	add.s32 	%r746, %r745, -1;
	mul.wide.s32 	%rd54, %r746, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.v4.u32 	{%r747, %r748, %r749, %r750}, [%rd55];
	selp.b32 	%r751, %r726, %r724, %p113;
	shfl.sync.bfly.b32	%r752, %r751, 16, 31, -1;
	selp.b32 	%r526, %r724, %r752, %p113;
	selp.b32 	%r531, %r752, %r726, %p113;
	selp.b32 	%r753, %r727, %r725, %p113;
	shfl.sync.bfly.b32	%r754, %r753, 16, 31, -1;
	selp.b32 	%r534, %r725, %r754, %p113;
	selp.b32 	%r539, %r754, %r727, %p113;
	selp.b32 	%r755, %r733, %r731, %p113;
	shfl.sync.bfly.b32	%r756, %r755, 16, 31, -1;
	selp.b32 	%r542, %r731, %r756, %p113;
	selp.b32 	%r547, %r756, %r733, %p113;
	selp.b32 	%r757, %r734, %r732, %p113;
	shfl.sync.bfly.b32	%r758, %r757, 16, 31, -1;
	selp.b32 	%r550, %r732, %r758, %p113;
	selp.b32 	%r555, %r758, %r734, %p113;
	selp.b32 	%r759, %r742, %r740, %p113;
	shfl.sync.bfly.b32	%r760, %r759, 16, 31, -1;
	selp.b32 	%r558, %r740, %r760, %p113;
	selp.b32 	%r563, %r760, %r742, %p113;
	selp.b32 	%r761, %r743, %r741, %p113;
	shfl.sync.bfly.b32	%r762, %r761, 16, 31, -1;
	selp.b32 	%r566, %r741, %r762, %p113;
	selp.b32 	%r571, %r762, %r743, %p113;
	selp.b32 	%r763, %r749, %r747, %p113;
	shfl.sync.bfly.b32	%r764, %r763, 16, 31, -1;
	selp.b32 	%r574, %r747, %r764, %p113;
	selp.b32 	%r579, %r764, %r749, %p113;
	selp.b32 	%r765, %r750, %r748, %p113;
	shfl.sync.bfly.b32	%r766, %r765, 16, 31, -1;
	selp.b32 	%r582, %r748, %r766, %p113;
	selp.b32 	%r587, %r766, %r750, %p113;
	shl.b32 	%r527, %r531, 4;
	mov.u32 	%r525, 252645135;
	// begin inline asm
	lop3.b32 %r589, %r525, %r526, %r527, 202;
	// end inline asm
	shr.u32 	%r530, %r526, 4;
	// begin inline asm
	lop3.b32 %r605, %r525, %r530, %r531, 202;
	// end inline asm
	shl.b32 	%r535, %r539, 4;
	// begin inline asm
	lop3.b32 %r597, %r525, %r534, %r535, 202;
	// end inline asm
	shr.u32 	%r538, %r534, 4;
	// begin inline asm
	lop3.b32 %r613, %r525, %r538, %r539, 202;
	// end inline asm
	shl.b32 	%r543, %r547, 4;
	// begin inline asm
	lop3.b32 %r621, %r525, %r542, %r543, 202;
	// end inline asm
	shr.u32 	%r546, %r542, 4;
	// begin inline asm
	lop3.b32 %r637, %r525, %r546, %r547, 202;
	// end inline asm
	shl.b32 	%r551, %r555, 4;
	// begin inline asm
	lop3.b32 %r629, %r525, %r550, %r551, 202;
	// end inline asm
	shr.u32 	%r554, %r550, 4;
	// begin inline asm
	lop3.b32 %r645, %r525, %r554, %r555, 202;
	// end inline asm
	shl.b32 	%r559, %r563, 4;
	// begin inline asm
	lop3.b32 %r590, %r525, %r558, %r559, 202;
	// end inline asm
	shr.u32 	%r562, %r558, 4;
	// begin inline asm
	lop3.b32 %r606, %r525, %r562, %r563, 202;
	// end inline asm
	shl.b32 	%r567, %r571, 4;
	// begin inline asm
	lop3.b32 %r598, %r525, %r566, %r567, 202;
	// end inline asm
	shr.u32 	%r570, %r566, 4;
	// begin inline asm
	lop3.b32 %r614, %r525, %r570, %r571, 202;
	// end inline asm
	shl.b32 	%r575, %r579, 4;
	// begin inline asm
	lop3.b32 %r622, %r525, %r574, %r575, 202;
	// end inline asm
	shr.u32 	%r578, %r574, 4;
	// begin inline asm
	lop3.b32 %r638, %r525, %r578, %r579, 202;
	// end inline asm
	shl.b32 	%r583, %r587, 4;
	// begin inline asm
	lop3.b32 %r630, %r525, %r582, %r583, 202;
	// end inline asm
	shr.u32 	%r586, %r582, 4;
	// begin inline asm
	lop3.b32 %r646, %r525, %r586, %r587, 202;
	// end inline asm
	mov.u32 	%r591, 25152;
	// begin inline asm
	prmt.b32 %r653, %r589, %r590, %r591;
	// end inline asm
	mov.u32 	%r595, 29521;
	// begin inline asm
	prmt.b32 %r685, %r589, %r590, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r597, %r598, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r597, %r598, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r605, %r606, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r686, %r605, %r606, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r613, %r614, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r694, %r613, %r614, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r621, %r622, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r621, %r622, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r629, %r630, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r629, %r630, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r637, %r638, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r702, %r637, %r638, %r595;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r645, %r646, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r645, %r646, %r595;
	// end inline asm
	mov.u32 	%r711, 21520;
	// begin inline asm
	prmt.b32 %r652, %r653, %r654, %r711;
	// end inline asm
	mov.u32 	%r715, 30258;
	// begin inline asm
	prmt.b32 %r656, %r653, %r654, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r660, %r661, %r662, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r661, %r662, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r668, %r669, %r670, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r669, %r670, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r677, %r678, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r677, %r678, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r685, %r686, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r685, %r686, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r692, %r693, %r694, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r696, %r693, %r694, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r700, %r701, %r702, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r704, %r701, %r702, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r709, %r710, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r712, %r709, %r710, %r715;
	// end inline asm
	mul.hi.s16 	%rs83, %rs69, 10923;
	shr.u16 	%rs84, %rs83, 15;
	shr.s16 	%rs85, %rs83, 2;
	add.s16 	%rs86, %rs85, %rs84;
	mul.lo.s16 	%rs87, %rs86, 24;
	sub.s16 	%rs88, %rs69, %rs87;
	cvt.s32.s16 	%r767, %rs88;
	add.s32 	%r768, %r69, %r767;
	mul.wide.s32 	%rd56, %r768, 4;
	add.s64 	%rd58, %rd28, %rd56;
	st.shared.u32 	[%rd58], %r652;
	st.shared.u32 	[%rd58+512], %r660;
	st.shared.u32 	[%rd58+256], %r656;
	st.shared.u32 	[%rd58+768], %r664;
	add.s32 	%r769, %r70, %r767;
	mul.wide.s32 	%rd59, %r769, 4;
	add.s64 	%rd60, %rd28, %rd59;
	st.shared.u32 	[%rd60], %r668;
	st.shared.u32 	[%rd60+512], %r676;
	st.shared.u32 	[%rd60+256], %r672;
	st.shared.u32 	[%rd60+768], %r680;
	st.shared.u32 	[%rd58+128], %r684;
	st.shared.u32 	[%rd58+640], %r692;
	st.shared.u32 	[%rd58+384], %r688;
	st.shared.u32 	[%rd58+896], %r696;
	st.shared.u32 	[%rd60+128], %r700;
	st.shared.u32 	[%rd60+640], %r708;
	st.shared.u32 	[%rd60+384], %r704;
	st.shared.u32 	[%rd60+896], %r712;
	bar.sync 	0;
	add.s32 	%r770, %r109, %r71;
	cvt.u16.u32 	%rs89, %r770;
	mul.hi.s16 	%rs90, %rs89, 10923;
	shr.u16 	%rs91, %rs90, 15;
	shr.s16 	%rs92, %rs90, 2;
	add.s16 	%rs93, %rs92, %rs91;
	mul.lo.s16 	%rs94, %rs93, 24;
	sub.s16 	%rs95, %rs89, %rs94;
	cvt.s32.s16 	%r771, %rs95;
	add.s32 	%r772, %r72, %r771;
	mul.wide.s32 	%rd61, %r772, 4;
	add.s64 	%rd62, %rd28, %rd61;
	ld.shared.u32 	%r773, [%rd62];
	add.s32 	%r774, %r73, %r771;
	mul.wide.u32 	%rd63, %r774, 4;
	add.s64 	%rd64, %rd28, %rd63;
	ld.shared.u32 	%r775, [%rd64];
	add.s32 	%r776, %r74, %r771;
	mul.wide.u32 	%rd65, %r776, 4;
	add.s64 	%rd66, %rd28, %rd65;
	ld.shared.u32 	%r777, [%rd66];
	add.s32 	%r778, %r75, %r771;
	mul.wide.u32 	%rd67, %r778, 4;
	add.s64 	%rd68, %rd28, %rd67;
	ld.shared.u32 	%r779, [%rd68];
	add.s32 	%r780, %r76, %r771;
	mul.wide.s32 	%rd69, %r780, 4;
	add.s64 	%rd70, %rd28, %rd69;
	ld.shared.u32 	%r781, [%rd70];
	add.s32 	%r782, %r77, %r771;
	mul.wide.u32 	%rd71, %r782, 4;
	add.s64 	%rd72, %rd28, %rd71;
	ld.shared.u32 	%r783, [%rd72];
	add.s32 	%r784, %r78, %r771;
	mul.wide.u32 	%rd73, %r784, 4;
	add.s64 	%rd74, %rd28, %rd73;
	ld.shared.u32 	%r785, [%rd74];
	add.s32 	%r786, %r79, %r771;
	mul.wide.u32 	%rd75, %r786, 4;
	add.s64 	%rd76, %rd28, %rd75;
	ld.shared.u32 	%r787, [%rd76];
	add.s32 	%r788, %r80, %r771;
	mul.wide.s32 	%rd77, %r788, 4;
	add.s64 	%rd78, %rd28, %rd77;
	ld.shared.u32 	%r789, [%rd78];
	add.s32 	%r790, %r81, %r771;
	mul.wide.u32 	%rd79, %r790, 4;
	add.s64 	%rd80, %rd28, %rd79;
	ld.shared.u32 	%r791, [%rd80];
	add.s32 	%r792, %r82, %r771;
	mul.wide.u32 	%rd81, %r792, 4;
	add.s64 	%rd82, %rd28, %rd81;
	ld.shared.u32 	%r793, [%rd82];
	add.s32 	%r794, %r83, %r771;
	mul.wide.u32 	%rd83, %r794, 4;
	add.s64 	%rd84, %rd28, %rd83;
	ld.shared.u32 	%r795, [%rd84];
	add.s32 	%r796, %r84, %r771;
	mul.wide.s32 	%rd85, %r796, 4;
	add.s64 	%rd86, %rd28, %rd85;
	ld.shared.u32 	%r797, [%rd86];
	add.s32 	%r798, %r85, %r771;
	mul.wide.u32 	%rd87, %r798, 4;
	add.s64 	%rd88, %rd28, %rd87;
	ld.shared.u32 	%r799, [%rd88];
	add.s32 	%r800, %r86, %r771;
	mul.wide.u32 	%rd89, %r800, 4;
	add.s64 	%rd90, %rd28, %rd89;
	ld.shared.u32 	%r801, [%rd90];
	add.s32 	%r802, %r87, %r771;
	mul.wide.u32 	%rd91, %r802, 4;
	add.s64 	%rd92, %rd28, %rd91;
	ld.shared.u32 	%r803, [%rd92];
	add.s32 	%r804, %r88, %r771;
	mul.wide.s32 	%rd93, %r804, 4;
	add.s64 	%rd94, %rd28, %rd93;
	ld.shared.u32 	%r805, [%rd94];
	add.s32 	%r806, %r89, %r771;
	mul.wide.u32 	%rd95, %r806, 4;
	add.s64 	%rd96, %rd28, %rd95;
	ld.shared.u32 	%r807, [%rd96];
	add.s32 	%r808, %r90, %r771;
	mul.wide.u32 	%rd97, %r808, 4;
	add.s64 	%rd98, %rd28, %rd97;
	ld.shared.u32 	%r809, [%rd98];
	add.s32 	%r810, %r91, %r771;
	mul.wide.u32 	%rd99, %r810, 4;
	add.s64 	%rd100, %rd28, %rd99;
	ld.shared.u32 	%r811, [%rd100];
	add.s32 	%r812, %r92, %r771;
	mul.wide.s32 	%rd101, %r812, 4;
	add.s64 	%rd102, %rd28, %rd101;
	ld.shared.u32 	%r813, [%rd102];
	add.s32 	%r814, %r93, %r771;
	mul.wide.s32 	%rd103, %r814, 4;
	add.s64 	%rd104, %rd28, %rd103;
	ld.shared.u32 	%r815, [%rd104];
	bar.sync 	0;
	shfl.sync.idx.b32	%r816, %r3433, 0, 31, -1;
	shfl.sync.idx.b32	%r817, %r3433, 1, 31, -1;
	shfl.sync.idx.b32	%r818, %r3433, 2, 31, -1;
	shfl.sync.idx.b32	%r819, %r3433, 3, 31, -1;
	shfl.sync.idx.b32	%r820, %r3433, 4, 31, -1;
	shfl.sync.idx.b32	%r821, %r3433, 5, 31, -1;
	shfl.sync.idx.b32	%r822, %r3433, 6, 31, -1;
	shfl.sync.idx.b32	%r823, %r3433, 7, 31, -1;
	shfl.sync.idx.b32	%r824, %r3433, 8, 31, -1;
	shfl.sync.idx.b32	%r825, %r3433, 9, 31, -1;
	shfl.sync.idx.b32	%r826, %r3433, 10, 31, -1;
	shfl.sync.idx.b32	%r827, %r3433, 11, 31, -1;
	shfl.sync.idx.b32	%r828, %r3433, 12, 31, -1;
	shfl.sync.idx.b32	%r829, %r3433, 13, 31, -1;
	shfl.sync.idx.b32	%r830, %r3433, 14, 31, -1;
	shfl.sync.idx.b32	%r831, %r3433, 15, 31, -1;
	shfl.sync.idx.b32	%r832, %r3433, 16, 31, -1;
	shfl.sync.idx.b32	%r833, %r3433, 17, 31, -1;
	shfl.sync.idx.b32	%r834, %r3433, 18, 31, -1;
	shfl.sync.idx.b32	%r835, %r3433, 19, 31, -1;
	shfl.sync.idx.b32	%r836, %r3433, 20, 31, -1;
	shfl.sync.idx.b32	%r837, %r3433, 21, 31, -1;
	shfl.sync.idx.b32	%r838, %r3433, 22, 31, -1;
	shfl.sync.idx.b32	%r839, %r3433, 23, 31, -1;
	add.s32 	%r840, %r816, %r771;
	mul.wide.s32 	%rd105, %r840, 4;
	add.s64 	%rd106, %rd28, %rd105;
	st.shared.u32 	[%rd106], %r773;
	add.s32 	%r841, %r817, %r771;
	mul.wide.s32 	%rd107, %r841, 4;
	add.s64 	%rd108, %rd28, %rd107;
	st.shared.u32 	[%rd108], %r775;
	add.s32 	%r842, %r818, %r771;
	mul.wide.s32 	%rd109, %r842, 4;
	add.s64 	%rd110, %rd28, %rd109;
	st.shared.u32 	[%rd110], %r777;
	add.s32 	%r843, %r819, %r771;
	mul.wide.s32 	%rd111, %r843, 4;
	add.s64 	%rd112, %rd28, %rd111;
	st.shared.u32 	[%rd112], %r779;
	add.s32 	%r844, %r820, %r771;
	mul.wide.s32 	%rd113, %r844, 4;
	add.s64 	%rd114, %rd28, %rd113;
	st.shared.u32 	[%rd114], %r781;
	add.s32 	%r845, %r821, %r771;
	mul.wide.s32 	%rd115, %r845, 4;
	add.s64 	%rd116, %rd28, %rd115;
	st.shared.u32 	[%rd116], %r783;
	add.s32 	%r846, %r822, %r771;
	mul.wide.s32 	%rd117, %r846, 4;
	add.s64 	%rd118, %rd28, %rd117;
	st.shared.u32 	[%rd118], %r785;
	add.s32 	%r847, %r823, %r771;
	mul.wide.s32 	%rd119, %r847, 4;
	add.s64 	%rd120, %rd28, %rd119;
	st.shared.u32 	[%rd120], %r787;
	add.s32 	%r848, %r824, %r771;
	mul.wide.s32 	%rd121, %r848, 4;
	add.s64 	%rd122, %rd28, %rd121;
	st.shared.u32 	[%rd122], %r789;
	add.s32 	%r849, %r825, %r771;
	mul.wide.s32 	%rd123, %r849, 4;
	add.s64 	%rd124, %rd28, %rd123;
	st.shared.u32 	[%rd124], %r791;
	add.s32 	%r850, %r826, %r771;
	mul.wide.s32 	%rd125, %r850, 4;
	add.s64 	%rd126, %rd28, %rd125;
	st.shared.u32 	[%rd126], %r793;
	add.s32 	%r851, %r827, %r771;
	mul.wide.s32 	%rd127, %r851, 4;
	add.s64 	%rd128, %rd28, %rd127;
	st.shared.u32 	[%rd128], %r795;
	add.s32 	%r852, %r828, %r771;
	mul.wide.s32 	%rd129, %r852, 4;
	add.s64 	%rd130, %rd28, %rd129;
	st.shared.u32 	[%rd130], %r797;
	add.s32 	%r853, %r829, %r771;
	mul.wide.s32 	%rd131, %r853, 4;
	add.s64 	%rd132, %rd28, %rd131;
	st.shared.u32 	[%rd132], %r799;
	add.s32 	%r854, %r830, %r771;
	mul.wide.s32 	%rd133, %r854, 4;
	add.s64 	%rd134, %rd28, %rd133;
	st.shared.u32 	[%rd134], %r801;
	add.s32 	%r855, %r831, %r771;
	mul.wide.s32 	%rd135, %r855, 4;
	add.s64 	%rd136, %rd28, %rd135;
	st.shared.u32 	[%rd136], %r803;
	add.s32 	%r856, %r832, %r771;
	mul.wide.s32 	%rd137, %r856, 4;
	add.s64 	%rd138, %rd28, %rd137;
	st.shared.u32 	[%rd138], %r805;
	add.s32 	%r857, %r833, %r771;
	mul.wide.s32 	%rd139, %r857, 4;
	add.s64 	%rd140, %rd28, %rd139;
	st.shared.u32 	[%rd140], %r807;
	add.s32 	%r858, %r834, %r771;
	mul.wide.s32 	%rd141, %r858, 4;
	add.s64 	%rd142, %rd28, %rd141;
	st.shared.u32 	[%rd142], %r809;
	add.s32 	%r859, %r835, %r771;
	mul.wide.s32 	%rd143, %r859, 4;
	add.s64 	%rd144, %rd28, %rd143;
	st.shared.u32 	[%rd144], %r811;
	add.s32 	%r860, %r836, %r771;
	mul.wide.s32 	%rd145, %r860, 4;
	add.s64 	%rd146, %rd28, %rd145;
	st.shared.u32 	[%rd146], %r813;
	selp.b32 	%r861, 0, %r815, %p112;
	add.s32 	%r862, %r837, %r771;
	mul.wide.s32 	%rd147, %r862, 4;
	add.s64 	%rd148, %rd28, %rd147;
	st.shared.u32 	[%rd148], %r861;
	add.s32 	%r863, %r838, %r771;
	mul.wide.s32 	%rd149, %r863, 4;
	add.s64 	%rd150, %rd28, %rd149;
	st.shared.u32 	[%rd150], %r3424;
	add.s32 	%r864, %r839, %r771;
	mul.wide.s32 	%rd151, %r864, 4;
	add.s64 	%rd152, %rd28, %rd151;
	st.shared.u32 	[%rd152], %r3424;
	bar.sync 	0;
	mov.u32 	%r3445, %r3424;
	mov.u32 	%r3446, %r3424;
	mov.u32 	%r3447, %r3424;
	mov.u32 	%r3448, %r3424;
	mov.u32 	%r3449, %r3424;
	mov.u32 	%r3450, %r3424;
	mov.u32 	%r3451, %r3424;
	mov.u32 	%r3452, %r3424;
	mov.u32 	%r3453, %r3424;
	mov.u32 	%r3454, %r3424;
	mov.u32 	%r3455, %r3424;
	mov.u32 	%r3456, %r3424;
	mov.u32 	%r3457, %r3424;
	mov.u32 	%r3458, %r3424;
	mov.u32 	%r3459, %r3424;
	mov.u32 	%r3460, %r3424;
	mov.u32 	%r3461, %r3424;
	mov.u32 	%r3462, %r3424;
	mov.u32 	%r3463, %r3424;
	mov.u32 	%r3464, %r3424;
	mov.u32 	%r3465, %r3424;
	mov.u32 	%r3466, %r3424;
	mov.u32 	%r3467, %r3424;
	mov.u32 	%r3468, %r3424;
	@%p111 bra 	LBB0_111;
	bra.uni 	LBB0_72;
LBB0_111:                               // %oksrem3282
                                        //   in Loop: Header=BB0_71 Depth=1
	cvt.u16.u32 	%rs96, %r109;
	mul.hi.s16 	%rs97, %rs96, 10923;
	shr.u16 	%rs98, %rs97, 15;
	shr.s16 	%rs99, %rs97, 2;
	add.s16 	%rs100, %rs99, %rs98;
	mul.lo.s16 	%rs101, %rs100, 24;
	sub.s16 	%rs102, %rs96, %rs101;
	cvt.s32.s16 	%r865, %rs102;
	mul.wide.s32 	%rd153, %r865, 4;
	add.s64 	%rd154, %rd12, %rd153;
	ld.shared.u32 	%r3445, [%rd154];
	ld.shared.u32 	%r3446, [%rd12+4];
	ld.shared.u32 	%r3447, [%rd12+8];
	ld.shared.u32 	%r3448, [%rd12+12];
	ld.shared.u32 	%r3449, [%rd12+16];
	ld.shared.u32 	%r3450, [%rd12+20];
	ld.shared.u32 	%r3451, [%rd12+24];
	ld.shared.u32 	%r3452, [%rd12+28];
	ld.shared.u32 	%r3453, [%rd12+32];
	ld.shared.u32 	%r3454, [%rd12+36];
	ld.shared.u32 	%r3455, [%rd12+40];
	ld.shared.u32 	%r3456, [%rd12+44];
	ld.shared.u32 	%r3457, [%rd12+48];
	ld.shared.u32 	%r3458, [%rd12+52];
	ld.shared.u32 	%r3459, [%rd12+56];
	ld.shared.u32 	%r3460, [%rd12+60];
	add.s16 	%rs103, %rs96, 16;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	shr.s16 	%rs106, %rs104, 2;
	add.s16 	%rs107, %rs106, %rs105;
	mul.lo.s16 	%rs108, %rs107, 24;
	sub.s16 	%rs109, %rs103, %rs108;
	cvt.s32.s16 	%r866, %rs109;
	mul.wide.s32 	%rd155, %r866, 4;
	add.s64 	%rd156, %rd12, %rd155;
	ld.shared.u32 	%r3461, [%rd156];
	add.s16 	%rs110, %rs96, 17;
	mul.hi.s16 	%rs111, %rs110, 10923;
	shr.u16 	%rs112, %rs111, 15;
	shr.s16 	%rs113, %rs111, 2;
	add.s16 	%rs114, %rs113, %rs112;
	mul.lo.s16 	%rs115, %rs114, 24;
	sub.s16 	%rs116, %rs110, %rs115;
	cvt.s32.s16 	%r867, %rs116;
	mul.wide.s32 	%rd157, %r867, 4;
	add.s64 	%rd158, %rd12, %rd157;
	ld.shared.u32 	%r3462, [%rd158];
	add.s16 	%rs117, %rs96, 18;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	shr.s16 	%rs120, %rs118, 2;
	add.s16 	%rs121, %rs120, %rs119;
	mul.lo.s16 	%rs122, %rs121, 24;
	sub.s16 	%rs123, %rs117, %rs122;
	cvt.s32.s16 	%r868, %rs123;
	mul.wide.s32 	%rd159, %r868, 4;
	add.s64 	%rd160, %rd12, %rd159;
	ld.shared.u32 	%r3463, [%rd160];
	add.s16 	%rs124, %rs96, 19;
	mul.hi.s16 	%rs125, %rs124, 10923;
	shr.u16 	%rs126, %rs125, 15;
	shr.s16 	%rs127, %rs125, 2;
	add.s16 	%rs128, %rs127, %rs126;
	mul.lo.s16 	%rs129, %rs128, 24;
	sub.s16 	%rs130, %rs124, %rs129;
	cvt.s32.s16 	%r869, %rs130;
	mul.wide.s32 	%rd161, %r869, 4;
	add.s64 	%rd162, %rd12, %rd161;
	ld.shared.u32 	%r3464, [%rd162];
	add.s16 	%rs131, %rs96, 20;
	mul.hi.s16 	%rs132, %rs131, 10923;
	shr.u16 	%rs133, %rs132, 15;
	shr.s16 	%rs134, %rs132, 2;
	add.s16 	%rs135, %rs134, %rs133;
	mul.lo.s16 	%rs136, %rs135, 24;
	sub.s16 	%rs137, %rs131, %rs136;
	cvt.s32.s16 	%r870, %rs137;
	mul.wide.s32 	%rd163, %r870, 4;
	add.s64 	%rd164, %rd12, %rd163;
	ld.shared.u32 	%r3465, [%rd164];
	add.s16 	%rs138, %rs96, 21;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	shr.s16 	%rs141, %rs139, 2;
	add.s16 	%rs142, %rs141, %rs140;
	mul.lo.s16 	%rs143, %rs142, 24;
	sub.s16 	%rs144, %rs138, %rs143;
	cvt.s32.s16 	%r871, %rs144;
	mul.wide.s32 	%rd165, %r871, 4;
	add.s64 	%rd166, %rd12, %rd165;
	ld.shared.u32 	%r3466, [%rd166];
	add.s16 	%rs145, %rs96, 22;
	mul.hi.s16 	%rs146, %rs145, 10923;
	shr.u16 	%rs147, %rs146, 15;
	shr.s16 	%rs148, %rs146, 2;
	add.s16 	%rs149, %rs148, %rs147;
	mul.lo.s16 	%rs150, %rs149, 24;
	sub.s16 	%rs151, %rs145, %rs150;
	cvt.s32.s16 	%r872, %rs151;
	mul.wide.s32 	%rd167, %r872, 4;
	add.s64 	%rd168, %rd12, %rd167;
	ld.shared.u32 	%r3467, [%rd168];
	add.s16 	%rs152, %rs96, 23;
	mul.hi.s16 	%rs153, %rs152, 10923;
	shr.u16 	%rs154, %rs153, 15;
	shr.s16 	%rs155, %rs153, 2;
	add.s16 	%rs156, %rs155, %rs154;
	mul.lo.s16 	%rs157, %rs156, 24;
	sub.s16 	%rs158, %rs152, %rs157;
	cvt.s32.s16 	%r873, %rs158;
	mul.wide.s32 	%rd169, %r873, 4;
	add.s64 	%rd170, %rd12, %rd169;
	ld.shared.u32 	%r3468, [%rd170];
LBB0_72:                                // %L11324
                                        //   in Loop: Header=BB0_71 Depth=1
	bar.sync 	0;
	add.s32 	%r134, %r109, 1;
	add.s32 	%r135, %r109, 2;
	add.s32 	%r136, %r109, 3;
	mov.u32 	%r3469, 12;
	mov.u32 	%r3470, %r3424;
	bra.uni 	LBB0_73;
LBB0_80:                                // %L21327
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r3472, %r3472, 1;
	mov.u32 	%r3471, 0;
	mov.u32 	%r3473, %r3471;
	mov.u32 	%r3474, %r3471;
LBB0_81:                                // %L21328
                                        //   in Loop: Header=BB0_73 Depth=2
	bar.sync 	0;
	add.s32 	%r3470, %r3470, 1;
	add.s32 	%r3469, %r3469, -4;
	setp.ne.s32 	%p127, %r3469, -12;
	@%p127 bra 	LBB0_73;
	bra.uni 	LBB0_82;
LBB0_73:                                // %L11350
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p116, %r3469, 12;
	selp.b32 	%r1413, %r3445, 0, %p116;
	setp.eq.s32 	%p117, %r3469, 8;
	selp.b32 	%r1414, %r3449, %r1413, %p117;
	setp.eq.s32 	%p118, %r3469, 4;
	selp.b32 	%r1415, %r3453, %r1414, %p118;
	setp.eq.s32 	%p119, %r3469, 0;
	selp.b32 	%r1416, %r3457, %r1415, %p119;
	setp.eq.s32 	%p120, %r3469, -4;
	selp.b32 	%r1417, %r3461, %r1416, %p120;
	setp.eq.s32 	%p121, %r3469, -8;
	selp.b32 	%r1418, %r3465, %r1417, %p121;
	selp.b32 	%r1419, %r3446, 0, %p116;
	selp.b32 	%r1420, %r3450, %r1419, %p117;
	selp.b32 	%r1421, %r3454, %r1420, %p118;
	selp.b32 	%r1422, %r3458, %r1421, %p119;
	selp.b32 	%r1423, %r3462, %r1422, %p120;
	selp.b32 	%r1424, %r3466, %r1423, %p121;
	selp.b32 	%r1425, %r3447, 0, %p116;
	selp.b32 	%r1426, %r3451, %r1425, %p117;
	selp.b32 	%r1427, %r3455, %r1426, %p118;
	selp.b32 	%r1428, %r3459, %r1427, %p119;
	selp.b32 	%r1429, %r3463, %r1428, %p120;
	selp.b32 	%r1430, %r3467, %r1429, %p121;
	selp.b32 	%r1431, %r3448, 0, %p116;
	selp.b32 	%r1432, %r3452, %r1431, %p117;
	selp.b32 	%r1433, %r3456, %r1432, %p118;
	selp.b32 	%r1434, %r3460, %r1433, %p119;
	selp.b32 	%r1435, %r3464, %r1434, %p120;
	selp.b32 	%r1436, %r3468, %r1435, %p121;
	mov.u16 	%rs196, 25600;
	// begin inline asm
	mov.b32 %r881, {%rs196, %rs196};
	// end inline asm
	mov.u16 	%rs198, 21504;
	// begin inline asm
	mov.b32 %r892, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r880, %r1418, -2004318072;
	mov.u32 	%r1017, 983055;
	// begin inline asm
	lop3.b32 %r878, %r1017, %r880, %r881, 202;
	// end inline asm
	mov.u16 	%rs202, 18432;
	// begin inline asm
	mov.b32 %r882, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r883, %r881, %r882;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r886, %r878, %r883;
	// end inline asm
	mov.u32 	%r1028, 15728880;
	// begin inline asm
	lop3.b32 %r889, %r1028, %r880, %r892, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r893, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r894, %r892, %r893;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r897, %r889, %r894;
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r926, %r1424, -2004318072;
	// begin inline asm
	lop3.b32 %r924, %r1017, %r926, %r927, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r928, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r929, %r927, %r928;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r932, %r924, %r929;
	// end inline asm
	// begin inline asm
	lop3.b32 %r935, %r1028, %r926, %r938, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r939, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r940, %r938, %r939;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r943, %r935, %r940;
	// end inline asm
	// begin inline asm
	mov.b32 %r973, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r984, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r972, %r1430, -2004318072;
	// begin inline asm
	lop3.b32 %r970, %r1017, %r972, %r973, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r975, %r973, %r974;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r978, %r970, %r975;
	// end inline asm
	// begin inline asm
	lop3.b32 %r981, %r1028, %r972, %r984, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r985, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r986, %r984, %r985;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r989, %r981, %r986;
	// end inline asm
	// begin inline asm
	mov.b32 %r1019, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r1030, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r1018, %r1436, -2004318072;
	// begin inline asm
	lop3.b32 %r1016, %r1017, %r1018, %r1019, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1020, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1021, %r1019, %r1020;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1024, %r1016, %r1021;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1027, %r1028, %r1018, %r1030, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1032, %r1030, %r1031;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1035, %r1027, %r1032;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r886;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1060, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r897;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1063, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r932;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1066, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r943;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1069, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r978;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1072, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r989;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1075, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r1024;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1078, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r1035;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1081, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1147, %r1144}, {%r306, %r309}, {%r1060}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1156, %r1153}, {%r306, %r309}, {%r1063}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1165, %r1162}, {%r306, %r309}, {%r1066}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1174, %r1171}, {%r306, %r309}, {%r1069}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1183, %r1180}, {%r306, %r309}, {%r1072}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1192, %r1189}, {%r306, %r309}, {%r1075}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1201, %r1198}, {%r306, %r309}, {%r1078}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1210, %r1207}, {%r306, %r309}, {%r1081}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1140, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1142, %r1140, %r1144;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1145, %r358, %r1147, %r1142;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1149, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1151, %r1149, %r1153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1154, %r358, %r1156, %r1151;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1158, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1160, %r1158, %r1162;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1163, %r358, %r1165, %r1160;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1167, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1169, %r1167, %r1171;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1172, %r358, %r1174, %r1169;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1176, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r1176, %r1180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r358, %r1183, %r1178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1185, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1187, %r1185, %r1189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1190, %r358, %r1192, %r1187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1194, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1196, %r1194, %r1198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1199, %r358, %r1201, %r1196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1203, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1205, %r1203, %r1207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1208, %r358, %r1210, %r1205;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1212, %r361, %r1147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1215, %r358, %r1144, %r1212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1219, %r361, %r1156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1222, %r358, %r1153, %r1219;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1226, %r361, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1229, %r358, %r1162, %r1226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1233, %r361, %r1174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1236, %r358, %r1171, %r1233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1240, %r361, %r1183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1243, %r358, %r1180, %r1240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1247, %r361, %r1192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1250, %r358, %r1189, %r1247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1254, %r361, %r1201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1257, %r358, %r1198, %r1254;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1261, %r361, %r1210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1264, %r358, %r1207, %r1261;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1349, %r1350}, {%r402, %r408, %r405, %r411}, {%r1145, %r1215}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1357, %r1358}, {%r402, %r408, %r405, %r411}, {%r1154, %r1222}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r402, %r408, %r405, %r411}, {%r1163, %r1229}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1373, %r1374}, {%r402, %r408, %r405, %r411}, {%r1172, %r1236}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1381, %r1382}, {%r402, %r408, %r405, %r411}, {%r1181, %r1243}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1389, %r1390}, {%r402, %r408, %r405, %r411}, {%r1190, %r1250}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1397, %r1398}, {%r402, %r408, %r405, %r411}, {%r1199, %r1257}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1405, %r1406}, {%r402, %r408, %r405, %r411}, {%r1208, %r1264}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1348, %r1349, %r1350, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1352, %r1349, %r1350, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1356, %r1357, %r1358, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1360, %r1357, %r1358, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1364, %r1365, %r1366, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1368, %r1365, %r1366, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1372, %r1373, %r1374, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1376, %r1373, %r1374, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1380, %r1381, %r1382, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1384, %r1381, %r1382, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1388, %r1389, %r1390, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1392, %r1389, %r1390, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1396, %r1397, %r1398, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1400, %r1397, %r1398, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1404, %r1405, %r1406, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1408, %r1405, %r1406, %r715;
	// end inline asm
	st.shared.u32 	[%rd6], %r1348;
	st.shared.u32 	[%rd7+33024], %r1352;
	st.shared.u32 	[%rd7+128], %r1356;
	st.shared.u32 	[%rd7+33152], %r1360;
	cvt.u16.u32 	%rs207, %r3470;
	and.b16  	%rs208, %rs207, 255;
	mul.lo.s16 	%rs209, %rs208, 171;
	shr.u16 	%rs210, %rs209, 10;
	mul.lo.s16 	%rs211, %rs210, 6;
	sub.s16 	%rs212, %rs207, %rs211;
	shl.b16 	%rs213, %rs212, 2;
	cvt.u32.u16 	%r1437, %rs213;
	and.b32  	%r1438, %r1437, 252;
	add.s32 	%r1439, %r134, %r1438;
	shr.s32 	%r1440, %r1439, 31;
	shr.u32 	%r1441, %r1440, 30;
	add.s32 	%r1442, %r1439, %r1441;
	and.b32  	%r1443, %r1442, 67108860;
	sub.s32 	%r1444, %r1439, %r1443;
	shl.b32 	%r143, %r1444, 6;
	add.s32 	%r1445, %r94, %r143;
	mul.wide.s32 	%rd171, %r1445, 4;
	add.s64 	%rd173, %rd28, %rd171;
	st.shared.u32 	[%rd173], %r1364;
	add.s32 	%r1446, %r95, %r143;
	mul.wide.u32 	%rd174, %r1446, 4;
	add.s64 	%rd175, %rd28, %rd174;
	st.shared.u32 	[%rd175], %r1368;
	add.s32 	%r1447, %r96, %r143;
	mul.wide.s32 	%rd176, %r1447, 4;
	add.s64 	%rd177, %rd28, %rd176;
	st.shared.u32 	[%rd177], %r1372;
	add.s32 	%r1448, %r97, %r143;
	mul.wide.u32 	%rd178, %r1448, 4;
	add.s64 	%rd179, %rd28, %rd178;
	st.shared.u32 	[%rd179], %r1376;
	add.s32 	%r1449, %r135, %r1438;
	shr.s32 	%r1450, %r1449, 31;
	shr.u32 	%r1451, %r1450, 30;
	add.s32 	%r1452, %r1449, %r1451;
	and.b32  	%r1453, %r1452, 67108860;
	sub.s32 	%r1454, %r1449, %r1453;
	shl.b32 	%r144, %r1454, 6;
	add.s32 	%r1455, %r94, %r144;
	mul.wide.s32 	%rd180, %r1455, 4;
	add.s64 	%rd181, %rd28, %rd180;
	st.shared.u32 	[%rd181], %r1380;
	add.s32 	%r1456, %r95, %r144;
	mul.wide.u32 	%rd182, %r1456, 4;
	add.s64 	%rd183, %rd28, %rd182;
	st.shared.u32 	[%rd183], %r1384;
	add.s32 	%r1457, %r96, %r144;
	mul.wide.s32 	%rd184, %r1457, 4;
	add.s64 	%rd185, %rd28, %rd184;
	st.shared.u32 	[%rd185], %r1388;
	add.s32 	%r1458, %r97, %r144;
	mul.wide.u32 	%rd186, %r1458, 4;
	add.s64 	%rd187, %rd28, %rd186;
	st.shared.u32 	[%rd187], %r1392;
	add.s32 	%r1459, %r136, %r1438;
	shr.s32 	%r1460, %r1459, 31;
	shr.u32 	%r1461, %r1460, 30;
	add.s32 	%r1462, %r1459, %r1461;
	and.b32  	%r1463, %r1462, 67108860;
	sub.s32 	%r1464, %r1459, %r1463;
	shl.b32 	%r145, %r1464, 6;
	add.s32 	%r1465, %r94, %r145;
	mul.wide.s32 	%rd188, %r1465, 4;
	add.s64 	%rd189, %rd28, %rd188;
	st.shared.u32 	[%rd189], %r1396;
	add.s32 	%r1466, %r95, %r145;
	mul.wide.u32 	%rd190, %r1466, 4;
	add.s64 	%rd191, %rd28, %rd190;
	st.shared.u32 	[%rd191], %r1400;
	add.s32 	%r1467, %r96, %r145;
	mul.wide.s32 	%rd192, %r1467, 4;
	add.s64 	%rd193, %rd28, %rd192;
	st.shared.u32 	[%rd193], %r1404;
	add.s32 	%r1468, %r97, %r145;
	mul.wide.u32 	%rd194, %r1468, 4;
	add.s64 	%rd195, %rd28, %rd194;
	st.shared.u32 	[%rd195], %r1408;
	bar.sync 	0;
	mov.u32 	%r3475, %r3424;
	mov.u32 	%r3476, %r3424;
	mov.u32 	%r3477, %r3424;
	mov.u32 	%r3478, %r3424;
	@%p115 bra 	LBB0_112;
	bra.uni 	LBB0_74;
LBB0_112:                               // %oksrem7056
                                        //   in Loop: Header=BB0_73 Depth=2
	ld.shared.u32 	%r3475, [%rd8];
	ld.shared.u32 	%r3476, [%rd9];
	ld.shared.u32 	%r3477, [%rd10];
	ld.shared.u32 	%r3478, [%rd11];
LBB0_74:                                // %L17225
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1504, %r1501}, {%r306, %r309}, {%r3475}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1513, %r1510}, {%r306, %r309}, {%r3476}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1522, %r1519}, {%r306, %r309}, {%r3477}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1531, %r1528}, {%r306, %r309}, {%r3478}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1497, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1499, %r1497, %r1501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1502, %r358, %r1504, %r1499;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1506, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1508, %r1506, %r1510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1511, %r358, %r1513, %r1508;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1515, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1517, %r1515, %r1519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1520, %r358, %r1522, %r1517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1524, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1526, %r1524, %r1528;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1529, %r358, %r1531, %r1526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1533, %r361, %r1504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1536, %r358, %r1501, %r1533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1540, %r361, %r1513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r358, %r1510, %r1540;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1547, %r361, %r1522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1550, %r358, %r1519, %r1547;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1554, %r361, %r1531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1557, %r358, %r1528, %r1554;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1602, %r1606}, {%r402, %r408, %r405, %r411}, {%r1502, %r1536}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1618, %r1622}, {%r402, %r408, %r405, %r411}, {%r1511, %r1543}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1610, %r1614}, {%r402, %r408, %r405, %r411}, {%r1520, %r1550}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1626, %r1630}, {%r402, %r408, %r405, %r411}, {%r1529, %r1557}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1601, %r1602, %r1602, %r3474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1605, %r1606, %r1606, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1609, %r1610, %r1610, %r1605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1613, %r1614, %r1614, %r1609;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1617, %r1618, %r1618, %r3473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1621, %r1622, %r1622, %r1617;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1625, %r1626, %r1626, %r1621;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1629, %r1630, %r1630, %r1625;
	// end inline asm
	mov.u32 	%r3479, %r3424;
	mov.u32 	%r3480, %r3424;
	mov.u32 	%r3481, %r3424;
	mov.u32 	%r3482, %r3424;
	@%p115 bra 	LBB0_113;
	bra.uni 	LBB0_75;
LBB0_113:                               // %oksrem7591
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1634, %r98, %r143;
	mul.wide.s32 	%rd196, %r1634, 4;
	add.s64 	%rd198, %rd28, %rd196;
	ld.shared.u32 	%r3479, [%rd198];
	add.s32 	%r1635, %r99, %r143;
	mul.wide.u32 	%rd199, %r1635, 4;
	add.s64 	%rd200, %rd28, %rd199;
	ld.shared.u32 	%r3480, [%rd200];
	add.s32 	%r1636, %r100, %r143;
	mul.wide.s32 	%rd201, %r1636, 4;
	add.s64 	%rd202, %rd28, %rd201;
	ld.shared.u32 	%r3481, [%rd202];
	add.s32 	%r1637, %r101, %r143;
	mul.wide.u32 	%rd203, %r1637, 4;
	add.s64 	%rd204, %rd28, %rd203;
	ld.shared.u32 	%r3482, [%rd204];
LBB0_75:                                // %L18446
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1673, %r1670}, {%r306, %r309}, {%r3479}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1682, %r1679}, {%r306, %r309}, {%r3480}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1691, %r1688}, {%r306, %r309}, {%r3481}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1700, %r1697}, {%r306, %r309}, {%r3482}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1666, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1668, %r1666, %r1670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1671, %r358, %r1673, %r1668;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1675, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1677, %r1675, %r1679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1680, %r358, %r1682, %r1677;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1684, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1686, %r1684, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1689, %r358, %r1691, %r1686;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1693, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1695, %r1693, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1698, %r358, %r1700, %r1695;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1702, %r361, %r1673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1705, %r358, %r1670, %r1702;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1709, %r361, %r1682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1712, %r358, %r1679, %r1709;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1716, %r361, %r1691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r358, %r1688, %r1716;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1723, %r361, %r1700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1726, %r358, %r1697, %r1723;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1771, %r1775}, {%r402, %r408, %r405, %r411}, {%r1671, %r1705}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1787, %r1791}, {%r402, %r408, %r405, %r411}, {%r1680, %r1712}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1779, %r1783}, {%r402, %r408, %r405, %r411}, {%r1689, %r1719}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1795, %r1799}, {%r402, %r408, %r405, %r411}, {%r1698, %r1726}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1770, %r1771, %r1771, %r1613;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r1775, %r1775, %r1770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r1779, %r1779, %r1774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1782, %r1783, %r1783, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1786, %r1787, %r1787, %r1629;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r1791, %r1791, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r1795, %r1795, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r1799, %r1799, %r1794;
	// end inline asm
	mov.u32 	%r3483, %r3424;
	mov.u32 	%r3484, %r3424;
	mov.u32 	%r3485, %r3424;
	mov.u32 	%r3486, %r3424;
	@%p115 bra 	LBB0_114;
	bra.uni 	LBB0_76;
LBB0_114:                               // %oksrem8126
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1803, %r98, %r144;
	mul.wide.s32 	%rd205, %r1803, 4;
	add.s64 	%rd207, %rd28, %rd205;
	ld.shared.u32 	%r3483, [%rd207];
	add.s32 	%r1804, %r99, %r144;
	mul.wide.u32 	%rd208, %r1804, 4;
	add.s64 	%rd209, %rd28, %rd208;
	ld.shared.u32 	%r3484, [%rd209];
	add.s32 	%r1805, %r100, %r144;
	mul.wide.s32 	%rd210, %r1805, 4;
	add.s64 	%rd211, %rd28, %rd210;
	ld.shared.u32 	%r3485, [%rd211];
	add.s32 	%r1806, %r101, %r144;
	mul.wide.u32 	%rd212, %r1806, 4;
	add.s64 	%rd213, %rd28, %rd212;
	ld.shared.u32 	%r3486, [%rd213];
LBB0_76:                                // %L19667
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1842, %r1839}, {%r306, %r309}, {%r3483}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1851, %r1848}, {%r306, %r309}, {%r3484}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1860, %r1857}, {%r306, %r309}, {%r3485}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1869, %r1866}, {%r306, %r309}, {%r3486}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1835, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1837, %r1835, %r1839;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1840, %r358, %r1842, %r1837;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1844, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1846, %r1844, %r1848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1849, %r358, %r1851, %r1846;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1853, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1855, %r1853, %r1857;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1858, %r358, %r1860, %r1855;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1862, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1864, %r1862, %r1866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1867, %r358, %r1869, %r1864;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1871, %r361, %r1842;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1874, %r358, %r1839, %r1871;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1878, %r361, %r1851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r358, %r1848, %r1878;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1885, %r361, %r1860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1888, %r358, %r1857, %r1885;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1892, %r361, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1895, %r358, %r1866, %r1892;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1940, %r1944}, {%r402, %r408, %r405, %r411}, {%r1840, %r1874}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1956, %r1960}, {%r402, %r408, %r405, %r411}, {%r1849, %r1881}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1948, %r1952}, {%r402, %r408, %r405, %r411}, {%r1858, %r1888}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1964, %r1968}, {%r402, %r408, %r405, %r411}, {%r1867, %r1895}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1939, %r1940, %r1940, %r1782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r1944, %r1944, %r1939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1947, %r1948, %r1948, %r1943;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r1952, %r1952, %r1947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1955, %r1956, %r1956, %r1798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r1960, %r1960, %r1955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1963, %r1964, %r1964, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r1968, %r1968, %r1963;
	// end inline asm
	mov.u32 	%r3487, %r3424;
	mov.u32 	%r3488, %r3424;
	mov.u32 	%r3489, %r3424;
	mov.u32 	%r3490, %r3424;
	@%p115 bra 	LBB0_115;
	bra.uni 	LBB0_77;
LBB0_115:                               // %oksrem8661
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1972, %r98, %r145;
	mul.wide.s32 	%rd214, %r1972, 4;
	add.s64 	%rd216, %rd28, %rd214;
	ld.shared.u32 	%r3487, [%rd216];
	add.s32 	%r1973, %r99, %r145;
	mul.wide.u32 	%rd217, %r1973, 4;
	add.s64 	%rd218, %rd28, %rd217;
	ld.shared.u32 	%r3488, [%rd218];
	add.s32 	%r1974, %r100, %r145;
	mul.wide.s32 	%rd219, %r1974, 4;
	add.s64 	%rd220, %rd28, %rd219;
	ld.shared.u32 	%r3489, [%rd220];
	add.s32 	%r1975, %r101, %r145;
	mul.wide.u32 	%rd221, %r1975, 4;
	add.s64 	%rd222, %rd28, %rd221;
	ld.shared.u32 	%r3490, [%rd222];
LBB0_77:                                // %L20888
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2011, %r2008}, {%r306, %r309}, {%r3487}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2020, %r2017}, {%r306, %r309}, {%r3488}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2029, %r2026}, {%r306, %r309}, {%r3489}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2038, %r2035}, {%r306, %r309}, {%r3490}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2004, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2006, %r2004, %r2008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2009, %r358, %r2011, %r2006;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2013, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2015, %r2013, %r2017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2018, %r358, %r2020, %r2015;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2022, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2024, %r2022, %r2026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2027, %r358, %r2029, %r2024;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2031, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2033, %r2031, %r2035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2036, %r358, %r2038, %r2033;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2040, %r361, %r2011;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2043, %r358, %r2008, %r2040;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2047, %r361, %r2020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2050, %r358, %r2017, %r2047;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2054, %r361, %r2029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2057, %r358, %r2026, %r2054;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2061, %r361, %r2038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2064, %r358, %r2035, %r2061;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2109, %r2113}, {%r402, %r408, %r405, %r411}, {%r2009, %r2043}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2125, %r2129}, {%r402, %r408, %r405, %r411}, {%r2018, %r2050}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2117, %r2121}, {%r402, %r408, %r405, %r411}, {%r2027, %r2057}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2133, %r2137}, {%r402, %r408, %r405, %r411}, {%r2036, %r2064}, {%r3424, %r3424};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r2109, %r2109, %r1951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r2113, %r2113, %r2108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2116, %r2117, %r2117, %r2112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3474, %r2121, %r2121, %r2116;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2124, %r2125, %r2125, %r1967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2128, %r2129, %r2129, %r2124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2132, %r2133, %r2133, %r2128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3473, %r2137, %r2137, %r2132;
	// end inline asm
	add.s32 	%r3471, %r3471, 4;
	setp.ne.s32 	%p125, %r3471, 40;
	@%p125 bra 	LBB0_81;
// %bb.78:                              // %L21034
                                        //   in Loop: Header=BB0_73 Depth=2
	@%p65 bra 	LBB0_80;
// %bb.79:                              // %L21093
                                        //   in Loop: Header=BB0_73 Depth=2
	mul.lo.s32 	%r2140, %r3472, 1152;
	add.s32 	%r2141, %r102, %r2140;
	mul.wide.u32 	%rd223, %r2141, 4;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r3474;
	add.s32 	%r2142, %r103, %r2140;
	mul.wide.u32 	%rd225, %r2142, 4;
	add.s64 	%rd226, %rd4, %rd225;
	st.global.u32 	[%rd226], %r3473;
	bra.uni 	LBB0_80;
LBB0_82:                                // %L21357.preheader
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r178, %r109, 25;
	add.s32 	%r179, %r109, 26;
	add.s32 	%r180, %r109, 27;
	mov.u32 	%r2145, 0;
	mov.u32 	%r3495, 12;
	mov.u32 	%r3496, %r2145;
	bra.uni 	LBB0_83;
LBB0_90:                                // %L31334
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3472, %r3472, 1;
	mov.u32 	%r3471, 0;
	mov.u32 	%r3473, %r3471;
	mov.u32 	%r3474, %r3471;
LBB0_91:                                // %L31335
                                        //   in Loop: Header=BB0_83 Depth=2
	bar.sync 	0;
	add.s32 	%r3496, %r3496, 1;
	add.s32 	%r3495, %r3495, -4;
	setp.eq.s32 	%p140, %r3495, -12;
	@%p140 bra 	LBB0_92;
LBB0_83:                                // %L21357
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p129, %r3495, 12;
	selp.b32 	%r2683, %r3445, 0, %p129;
	setp.eq.s32 	%p130, %r3495, 8;
	selp.b32 	%r2684, %r3449, %r2683, %p130;
	setp.eq.s32 	%p131, %r3495, 4;
	selp.b32 	%r2685, %r3453, %r2684, %p131;
	setp.eq.s32 	%p132, %r3495, 0;
	selp.b32 	%r2686, %r3457, %r2685, %p132;
	setp.eq.s32 	%p133, %r3495, -4;
	selp.b32 	%r2687, %r3461, %r2686, %p133;
	setp.eq.s32 	%p134, %r3495, -8;
	selp.b32 	%r2688, %r3465, %r2687, %p134;
	selp.b32 	%r2689, %r3446, 0, %p129;
	selp.b32 	%r2690, %r3450, %r2689, %p130;
	selp.b32 	%r2691, %r3454, %r2690, %p131;
	selp.b32 	%r2692, %r3458, %r2691, %p132;
	selp.b32 	%r2693, %r3462, %r2692, %p133;
	selp.b32 	%r2694, %r3466, %r2693, %p134;
	selp.b32 	%r2695, %r3447, 0, %p129;
	selp.b32 	%r2696, %r3451, %r2695, %p130;
	selp.b32 	%r2697, %r3455, %r2696, %p131;
	selp.b32 	%r2698, %r3459, %r2697, %p132;
	selp.b32 	%r2699, %r3463, %r2698, %p133;
	selp.b32 	%r2700, %r3467, %r2699, %p134;
	selp.b32 	%r2701, %r3448, 0, %p129;
	selp.b32 	%r2702, %r3452, %r2701, %p130;
	selp.b32 	%r2703, %r3456, %r2702, %p131;
	selp.b32 	%r2704, %r3460, %r2703, %p132;
	selp.b32 	%r2705, %r3464, %r2704, %p133;
	selp.b32 	%r2706, %r3468, %r2705, %p134;
	// begin inline asm
	mov.b32 %r2173, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2184, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2707, %r2688, 8;
	xor.b32  	%r2183, %r2707, 8947848;
	// begin inline asm
	lop3.b32 %r2170, %r1017, %r2183, %r2173, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2174, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2175, %r2173, %r2174;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2178, %r2170, %r2175;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2181, %r1028, %r2183, %r2184, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2185, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2186, %r2184, %r2185;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2189, %r2181, %r2186;
	// end inline asm
	// begin inline asm
	mov.b32 %r2219, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2230, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2708, %r2694, 8;
	xor.b32  	%r2229, %r2708, 8947848;
	// begin inline asm
	lop3.b32 %r2216, %r1017, %r2229, %r2219, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2220, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2221, %r2219, %r2220;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2224, %r2216, %r2221;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2227, %r1028, %r2229, %r2230, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2231, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2232, %r2230, %r2231;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2235, %r2227, %r2232;
	// end inline asm
	// begin inline asm
	mov.b32 %r2265, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2276, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2709, %r2700, 8;
	xor.b32  	%r2275, %r2709, 8947848;
	// begin inline asm
	lop3.b32 %r2262, %r1017, %r2275, %r2265, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2266, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2267, %r2265, %r2266;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2270, %r2262, %r2267;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2273, %r1028, %r2275, %r2276, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2277, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2278, %r2276, %r2277;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2281, %r2273, %r2278;
	// end inline asm
	// begin inline asm
	mov.b32 %r2311, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2710, %r2706, 8;
	xor.b32  	%r2321, %r2710, 8947848;
	// begin inline asm
	lop3.b32 %r2308, %r1017, %r2321, %r2311, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2312, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2313, %r2311, %r2312;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2316, %r2308, %r2313;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2319, %r1028, %r2321, %r2322, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2323, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2324, %r2322, %r2323;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2327, %r2319, %r2324;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r2178;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2330, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r2189;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2333, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r2224;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2336, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r2235;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2339, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r2270;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2342, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r2281;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2345, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3438;
    mov.b32 {%r2re, %r2im}, %r2316;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2348, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3439;
    mov.b32 {%r2re, %r2im}, %r2327;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2351, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2417, %r2414}, {%r306, %r309}, {%r2330}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2426, %r2423}, {%r306, %r309}, {%r2333}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2435, %r2432}, {%r306, %r309}, {%r2336}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2444, %r2441}, {%r306, %r309}, {%r2339}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2453, %r2450}, {%r306, %r309}, {%r2342}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2462, %r2459}, {%r306, %r309}, {%r2345}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2471, %r2468}, {%r306, %r309}, {%r2348}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2480, %r2477}, {%r306, %r309}, {%r2351}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2410, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2412, %r2410, %r2414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2415, %r358, %r2417, %r2412;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2419, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2421, %r2419, %r2423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2424, %r358, %r2426, %r2421;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2428, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2430, %r2428, %r2432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2433, %r358, %r2435, %r2430;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2437, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2439, %r2437, %r2441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2442, %r358, %r2444, %r2439;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2446, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2448, %r2446, %r2450;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2451, %r358, %r2453, %r2448;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2455, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2457, %r2455, %r2459;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2460, %r358, %r2462, %r2457;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2464, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2466, %r2464, %r2468;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2469, %r358, %r2471, %r2466;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2473, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2475, %r2473, %r2477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2478, %r358, %r2480, %r2475;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2482, %r361, %r2417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2485, %r358, %r2414, %r2482;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2489, %r361, %r2426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2492, %r358, %r2423, %r2489;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2496, %r361, %r2435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2499, %r358, %r2432, %r2496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2503, %r361, %r2444;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2506, %r358, %r2441, %r2503;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2510, %r361, %r2453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2513, %r358, %r2450, %r2510;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2517, %r361, %r2462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2520, %r358, %r2459, %r2517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2524, %r361, %r2471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2527, %r358, %r2468, %r2524;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2531, %r361, %r2480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2534, %r358, %r2477, %r2531;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2619, %r2620}, {%r402, %r408, %r405, %r411}, {%r2415, %r2485}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2627, %r2628}, {%r402, %r408, %r405, %r411}, {%r2424, %r2492}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2635, %r2636}, {%r402, %r408, %r405, %r411}, {%r2433, %r2499}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2643, %r2644}, {%r402, %r408, %r405, %r411}, {%r2442, %r2506}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2651, %r2652}, {%r402, %r408, %r405, %r411}, {%r2451, %r2513}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2659, %r2660}, {%r402, %r408, %r405, %r411}, {%r2460, %r2520}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2667, %r2668}, {%r402, %r408, %r405, %r411}, {%r2469, %r2527}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2675, %r2676}, {%r402, %r408, %r405, %r411}, {%r2478, %r2534}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2618, %r2619, %r2620, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2622, %r2619, %r2620, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2626, %r2627, %r2628, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2630, %r2627, %r2628, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2634, %r2635, %r2636, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2638, %r2635, %r2636, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2642, %r2643, %r2644, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2646, %r2643, %r2644, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2650, %r2651, %r2652, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2654, %r2651, %r2652, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2658, %r2659, %r2660, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2662, %r2659, %r2660, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2666, %r2667, %r2668, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2670, %r2667, %r2668, %r715;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2674, %r2675, %r2676, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2678, %r2675, %r2676, %r715;
	// end inline asm
	st.shared.u32 	[%rd6], %r2618;
	st.shared.u32 	[%rd7+33024], %r2622;
	st.shared.u32 	[%rd7+128], %r2626;
	st.shared.u32 	[%rd7+33152], %r2630;
	cvt.u16.u32 	%rs262, %r3496;
	and.b16  	%rs263, %rs262, 255;
	mul.lo.s16 	%rs264, %rs263, 171;
	shr.u16 	%rs265, %rs264, 10;
	mul.lo.s16 	%rs266, %rs265, 6;
	sub.s16 	%rs267, %rs262, %rs266;
	shl.b16 	%rs268, %rs267, 2;
	cvt.u32.u16 	%r2711, %rs268;
	and.b32  	%r2712, %r2711, 252;
	add.s32 	%r2713, %r178, %r2712;
	shr.s32 	%r2714, %r2713, 31;
	shr.u32 	%r2715, %r2714, 30;
	add.s32 	%r2716, %r2713, %r2715;
	and.b32  	%r2717, %r2716, 67108860;
	sub.s32 	%r2718, %r2713, %r2717;
	shl.b32 	%r187, %r2718, 6;
	add.s32 	%r2719, %r94, %r187;
	mul.wide.s32 	%rd227, %r2719, 4;
	add.s64 	%rd229, %rd28, %rd227;
	st.shared.u32 	[%rd229], %r2634;
	add.s32 	%r2720, %r95, %r187;
	mul.wide.u32 	%rd230, %r2720, 4;
	add.s64 	%rd231, %rd28, %rd230;
	st.shared.u32 	[%rd231], %r2638;
	add.s32 	%r2721, %r96, %r187;
	mul.wide.s32 	%rd232, %r2721, 4;
	add.s64 	%rd233, %rd28, %rd232;
	st.shared.u32 	[%rd233], %r2642;
	add.s32 	%r2722, %r97, %r187;
	mul.wide.u32 	%rd234, %r2722, 4;
	add.s64 	%rd235, %rd28, %rd234;
	st.shared.u32 	[%rd235], %r2646;
	add.s32 	%r2723, %r179, %r2712;
	shr.s32 	%r2724, %r2723, 31;
	shr.u32 	%r2725, %r2724, 30;
	add.s32 	%r2726, %r2723, %r2725;
	and.b32  	%r2727, %r2726, 67108860;
	sub.s32 	%r2728, %r2723, %r2727;
	shl.b32 	%r188, %r2728, 6;
	add.s32 	%r2729, %r94, %r188;
	mul.wide.s32 	%rd236, %r2729, 4;
	add.s64 	%rd237, %rd28, %rd236;
	st.shared.u32 	[%rd237], %r2650;
	add.s32 	%r2730, %r95, %r188;
	mul.wide.u32 	%rd238, %r2730, 4;
	add.s64 	%rd239, %rd28, %rd238;
	st.shared.u32 	[%rd239], %r2654;
	add.s32 	%r2731, %r96, %r188;
	mul.wide.s32 	%rd240, %r2731, 4;
	add.s64 	%rd241, %rd28, %rd240;
	st.shared.u32 	[%rd241], %r2658;
	add.s32 	%r2732, %r97, %r188;
	mul.wide.u32 	%rd242, %r2732, 4;
	add.s64 	%rd243, %rd28, %rd242;
	st.shared.u32 	[%rd243], %r2662;
	add.s32 	%r2733, %r180, %r2712;
	shr.s32 	%r2734, %r2733, 31;
	shr.u32 	%r2735, %r2734, 30;
	add.s32 	%r2736, %r2733, %r2735;
	and.b32  	%r2737, %r2736, 67108860;
	sub.s32 	%r2738, %r2733, %r2737;
	shl.b32 	%r189, %r2738, 6;
	add.s32 	%r2739, %r94, %r189;
	mul.wide.s32 	%rd244, %r2739, 4;
	add.s64 	%rd245, %rd28, %rd244;
	st.shared.u32 	[%rd245], %r2666;
	add.s32 	%r2740, %r95, %r189;
	mul.wide.u32 	%rd246, %r2740, 4;
	add.s64 	%rd247, %rd28, %rd246;
	st.shared.u32 	[%rd247], %r2670;
	add.s32 	%r2741, %r96, %r189;
	mul.wide.s32 	%rd248, %r2741, 4;
	add.s64 	%rd249, %rd28, %rd248;
	st.shared.u32 	[%rd249], %r2674;
	add.s32 	%r2742, %r97, %r189;
	mul.wide.u32 	%rd250, %r2742, 4;
	add.s64 	%rd251, %rd28, %rd250;
	st.shared.u32 	[%rd251], %r2678;
	bar.sync 	0;
	mov.u32 	%r3501, %r2145;
	mov.u32 	%r3502, %r2145;
	mov.u32 	%r3503, %r2145;
	mov.u32 	%r3504, %r2145;
	@%p115 bra 	LBB0_116;
	bra.uni 	LBB0_84;
LBB0_116:                               // %oksrem11454
                                        //   in Loop: Header=BB0_83 Depth=2
	ld.shared.u32 	%r3504, [%rd8];
	ld.shared.u32 	%r3503, [%rd9];
	ld.shared.u32 	%r3502, [%rd10];
	ld.shared.u32 	%r3501, [%rd11];
LBB0_84:                                // %L27232
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2778, %r2775}, {%r306, %r309}, {%r3504}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2787, %r2784}, {%r306, %r309}, {%r3503}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2796, %r2793}, {%r306, %r309}, {%r3502}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2805, %r2802}, {%r306, %r309}, {%r3501}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2771, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2773, %r2771, %r2775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2776, %r358, %r2778, %r2773;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2780, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2782, %r2780, %r2784;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2785, %r358, %r2787, %r2782;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2789, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2791, %r2789, %r2793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2794, %r358, %r2796, %r2791;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2798, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2800, %r2798, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2803, %r358, %r2805, %r2800;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2807, %r361, %r2778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2810, %r358, %r2775, %r2807;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2814, %r361, %r2787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2817, %r358, %r2784, %r2814;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2821, %r361, %r2796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2824, %r358, %r2793, %r2821;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2828, %r361, %r2805;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2831, %r358, %r2802, %r2828;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2876, %r2880}, {%r402, %r408, %r405, %r411}, {%r2776, %r2810}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2892, %r2896}, {%r402, %r408, %r405, %r411}, {%r2785, %r2817}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2884, %r2888}, {%r402, %r408, %r405, %r411}, {%r2794, %r2824}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2900, %r2904}, {%r402, %r408, %r405, %r411}, {%r2803, %r2831}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2875, %r2876, %r2876, %r3474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2879, %r2880, %r2880, %r2875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2883, %r2884, %r2884, %r2879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2887, %r2888, %r2888, %r2883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2891, %r2892, %r2892, %r3473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2895, %r2896, %r2896, %r2891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2899, %r2900, %r2900, %r2895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2903, %r2904, %r2904, %r2899;
	// end inline asm
	mov.u32 	%r3505, %r2145;
	mov.u32 	%r3506, %r2145;
	mov.u32 	%r3507, %r2145;
	mov.u32 	%r3508, %r2145;
	@%p115 bra 	LBB0_117;
	bra.uni 	LBB0_85;
LBB0_117:                               // %oksrem11989
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r2908, %r98, %r187;
	mul.wide.s32 	%rd252, %r2908, 4;
	add.s64 	%rd254, %rd28, %rd252;
	ld.shared.u32 	%r3508, [%rd254];
	add.s32 	%r2909, %r99, %r187;
	mul.wide.u32 	%rd255, %r2909, 4;
	add.s64 	%rd256, %rd28, %rd255;
	ld.shared.u32 	%r3507, [%rd256];
	add.s32 	%r2910, %r100, %r187;
	mul.wide.s32 	%rd257, %r2910, 4;
	add.s64 	%rd258, %rd28, %rd257;
	ld.shared.u32 	%r3506, [%rd258];
	add.s32 	%r2911, %r101, %r187;
	mul.wide.u32 	%rd259, %r2911, 4;
	add.s64 	%rd260, %rd28, %rd259;
	ld.shared.u32 	%r3505, [%rd260];
LBB0_85:                                // %L28453
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2947, %r2944}, {%r306, %r309}, {%r3508}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2956, %r2953}, {%r306, %r309}, {%r3507}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2965, %r2962}, {%r306, %r309}, {%r3506}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2974, %r2971}, {%r306, %r309}, {%r3505}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2940, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2942, %r2940, %r2944;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r358, %r2947, %r2942;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2949, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2951, %r2949, %r2953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2954, %r358, %r2956, %r2951;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2958, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2960, %r2958, %r2962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2963, %r358, %r2965, %r2960;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2967, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2969, %r2967, %r2971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r358, %r2974, %r2969;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2976, %r361, %r2947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2979, %r358, %r2944, %r2976;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2983, %r361, %r2956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2986, %r358, %r2953, %r2983;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2990, %r361, %r2965;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2993, %r358, %r2962, %r2990;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2997, %r361, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3000, %r358, %r2971, %r2997;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3045, %r3049}, {%r402, %r408, %r405, %r411}, {%r2945, %r2979}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3061, %r3065}, {%r402, %r408, %r405, %r411}, {%r2954, %r2986}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3053, %r3057}, {%r402, %r408, %r405, %r411}, {%r2963, %r2993}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3069, %r3073}, {%r402, %r408, %r405, %r411}, {%r2972, %r3000}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3044, %r3045, %r3045, %r2887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3048, %r3049, %r3049, %r3044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3052, %r3053, %r3053, %r3048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3056, %r3057, %r3057, %r3052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3060, %r3061, %r3061, %r2903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r3065, %r3065, %r3060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3068, %r3069, %r3069, %r3064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3072, %r3073, %r3073, %r3068;
	// end inline asm
	mov.u32 	%r3509, %r2145;
	mov.u32 	%r3510, %r2145;
	mov.u32 	%r3511, %r2145;
	mov.u32 	%r3512, %r2145;
	@%p115 bra 	LBB0_118;
	bra.uni 	LBB0_86;
LBB0_118:                               // %oksrem12524
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3077, %r98, %r188;
	mul.wide.s32 	%rd261, %r3077, 4;
	add.s64 	%rd263, %rd28, %rd261;
	ld.shared.u32 	%r3512, [%rd263];
	add.s32 	%r3078, %r99, %r188;
	mul.wide.u32 	%rd264, %r3078, 4;
	add.s64 	%rd265, %rd28, %rd264;
	ld.shared.u32 	%r3511, [%rd265];
	add.s32 	%r3079, %r100, %r188;
	mul.wide.s32 	%rd266, %r3079, 4;
	add.s64 	%rd267, %rd28, %rd266;
	ld.shared.u32 	%r3510, [%rd267];
	add.s32 	%r3080, %r101, %r188;
	mul.wide.u32 	%rd268, %r3080, 4;
	add.s64 	%rd269, %rd28, %rd268;
	ld.shared.u32 	%r3509, [%rd269];
LBB0_86:                                // %L29674
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3116, %r3113}, {%r306, %r309}, {%r3512}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3125, %r3122}, {%r306, %r309}, {%r3511}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3134, %r3131}, {%r306, %r309}, {%r3510}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3143, %r3140}, {%r306, %r309}, {%r3509}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3109, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3111, %r3109, %r3113;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3114, %r358, %r3116, %r3111;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3118, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3120, %r3118, %r3122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3123, %r358, %r3125, %r3120;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3127, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3129, %r3127, %r3131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3132, %r358, %r3134, %r3129;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3136, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3138, %r3136, %r3140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3141, %r358, %r3143, %r3138;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3145, %r361, %r3116;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3148, %r358, %r3113, %r3145;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3152, %r361, %r3125;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3155, %r358, %r3122, %r3152;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3159, %r361, %r3134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3162, %r358, %r3131, %r3159;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3166, %r361, %r3143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3169, %r358, %r3140, %r3166;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3214, %r3218}, {%r402, %r408, %r405, %r411}, {%r3114, %r3148}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3230, %r3234}, {%r402, %r408, %r405, %r411}, {%r3123, %r3155}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3222, %r3226}, {%r402, %r408, %r405, %r411}, {%r3132, %r3162}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3238, %r3242}, {%r402, %r408, %r405, %r411}, {%r3141, %r3169}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3213, %r3214, %r3214, %r3056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3217, %r3218, %r3218, %r3213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3221, %r3222, %r3222, %r3217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3225, %r3226, %r3226, %r3221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3229, %r3230, %r3230, %r3072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3233, %r3234, %r3234, %r3229;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3237, %r3238, %r3238, %r3233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3241, %r3242, %r3242, %r3237;
	// end inline asm
	mov.u32 	%r3513, %r2145;
	mov.u32 	%r3514, %r2145;
	mov.u32 	%r3515, %r2145;
	mov.u32 	%r3516, %r2145;
	@%p115 bra 	LBB0_119;
	bra.uni 	LBB0_87;
LBB0_119:                               // %oksrem13059
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3246, %r98, %r189;
	mul.wide.s32 	%rd270, %r3246, 4;
	add.s64 	%rd272, %rd28, %rd270;
	ld.shared.u32 	%r3516, [%rd272];
	add.s32 	%r3247, %r99, %r189;
	mul.wide.u32 	%rd273, %r3247, 4;
	add.s64 	%rd274, %rd28, %rd273;
	ld.shared.u32 	%r3515, [%rd274];
	add.s32 	%r3248, %r100, %r189;
	mul.wide.s32 	%rd275, %r3248, 4;
	add.s64 	%rd276, %rd28, %rd275;
	ld.shared.u32 	%r3514, [%rd276];
	add.s32 	%r3249, %r101, %r189;
	mul.wide.u32 	%rd277, %r3249, 4;
	add.s64 	%rd278, %rd28, %rd277;
	ld.shared.u32 	%r3513, [%rd278];
LBB0_87:                                // %L30895
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3285, %r3282}, {%r306, %r309}, {%r3516}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3294, %r3291}, {%r306, %r309}, {%r3515}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3303, %r3300}, {%r306, %r309}, {%r3514}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3312, %r3309}, {%r306, %r309}, {%r3513}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3278, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3280, %r3278, %r3282;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3283, %r358, %r3285, %r3280;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3287, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3289, %r3287, %r3291;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3292, %r358, %r3294, %r3289;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3296, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3298, %r3296, %r3300;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3301, %r358, %r3303, %r3298;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3305, %r361;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3307, %r3305, %r3309;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3310, %r358, %r3312, %r3307;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3314, %r361, %r3285;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3317, %r358, %r3282, %r3314;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3321, %r361, %r3294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3324, %r358, %r3291, %r3321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3328, %r361, %r3303;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3331, %r358, %r3300, %r3328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3335, %r361, %r3312;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3338, %r358, %r3309, %r3335;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3383, %r3387}, {%r402, %r408, %r405, %r411}, {%r3283, %r3317}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3399, %r3403}, {%r402, %r408, %r405, %r411}, {%r3292, %r3324}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3391, %r3395}, {%r402, %r408, %r405, %r411}, {%r3301, %r3331}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3407, %r3411}, {%r402, %r408, %r405, %r411}, {%r3310, %r3338}, {%r2145, %r2145};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3382, %r3383, %r3383, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3386, %r3387, %r3387, %r3382;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3390, %r3391, %r3391, %r3386;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3474, %r3395, %r3395, %r3390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3398, %r3399, %r3399, %r3241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3402, %r3403, %r3403, %r3398;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3406, %r3407, %r3407, %r3402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3473, %r3411, %r3411, %r3406;
	// end inline asm
	add.s32 	%r3471, %r3471, 4;
	setp.ne.s32 	%p138, %r3471, 40;
	@%p138 bra 	LBB0_91;
// %bb.88:                              // %L31041
                                        //   in Loop: Header=BB0_83 Depth=2
	@%p65 bra 	LBB0_90;
// %bb.89:                              // %L31100
                                        //   in Loop: Header=BB0_83 Depth=2
	mul.lo.s32 	%r3414, %r3472, 1152;
	add.s32 	%r3415, %r102, %r3414;
	mul.wide.u32 	%rd279, %r3415, 4;
	add.s64 	%rd280, %rd4, %rd279;
	st.global.u32 	[%rd280], %r3474;
	add.s32 	%r3416, %r103, %r3414;
	mul.wide.u32 	%rd281, %r3416, 4;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3473;
	bra.uni 	LBB0_90;
LBB0_93:                                // %guard_pass14638
	@%p65 bra 	LBB0_95;
// %bb.94:                              // %L31436
	mul.lo.s32 	%r3418, %r3472, 1152;
	add.s32 	%r3419, %r102, %r3418;
	mul.wide.u32 	%rd283, %r3419, 4;
	add.s64 	%rd284, %rd4, %rd283;
	st.global.u32 	[%rd284], %r3474;
	add.s32 	%r3420, %r103, %r3418;
	mul.wide.u32 	%rd285, %r3420, 4;
	add.s64 	%rd286, %rd4, %rd285;
	st.global.u32 	[%rd286], %r3473;
LBB0_95:                                // %L31670
	mov.u32 	%r3421, 0;
	st.global.u32 	[%rd5], %r3421;
	ret;
LBB0_1:                                 // %L8
	ld.param.u64 	%rd13, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0];
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd13;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	// begin inline asm
	exit;
	// end inline asm
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
