# APB_design_verification

Input signals : clk, rst, sel, enable, [3:0] addr, [7:0] wdata
Ouput signals : [7:0] rdata, ready, slverr

Design of advanced peripheral bus using verilog and its verification using system verilog
