#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jun 06 14:19:08 2017
# Process ID: 11988
# Current directory: C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13988 C:\Users\widerw\OneDrive - Wentworth Institute of Technology\College\2_Junior\Semester 2\Computer Arch and Advanced Digital Circuit\vivado\assignment_1\assignment_1.xpr
# Log file: C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/vivado.log
# Journal file: C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 772.996 ; gain = 88.535
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu32_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj alu32_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/alu32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module alu_cell
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module lac
INFO: [VRFC 10-311] analyzing module lac2
INFO: [VRFC 10-311] analyzing module lac3
INFO: [VRFC 10-311] analyzing module lac4
INFO: [VRFC 10-311] analyzing module lac5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/alu32_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32_testbench
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/alu32_testbench.v:13]
INFO: [VRFC 10-2458] undeclared symbol V, assumed default net type wire [C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/alu32_testbench.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 68c6de27348f4f0fb51d1cda67ca74a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu32_testbench_behav xil_defaultlib.alu32_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_cell
Compiling module xil_defaultlib.lac
Compiling module xil_defaultlib.lac2
Compiling module xil_defaultlib.lac3
Compiling module xil_defaultlib.lac4
Compiling module xil_defaultlib.lac5
Compiling module xil_defaultlib.overflow
Compiling module xil_defaultlib.alu32_default
Compiling module xil_defaultlib.alu32_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu32_testbench_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 777.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu32_testbench_behav -key {Behavioral:sim_1:Functional:alu32_testbench} -tclbatch {alu32_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source alu32_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
-----  TEST FOR A OR B  -----
Time=      20.0ns 
 S=100 
 Cin=0 
 a=00000000000000000000000000000000 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000000000 
 ref=00000000000000000000000000000000 
 Cout=0 
 CoutRef=0 
 V=0 
 Vref=0 

-----  TEST FOR A OR B  -----
Time=      40.0ns 
 S=100 
 Cin=0 
 a=00000000000000000000000000000000 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000000000 
 ref=00000000000000000000000000000000 
 Cout=0 
 CoutRef=0 
 V=0 
 Vref=0 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=      60.0ns 
 S=010 
 Cin=0 
 a=11111111111111111111111111111111 
 b=00000000000000000000000000000000 
 d=11111111111111111111111111111111 
 ref=11111111111111111111111111111111 
 Cout=0 
 CoutRef=0 
 V=0 
 Vref=0 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=      80.0ns 
 S=010 
 Cin=1 
 a=11111111111111111111111111111111 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000000000 
 ref=00000000000000000000000000000000 
 Cout=1 
 CoutRef=1 
 V=0 
 Vref=0 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     100.0ns 
 S=010 
 Cin=0 
 a=01111111111111111111111111111111 
 b=00000000000000000000000000000000 
 d=01111111111111111111111111111111 
 ref=01111111111111111111111111111111 
 Cout=0 
 CoutRef=0 
 V=0 
 Vref=0 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     120.0ns 
 S=010 
 Cin=1 
 a=01111111111111111111111111111111 
 b=00000000000000000000000000000000 
 d=10000000000000000000000000000000 
 ref=10000000000000000000000000000000 
 Cout=0 
 CoutRef=0 
 V=1 
 Vref=1 

-----  TEST FOR A XOR B  -----
Time=     140.0ns 
 S=000 
 Cin=0 
 a=11110000000100000001000011001010 
 b=11110000000000000001000110101100 
 d=00000000000100000000000101100110 
 ref=00000000000100000000000101100110 
 Cout=1 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A XNOR B  -----
Time=     160.0ns 
 S=001 
 Cin=0 
 a=11110001000000011100101110101001 
 b=00000000000100011010110111000001 
 d=00001110111011111001100110010111 
 ref=00001110111011111001100110010111 
 Cout=1 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A AND B  -----
Time=     180.0ns 
 S=110 
 Cin=0 
 a=11111111111111111111111111111111 
 b=00000000000000001111111111111111 
 d=00000000000000001111111111111111 
 ref=00000000000000001111111111111111 
 Cout=1 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A OR B  -----
Time=     200.0ns 
 S=100 
 Cin=0 
 a=11110001000000011100101110101001 
 b=00000000000100011010110111000001 
 d=11110001000100011110111111101001 
 ref=11110001000100011110111111101001 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     220.0ns 
 S=010 
 Cin=0 
 a=00110001001100010010000000100000 
 b=00110011000100010010001000000000 
 d=01100100010000100100001000100000 
 ref=01100100010000100100001000100000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A - B  -----
Time=     240.0ns 
 S=011 
 Cin=1 
 a=00110001001100010010000000100000 
 b=11001100111011101101110111111111 
 d=01100100010000100100001000100001 
 ref=01100100010000100100001000100001 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     260.0ns 
 S=010 
 Cin=1 
 a=00000000000000000000000000000000 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000000001 
 ref=00000000000000000000000000000001 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     280.0ns 
 S=010 
 Cin=0 
 a=00000000000000000000000000001111 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000001111 
 ref=00000000000000000000000000001111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     300.0ns 
 S=010 
 Cin=1 
 a=00000000000000000000000000001111 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000010000 
 ref=00000000000000000000000000010000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     320.0ns 
 S=010 
 Cin=0 
 a=00000000000000000000000011111111 
 b=00000000000000000000000000000000 
 d=00000000000000000000000011111111 
 ref=00000000000000000000000011111111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     340.0ns 
 S=010 
 Cin=1 
 a=00000000000000000000000011111111 
 b=00000000000000000000000000000000 
 d=00000000000000000000000100000000 
 ref=00000000000000000000000100000000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     360.0ns 
 S=010 
 Cin=0 
 a=00000000000000000000111111111111 
 b=00000000000000000000000000000000 
 d=00000000000000000000111111111111 
 ref=00000000000000000000111111111111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     380.0ns 
 S=010 
 Cin=1 
 a=00000000000000000000111111111111 
 b=00000000000000000000000000000000 
 d=00000000000000000001000000000000 
 ref=00000000000000000001000000000000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     400.0ns 
 S=010 
 Cin=0 
 a=00000000000000001111111111111111 
 b=00000000000000000000000000000000 
 d=00000000000000001111111111111111 
 ref=00000000000000001111111111111111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     420.0ns 
 S=010 
 Cin=1 
 a=00000000000000001111111111111111 
 b=00000000000000000000000000000000 
 d=00000000000000010000000000000000 
 ref=00000000000000010000000000000000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     440.0ns 
 S=010 
 Cin=0 
 a=00000000000011111111111111111111 
 b=00000000000000000000000000000000 
 d=00000000000011111111111111111111 
 ref=00000000000011111111111111111111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     460.0ns 
 S=010 
 Cin=1 
 a=00000000000011111111111111111111 
 b=00000000000000000000000000000000 
 d=00000000000100000000000000000000 
 ref=00000000000100000000000000000000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     480.0ns 
 S=010 
 Cin=0 
 a=00000000111111111111111111111111 
 b=00000000000000000000000000000000 
 d=00000000111111111111111111111111 
 ref=00000000111111111111111111111111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     500.0ns 
 S=010 
 Cin=1 
 a=00000000111111111111111111111111 
 b=00000000000000000000000000000000 
 d=00000001000000000000000000000000 
 ref=00000001000000000000000000000000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     520.0ns 
 S=010 
 Cin=0 
 a=00001111111111111111111111111111 
 b=00000000000000000000000000000000 
 d=00001111111111111111111111111111 
 ref=00001111111111111111111111111111 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     540.0ns 
 S=010 
 Cin=1 
 a=00001111111111111111111111111111 
 b=00000000000000000000000000000000 
 d=00010000000000000000000000000000 
 ref=00010000000000000000000000000000 
 Cout=0 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A NOR B  -----
Time=     560.0ns 
 S=101 
 Cin=0 
 a=11111111111111111111111111111111 
 b=00000000000000001111111111111111 
 d=00000000000000000000000000000000 
 ref=00000000000000000000000000000000 
 Cout=1 
 CoutRef=x 
 V=0 
 Vref=x 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     580.0ns 
 S=010 
 Cin=0 
 a=00000000000000000000000000000000 
 b=00000000000000000000000000000000 
 d=00000000000000000000000000000000 
 ref=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Cout=0 
 CoutRef=0 
 V=0 
 Vref=0 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     600.0ns 
 S=010 
 Cin=0 
 a=11111111111111111111111111111111 
 b=11111111111111111111111111111111 
 d=11111111111111111111111111111110 
 ref=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Cout=1 
 CoutRef=1 
 V=0 
 Vref=0 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     620.0ns 
 S=010 
 Cin=0 
 a=10000000000000000000000000000000 
 b=10000000000000000000000000000000 
 d=00000000000000000000000000000000 
 ref=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Cout=1 
 CoutRef=1 
 V=1 
 Vref=1 

-----  TEST FOR A + B/ CARRY CHAIN  -----
Time=     640.0ns 
 S=010 
 Cin=0 
 a=01000000000000000000000000000000 
 b=01000000000000000000000000000000 
 d=10000000000000000000000000000000 
 ref=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Cout=0 
 CoutRef=0 
 V=1 
 Vref=1 

Time=     660.0ns 
 S=xxx 
 Cin=x 
 a=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 b=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 d=10000000000000000000000000000000 
 ref=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Cout=x 
 CoutRef=x 
 V=x 
 Vref=x 

---------YOU DID IT!! SIMULATION SUCCESFULLY FINISHED----------
 Number Of Errors =           0
 Total Test numbers =          32
 Total number of correct operations =          32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu32_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 806.613 ; gain = 29.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 831.910 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 14:29:35 2017...
