Analysis & Synthesis report for Graphic_controller
Thu Nov 21 15:49:33 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Graphic_controller|uart_rx:RX0|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated
 17. Source assignments for SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated
 18. Source assignments for SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated
 19. Source assignments for SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |Graphic_controller
 21. Parameter Settings for User Entity Instance: SpriteController:spriteController
 22. Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: SpriteController:spriteController|WallsController:wallsController
 24. Parameter Settings for User Entity Instance: SpriteController:spriteController|TankController:tc1
 25. Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: SpriteController:spriteController|TankController:tc2
 27. Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: SpriteController:spriteController|ScoreController:scoreController
 29. Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: SpriteController:spriteController|ImageComposer:imageComposer
 31. Parameter Settings for User Entity Instance: uart_rx:RX0
 32. Parameter Settings for User Entity Instance: uart_rx:RX0|baudgen_rx:baudgen0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "SpriteController:spriteController|WallsController:wallsController"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 21 15:49:33 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Graphic_controller                          ;
; Top-level Entity Name           ; Graphic_controller                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 140                                         ;
; Total pins                      ; 42                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,194,880                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Graphic_controller ; Graphic_controller ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; ScoreController.sv               ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv     ;         ;
; uart-rx/baudgen_rx.v             ; yes             ; User Verilog HDL File                  ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v   ;         ;
; uart-rx/uart_rx.v                ; yes             ; User Verilog HDL File                  ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v      ;         ;
; VGA_MODULE.sv                    ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv          ;         ;
; CLK_DIVIDER.sv                   ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/CLK_DIVIDER.sv         ;         ;
; SIGNAL_SYNC.sv                   ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv         ;         ;
; V_COUNTER.sv                     ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/V_COUNTER.sv           ;         ;
; H_COUNTER.sv                     ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER.sv           ;         ;
; Graphic_controller.sv            ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv  ;         ;
; TankController.sv                ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv      ;         ;
; SpriteController.sv              ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv    ;         ;
; ImageComposer.sv                 ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv       ;         ;
; ImageComposer_aux.sv             ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux.sv   ;         ;
; WallsController.sv               ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv     ;         ;
; mem_score.v                      ; yes             ; User Wizard-Generated File             ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v            ;         ;
; mem_floor.v                      ; yes             ; User Wizard-Generated File             ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v            ;         ;
; FloorController.sv               ; yes             ; User SystemVerilog HDL File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/FloorController.sv     ;         ;
; mem_tank1.v                      ; yes             ; User Wizard-Generated File             ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v            ;         ;
; mem_tank2.v                      ; yes             ; User Wizard-Generated File             ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v            ;         ;
; uart-rx/baudgen.vh               ; yes             ; Auto-Found Unspecified File            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen.vh     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/altera/18.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_rhf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf ;         ;
; floor.mif                        ; yes             ; Auto-Found Memory Initialization File  ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/floor.mif              ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/decode_61a.tdf      ;         ;
; db/mux_bhb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/mux_bhb.tdf         ;         ;
; db/altsyncram_gkf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_gkf1.tdf ;         ;
; tanque1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/tanque1.mif            ;         ;
; db/altsyncram_hkf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_hkf1.tdf ;         ;
; tanque2.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/tanque2.mif            ;         ;
; db/altsyncram_0mf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_0mf1.tdf ;         ;
; score.mif                        ; yes             ; Auto-Found Memory Initialization File  ; /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/score.mif              ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 379                                        ;
;                                             ;                                            ;
; Combinational ALUT usage for logic          ; 549                                        ;
;     -- 7 input functions                    ; 0                                          ;
;     -- 6 input functions                    ; 203                                        ;
;     -- 5 input functions                    ; 106                                        ;
;     -- 4 input functions                    ; 46                                         ;
;     -- <=3 input functions                  ; 194                                        ;
;                                             ;                                            ;
; Dedicated logic registers                   ; 140                                        ;
;                                             ;                                            ;
; I/O pins                                    ; 42                                         ;
; Total MLAB memory bits                      ; 0                                          ;
; Total block memory bits                     ; 3194880                                    ;
;                                             ;                                            ;
; Total DSP Blocks                            ; 0                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; VGA_MODULE:vga|CLK_DIVIDER:testclk|out_clk ;
; Maximum fan-out                             ; 510                                        ;
; Total fan-out                               ; 9206                                       ;
; Average fan-out                             ; 7.64                                       ;
+---------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Entity Name        ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Graphic_controller                                        ; 549 (1)             ; 140 (18)                  ; 3194880           ; 0          ; 42   ; 0            ; |Graphic_controller                                                                                                                                             ; Graphic_controller ; work         ;
;    |SpriteController:spriteController|                     ; 426 (0)             ; 20 (0)                    ; 3194880           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController                                                                                                           ; SpriteController   ; work         ;
;       |ImageComposer:imageComposer|                        ; 160 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|ImageComposer:imageComposer                                                                               ; ImageComposer      ; work         ;
;          |ImageComposer_aux:generate_submodules[2].ic_aux| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[2].ic_aux                               ; ImageComposer_aux  ; work         ;
;          |ImageComposer_aux:generate_submodules[3].ic_aux| ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[3].ic_aux                               ; ImageComposer_aux  ; work         ;
;          |ImageComposer_aux:generate_submodules[4].ic_aux| ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[4].ic_aux                               ; ImageComposer_aux  ; work         ;
;       |ScoreController:scoreController|                    ; 142 (142)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|ScoreController:scoreController                                                                           ; ScoreController    ; work         ;
;       |TankController:tc1|                                 ; 76 (76)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|TankController:tc1                                                                                        ; TankController     ; work         ;
;       |TankController:tc2|                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|TankController:tc2                                                                                        ; TankController     ; work         ;
;       |WallsController:wallsController|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|WallsController:wallsController                                                                           ; WallsController    ; work         ;
;       |mem_floor:floor_mem|                                ; 7 (0)               ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_floor:floor_mem                                                                                       ; mem_floor          ; work         ;
;          |altsyncram:altsyncram_component|                 ; 7 (0)               ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_rhf1:auto_generated|               ; 7 (0)               ; 6 (6)                     ; 1572864           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated                        ; altsyncram_rhf1    ; work         ;
;                |decode_61a:rden_decode|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|decode_61a:rden_decode ; decode_61a         ; work         ;
;       |mem_score:score_mem|                                ; 8 (0)               ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_score:score_mem                                                                                       ; mem_score          ; work         ;
;          |altsyncram:altsyncram_component|                 ; 8 (0)               ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_0mf1:auto_generated|               ; 8 (0)               ; 6 (6)                     ; 1572864           ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated                        ; altsyncram_0mf1    ; work         ;
;                |decode_61a:rden_decode|                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|decode_61a:rden_decode ; decode_61a         ; work         ;
;       |mem_tank1:tank1_mem|                                ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_tank1:tank1_mem                                                                                       ; mem_tank1          ; work         ;
;          |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_gkf1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated                        ; altsyncram_gkf1    ; work         ;
;       |mem_tank2:tank2_mem|                                ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_tank2:tank2_mem                                                                                       ; mem_tank2          ; work         ;
;          |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_hkf1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |Graphic_controller|SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated                        ; altsyncram_hkf1    ; work         ;
;    |VGA_MODULE:vga|                                        ; 89 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|VGA_MODULE:vga                                                                                                                              ; VGA_MODULE         ; work         ;
;       |CLK_DIVIDER:testclk|                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|VGA_MODULE:vga|CLK_DIVIDER:testclk                                                                                                          ; CLK_DIVIDER        ; work         ;
;       |SIGNAL_SYNC:sync|                                   ; 87 (12)             ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|VGA_MODULE:vga|SIGNAL_SYNC:sync                                                                                                             ; SIGNAL_SYNC        ; work         ;
;          |H_COUNTER:h_signal|                              ; 37 (37)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal                                                                                          ; H_COUNTER          ; work         ;
;          |V_COUNTER:v_signal|                              ; 38 (38)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|VGA_MODULE:vga|SIGNAL_SYNC:sync|V_COUNTER:v_signal                                                                                          ; V_COUNTER          ; work         ;
;    |uart_rx:RX0|                                           ; 33 (12)             ; 35 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|uart_rx:RX0                                                                                                                                 ; uart_rx            ; work         ;
;       |baudgen_rx:baudgen0|                                ; 21 (21)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Graphic_controller|uart_rx:RX0|baudgen_rx:baudgen0                                                                                                             ; baudgen_rx         ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------+
; SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 24           ; --           ; --           ; 1572864 ; floor.mif    ;
; SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 24           ; --           ; --           ; 1572864 ; ../score.mif ;
; SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 24           ; --           ; --           ; 24576   ; tanque1.mif  ;
; SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 24           ; --           ; --           ; 24576   ; tanque2.mif  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Graphic_controller|SpriteController:spriteController|mem_floor:floor_mem ; mem_floor.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Graphic_controller|SpriteController:spriteController|mem_score:score_mem ; mem_score.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Graphic_controller|SpriteController:spriteController|mem_tank1:tank1_mem ; mem_tank1.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Graphic_controller|SpriteController:spriteController|mem_tank2:tank2_mem ; mem_tank2.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Graphic_controller|uart_rx:RX0|state         ;
+------------+-----------+------------+------------+------------+
; Name       ; state.DAV ; state.LOAD ; state.RECV ; state.IDLE ;
+------------+-----------+------------+------------+------------+
; state.IDLE ; 0         ; 0          ; 0          ; 0          ;
; state.RECV ; 0         ; 0          ; 1          ; 1          ;
; state.LOAD ; 0         ; 1          ; 0          ; 1          ;
; state.DAV  ; 1         ; 0          ; 0          ; 1          ;
+------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+---------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                   ; Reason for Removal                          ;
+---------------------------------------------------------------------------------+---------------------------------------------+
; data[8..31]                                                                     ; Stuck at GND due to stuck port data_in      ;
; address[0,1,27..29]                                                             ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|ScoreController:scoreController|score1[8..21] ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|TankController:tc2|y_pos[8..25]               ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|TankController:tc2|x_pos[8..31]               ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|TankController:tc2|y_pos[26..31]              ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|TankController:tc1|y_pos[8..25]               ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|TankController:tc1|x_pos[8..31]               ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|TankController:tc1|y_pos[26..31]              ; Stuck at GND due to stuck port data_in      ;
; SpriteController:spriteController|ScoreController:scoreController|score1[0..7]  ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|y_pos[7]                   ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|y_pos[6]                   ; Stuck at VCC due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|y_pos[3..5]                ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|y_pos[1,2]                 ; Stuck at VCC due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|y_pos[0]                   ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|x_pos[6,7]                 ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|x_pos[4,5]                 ; Stuck at VCC due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|x_pos[2,3]                 ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|x_pos[1]                   ; Stuck at VCC due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc2|x_pos[0]                   ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc1|y_pos[6,7]                 ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc1|y_pos[4,5]                 ; Stuck at VCC due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc1|y_pos[3]                   ; Stuck at GND due to stuck port clock_enable ;
; SpriteController:spriteController|TankController:tc1|y_pos[0..2]                ; Stuck at VCC due to stuck port clock_enable ;
; uart_rx:RX0|state~2                                                             ; Lost fanout                                 ;
; uart_rx:RX0|state~3                                                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 173                                         ;                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+---------------+---------------------------+-------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+---------------+---------------------------+-------------------------------------------------------------------------------+
; address[0]    ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[3],  ;
;               ; due to stuck port data_in ; SpriteController:spriteController|ScoreController:scoreController|score1[2],  ;
;               ;                           ; SpriteController:spriteController|ScoreController:scoreController|score1[1],  ;
;               ;                           ; SpriteController:spriteController|ScoreController:scoreController|score1[0],  ;
;               ;                           ; SpriteController:spriteController|ScoreController:scoreController|score1[7],  ;
;               ;                           ; SpriteController:spriteController|ScoreController:scoreController|score1[6],  ;
;               ;                           ; SpriteController:spriteController|ScoreController:scoreController|score1[5],  ;
;               ;                           ; SpriteController:spriteController|ScoreController:scoreController|score1[4],  ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[7],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[6],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[5],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[4],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[3],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[2],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[1],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|y_pos[0],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[7],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[6],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[5],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[4],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[3],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[2],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[1],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[0],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[7],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[6],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[5],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[4],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[3],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[2],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[1],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[0]                 ;
; data[9]       ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[9],  ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[9],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[9],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[9],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[9]                 ;
; data[21]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[21], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[21],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[21],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[21],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[21]                ;
; data[20]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[20], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[20],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[20],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[20],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[20]                ;
; data[19]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[19], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[19],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[19],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[19],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[19]                ;
; data[18]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[18], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[18],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[18],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[18],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[18]                ;
; data[17]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[17], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[17],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[17],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[17],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[17]                ;
; data[16]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[16], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[16],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[16],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[16],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[16]                ;
; data[14]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[14], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[14],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[14],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[14],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[14]                ;
; data[13]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[13], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[13],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[13],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[13],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[13]                ;
; data[12]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[12], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[12],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[12],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[12],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[12]                ;
; data[11]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[11], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[11],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[11],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[11],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[11]                ;
; data[8]       ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[8],  ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[8],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[8],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[8],                ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[8]                 ;
; data[10]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[10], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[10],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[10],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[10],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[10]                ;
; data[15]      ; Stuck at GND              ; SpriteController:spriteController|ScoreController:scoreController|score1[15], ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[15],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc2|x_pos[15],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[15],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[15]                ;
; data[31]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|x_pos[31],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[31],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[31],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[31]                ;
; data[30]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|x_pos[30],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[30],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[30],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[30]                ;
; data[29]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|x_pos[29],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[29],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[29],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[29]                ;
; data[28]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|x_pos[28],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[28],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[28],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[28]                ;
; data[27]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|x_pos[27],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[27],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[27],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[27]                ;
; data[26]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|x_pos[26],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|y_pos[26],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[26],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[26]                ;
; data[25]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|y_pos[25],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|x_pos[25],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[25],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[25]                ;
; data[24]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|y_pos[24],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|x_pos[24],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[24],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[24]                ;
; data[23]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|y_pos[23],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|x_pos[23],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[23],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[23]                ;
; data[22]      ; Stuck at GND              ; SpriteController:spriteController|TankController:tc2|y_pos[22],               ;
;               ; due to stuck port data_in ; SpriteController:spriteController|TankController:tc2|x_pos[22],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|y_pos[22],               ;
;               ;                           ; SpriteController:spriteController|TankController:tc1|x_pos[22]                ;
+---------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 140   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 78    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; SpriteController:spriteController|TankController:tc1|x_pos[1] ; 2       ;
; SpriteController:spriteController|TankController:tc1|x_pos[0] ; 2       ;
; SpriteController:spriteController|TankController:tc1|x_pos[5] ; 10      ;
; Total number of inverted registers = 3                        ;         ;
+---------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Graphic_controller|uart_rx:RX0|data[6]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Graphic_controller|leds[5]~reg0                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Graphic_controller|uart_rx:RX0|bitc[0]                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Graphic_controller|uart_rx:RX0|baudgen_rx:baudgen0|divcounter[4]                                                                          ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |Graphic_controller|SpriteController:spriteController|ScoreController:scoreController|RGB_o[10]                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Graphic_controller|uart_rx:RX0|state                                                                                                      ;
; 12:1               ; 24 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Graphic_controller|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[4].ic_aux|RGB_o[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Graphic_controller ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; BAUDRATE       ; 434   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; floor.mif            ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_rhf1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|WallsController:wallsController ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|TankController:tc1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                           ;
; HALF_SIZE      ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; tanque1.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_gkf1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|TankController:tc2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                           ;
; HALF_SIZE      ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; tanque2.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_hkf1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|ScoreController:scoreController ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                        ;
; HALF_SIZE      ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ../score.mif         ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0mf1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteController:spriteController|ImageComposer:imageComposer ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:RX0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BAUDRATE       ; 434   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:RX0|baudgen_rx:baudgen0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; BAUDRATE       ; 434   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                     ;
; Entity Instance                           ; SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SpriteController:spriteController|WallsController:wallsController" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; clk       ; Input ; Info     ; Explicitly unconnected                                         ;
; MW_i      ; Input ; Info     ; Explicitly unconnected                                         ;
; data_i    ; Input ; Info     ; Explicitly unconnected                                         ;
; address_i ; Input ; Info     ; Explicitly unconnected                                         ;
+-----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 140                         ;
;     ENA               ; 30                          ;
;     ENA SCLR          ; 48                          ;
;     SCLR              ; 42                          ;
;     plain             ; 20                          ;
; arriav_lcell_comb     ; 551                         ;
;     arith             ; 87                          ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 2                           ;
;     normal            ; 431                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 106                         ;
;         6 data inputs ; 203                         ;
;     shared            ; 33                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 42                          ;
; stratixv_ram_block    ; 432                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 21 15:49:19 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Graphic_controller -c Graphic_controller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ScoreController.sv
    Info (12023): Found entity 1: ScoreController File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart-rx/baudgen_rx.v
    Info (12023): Found entity 1: baudgen_rx File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file uart-rx/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file VGA_MODULE.sv
    Info (12023): Found entity 1: VGA_MODULE File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv
    Info (12023): Found entity 1: CLOCK_DIVIDER File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/CLOCK_DIVIDER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv
    Info (12023): Found entity 1: CLK_DIVIDER File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/CLK_DIVIDER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv
    Info (12023): Found entity 1: SIGNAL_SYNC File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv
    Info (12023): Found entity 1: VGA_MODULE_TB File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE_TB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V_COUNTER.sv
    Info (12023): Found entity 1: V_COUNTER File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/V_COUNTER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv
    Info (12023): Found entity 1: H_COUNTER_TB File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file H_COUNTER.sv
    Info (12023): Found entity 1: H_COUNTER File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgaController.sv
    Info (12023): Found entity 1: vgaController File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv
    Info (12023): Found entity 1: V_COUNTER_TB File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/V_COUNTER_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoryManager.sv
    Info (12023): Found entity 1: MemoryManager File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/MemoryManager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Graphic_controller.sv
    Info (12023): Found entity 1: Graphic_controller File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoryManager_tb.sv
    Info (12023): Found entity 1: MemoryManager_tb File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/MemoryManager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file TankController.sv
    Info (12023): Found entity 1: TankController File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SpriteController.sv
    Info (12023): Found entity 1: SpriteController File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ImageComposer.sv
    Info (12023): Found entity 1: ImageComposer File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ImageComposer_aux.sv
    Info (12023): Found entity 1: ImageComposer_aux File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ImageComposer_aux_tb.sv(6): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv Line: 6
Warning (10229): Verilog HDL Expression warning at ImageComposer_aux_tb.sv(13): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv Line: 13
Warning (10229): Verilog HDL Expression warning at ImageComposer_aux_tb.sv(15): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv Line: 15
Warning (10229): Verilog HDL Expression warning at ImageComposer_aux_tb.sv(16): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ImageComposer_aux_tb.sv
    Info (12023): Found entity 1: ImageComposer_aux_tb File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(9): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 9
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(13): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 13
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(14): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 14
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(17): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 17
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(18): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 18
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(19): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 19
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(23): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 23
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(26): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 26
Warning (10229): Verilog HDL Expression warning at ImageComposer_tb.sv(27): truncated literal to match 24 bits File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ImageComposer_tb.sv
    Info (12023): Found entity 1: ImageComposer_tb File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file WallsController.sv
    Info (12023): Found entity 1: WallsController File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_score.v
    Info (12023): Found entity 1: mem_score File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem_floor.v
    Info (12023): Found entity 1: mem_floor File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file FloorController.sv
    Info (12023): Found entity 1: FloorController File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/FloorController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_tank1.v
    Info (12023): Found entity 1: mem_tank1 File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem_tank2.v
    Info (12023): Found entity 1: mem_tank2 File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v Line: 39
Info (12127): Elaborating entity "Graphic_controller" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Graphic_controller.sv(71): truncated value with size 3 to match size of target (2) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 71
Info (12128): Elaborating entity "VGA_MODULE" for hierarchy "VGA_MODULE:vga" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 39
Warning (10034): Output port "SYNC_N_o" at VGA_MODULE.sv(4) has no driver File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv Line: 4
Info (12128): Elaborating entity "CLK_DIVIDER" for hierarchy "VGA_MODULE:vga|CLK_DIVIDER:testclk" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv Line: 12
Info (12128): Elaborating entity "SIGNAL_SYNC" for hierarchy "VGA_MODULE:vga|SIGNAL_SYNC:sync" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv Line: 14
Info (12128): Elaborating entity "H_COUNTER" for hierarchy "VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv Line: 8
Warning (10036): Verilog HDL or VHDL warning at H_COUNTER.sv(6): object "BACK_PORCH" assigned a value but never read File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER.sv Line: 6
Info (12128): Elaborating entity "V_COUNTER" for hierarchy "VGA_MODULE:vga|SIGNAL_SYNC:sync|V_COUNTER:v_signal" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv Line: 9
Info (12128): Elaborating entity "SpriteController" for hierarchy "SpriteController:spriteController" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 44
Warning (10036): Verilog HDL or VHDL warning at SpriteController.sv(16): object "MW_bullet1" assigned a value but never read File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 16
Warning (10036): Verilog HDL or VHDL warning at SpriteController.sv(16): object "MW_bullet2" assigned a value but never read File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 16
Warning (10230): Verilog HDL assignment warning at SpriteController.sv(21): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 21
Warning (10230): Verilog HDL assignment warning at SpriteController.sv(22): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 22
Warning (10230): Verilog HDL assignment warning at SpriteController.sv(23): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 23
Warning (10230): Verilog HDL assignment warning at SpriteController.sv(24): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 24
Warning (10230): Verilog HDL assignment warning at SpriteController.sv(25): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 25
Info (12128): Elaborating entity "FloorController" for hierarchy "SpriteController:spriteController|FloorController:floorController" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 32
Warning (10230): Verilog HDL assignment warning at FloorController.sv(11): truncated value with size 32 to match size of target (16) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/FloorController.sv Line: 11
Info (12128): Elaborating entity "mem_floor" for hierarchy "SpriteController:spriteController|mem_floor:floor_mem" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v Line: 81
Info (12130): Elaborated megafunction instantiation "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v Line: 81
Info (12133): Instantiated megafunction "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "floor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rhf1.tdf
    Info (12023): Found entity 1: altsyncram_rhf1 File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_rhf1" for hierarchy "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|decode_61a:rden_decode" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/mux_bhb.tdf Line: 22
Info (12128): Elaborating entity "mux_bhb" for hierarchy "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|mux_bhb:mux2" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf Line: 41
Info (12128): Elaborating entity "WallsController" for hierarchy "SpriteController:spriteController|WallsController:wallsController" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 38
Warning (10230): Verilog HDL assignment warning at WallsController.sv(10): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv Line: 10
Warning (10230): Verilog HDL assignment warning at WallsController.sv(13): truncated value with size 32 to match size of target (24) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv Line: 13
Info (12128): Elaborating entity "TankController" for hierarchy "SpriteController:spriteController|TankController:tc1" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 44
Warning (10036): Verilog HDL or VHDL warning at TankController.sv(10): object "direction" assigned a value but never read File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 10
Warning (10230): Verilog HDL assignment warning at TankController.sv(13): truncated value with size 32 to match size of target (24) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 13
Warning (10230): Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 16
Warning (10230): Verilog HDL assignment warning at TankController.sv(18): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 18
Info (12128): Elaborating entity "mem_tank1" for hierarchy "SpriteController:spriteController|mem_tank1:tank1_mem" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v Line: 81
Info (12130): Elaborated megafunction instantiation "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v Line: 81
Info (12133): Instantiated megafunction "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tanque1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gkf1.tdf
    Info (12023): Found entity 1: altsyncram_gkf1 File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_gkf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gkf1" for hierarchy "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TankController" for hierarchy "SpriteController:spriteController|TankController:tc2" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at TankController.sv(10): object "direction" assigned a value but never read File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 10
Warning (10230): Verilog HDL assignment warning at TankController.sv(13): truncated value with size 32 to match size of target (24) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 13
Warning (10230): Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 16
Warning (10230): Verilog HDL assignment warning at TankController.sv(18): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv Line: 18
Info (12128): Elaborating entity "mem_tank2" for hierarchy "SpriteController:spriteController|mem_tank2:tank2_mem" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v Line: 81
Info (12130): Elaborated megafunction instantiation "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v Line: 81
Info (12133): Instantiated megafunction "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tanque2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hkf1.tdf
    Info (12023): Found entity 1: altsyncram_hkf1 File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_hkf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hkf1" for hierarchy "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ScoreController" for hierarchy "SpriteController:spriteController|ScoreController:scoreController" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at ScoreController.sv(10): object "score2" assigned a value but never read File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv Line: 10
Warning (10230): Verilog HDL assignment warning at ScoreController.sv(13): truncated value with size 32 to match size of target (24) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv Line: 13
Warning (10230): Verilog HDL assignment warning at ScoreController.sv(23): truncated value with size 32 to match size of target (16) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv Line: 23
Warning (10230): Verilog HDL assignment warning at ScoreController.sv(25): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv Line: 25
Info (12128): Elaborating entity "mem_score" for hierarchy "SpriteController:spriteController|mem_score:score_mem" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v Line: 81
Info (12130): Elaborated megafunction instantiation "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v Line: 81
Info (12133): Instantiated megafunction "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../score.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0mf1.tdf
    Info (12023): Found entity 1: altsyncram_0mf1 File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_0mf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_0mf1" for hierarchy "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ImageComposer" for hierarchy "SpriteController:spriteController|ImageComposer:imageComposer" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv Line: 65
Info (12128): Elaborating entity "ImageComposer_aux" for hierarchy "SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[1].ic_aux" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv Line: 15
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:RX0" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 56
Warning (10230): Verilog HDL assignment warning at uart_rx.v(67): truncated value with size 32 to match size of target (4) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v Line: 67
Info (12128): Elaborating entity "baudgen_rx" for hierarchy "uart_rx:RX0|baudgen_rx:baudgen0" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v Line: 58
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(59): truncated value with size 32 to match size of target (9) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v Line: 59
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(63): truncated value with size 32 to match size of target (9) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v Line: 63
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(67): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v Line: 67
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SYNC_N" is stuck at GND File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "TecTacToe" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top was ignored
Info (144001): Generated suppressed messages file /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/output_files/Graphic_controller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_i" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 8
    Warning (15610): No output dependent on input pin "btn_confirm_i" File: /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv Line: 8
Info (21057): Implemented 1074 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 600 logic cells
    Info (21064): Implemented 432 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 1102 megabytes
    Info: Processing ended: Thu Nov 21 15:49:33 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/output_files/Graphic_controller.map.smsg.


