#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x151619bf0 .scope module, "testALU" "testALU" 2 61;
 .timescale 0 0;
v0x15162dbb0_0 .var/s "a", 3 0;
v0x15162dc60_0 .var/s "b", 3 0;
v0x15162dcf0_0 .var "op", 3 0;
v0x15162ddc0_0 .net/s "result", 3 0, L_0x151632630;  1 drivers
v0x15162de70_0 .net "zero", 0 0, L_0x151632460;  1 drivers
S_0x151619490 .scope module, "alu" "ALU" 2 67, 2 3 0, S_0x151619bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x151632460 .functor NOR 1, L_0x1516328c0, L_0x151632a60, L_0x151632b40, L_0x151632cb0;
v0x15162d160_0 .net *"_ivl_58", 0 0, L_0x1516328c0;  1 drivers
v0x15162d220_0 .net *"_ivl_60", 0 0, L_0x151632a60;  1 drivers
v0x15162d2c0_0 .net *"_ivl_62", 0 0, L_0x151632b40;  1 drivers
v0x15162d350_0 .net *"_ivl_64", 0 0, L_0x151632cb0;  1 drivers
v0x15162d3f0_0 .net "a", 3 0, v0x15162dbb0_0;  1 drivers
v0x15162d4e0_0 .net "b", 3 0, v0x15162dc60_0;  1 drivers
v0x15162d590_0 .net "c1", 0 0, L_0x15162e4a0;  1 drivers
v0x15162d660_0 .net "c2", 0 0, L_0x15162f6e0;  1 drivers
v0x15162d730_0 .net "c3", 0 0, L_0x1516308e0;  1 drivers
v0x15162d840_0 .net "c4", 0 0, L_0x151631aa0;  1 drivers
v0x15162d8d0_0 .net "op", 3 0, v0x15162dcf0_0;  1 drivers
v0x15162d960_0 .net "result", 3 0, L_0x151632630;  alias, 1 drivers
v0x15162d9f0_0 .net "set", 0 0, L_0x151631ba0;  1 drivers
v0x15162dac0_0 .net "zero", 0 0, L_0x151632460;  alias, 1 drivers
L_0x15162ece0 .part v0x15162dbb0_0, 0, 1;
L_0x15162ee00 .part v0x15162dc60_0, 0, 1;
L_0x15162eea0 .part v0x15162dcf0_0, 3, 1;
L_0x15162efc0 .part v0x15162dcf0_0, 2, 1;
L_0x15162f0a0 .part v0x15162dcf0_0, 0, 2;
L_0x15162f1c0 .part v0x15162dcf0_0, 2, 1;
L_0x15162ffc0 .part v0x15162dbb0_0, 1, 1;
L_0x1516300e0 .part v0x15162dc60_0, 1, 1;
L_0x151630180 .part v0x15162dcf0_0, 3, 1;
L_0x151630270 .part v0x15162dcf0_0, 2, 1;
L_0x151630310 .part v0x15162dcf0_0, 0, 2;
L_0x1516311a0 .part v0x15162dbb0_0, 2, 1;
L_0x151631340 .part v0x15162dc60_0, 2, 1;
L_0x1516314d0 .part v0x15162dcf0_0, 3, 1;
L_0x151631570 .part v0x15162dcf0_0, 2, 1;
L_0x151631690 .part v0x15162dcf0_0, 0, 2;
L_0x151632340 .part v0x15162dbb0_0, 3, 1;
L_0x1516324f0 .part v0x15162dc60_0, 3, 1;
L_0x151632590 .part v0x15162dcf0_0, 3, 1;
L_0x1516326d0 .part v0x15162dcf0_0, 2, 1;
L_0x151632770 .part v0x15162dcf0_0, 0, 2;
L_0x151632630 .concat8 [ 1 1 1 1], v0x151629210_0, v0x15162a660_0, v0x15162baf0_0, v0x15162cf80_0;
L_0x1516328c0 .part L_0x151632630, 0, 1;
L_0x151632a60 .part L_0x151632630, 1, 1;
L_0x151632b40 .part L_0x151632630, 2, 1;
L_0x151632cb0 .part L_0x151632630, 3, 1;
S_0x151619f30 .scope module, "alu0" "ALU1" 2 9, 2 17 0, S_0x151619490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x15162df40 .functor NOT 1, L_0x15162ece0, C4<0>, C4<0>, C4<0>;
L_0x15162e150 .functor NOT 1, L_0x15162ee00, C4<0>, C4<0>, C4<0>;
L_0x15162e320 .functor AND 1, L_0x15162dff0, L_0x15162e1c0, C4<1>, C4<1>;
L_0x15162e410 .functor OR 1, L_0x15162dff0, L_0x15162e1c0, C4<0>, C4<0>;
v0x151619600_0 .net *"_ivl_15", 1 0, L_0x15162e680;  1 drivers
L_0x148068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x151628340_0 .net *"_ivl_18", 0 0, L_0x148068010;  1 drivers
v0x1516283e0_0 .net *"_ivl_19", 1 0, L_0x15162e7d0;  1 drivers
L_0x148068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x151628470_0 .net *"_ivl_22", 0 0, L_0x148068058;  1 drivers
v0x151628520_0 .net *"_ivl_23", 1 0, L_0x15162e8f0;  1 drivers
v0x151628610_0 .net *"_ivl_25", 1 0, L_0x15162ea70;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1516286c0_0 .net *"_ivl_28", 0 0, L_0x1480680a0;  1 drivers
v0x151628770_0 .net *"_ivl_29", 1 0, L_0x15162eb50;  1 drivers
v0x151628820_0 .net "a", 0 0, L_0x15162ece0;  1 drivers
v0x151628930_0 .net "a1", 0 0, L_0x15162dff0;  1 drivers
v0x1516289c0_0 .net "a_and_b", 0 0, L_0x15162e320;  1 drivers
v0x151628a60_0 .net "a_inv", 0 0, L_0x15162df40;  1 drivers
v0x151628b00_0 .net "a_or_b", 0 0, L_0x15162e410;  1 drivers
v0x151628ba0_0 .net "ainvert", 0 0, L_0x15162eea0;  1 drivers
v0x151628c40_0 .net "b", 0 0, L_0x15162ee00;  1 drivers
v0x151628ce0_0 .net "b1", 0 0, L_0x15162e1c0;  1 drivers
v0x151628d80_0 .net "b_inv", 0 0, L_0x15162e150;  1 drivers
v0x151628f10_0 .net "binvert", 0 0, L_0x15162efc0;  1 drivers
v0x151628fa0_0 .net "carryin", 0 0, L_0x15162f1c0;  1 drivers
v0x151629030_0 .net "carryout", 0 0, L_0x15162e4a0;  alias, 1 drivers
v0x1516290c0_0 .net "less", 0 0, L_0x151631ba0;  alias, 1 drivers
v0x151629160_0 .net "op", 1 0, L_0x15162f0a0;  1 drivers
v0x151629210_0 .var "result", 0 0;
v0x1516292b0_0 .net "sum", 0 0, L_0x15162e580;  1 drivers
E_0x1516148b0/0 .event edge, v0x151629160_0, v0x1516290c0_0, v0x1516292b0_0, v0x151628b00_0;
E_0x1516148b0/1 .event edge, v0x1516289c0_0;
E_0x1516148b0 .event/or E_0x1516148b0/0, E_0x1516148b0/1;
L_0x15162dff0 .functor MUXZ 1, L_0x15162ece0, L_0x15162df40, L_0x15162eea0, C4<>;
L_0x15162e1c0 .functor MUXZ 1, L_0x15162ee00, L_0x15162e150, L_0x15162efc0, C4<>;
L_0x15162e4a0 .part L_0x15162eb50, 1, 1;
L_0x15162e580 .part L_0x15162eb50, 0, 1;
L_0x15162e680 .concat [ 1 1 0 0], L_0x15162ece0, L_0x148068010;
L_0x15162e7d0 .concat [ 1 1 0 0], L_0x15162e1c0, L_0x148068058;
L_0x15162e8f0 .arith/sum 2, L_0x15162e680, L_0x15162e7d0;
L_0x15162ea70 .concat [ 1 1 0 0], L_0x15162f1c0, L_0x1480680a0;
L_0x15162eb50 .arith/sum 2, L_0x15162e8f0, L_0x15162ea70;
S_0x151629430 .scope module, "alu1" "ALU1" 2 10, 2 17 0, S_0x151619490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x15162f260 .functor NOT 1, L_0x15162ffc0, C4<0>, C4<0>, C4<0>;
L_0x15162f3f0 .functor NOT 1, L_0x1516300e0, C4<0>, C4<0>, C4<0>;
L_0x15162f580 .functor AND 1, L_0x15162f2d0, L_0x15162f460, C4<1>, C4<1>;
L_0x15162f670 .functor OR 1, L_0x15162f2d0, L_0x15162f460, C4<0>, C4<0>;
v0x1516296e0_0 .net *"_ivl_15", 1 0, L_0x15162f8c0;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x151629780_0 .net *"_ivl_18", 0 0, L_0x1480680e8;  1 drivers
v0x151629830_0 .net *"_ivl_19", 1 0, L_0x15162fa10;  1 drivers
L_0x148068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1516298f0_0 .net *"_ivl_22", 0 0, L_0x148068130;  1 drivers
v0x1516299a0_0 .net *"_ivl_23", 1 0, L_0x15162fb90;  1 drivers
v0x151629a90_0 .net *"_ivl_25", 1 0, L_0x15162fd10;  1 drivers
L_0x148068178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x151629b40_0 .net *"_ivl_28", 0 0, L_0x148068178;  1 drivers
v0x151629bf0_0 .net *"_ivl_29", 1 0, L_0x15162fe30;  1 drivers
v0x151629ca0_0 .net "a", 0 0, L_0x15162ffc0;  1 drivers
v0x151629db0_0 .net "a1", 0 0, L_0x15162f2d0;  1 drivers
v0x151629e40_0 .net "a_and_b", 0 0, L_0x15162f580;  1 drivers
v0x151629ee0_0 .net "a_inv", 0 0, L_0x15162f260;  1 drivers
v0x151629f80_0 .net "a_or_b", 0 0, L_0x15162f670;  1 drivers
v0x15162a020_0 .net "ainvert", 0 0, L_0x151630180;  1 drivers
v0x15162a0c0_0 .net "b", 0 0, L_0x1516300e0;  1 drivers
v0x15162a160_0 .net "b1", 0 0, L_0x15162f460;  1 drivers
v0x15162a200_0 .net "b_inv", 0 0, L_0x15162f3f0;  1 drivers
v0x15162a390_0 .net "binvert", 0 0, L_0x151630270;  1 drivers
v0x15162a420_0 .net "carryin", 0 0, L_0x15162e4a0;  alias, 1 drivers
v0x15162a4b0_0 .net "carryout", 0 0, L_0x15162f6e0;  alias, 1 drivers
L_0x1480681c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162a540_0 .net "less", 0 0, L_0x1480681c0;  1 drivers
v0x15162a5d0_0 .net "op", 1 0, L_0x151630310;  1 drivers
v0x15162a660_0 .var "result", 0 0;
v0x15162a6f0_0 .net "sum", 0 0, L_0x15162f7c0;  1 drivers
E_0x151629680/0 .event edge, v0x15162a5d0_0, v0x15162a540_0, v0x15162a6f0_0, v0x151629f80_0;
E_0x151629680/1 .event edge, v0x151629e40_0;
E_0x151629680 .event/or E_0x151629680/0, E_0x151629680/1;
L_0x15162f2d0 .functor MUXZ 1, L_0x15162ffc0, L_0x15162f260, L_0x151630180, C4<>;
L_0x15162f460 .functor MUXZ 1, L_0x1516300e0, L_0x15162f3f0, L_0x151630270, C4<>;
L_0x15162f6e0 .part L_0x15162fe30, 1, 1;
L_0x15162f7c0 .part L_0x15162fe30, 0, 1;
L_0x15162f8c0 .concat [ 1 1 0 0], L_0x15162ffc0, L_0x1480680e8;
L_0x15162fa10 .concat [ 1 1 0 0], L_0x15162f460, L_0x148068130;
L_0x15162fb90 .arith/sum 2, L_0x15162f8c0, L_0x15162fa10;
L_0x15162fd10 .concat [ 1 1 0 0], L_0x15162e4a0, L_0x148068178;
L_0x15162fe30 .arith/sum 2, L_0x15162fb90, L_0x15162fd10;
S_0x15162a830 .scope module, "alu2" "ALU1" 2 11, 2 17 0, S_0x151619490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x15162f140 .functor NOT 1, L_0x1516311a0, C4<0>, C4<0>, C4<0>;
L_0x1516305f0 .functor NOT 1, L_0x151631340, C4<0>, C4<0>, C4<0>;
L_0x151630780 .functor AND 1, L_0x151630510, L_0x151630660, C4<1>, C4<1>;
L_0x151630870 .functor OR 1, L_0x151630510, L_0x151630660, C4<0>, C4<0>;
v0x15162ab50_0 .net *"_ivl_15", 1 0, L_0x151630aa0;  1 drivers
L_0x148068208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162ac10_0 .net *"_ivl_18", 0 0, L_0x148068208;  1 drivers
v0x15162acc0_0 .net *"_ivl_19", 1 0, L_0x151630bf0;  1 drivers
L_0x148068250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162ad80_0 .net *"_ivl_22", 0 0, L_0x148068250;  1 drivers
v0x15162ae30_0 .net *"_ivl_23", 1 0, L_0x151630db0;  1 drivers
v0x15162af20_0 .net *"_ivl_25", 1 0, L_0x151630ef0;  1 drivers
L_0x148068298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162afd0_0 .net *"_ivl_28", 0 0, L_0x148068298;  1 drivers
v0x15162b080_0 .net *"_ivl_29", 1 0, L_0x151631010;  1 drivers
v0x15162b130_0 .net "a", 0 0, L_0x1516311a0;  1 drivers
v0x15162b240_0 .net "a1", 0 0, L_0x151630510;  1 drivers
v0x15162b2d0_0 .net "a_and_b", 0 0, L_0x151630780;  1 drivers
v0x15162b370_0 .net "a_inv", 0 0, L_0x15162f140;  1 drivers
v0x15162b410_0 .net "a_or_b", 0 0, L_0x151630870;  1 drivers
v0x15162b4b0_0 .net "ainvert", 0 0, L_0x1516314d0;  1 drivers
v0x15162b550_0 .net "b", 0 0, L_0x151631340;  1 drivers
v0x15162b5f0_0 .net "b1", 0 0, L_0x151630660;  1 drivers
v0x15162b690_0 .net "b_inv", 0 0, L_0x1516305f0;  1 drivers
v0x15162b820_0 .net "binvert", 0 0, L_0x151631570;  1 drivers
v0x15162b8b0_0 .net "carryin", 0 0, L_0x15162f6e0;  alias, 1 drivers
v0x15162b940_0 .net "carryout", 0 0, L_0x1516308e0;  alias, 1 drivers
L_0x1480682e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162b9d0_0 .net "less", 0 0, L_0x1480682e0;  1 drivers
v0x15162ba60_0 .net "op", 1 0, L_0x151631690;  1 drivers
v0x15162baf0_0 .var "result", 0 0;
v0x15162bb80_0 .net "sum", 0 0, L_0x1516309a0;  1 drivers
E_0x15162aaf0/0 .event edge, v0x15162ba60_0, v0x15162b9d0_0, v0x15162bb80_0, v0x15162b410_0;
E_0x15162aaf0/1 .event edge, v0x15162b2d0_0;
E_0x15162aaf0 .event/or E_0x15162aaf0/0, E_0x15162aaf0/1;
L_0x151630510 .functor MUXZ 1, L_0x1516311a0, L_0x15162f140, L_0x1516314d0, C4<>;
L_0x151630660 .functor MUXZ 1, L_0x151631340, L_0x1516305f0, L_0x151631570, C4<>;
L_0x1516308e0 .part L_0x151631010, 1, 1;
L_0x1516309a0 .part L_0x151631010, 0, 1;
L_0x151630aa0 .concat [ 1 1 0 0], L_0x1516311a0, L_0x148068208;
L_0x151630bf0 .concat [ 1 1 0 0], L_0x151630660, L_0x148068250;
L_0x151630db0 .arith/sum 2, L_0x151630aa0, L_0x151630bf0;
L_0x151630ef0 .concat [ 1 1 0 0], L_0x15162f6e0, L_0x148068298;
L_0x151631010 .arith/sum 2, L_0x151630db0, L_0x151630ef0;
S_0x15162bcc0 .scope module, "alu3" "ALUmsb" 2 12, 2 39 0, S_0x151619490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
    .port_info 9 /OUTPUT 1 "sum";
L_0x151631460 .functor NOT 1, L_0x151632340, C4<0>, C4<0>, C4<0>;
L_0x1516317d0 .functor NOT 1, L_0x1516324f0, C4<0>, C4<0>, C4<0>;
L_0x151631920 .functor AND 1, L_0x151631730, L_0x151631840, C4<1>, C4<1>;
L_0x151631a10 .functor OR 1, L_0x151631730, L_0x151631840, C4<0>, C4<0>;
v0x15162bfe0_0 .net *"_ivl_15", 1 0, L_0x151631c80;  1 drivers
L_0x148068328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162c0a0_0 .net *"_ivl_18", 0 0, L_0x148068328;  1 drivers
v0x15162c150_0 .net *"_ivl_19", 1 0, L_0x151631dd0;  1 drivers
L_0x148068370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162c210_0 .net *"_ivl_22", 0 0, L_0x148068370;  1 drivers
v0x15162c2c0_0 .net *"_ivl_23", 1 0, L_0x151631f10;  1 drivers
v0x15162c3b0_0 .net *"_ivl_25", 1 0, L_0x151632090;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162c460_0 .net *"_ivl_28", 0 0, L_0x1480683b8;  1 drivers
v0x15162c510_0 .net *"_ivl_29", 1 0, L_0x1516321b0;  1 drivers
v0x15162c5c0_0 .net "a", 0 0, L_0x151632340;  1 drivers
v0x15162c6d0_0 .net "a1", 0 0, L_0x151631730;  1 drivers
v0x15162c760_0 .net "a_and_b", 0 0, L_0x151631920;  1 drivers
v0x15162c800_0 .net "a_inv", 0 0, L_0x151631460;  1 drivers
v0x15162c8a0_0 .net "a_or_b", 0 0, L_0x151631a10;  1 drivers
v0x15162c940_0 .net "ainvert", 0 0, L_0x151632590;  1 drivers
v0x15162c9e0_0 .net "b", 0 0, L_0x1516324f0;  1 drivers
v0x15162ca80_0 .net "b1", 0 0, L_0x151631840;  1 drivers
v0x15162cb20_0 .net "b_inv", 0 0, L_0x1516317d0;  1 drivers
v0x15162ccb0_0 .net "binvert", 0 0, L_0x1516326d0;  1 drivers
v0x15162cd40_0 .net "carryin", 0 0, L_0x1516308e0;  alias, 1 drivers
v0x15162cdd0_0 .net "carryout", 0 0, L_0x151631aa0;  alias, 1 drivers
L_0x148068400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15162ce60_0 .net "less", 0 0, L_0x148068400;  1 drivers
v0x15162cef0_0 .net "op", 1 0, L_0x151632770;  1 drivers
v0x15162cf80_0 .var "result", 0 0;
v0x15162d010_0 .net "sum", 0 0, L_0x151631ba0;  alias, 1 drivers
E_0x15162bf70/0 .event edge, v0x15162cef0_0, v0x15162ce60_0, v0x1516290c0_0, v0x15162c8a0_0;
E_0x15162bf70/1 .event edge, v0x15162c760_0;
E_0x15162bf70 .event/or E_0x15162bf70/0, E_0x15162bf70/1;
L_0x151631730 .functor MUXZ 1, L_0x151632340, L_0x151631460, L_0x151632590, C4<>;
L_0x151631840 .functor MUXZ 1, L_0x1516324f0, L_0x1516317d0, L_0x1516326d0, C4<>;
L_0x151631aa0 .part L_0x1516321b0, 1, 1;
L_0x151631ba0 .part L_0x1516321b0, 0, 1;
L_0x151631c80 .concat [ 1 1 0 0], L_0x151632340, L_0x148068328;
L_0x151631dd0 .concat [ 1 1 0 0], L_0x151631840, L_0x148068370;
L_0x151631f10 .arith/sum 2, L_0x151631c80, L_0x151631dd0;
L_0x151632090 .concat [ 1 1 0 0], L_0x1516308e0, L_0x1480683b8;
L_0x1516321b0 .arith/sum 2, L_0x151631f10, L_0x151632090;
    .scope S_0x151619f30;
T_0 ;
    %wait E_0x1516148b0;
    %load/vec4 v0x151629160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x1516289c0_0;
    %store/vec4 v0x151629210_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x151628b00_0;
    %store/vec4 v0x151629210_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x1516292b0_0;
    %store/vec4 v0x151629210_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x1516290c0_0;
    %store/vec4 v0x151629210_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x151629430;
T_1 ;
    %wait E_0x151629680;
    %load/vec4 v0x15162a5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x151629e40_0;
    %store/vec4 v0x15162a660_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x151629f80_0;
    %store/vec4 v0x15162a660_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x15162a6f0_0;
    %store/vec4 v0x15162a660_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x15162a540_0;
    %store/vec4 v0x15162a660_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15162a830;
T_2 ;
    %wait E_0x15162aaf0;
    %load/vec4 v0x15162ba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x15162b2d0_0;
    %store/vec4 v0x15162baf0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x15162b410_0;
    %store/vec4 v0x15162baf0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x15162bb80_0;
    %store/vec4 v0x15162baf0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x15162b9d0_0;
    %store/vec4 v0x15162baf0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15162bcc0;
T_3 ;
    %wait E_0x15162bf70;
    %load/vec4 v0x15162cef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x15162c760_0;
    %store/vec4 v0x15162cf80_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x15162c8a0_0;
    %store/vec4 v0x15162cf80_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x15162d010_0;
    %store/vec4 v0x15162cf80_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x15162ce60_0;
    %store/vec4 v0x15162cf80_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x151619bf0;
T_4 ;
    %vpi_call 2 69 "$display", "op   a        b        result   zero" {0 0 0};
    %vpi_call 2 70 "$monitor", "%b %b(%d) %b(%d) %b(%d) %b", v0x15162dcf0_0, v0x15162dbb0_0, v0x15162dbb0_0, v0x15162dc60_0, v0x15162dc60_0, v0x15162ddc0_0, v0x15162ddc0_0, v0x15162de70_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x15162dcf0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15162dbb0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15162dc60_0, 0, 4;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU4-mixed.vl";
