{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695349609418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695349609418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 23:26:49 2023 " "Processing started: Thu Sep 21 23:26:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695349609418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349609418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349609418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695349609606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695349609606 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SomadorSubtrator.v(25) " "Verilog HDL warning at SomadorSubtrator.v(25): extended using \"x\" or \"z\"" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349614391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SomadorSubtrator.v(28) " "Verilog HDL warning at SomadorSubtrator.v(28): extended using \"x\" or \"z\"" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349614391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_REM_e_MUX_AA " "Found entity 1: ALS_REM_e_MUX_AA" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Saida " "Found entity 1: ALS_Registrador_de_Saida" {  } { { "../ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Instrucao " "Found entity 1: ALS_Registrador_de_Instrucao" {  } { { "../ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_B " "Found entity 1: ALS_Registrador_B" {  } { { "../ALS_Registrador_B/ALS_Registrador_B.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_B/ALS_Registrador_B.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_RAM16x8.v(37) " "Verilog HDL warning at ALS_RAM16x8.v(37): extended using \"x\" or \"z\"" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349614395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_RAM16x8 " "Found entity 1: ALS_RAM16x8" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Controlador_Sequenciador " "Found entity 1: ALS_Controlador_Sequenciador" {  } { { "../ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_Contador_de_Programa.v(16) " "Verilog HDL warning at ALS_Contador_de_Programa.v(16): extended using \"x\" or \"z\"" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349614397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Contador_de_Programa " "Found entity 1: ALS_Contador_de_Programa" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Contador_Anel " "Found entity 1: ALS_Contador_Anel" {  } { { "../ALS_Contador_Anel/ALS_Contador_Anel.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_Anel/ALS_Contador_Anel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_CI74173.v(23) " "Verilog HDL warning at ALS_CI74173.v(23): extended using \"x\" or \"z\"" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349614398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74173 " "Found entity 1: ALS_CI74173" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74157 " "Found entity 1: ALS_CI74157" {  } { { "../ALS_CI74157/ALS_CI74157.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74157/ALS_CI74157.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_Acumulador.v(28) " "Verilog HDL warning at ALS_Acumulador.v(28): extended using \"x\" or \"z\"" {  } { { "../ALS_Acumulador/ALS_Acumulador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349614400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Acumulador " "Found entity 1: ALS_Acumulador" {  } { { "../ALS_Acumulador/ALS_Acumulador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sap1_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1_Verilog " "Found entity 1: SAP1_Verilog" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349614401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614401 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \";\" SAP1_Test.v(88) " "Verilog HDL syntax error at SAP1_Test.v(88) near text: \"/\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SAP1_Test.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Test.v" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695349614402 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SAP1_Test SAP1_Test.v(1) " "Ignored design unit \"SAP1_Test\" at SAP1_Test.v(1) due to previous errors" {  } { { "SAP1_Test.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Test.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695349614402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1_test.v 0 0 " "Found 0 design units, including 0 entities, in source file sap1_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg " "Generated suppressed messages file C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695349614449 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 21 23:26:54 2023 " "Processing ended: Thu Sep 21 23:26:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695349614449 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695349614449 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695349614449 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349614449 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349615058 ""}
