rtl/verilog/wb/mpsoc_wb_raminfr.v
rtl/verilog/wb/mpsoc_wb_uart.v
rtl/verilog/wb/mpsoc_wb_uart_peripheral_bridge.v
rtl/verilog/wb/mpsoc_wb_uart_receiver.v
rtl/verilog/wb/mpsoc_wb_uart_regs.v
rtl/verilog/wb/mpsoc_wb_uart_rfifo.v
rtl/verilog/wb/mpsoc_wb_uart_sync_flops.v
rtl/verilog/wb/mpsoc_wb_uart_tfifo.v
rtl/verilog/wb/mpsoc_wb_uart_transmitter.v

bench/verilog/bfm/mpsoc_msi_wb_bfm_master.v
bench/verilog/bfm/mpsoc_msi_wb_bfm_memory.v
bench/verilog/bfm/mpsoc_msi_wb_bfm_slave.v
bench/verilog/bfm/mpsoc_msi_wb_bfm_transactor.v
bench/verilog/regression/vlog_tap_generator.v
bench/verilog/regression/vlog_tb_utils.v
bench/verilog/regression/wb_uart_tb.v



