
ESE680A_ApplicationCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00011ae0  00008000  00008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001e8  20000000  00019ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000d18  200001e8  00019cc8  000201e8  2**2
                  ALLOC
  3 .stack        00002000  20000f00  0001a9e0  000201e8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006284a  00000000  00000000  00020269  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007a46  00000000  00000000  00082ab3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007c1a  00000000  00000000  0008a4f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000015e0  00000000  00000000  00092113  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001420  00000000  00000000  000936f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023c8b  00000000  00000000  00094b13  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00021267  00000000  00000000  000b879e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009546a  00000000  00000000  000d9a05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000578c  00000000  00000000  0016ee70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00008000 <exception_table>:
    8000:	00 2f 00 20 b9 0a 01 00 b1 0b 01 00 b1 0b 01 00     ./. ............
	...
    802c:	b1 0b 01 00 00 00 00 00 00 00 00 00 b1 0b 01 00     ................
    803c:	b1 0b 01 00 b1 0b 01 00 b1 0b 01 00 b1 0b 01 00     ................
    804c:	09 e1 00 00 1d dc 00 00 b1 0b 01 00 b1 0b 01 00     ................
    805c:	b1 0b 01 00 b1 0b 01 00 85 26 01 00 9d 26 01 00     .........&...&..
    806c:	b5 26 01 00 cd 26 01 00 e5 26 01 00 fd 26 01 00     .&...&...&...&..
    807c:	0d ed 00 00 21 ed 00 00 35 ed 00 00 b1 0b 01 00     ....!...5.......
    808c:	b1 0b 01 00 b1 0b 01 00 00 00 00 00 00 00 00 00     ................
    809c:	b1 0b 01 00 b1 0b 01 00 b1 0b 01 00 b1 0b 01 00     ................
    80ac:	b1 0b 01 00 00 00 00 00                             ........

000080b4 <__do_global_dtors_aux>:
    80b4:	b510      	push	{r4, lr}
    80b6:	4c06      	ldr	r4, [pc, #24]	; (80d0 <__do_global_dtors_aux+0x1c>)
    80b8:	7823      	ldrb	r3, [r4, #0]
    80ba:	2b00      	cmp	r3, #0
    80bc:	d107      	bne.n	80ce <__do_global_dtors_aux+0x1a>
    80be:	4b05      	ldr	r3, [pc, #20]	; (80d4 <__do_global_dtors_aux+0x20>)
    80c0:	2b00      	cmp	r3, #0
    80c2:	d002      	beq.n	80ca <__do_global_dtors_aux+0x16>
    80c4:	4804      	ldr	r0, [pc, #16]	; (80d8 <__do_global_dtors_aux+0x24>)
    80c6:	e000      	b.n	80ca <__do_global_dtors_aux+0x16>
    80c8:	bf00      	nop
    80ca:	2301      	movs	r3, #1
    80cc:	7023      	strb	r3, [r4, #0]
    80ce:	bd10      	pop	{r4, pc}
    80d0:	200001e8 	.word	0x200001e8
    80d4:	00000000 	.word	0x00000000
    80d8:	00019ae0 	.word	0x00019ae0

000080dc <frame_dummy>:
    80dc:	4b08      	ldr	r3, [pc, #32]	; (8100 <frame_dummy+0x24>)
    80de:	b510      	push	{r4, lr}
    80e0:	2b00      	cmp	r3, #0
    80e2:	d003      	beq.n	80ec <frame_dummy+0x10>
    80e4:	4907      	ldr	r1, [pc, #28]	; (8104 <frame_dummy+0x28>)
    80e6:	4808      	ldr	r0, [pc, #32]	; (8108 <frame_dummy+0x2c>)
    80e8:	e000      	b.n	80ec <frame_dummy+0x10>
    80ea:	bf00      	nop
    80ec:	4807      	ldr	r0, [pc, #28]	; (810c <frame_dummy+0x30>)
    80ee:	6803      	ldr	r3, [r0, #0]
    80f0:	2b00      	cmp	r3, #0
    80f2:	d100      	bne.n	80f6 <frame_dummy+0x1a>
    80f4:	bd10      	pop	{r4, pc}
    80f6:	4b06      	ldr	r3, [pc, #24]	; (8110 <frame_dummy+0x34>)
    80f8:	2b00      	cmp	r3, #0
    80fa:	d0fb      	beq.n	80f4 <frame_dummy+0x18>
    80fc:	4798      	blx	r3
    80fe:	e7f9      	b.n	80f4 <frame_dummy+0x18>
    8100:	00000000 	.word	0x00000000
    8104:	200001ec 	.word	0x200001ec
    8108:	00019ae0 	.word	0x00019ae0
    810c:	00019ae0 	.word	0x00019ae0
    8110:	00000000 	.word	0x00000000

00008114 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8114:	b580      	push	{r7, lr}
    8116:	b084      	sub	sp, #16
    8118:	af00      	add	r7, sp, #0
    811a:	0002      	movs	r2, r0
    811c:	1dfb      	adds	r3, r7, #7
    811e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8120:	230f      	movs	r3, #15
    8122:	18fb      	adds	r3, r7, r3
    8124:	1dfa      	adds	r2, r7, #7
    8126:	7812      	ldrb	r2, [r2, #0]
    8128:	09d2      	lsrs	r2, r2, #7
    812a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    812c:	230e      	movs	r3, #14
    812e:	18fb      	adds	r3, r7, r3
    8130:	1dfa      	adds	r2, r7, #7
    8132:	7812      	ldrb	r2, [r2, #0]
    8134:	0952      	lsrs	r2, r2, #5
    8136:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8138:	4b0d      	ldr	r3, [pc, #52]	; (8170 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    813a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    813c:	230f      	movs	r3, #15
    813e:	18fb      	adds	r3, r7, r3
    8140:	781b      	ldrb	r3, [r3, #0]
    8142:	2b00      	cmp	r3, #0
    8144:	d10f      	bne.n	8166 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    8146:	230f      	movs	r3, #15
    8148:	18fb      	adds	r3, r7, r3
    814a:	781b      	ldrb	r3, [r3, #0]
    814c:	009b      	lsls	r3, r3, #2
    814e:	2210      	movs	r2, #16
    8150:	4694      	mov	ip, r2
    8152:	44bc      	add	ip, r7
    8154:	4463      	add	r3, ip
    8156:	3b08      	subs	r3, #8
    8158:	681a      	ldr	r2, [r3, #0]
    815a:	230e      	movs	r3, #14
    815c:	18fb      	adds	r3, r7, r3
    815e:	781b      	ldrb	r3, [r3, #0]
    8160:	01db      	lsls	r3, r3, #7
    8162:	18d3      	adds	r3, r2, r3
    8164:	e000      	b.n	8168 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    8166:	2300      	movs	r3, #0
	}
}
    8168:	0018      	movs	r0, r3
    816a:	46bd      	mov	sp, r7
    816c:	b004      	add	sp, #16
    816e:	bd80      	pop	{r7, pc}
    8170:	41004400 	.word	0x41004400

00008174 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8174:	b580      	push	{r7, lr}
    8176:	b082      	sub	sp, #8
    8178:	af00      	add	r7, sp, #0
    817a:	0002      	movs	r2, r0
    817c:	1dfb      	adds	r3, r7, #7
    817e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8180:	1dfb      	adds	r3, r7, #7
    8182:	781b      	ldrb	r3, [r3, #0]
    8184:	0018      	movs	r0, r3
    8186:	4b03      	ldr	r3, [pc, #12]	; (8194 <port_get_group_from_gpio_pin+0x20>)
    8188:	4798      	blx	r3
    818a:	0003      	movs	r3, r0
}
    818c:	0018      	movs	r0, r3
    818e:	46bd      	mov	sp, r7
    8190:	b002      	add	sp, #8
    8192:	bd80      	pop	{r7, pc}
    8194:	00008115 	.word	0x00008115

00008198 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    8198:	b580      	push	{r7, lr}
    819a:	b082      	sub	sp, #8
    819c:	af00      	add	r7, sp, #0
    819e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    81a0:	687b      	ldr	r3, [r7, #4]
    81a2:	2200      	movs	r2, #0
    81a4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    81a6:	687b      	ldr	r3, [r7, #4]
    81a8:	2201      	movs	r2, #1
    81aa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    81ac:	687b      	ldr	r3, [r7, #4]
    81ae:	2200      	movs	r2, #0
    81b0:	709a      	strb	r2, [r3, #2]
}
    81b2:	46c0      	nop			; (mov r8, r8)
    81b4:	46bd      	mov	sp, r7
    81b6:	b002      	add	sp, #8
    81b8:	bd80      	pop	{r7, pc}
	...

000081bc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    81bc:	b580      	push	{r7, lr}
    81be:	b084      	sub	sp, #16
    81c0:	af00      	add	r7, sp, #0
    81c2:	0002      	movs	r2, r0
    81c4:	1dfb      	adds	r3, r7, #7
    81c6:	701a      	strb	r2, [r3, #0]
    81c8:	1dbb      	adds	r3, r7, #6
    81ca:	1c0a      	adds	r2, r1, #0
    81cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    81ce:	1dfb      	adds	r3, r7, #7
    81d0:	781b      	ldrb	r3, [r3, #0]
    81d2:	0018      	movs	r0, r3
    81d4:	4b0d      	ldr	r3, [pc, #52]	; (820c <port_pin_set_output_level+0x50>)
    81d6:	4798      	blx	r3
    81d8:	0003      	movs	r3, r0
    81da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    81dc:	1dfb      	adds	r3, r7, #7
    81de:	781b      	ldrb	r3, [r3, #0]
    81e0:	221f      	movs	r2, #31
    81e2:	4013      	ands	r3, r2
    81e4:	2201      	movs	r2, #1
    81e6:	409a      	lsls	r2, r3
    81e8:	0013      	movs	r3, r2
    81ea:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    81ec:	1dbb      	adds	r3, r7, #6
    81ee:	781b      	ldrb	r3, [r3, #0]
    81f0:	2b00      	cmp	r3, #0
    81f2:	d003      	beq.n	81fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    81f4:	68fb      	ldr	r3, [r7, #12]
    81f6:	68ba      	ldr	r2, [r7, #8]
    81f8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    81fa:	e002      	b.n	8202 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    81fc:	68fb      	ldr	r3, [r7, #12]
    81fe:	68ba      	ldr	r2, [r7, #8]
    8200:	615a      	str	r2, [r3, #20]
}
    8202:	46c0      	nop			; (mov r8, r8)
    8204:	46bd      	mov	sp, r7
    8206:	b004      	add	sp, #16
    8208:	bd80      	pop	{r7, pc}
    820a:	46c0      	nop			; (mov r8, r8)
    820c:	00008175 	.word	0x00008175

00008210 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    8210:	b580      	push	{r7, lr}
    8212:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    8214:	4b04      	ldr	r3, [pc, #16]	; (8228 <system_interrupt_enable_global+0x18>)
    8216:	2201      	movs	r2, #1
    8218:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    821a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    821e:	b662      	cpsie	i
}
    8220:	46c0      	nop			; (mov r8, r8)
    8222:	46bd      	mov	sp, r7
    8224:	bd80      	pop	{r7, pc}
    8226:	46c0      	nop			; (mov r8, r8)
    8228:	2000000c 	.word	0x2000000c

0000822c <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    822c:	b580      	push	{r7, lr}
    822e:	af00      	add	r7, sp, #0
	if (gpfIsr) {
    8230:	4b04      	ldr	r3, [pc, #16]	; (8244 <chip_isr+0x18>)
    8232:	681b      	ldr	r3, [r3, #0]
    8234:	2b00      	cmp	r3, #0
    8236:	d002      	beq.n	823e <chip_isr+0x12>
		gpfIsr();
    8238:	4b02      	ldr	r3, [pc, #8]	; (8244 <chip_isr+0x18>)
    823a:	681b      	ldr	r3, [r3, #0]
    823c:	4798      	blx	r3
	}
}
    823e:	46c0      	nop			; (mov r8, r8)
    8240:	46bd      	mov	sp, r7
    8242:	bd80      	pop	{r7, pc}
    8244:	20000204 	.word	0x20000204

00008248 <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
    8248:	b580      	push	{r7, lr}
    824a:	b082      	sub	sp, #8
    824c:	af00      	add	r7, sp, #0
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);
    824e:	1d3b      	adds	r3, r7, #4
    8250:	0018      	movs	r0, r3
    8252:	4b10      	ldr	r3, [pc, #64]	; (8294 <init_chip_pins+0x4c>)
    8254:	4798      	blx	r3

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8256:	1d3b      	adds	r3, r7, #4
    8258:	2201      	movs	r2, #1
    825a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    825c:	1d3b      	adds	r3, r7, #4
    825e:	0019      	movs	r1, r3
    8260:	201b      	movs	r0, #27
    8262:	4b0d      	ldr	r3, [pc, #52]	; (8298 <init_chip_pins+0x50>)
    8264:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    8266:	1d3b      	adds	r3, r7, #4
    8268:	0019      	movs	r1, r3
    826a:	201c      	movs	r0, #28
    826c:	4b0a      	ldr	r3, [pc, #40]	; (8298 <init_chip_pins+0x50>)
    826e:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    8270:	1d3b      	adds	r3, r7, #4
    8272:	0019      	movs	r1, r3
    8274:	2028      	movs	r0, #40	; 0x28
    8276:	4b08      	ldr	r3, [pc, #32]	; (8298 <init_chip_pins+0x50>)
    8278:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
    827a:	2100      	movs	r1, #0
    827c:	201c      	movs	r0, #28
    827e:	4b07      	ldr	r3, [pc, #28]	; (829c <init_chip_pins+0x54>)
    8280:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
    8282:	2100      	movs	r1, #0
    8284:	201b      	movs	r0, #27
    8286:	4b05      	ldr	r3, [pc, #20]	; (829c <init_chip_pins+0x54>)
    8288:	4798      	blx	r3
}
    828a:	46c0      	nop			; (mov r8, r8)
    828c:	46bd      	mov	sp, r7
    828e:	b002      	add	sp, #8
    8290:	bd80      	pop	{r7, pc}
    8292:	46c0      	nop			; (mov r8, r8)
    8294:	00008199 	.word	0x00008199
    8298:	00011f8d 	.word	0x00011f8d
    829c:	000081bd 	.word	0x000081bd

000082a0 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
    82a0:	b580      	push	{r7, lr}
    82a2:	af00      	add	r7, sp, #0
	gpfIsr = NULL;
    82a4:	4b0c      	ldr	r3, [pc, #48]	; (82d8 <nm_bsp_init+0x38>)
    82a6:	2200      	movs	r2, #0
    82a8:	601a      	str	r2, [r3, #0]

	/* Initialize chip IOs. */
	init_chip_pins();
    82aa:	4b0c      	ldr	r3, [pc, #48]	; (82dc <nm_bsp_init+0x3c>)
    82ac:	4798      	blx	r3

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    82ae:	4b0c      	ldr	r3, [pc, #48]	; (82e0 <nm_bsp_init+0x40>)
    82b0:	681b      	ldr	r3, [r3, #0]
    82b2:	2201      	movs	r2, #1
    82b4:	4013      	ands	r3, r2
    82b6:	d004      	beq.n	82c2 <nm_bsp_init+0x22>
    82b8:	4b09      	ldr	r3, [pc, #36]	; (82e0 <nm_bsp_init+0x40>)
    82ba:	681b      	ldr	r3, [r3, #0]
    82bc:	2202      	movs	r2, #2
    82be:	4013      	ands	r3, r2
    82c0:	d101      	bne.n	82c6 <nm_bsp_init+0x26>
	    delay_init();
    82c2:	4b08      	ldr	r3, [pc, #32]	; (82e4 <nm_bsp_init+0x44>)
    82c4:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
    82c6:	4b08      	ldr	r3, [pc, #32]	; (82e8 <nm_bsp_init+0x48>)
    82c8:	4798      	blx	r3

	system_interrupt_enable_global();
    82ca:	4b08      	ldr	r3, [pc, #32]	; (82ec <nm_bsp_init+0x4c>)
    82cc:	4798      	blx	r3

	return M2M_SUCCESS;
    82ce:	2300      	movs	r3, #0
}
    82d0:	0018      	movs	r0, r3
    82d2:	46bd      	mov	sp, r7
    82d4:	bd80      	pop	{r7, pc}
    82d6:	46c0      	nop			; (mov r8, r8)
    82d8:	20000204 	.word	0x20000204
    82dc:	00008249 	.word	0x00008249
    82e0:	e000e010 	.word	0xe000e010
    82e4:	00011979 	.word	0x00011979
    82e8:	000082f1 	.word	0x000082f1
    82ec:	00008211 	.word	0x00008211

000082f0 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
    82f0:	b580      	push	{r7, lr}
    82f2:	af00      	add	r7, sp, #0
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
    82f4:	2100      	movs	r1, #0
    82f6:	201c      	movs	r0, #28
    82f8:	4b0c      	ldr	r3, [pc, #48]	; (832c <nm_bsp_reset+0x3c>)
    82fa:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
    82fc:	2100      	movs	r1, #0
    82fe:	201b      	movs	r0, #27
    8300:	4b0a      	ldr	r3, [pc, #40]	; (832c <nm_bsp_reset+0x3c>)
    8302:	4798      	blx	r3
	nm_bsp_sleep(100);
    8304:	2064      	movs	r0, #100	; 0x64
    8306:	4b0a      	ldr	r3, [pc, #40]	; (8330 <nm_bsp_reset+0x40>)
    8308:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
    830a:	2101      	movs	r1, #1
    830c:	201c      	movs	r0, #28
    830e:	4b07      	ldr	r3, [pc, #28]	; (832c <nm_bsp_reset+0x3c>)
    8310:	4798      	blx	r3
	nm_bsp_sleep(100);
    8312:	2064      	movs	r0, #100	; 0x64
    8314:	4b06      	ldr	r3, [pc, #24]	; (8330 <nm_bsp_reset+0x40>)
    8316:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
    8318:	2101      	movs	r1, #1
    831a:	201b      	movs	r0, #27
    831c:	4b03      	ldr	r3, [pc, #12]	; (832c <nm_bsp_reset+0x3c>)
    831e:	4798      	blx	r3
	nm_bsp_sleep(100);
    8320:	2064      	movs	r0, #100	; 0x64
    8322:	4b03      	ldr	r3, [pc, #12]	; (8330 <nm_bsp_reset+0x40>)
    8324:	4798      	blx	r3
}
    8326:	46c0      	nop			; (mov r8, r8)
    8328:	46bd      	mov	sp, r7
    832a:	bd80      	pop	{r7, pc}
    832c:	000081bd 	.word	0x000081bd
    8330:	00008335 	.word	0x00008335

00008334 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    8334:	b580      	push	{r7, lr}
    8336:	b082      	sub	sp, #8
    8338:	af00      	add	r7, sp, #0
    833a:	6078      	str	r0, [r7, #4]
	while (u32TimeMsec--) {
    833c:	e002      	b.n	8344 <nm_bsp_sleep+0x10>
		delay_ms(1);
    833e:	2001      	movs	r0, #1
    8340:	4b05      	ldr	r3, [pc, #20]	; (8358 <nm_bsp_sleep+0x24>)
    8342:	4798      	blx	r3
	while (u32TimeMsec--) {
    8344:	687b      	ldr	r3, [r7, #4]
    8346:	1e5a      	subs	r2, r3, #1
    8348:	607a      	str	r2, [r7, #4]
    834a:	2b00      	cmp	r3, #0
    834c:	d1f7      	bne.n	833e <nm_bsp_sleep+0xa>
	}
}
    834e:	46c0      	nop			; (mov r8, r8)
    8350:	46bd      	mov	sp, r7
    8352:	b002      	add	sp, #8
    8354:	bd80      	pop	{r7, pc}
    8356:	46c0      	nop			; (mov r8, r8)
    8358:	000119d1 	.word	0x000119d1

0000835c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    835c:	b580      	push	{r7, lr}
    835e:	b086      	sub	sp, #24
    8360:	af00      	add	r7, sp, #0
    8362:	6078      	str	r0, [r7, #4]
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    8364:	4b15      	ldr	r3, [pc, #84]	; (83bc <nm_bsp_register_isr+0x60>)
    8366:	687a      	ldr	r2, [r7, #4]
    8368:	601a      	str	r2, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    836a:	230c      	movs	r3, #12
    836c:	18fb      	adds	r3, r7, r3
    836e:	0018      	movs	r0, r3
    8370:	4b13      	ldr	r3, [pc, #76]	; (83c0 <nm_bsp_register_isr+0x64>)
    8372:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    8374:	230c      	movs	r3, #12
    8376:	18fb      	adds	r3, r7, r3
    8378:	2229      	movs	r2, #41	; 0x29
    837a:	601a      	str	r2, [r3, #0]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    837c:	230c      	movs	r3, #12
    837e:	18fb      	adds	r3, r7, r3
    8380:	2200      	movs	r2, #0
    8382:	605a      	str	r2, [r3, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    8384:	230c      	movs	r3, #12
    8386:	18fb      	adds	r3, r7, r3
    8388:	2201      	movs	r2, #1
    838a:	721a      	strb	r2, [r3, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    838c:	230c      	movs	r3, #12
    838e:	18fb      	adds	r3, r7, r3
    8390:	2202      	movs	r2, #2
    8392:	72da      	strb	r2, [r3, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    8394:	230c      	movs	r3, #12
    8396:	18fb      	adds	r3, r7, r3
    8398:	0019      	movs	r1, r3
    839a:	2009      	movs	r0, #9
    839c:	4b09      	ldr	r3, [pc, #36]	; (83c4 <nm_bsp_register_isr+0x68>)
    839e:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    83a0:	4b09      	ldr	r3, [pc, #36]	; (83c8 <nm_bsp_register_isr+0x6c>)
    83a2:	2200      	movs	r2, #0
    83a4:	2109      	movs	r1, #9
    83a6:	0018      	movs	r0, r3
    83a8:	4b08      	ldr	r3, [pc, #32]	; (83cc <nm_bsp_register_isr+0x70>)
    83aa:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    83ac:	2100      	movs	r1, #0
    83ae:	2009      	movs	r0, #9
    83b0:	4b07      	ldr	r3, [pc, #28]	; (83d0 <nm_bsp_register_isr+0x74>)
    83b2:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    83b4:	46c0      	nop			; (mov r8, r8)
    83b6:	46bd      	mov	sp, r7
    83b8:	b006      	add	sp, #24
    83ba:	bd80      	pop	{r7, pc}
    83bc:	20000204 	.word	0x20000204
    83c0:	0000df29 	.word	0x0000df29
    83c4:	0000df5d 	.word	0x0000df5d
    83c8:	0000822d 	.word	0x0000822d
    83cc:	0000db29 	.word	0x0000db29
    83d0:	0000db8d 	.word	0x0000db8d

000083d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    83d4:	b580      	push	{r7, lr}
    83d6:	b082      	sub	sp, #8
    83d8:	af00      	add	r7, sp, #0
    83da:	0002      	movs	r2, r0
    83dc:	1dfb      	adds	r3, r7, #7
    83de:	701a      	strb	r2, [r3, #0]
	if (u8Enable) {
    83e0:	1dfb      	adds	r3, r7, #7
    83e2:	781b      	ldrb	r3, [r3, #0]
    83e4:	2b00      	cmp	r3, #0
    83e6:	d004      	beq.n	83f2 <nm_bsp_interrupt_ctrl+0x1e>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    83e8:	2100      	movs	r1, #0
    83ea:	2009      	movs	r0, #9
    83ec:	4b05      	ldr	r3, [pc, #20]	; (8404 <nm_bsp_interrupt_ctrl+0x30>)
    83ee:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    83f0:	e003      	b.n	83fa <nm_bsp_interrupt_ctrl+0x26>
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    83f2:	2100      	movs	r1, #0
    83f4:	2009      	movs	r0, #9
    83f6:	4b04      	ldr	r3, [pc, #16]	; (8408 <nm_bsp_interrupt_ctrl+0x34>)
    83f8:	4798      	blx	r3
}
    83fa:	46c0      	nop			; (mov r8, r8)
    83fc:	46bd      	mov	sp, r7
    83fe:	b002      	add	sp, #8
    8400:	bd80      	pop	{r7, pc}
    8402:	46c0      	nop			; (mov r8, r8)
    8404:	0000db8d 	.word	0x0000db8d
    8408:	0000dbd5 	.word	0x0000dbd5

0000840c <system_pinmux_get_group_from_gpio_pin>:
{
    840c:	b580      	push	{r7, lr}
    840e:	b084      	sub	sp, #16
    8410:	af00      	add	r7, sp, #0
    8412:	0002      	movs	r2, r0
    8414:	1dfb      	adds	r3, r7, #7
    8416:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8418:	230f      	movs	r3, #15
    841a:	18fb      	adds	r3, r7, r3
    841c:	1dfa      	adds	r2, r7, #7
    841e:	7812      	ldrb	r2, [r2, #0]
    8420:	09d2      	lsrs	r2, r2, #7
    8422:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8424:	230e      	movs	r3, #14
    8426:	18fb      	adds	r3, r7, r3
    8428:	1dfa      	adds	r2, r7, #7
    842a:	7812      	ldrb	r2, [r2, #0]
    842c:	0952      	lsrs	r2, r2, #5
    842e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8430:	4b0d      	ldr	r3, [pc, #52]	; (8468 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    8432:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    8434:	230f      	movs	r3, #15
    8436:	18fb      	adds	r3, r7, r3
    8438:	781b      	ldrb	r3, [r3, #0]
    843a:	2b00      	cmp	r3, #0
    843c:	d10f      	bne.n	845e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    843e:	230f      	movs	r3, #15
    8440:	18fb      	adds	r3, r7, r3
    8442:	781b      	ldrb	r3, [r3, #0]
    8444:	009b      	lsls	r3, r3, #2
    8446:	2210      	movs	r2, #16
    8448:	4694      	mov	ip, r2
    844a:	44bc      	add	ip, r7
    844c:	4463      	add	r3, ip
    844e:	3b08      	subs	r3, #8
    8450:	681a      	ldr	r2, [r3, #0]
    8452:	230e      	movs	r3, #14
    8454:	18fb      	adds	r3, r7, r3
    8456:	781b      	ldrb	r3, [r3, #0]
    8458:	01db      	lsls	r3, r3, #7
    845a:	18d3      	adds	r3, r2, r3
    845c:	e000      	b.n	8460 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    845e:	2300      	movs	r3, #0
}
    8460:	0018      	movs	r0, r3
    8462:	46bd      	mov	sp, r7
    8464:	b004      	add	sp, #16
    8466:	bd80      	pop	{r7, pc}
    8468:	41004400 	.word	0x41004400

0000846c <port_get_group_from_gpio_pin>:
{
    846c:	b580      	push	{r7, lr}
    846e:	b082      	sub	sp, #8
    8470:	af00      	add	r7, sp, #0
    8472:	0002      	movs	r2, r0
    8474:	1dfb      	adds	r3, r7, #7
    8476:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8478:	1dfb      	adds	r3, r7, #7
    847a:	781b      	ldrb	r3, [r3, #0]
    847c:	0018      	movs	r0, r3
    847e:	4b03      	ldr	r3, [pc, #12]	; (848c <port_get_group_from_gpio_pin+0x20>)
    8480:	4798      	blx	r3
    8482:	0003      	movs	r3, r0
}
    8484:	0018      	movs	r0, r3
    8486:	46bd      	mov	sp, r7
    8488:	b002      	add	sp, #8
    848a:	bd80      	pop	{r7, pc}
    848c:	0000840d 	.word	0x0000840d

00008490 <port_get_config_defaults>:
{
    8490:	b580      	push	{r7, lr}
    8492:	b082      	sub	sp, #8
    8494:	af00      	add	r7, sp, #0
    8496:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    8498:	687b      	ldr	r3, [r7, #4]
    849a:	2200      	movs	r2, #0
    849c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    849e:	687b      	ldr	r3, [r7, #4]
    84a0:	2201      	movs	r2, #1
    84a2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    84a4:	687b      	ldr	r3, [r7, #4]
    84a6:	2200      	movs	r2, #0
    84a8:	709a      	strb	r2, [r3, #2]
}
    84aa:	46c0      	nop			; (mov r8, r8)
    84ac:	46bd      	mov	sp, r7
    84ae:	b002      	add	sp, #8
    84b0:	bd80      	pop	{r7, pc}
	...

000084b4 <port_pin_set_output_level>:
{
    84b4:	b580      	push	{r7, lr}
    84b6:	b084      	sub	sp, #16
    84b8:	af00      	add	r7, sp, #0
    84ba:	0002      	movs	r2, r0
    84bc:	1dfb      	adds	r3, r7, #7
    84be:	701a      	strb	r2, [r3, #0]
    84c0:	1dbb      	adds	r3, r7, #6
    84c2:	1c0a      	adds	r2, r1, #0
    84c4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    84c6:	1dfb      	adds	r3, r7, #7
    84c8:	781b      	ldrb	r3, [r3, #0]
    84ca:	0018      	movs	r0, r3
    84cc:	4b0d      	ldr	r3, [pc, #52]	; (8504 <port_pin_set_output_level+0x50>)
    84ce:	4798      	blx	r3
    84d0:	0003      	movs	r3, r0
    84d2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    84d4:	1dfb      	adds	r3, r7, #7
    84d6:	781b      	ldrb	r3, [r3, #0]
    84d8:	221f      	movs	r2, #31
    84da:	4013      	ands	r3, r2
    84dc:	2201      	movs	r2, #1
    84de:	409a      	lsls	r2, r3
    84e0:	0013      	movs	r3, r2
    84e2:	60bb      	str	r3, [r7, #8]
	if (level) {
    84e4:	1dbb      	adds	r3, r7, #6
    84e6:	781b      	ldrb	r3, [r3, #0]
    84e8:	2b00      	cmp	r3, #0
    84ea:	d003      	beq.n	84f4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    84ec:	68fb      	ldr	r3, [r7, #12]
    84ee:	68ba      	ldr	r2, [r7, #8]
    84f0:	619a      	str	r2, [r3, #24]
}
    84f2:	e002      	b.n	84fa <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    84f4:	68fb      	ldr	r3, [r7, #12]
    84f6:	68ba      	ldr	r2, [r7, #8]
    84f8:	615a      	str	r2, [r3, #20]
}
    84fa:	46c0      	nop			; (mov r8, r8)
    84fc:	46bd      	mov	sp, r7
    84fe:	b004      	add	sp, #16
    8500:	bd80      	pop	{r7, pc}
    8502:	46c0      	nop			; (mov r8, r8)
    8504:	0000846d 	.word	0x0000846d

00008508 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    8508:	b580      	push	{r7, lr}
    850a:	b082      	sub	sp, #8
    850c:	af00      	add	r7, sp, #0
    850e:	0002      	movs	r2, r0
    8510:	1dfb      	adds	r3, r7, #7
    8512:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8514:	4b06      	ldr	r3, [pc, #24]	; (8530 <system_interrupt_enable+0x28>)
    8516:	1dfa      	adds	r2, r7, #7
    8518:	7812      	ldrb	r2, [r2, #0]
    851a:	0011      	movs	r1, r2
    851c:	221f      	movs	r2, #31
    851e:	400a      	ands	r2, r1
    8520:	2101      	movs	r1, #1
    8522:	4091      	lsls	r1, r2
    8524:	000a      	movs	r2, r1
    8526:	601a      	str	r2, [r3, #0]
}
    8528:	46c0      	nop			; (mov r8, r8)
    852a:	46bd      	mov	sp, r7
    852c:	b002      	add	sp, #8
    852e:	bd80      	pop	{r7, pc}
    8530:	e000e100 	.word	0xe000e100

00008534 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    8534:	b580      	push	{r7, lr}
    8536:	b082      	sub	sp, #8
    8538:	af00      	add	r7, sp, #0
    853a:	0002      	movs	r2, r0
    853c:	1dfb      	adds	r3, r7, #7
    853e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8540:	4a07      	ldr	r2, [pc, #28]	; (8560 <system_interrupt_disable+0x2c>)
    8542:	1dfb      	adds	r3, r7, #7
    8544:	781b      	ldrb	r3, [r3, #0]
    8546:	0019      	movs	r1, r3
    8548:	231f      	movs	r3, #31
    854a:	400b      	ands	r3, r1
    854c:	2101      	movs	r1, #1
    854e:	4099      	lsls	r1, r3
    8550:	000b      	movs	r3, r1
    8552:	0019      	movs	r1, r3
    8554:	2380      	movs	r3, #128	; 0x80
    8556:	50d1      	str	r1, [r2, r3]
}
    8558:	46c0      	nop			; (mov r8, r8)
    855a:	46bd      	mov	sp, r7
    855c:	b002      	add	sp, #8
    855e:	bd80      	pop	{r7, pc}
    8560:	e000e100 	.word	0xe000e100

00008564 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    8564:	b580      	push	{r7, lr}
    8566:	b084      	sub	sp, #16
    8568:	af00      	add	r7, sp, #0
    856a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    856c:	687b      	ldr	r3, [r7, #4]
    856e:	681b      	ldr	r3, [r3, #0]
    8570:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    8572:	68fb      	ldr	r3, [r7, #12]
    8574:	69db      	ldr	r3, [r3, #28]
    8576:	1e5a      	subs	r2, r3, #1
    8578:	4193      	sbcs	r3, r2
    857a:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    857c:	0018      	movs	r0, r3
    857e:	46bd      	mov	sp, r7
    8580:	b004      	add	sp, #16
    8582:	bd80      	pop	{r7, pc}

00008584 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    8584:	b580      	push	{r7, lr}
    8586:	b082      	sub	sp, #8
    8588:	af00      	add	r7, sp, #0
    858a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    858c:	687b      	ldr	r3, [r7, #4]
    858e:	2201      	movs	r2, #1
    8590:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    8592:	687b      	ldr	r3, [r7, #4]
    8594:	2200      	movs	r2, #0
    8596:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    8598:	687b      	ldr	r3, [r7, #4]
    859a:	2200      	movs	r2, #0
    859c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    859e:	687b      	ldr	r3, [r7, #4]
    85a0:	22c0      	movs	r2, #192	; 0xc0
    85a2:	0392      	lsls	r2, r2, #14
    85a4:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    85a6:	687b      	ldr	r3, [r7, #4]
    85a8:	2200      	movs	r2, #0
    85aa:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    85ac:	687b      	ldr	r3, [r7, #4]
    85ae:	2200      	movs	r2, #0
    85b0:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    85b2:	687b      	ldr	r3, [r7, #4]
    85b4:	2201      	movs	r2, #1
    85b6:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    85b8:	687b      	ldr	r3, [r7, #4]
    85ba:	2201      	movs	r2, #1
    85bc:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    85be:	687b      	ldr	r3, [r7, #4]
    85c0:	2200      	movs	r2, #0
    85c2:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    85c4:	687b      	ldr	r3, [r7, #4]
    85c6:	2224      	movs	r2, #36	; 0x24
    85c8:	2100      	movs	r1, #0
    85ca:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    85cc:	687b      	ldr	r3, [r7, #4]
    85ce:	3318      	adds	r3, #24
    85d0:	220c      	movs	r2, #12
    85d2:	2100      	movs	r1, #0
    85d4:	0018      	movs	r0, r3
    85d6:	4b0a      	ldr	r3, [pc, #40]	; (8600 <spi_get_config_defaults+0x7c>)
    85d8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    85da:	687b      	ldr	r3, [r7, #4]
    85dc:	4a09      	ldr	r2, [pc, #36]	; (8604 <spi_get_config_defaults+0x80>)
    85de:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    85e0:	687b      	ldr	r3, [r7, #4]
    85e2:	2200      	movs	r2, #0
    85e4:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    85e6:	687b      	ldr	r3, [r7, #4]
    85e8:	2200      	movs	r2, #0
    85ea:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    85ec:	687b      	ldr	r3, [r7, #4]
    85ee:	2200      	movs	r2, #0
    85f0:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    85f2:	687b      	ldr	r3, [r7, #4]
    85f4:	2200      	movs	r2, #0
    85f6:	635a      	str	r2, [r3, #52]	; 0x34

};
    85f8:	46c0      	nop			; (mov r8, r8)
    85fa:	46bd      	mov	sp, r7
    85fc:	b002      	add	sp, #8
    85fe:	bd80      	pop	{r7, pc}
    8600:	000169e7 	.word	0x000169e7
    8604:	000186a0 	.word	0x000186a0

00008608 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    8608:	b580      	push	{r7, lr}
    860a:	b082      	sub	sp, #8
    860c:	af00      	add	r7, sp, #0
    860e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    8610:	687b      	ldr	r3, [r7, #4]
    8612:	220a      	movs	r2, #10
    8614:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    8616:	687b      	ldr	r3, [r7, #4]
    8618:	2200      	movs	r2, #0
    861a:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    861c:	687b      	ldr	r3, [r7, #4]
    861e:	2200      	movs	r2, #0
    8620:	709a      	strb	r2, [r3, #2]
}
    8622:	46c0      	nop			; (mov r8, r8)
    8624:	46bd      	mov	sp, r7
    8626:	b002      	add	sp, #8
    8628:	bd80      	pop	{r7, pc}
	...

0000862c <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    862c:	b580      	push	{r7, lr}
    862e:	b084      	sub	sp, #16
    8630:	af00      	add	r7, sp, #0
    8632:	6078      	str	r0, [r7, #4]
    8634:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    8636:	683b      	ldr	r3, [r7, #0]
    8638:	781a      	ldrb	r2, [r3, #0]
    863a:	687b      	ldr	r3, [r7, #4]
    863c:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    863e:	683b      	ldr	r3, [r7, #0]
    8640:	785a      	ldrb	r2, [r3, #1]
    8642:	687b      	ldr	r3, [r7, #4]
    8644:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    8646:	683b      	ldr	r3, [r7, #0]
    8648:	789a      	ldrb	r2, [r3, #2]
    864a:	687b      	ldr	r3, [r7, #4]
    864c:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    864e:	230c      	movs	r3, #12
    8650:	18fb      	adds	r3, r7, r3
    8652:	0018      	movs	r0, r3
    8654:	4b0b      	ldr	r3, [pc, #44]	; (8684 <spi_attach_slave+0x58>)
    8656:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    8658:	230c      	movs	r3, #12
    865a:	18fb      	adds	r3, r7, r3
    865c:	2201      	movs	r2, #1
    865e:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    8660:	687b      	ldr	r3, [r7, #4]
    8662:	781b      	ldrb	r3, [r3, #0]
    8664:	220c      	movs	r2, #12
    8666:	18ba      	adds	r2, r7, r2
    8668:	0011      	movs	r1, r2
    866a:	0018      	movs	r0, r3
    866c:	4b06      	ldr	r3, [pc, #24]	; (8688 <spi_attach_slave+0x5c>)
    866e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    8670:	687b      	ldr	r3, [r7, #4]
    8672:	781b      	ldrb	r3, [r3, #0]
    8674:	2101      	movs	r1, #1
    8676:	0018      	movs	r0, r3
    8678:	4b04      	ldr	r3, [pc, #16]	; (868c <spi_attach_slave+0x60>)
    867a:	4798      	blx	r3
}
    867c:	46c0      	nop			; (mov r8, r8)
    867e:	46bd      	mov	sp, r7
    8680:	b004      	add	sp, #16
    8682:	bd80      	pop	{r7, pc}
    8684:	00008491 	.word	0x00008491
    8688:	00011f8d 	.word	0x00011f8d
    868c:	000084b5 	.word	0x000084b5

00008690 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    8690:	b580      	push	{r7, lr}
    8692:	b084      	sub	sp, #16
    8694:	af00      	add	r7, sp, #0
    8696:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8698:	687b      	ldr	r3, [r7, #4]
    869a:	681b      	ldr	r3, [r3, #0]
    869c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    869e:	687b      	ldr	r3, [r7, #4]
    86a0:	681b      	ldr	r3, [r3, #0]
    86a2:	0018      	movs	r0, r3
    86a4:	4b0b      	ldr	r3, [pc, #44]	; (86d4 <spi_enable+0x44>)
    86a6:	4798      	blx	r3
    86a8:	0003      	movs	r3, r0
    86aa:	0018      	movs	r0, r3
    86ac:	4b0a      	ldr	r3, [pc, #40]	; (86d8 <spi_enable+0x48>)
    86ae:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    86b0:	46c0      	nop			; (mov r8, r8)
    86b2:	687b      	ldr	r3, [r7, #4]
    86b4:	0018      	movs	r0, r3
    86b6:	4b09      	ldr	r3, [pc, #36]	; (86dc <spi_enable+0x4c>)
    86b8:	4798      	blx	r3
    86ba:	1e03      	subs	r3, r0, #0
    86bc:	d1f9      	bne.n	86b2 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    86be:	68fb      	ldr	r3, [r7, #12]
    86c0:	681b      	ldr	r3, [r3, #0]
    86c2:	2202      	movs	r2, #2
    86c4:	431a      	orrs	r2, r3
    86c6:	68fb      	ldr	r3, [r7, #12]
    86c8:	601a      	str	r2, [r3, #0]
}
    86ca:	46c0      	nop			; (mov r8, r8)
    86cc:	46bd      	mov	sp, r7
    86ce:	b004      	add	sp, #16
    86d0:	bd80      	pop	{r7, pc}
    86d2:	46c0      	nop			; (mov r8, r8)
    86d4:	00012639 	.word	0x00012639
    86d8:	00008509 	.word	0x00008509
    86dc:	00008565 	.word	0x00008565

000086e0 <spi_disable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_disable(
		struct spi_module *const module)
{
    86e0:	b580      	push	{r7, lr}
    86e2:	b084      	sub	sp, #16
    86e4:	af00      	add	r7, sp, #0
    86e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    86e8:	687b      	ldr	r3, [r7, #4]
    86ea:	681b      	ldr	r3, [r3, #0]
    86ec:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    86ee:	687b      	ldr	r3, [r7, #4]
    86f0:	681b      	ldr	r3, [r3, #0]
    86f2:	0018      	movs	r0, r3
    86f4:	4b0e      	ldr	r3, [pc, #56]	; (8730 <spi_disable+0x50>)
    86f6:	4798      	blx	r3
    86f8:	0003      	movs	r3, r0
    86fa:	0018      	movs	r0, r3
    86fc:	4b0d      	ldr	r3, [pc, #52]	; (8734 <spi_disable+0x54>)
    86fe:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    8700:	46c0      	nop			; (mov r8, r8)
    8702:	687b      	ldr	r3, [r7, #4]
    8704:	0018      	movs	r0, r3
    8706:	4b0c      	ldr	r3, [pc, #48]	; (8738 <spi_disable+0x58>)
    8708:	4798      	blx	r3
    870a:	1e03      	subs	r3, r0, #0
    870c:	d1f9      	bne.n	8702 <spi_disable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Disbale interrupt */
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    870e:	68fb      	ldr	r3, [r7, #12]
    8710:	228f      	movs	r2, #143	; 0x8f
    8712:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    8714:	68fb      	ldr	r3, [r7, #12]
    8716:	228f      	movs	r2, #143	; 0x8f
    8718:	761a      	strb	r2, [r3, #24]

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    871a:	68fb      	ldr	r3, [r7, #12]
    871c:	681b      	ldr	r3, [r3, #0]
    871e:	2202      	movs	r2, #2
    8720:	4393      	bics	r3, r2
    8722:	001a      	movs	r2, r3
    8724:	68fb      	ldr	r3, [r7, #12]
    8726:	601a      	str	r2, [r3, #0]
}
    8728:	46c0      	nop			; (mov r8, r8)
    872a:	46bd      	mov	sp, r7
    872c:	b004      	add	sp, #16
    872e:	bd80      	pop	{r7, pc}
    8730:	00012639 	.word	0x00012639
    8734:	00008535 	.word	0x00008535
    8738:	00008565 	.word	0x00008565

0000873c <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    873c:	b580      	push	{r7, lr}
    873e:	b084      	sub	sp, #16
    8740:	af00      	add	r7, sp, #0
    8742:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8744:	687b      	ldr	r3, [r7, #4]
    8746:	681b      	ldr	r3, [r3, #0]
    8748:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    874a:	68fb      	ldr	r3, [r7, #12]
    874c:	7e1b      	ldrb	r3, [r3, #24]
    874e:	b2db      	uxtb	r3, r3
    8750:	001a      	movs	r2, r3
    8752:	2302      	movs	r3, #2
    8754:	4013      	ands	r3, r2
    8756:	1e5a      	subs	r2, r3, #1
    8758:	4193      	sbcs	r3, r2
    875a:	b2db      	uxtb	r3, r3
}
    875c:	0018      	movs	r0, r3
    875e:	46bd      	mov	sp, r7
    8760:	b004      	add	sp, #16
    8762:	bd80      	pop	{r7, pc}

00008764 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    8764:	b580      	push	{r7, lr}
    8766:	b084      	sub	sp, #16
    8768:	af00      	add	r7, sp, #0
    876a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    876c:	687b      	ldr	r3, [r7, #4]
    876e:	681b      	ldr	r3, [r3, #0]
    8770:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8772:	68fb      	ldr	r3, [r7, #12]
    8774:	7e1b      	ldrb	r3, [r3, #24]
    8776:	b2db      	uxtb	r3, r3
    8778:	001a      	movs	r2, r3
    877a:	2301      	movs	r3, #1
    877c:	4013      	ands	r3, r2
    877e:	1e5a      	subs	r2, r3, #1
    8780:	4193      	sbcs	r3, r2
    8782:	b2db      	uxtb	r3, r3
}
    8784:	0018      	movs	r0, r3
    8786:	46bd      	mov	sp, r7
    8788:	b004      	add	sp, #16
    878a:	bd80      	pop	{r7, pc}

0000878c <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    878c:	b580      	push	{r7, lr}
    878e:	b084      	sub	sp, #16
    8790:	af00      	add	r7, sp, #0
    8792:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8794:	687b      	ldr	r3, [r7, #4]
    8796:	681b      	ldr	r3, [r3, #0]
    8798:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    879a:	68fb      	ldr	r3, [r7, #12]
    879c:	7e1b      	ldrb	r3, [r3, #24]
    879e:	b2db      	uxtb	r3, r3
    87a0:	001a      	movs	r2, r3
    87a2:	2304      	movs	r3, #4
    87a4:	4013      	ands	r3, r2
    87a6:	1e5a      	subs	r2, r3, #1
    87a8:	4193      	sbcs	r3, r2
    87aa:	b2db      	uxtb	r3, r3
}
    87ac:	0018      	movs	r0, r3
    87ae:	46bd      	mov	sp, r7
    87b0:	b004      	add	sp, #16
    87b2:	bd80      	pop	{r7, pc}

000087b4 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    87b4:	b580      	push	{r7, lr}
    87b6:	b084      	sub	sp, #16
    87b8:	af00      	add	r7, sp, #0
    87ba:	6078      	str	r0, [r7, #4]
    87bc:	000a      	movs	r2, r1
    87be:	1cbb      	adds	r3, r7, #2
    87c0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87c2:	687b      	ldr	r3, [r7, #4]
    87c4:	681b      	ldr	r3, [r3, #0]
    87c6:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    87c8:	687b      	ldr	r3, [r7, #4]
    87ca:	0018      	movs	r0, r3
    87cc:	4b0a      	ldr	r3, [pc, #40]	; (87f8 <spi_write+0x44>)
    87ce:	4798      	blx	r3
    87d0:	0003      	movs	r3, r0
    87d2:	001a      	movs	r2, r3
    87d4:	2301      	movs	r3, #1
    87d6:	4053      	eors	r3, r2
    87d8:	b2db      	uxtb	r3, r3
    87da:	2b00      	cmp	r3, #0
    87dc:	d001      	beq.n	87e2 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    87de:	2305      	movs	r3, #5
    87e0:	e006      	b.n	87f0 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    87e2:	1cbb      	adds	r3, r7, #2
    87e4:	881b      	ldrh	r3, [r3, #0]
    87e6:	05db      	lsls	r3, r3, #23
    87e8:	0dda      	lsrs	r2, r3, #23
    87ea:	68fb      	ldr	r3, [r7, #12]
    87ec:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    87ee:	2300      	movs	r3, #0
}
    87f0:	0018      	movs	r0, r3
    87f2:	46bd      	mov	sp, r7
    87f4:	b004      	add	sp, #16
    87f6:	bd80      	pop	{r7, pc}
    87f8:	00008765 	.word	0x00008765

000087fc <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    87fc:	b580      	push	{r7, lr}
    87fe:	b084      	sub	sp, #16
    8800:	af00      	add	r7, sp, #0
    8802:	6078      	str	r0, [r7, #4]
    8804:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8806:	687b      	ldr	r3, [r7, #4]
    8808:	681b      	ldr	r3, [r3, #0]
    880a:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    880c:	687b      	ldr	r3, [r7, #4]
    880e:	0018      	movs	r0, r3
    8810:	4b1b      	ldr	r3, [pc, #108]	; (8880 <spi_read+0x84>)
    8812:	4798      	blx	r3
    8814:	0003      	movs	r3, r0
    8816:	001a      	movs	r2, r3
    8818:	2301      	movs	r3, #1
    881a:	4053      	eors	r3, r2
    881c:	b2db      	uxtb	r3, r3
    881e:	2b00      	cmp	r3, #0
    8820:	d001      	beq.n	8826 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    8822:	2310      	movs	r3, #16
    8824:	e027      	b.n	8876 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    8826:	230f      	movs	r3, #15
    8828:	18fb      	adds	r3, r7, r3
    882a:	2200      	movs	r2, #0
    882c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    882e:	68bb      	ldr	r3, [r7, #8]
    8830:	8b5b      	ldrh	r3, [r3, #26]
    8832:	b29b      	uxth	r3, r3
    8834:	001a      	movs	r2, r3
    8836:	2304      	movs	r3, #4
    8838:	4013      	ands	r3, r2
    883a:	d006      	beq.n	884a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    883c:	230f      	movs	r3, #15
    883e:	18fb      	adds	r3, r7, r3
    8840:	221e      	movs	r2, #30
    8842:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8844:	68bb      	ldr	r3, [r7, #8]
    8846:	2204      	movs	r2, #4
    8848:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    884a:	687b      	ldr	r3, [r7, #4]
    884c:	799b      	ldrb	r3, [r3, #6]
    884e:	2b01      	cmp	r3, #1
    8850:	d108      	bne.n	8864 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8852:	68bb      	ldr	r3, [r7, #8]
    8854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8856:	b29b      	uxth	r3, r3
    8858:	05db      	lsls	r3, r3, #23
    885a:	0ddb      	lsrs	r3, r3, #23
    885c:	b29a      	uxth	r2, r3
    885e:	683b      	ldr	r3, [r7, #0]
    8860:	801a      	strh	r2, [r3, #0]
    8862:	e005      	b.n	8870 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8864:	68bb      	ldr	r3, [r7, #8]
    8866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8868:	b2db      	uxtb	r3, r3
    886a:	b29a      	uxth	r2, r3
    886c:	683b      	ldr	r3, [r7, #0]
    886e:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    8870:	230f      	movs	r3, #15
    8872:	18fb      	adds	r3, r7, r3
    8874:	781b      	ldrb	r3, [r3, #0]
}
    8876:	0018      	movs	r0, r3
    8878:	46bd      	mov	sp, r7
    887a:	b004      	add	sp, #16
    887c:	bd80      	pop	{r7, pc}
    887e:	46c0      	nop			; (mov r8, r8)
    8880:	0000878d 	.word	0x0000878d

00008884 <spi_rw>:

struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
    8884:	b580      	push	{r7, lr}
    8886:	b086      	sub	sp, #24
    8888:	af00      	add	r7, sp, #0
    888a:	60f8      	str	r0, [r7, #12]
    888c:	60b9      	str	r1, [r7, #8]
    888e:	1dbb      	adds	r3, r7, #6
    8890:	801a      	strh	r2, [r3, #0]
	uint8 u8Dummy = 0;
    8892:	2313      	movs	r3, #19
    8894:	18fb      	adds	r3, r7, r3
    8896:	2200      	movs	r2, #0
    8898:	701a      	strb	r2, [r3, #0]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    889a:	2317      	movs	r3, #23
    889c:	18fb      	adds	r3, r7, r3
    889e:	2200      	movs	r2, #0
    88a0:	701a      	strb	r2, [r3, #0]
    88a2:	2316      	movs	r3, #22
    88a4:	18fb      	adds	r3, r7, r3
    88a6:	2200      	movs	r2, #0
    88a8:	701a      	strb	r2, [r3, #0]
	uint16_t txd_data = 0;
    88aa:	2314      	movs	r3, #20
    88ac:	18fb      	adds	r3, r7, r3
    88ae:	2200      	movs	r2, #0
    88b0:	801a      	strh	r2, [r3, #0]
	uint16_t rxd_data = 0;
    88b2:	2310      	movs	r3, #16
    88b4:	18fb      	adds	r3, r7, r3
    88b6:	2200      	movs	r2, #0
    88b8:	801a      	strh	r2, [r3, #0]

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    88ba:	68bb      	ldr	r3, [r7, #8]
    88bc:	2b00      	cmp	r3, #0
    88be:	d102      	bne.n	88c6 <spi_rw+0x42>
    88c0:	68fb      	ldr	r3, [r7, #12]
    88c2:	2b00      	cmp	r3, #0
    88c4:	d003      	beq.n	88ce <spi_rw+0x4a>
    88c6:	1dbb      	adds	r3, r7, #6
    88c8:	881b      	ldrh	r3, [r3, #0]
    88ca:	2b00      	cmp	r3, #0
    88cc:	d102      	bne.n	88d4 <spi_rw+0x50>
		return M2M_ERR_INVALID_ARG;
    88ce:	230f      	movs	r3, #15
    88d0:	425b      	negs	r3, r3
    88d2:	e07e      	b.n	89d2 <spi_rw+0x14e>
	}

	if (pu8Mosi == NULL) {
    88d4:	68fb      	ldr	r3, [r7, #12]
    88d6:	2b00      	cmp	r3, #0
    88d8:	d106      	bne.n	88e8 <spi_rw+0x64>
		pu8Mosi = &u8Dummy;
    88da:	2313      	movs	r3, #19
    88dc:	18fb      	adds	r3, r7, r3
    88de:	60fb      	str	r3, [r7, #12]
		u8SkipMosi = 1;
    88e0:	2317      	movs	r3, #23
    88e2:	18fb      	adds	r3, r7, r3
    88e4:	2201      	movs	r2, #1
    88e6:	701a      	strb	r2, [r3, #0]
	}
	if(pu8Miso == NULL) {
    88e8:	68bb      	ldr	r3, [r7, #8]
    88ea:	2b00      	cmp	r3, #0
    88ec:	d106      	bne.n	88fc <spi_rw+0x78>
		pu8Miso = &u8Dummy;
    88ee:	2313      	movs	r3, #19
    88f0:	18fb      	adds	r3, r7, r3
    88f2:	60bb      	str	r3, [r7, #8]
		u8SkipMiso = 1;
    88f4:	2316      	movs	r3, #22
    88f6:	18fb      	adds	r3, r7, r3
    88f8:	2201      	movs	r2, #1
    88fa:	701a      	strb	r2, [r3, #0]
	}

	spi_select_slave(&master, &slave_inst, true);
    88fc:	4937      	ldr	r1, [pc, #220]	; (89dc <spi_rw+0x158>)
    88fe:	4b38      	ldr	r3, [pc, #224]	; (89e0 <spi_rw+0x15c>)
    8900:	2201      	movs	r2, #1
    8902:	0018      	movs	r0, r3
    8904:	4b37      	ldr	r3, [pc, #220]	; (89e4 <spi_rw+0x160>)
    8906:	4798      	blx	r3

	while (u16Sz) {
    8908:	e04c      	b.n	89a4 <spi_rw+0x120>
		txd_data = *pu8Mosi;
    890a:	68fb      	ldr	r3, [r7, #12]
    890c:	781a      	ldrb	r2, [r3, #0]
    890e:	2314      	movs	r3, #20
    8910:	18fb      	adds	r3, r7, r3
    8912:	801a      	strh	r2, [r3, #0]
		while (!spi_is_ready_to_write(&master))
    8914:	46c0      	nop			; (mov r8, r8)
    8916:	4b32      	ldr	r3, [pc, #200]	; (89e0 <spi_rw+0x15c>)
    8918:	0018      	movs	r0, r3
    891a:	4b33      	ldr	r3, [pc, #204]	; (89e8 <spi_rw+0x164>)
    891c:	4798      	blx	r3
    891e:	0003      	movs	r3, r0
    8920:	001a      	movs	r2, r3
    8922:	2301      	movs	r3, #1
    8924:	4053      	eors	r3, r2
    8926:	b2db      	uxtb	r3, r3
    8928:	2b00      	cmp	r3, #0
    892a:	d1f4      	bne.n	8916 <spi_rw+0x92>
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
    892c:	46c0      	nop			; (mov r8, r8)
    892e:	2314      	movs	r3, #20
    8930:	18fb      	adds	r3, r7, r3
    8932:	881a      	ldrh	r2, [r3, #0]
    8934:	4b2a      	ldr	r3, [pc, #168]	; (89e0 <spi_rw+0x15c>)
    8936:	0011      	movs	r1, r2
    8938:	0018      	movs	r0, r3
    893a:	4b2c      	ldr	r3, [pc, #176]	; (89ec <spi_rw+0x168>)
    893c:	4798      	blx	r3
    893e:	1e03      	subs	r3, r0, #0
    8940:	d1f5      	bne.n	892e <spi_rw+0xaa>
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
    8942:	46c0      	nop			; (mov r8, r8)
    8944:	4b26      	ldr	r3, [pc, #152]	; (89e0 <spi_rw+0x15c>)
    8946:	0018      	movs	r0, r3
    8948:	4b29      	ldr	r3, [pc, #164]	; (89f0 <spi_rw+0x16c>)
    894a:	4798      	blx	r3
    894c:	0003      	movs	r3, r0
    894e:	001a      	movs	r2, r3
    8950:	2301      	movs	r3, #1
    8952:	4053      	eors	r3, r2
    8954:	b2db      	uxtb	r3, r3
    8956:	2b00      	cmp	r3, #0
    8958:	d1f4      	bne.n	8944 <spi_rw+0xc0>
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    895a:	46c0      	nop			; (mov r8, r8)
    895c:	2310      	movs	r3, #16
    895e:	18fa      	adds	r2, r7, r3
    8960:	4b1f      	ldr	r3, [pc, #124]	; (89e0 <spi_rw+0x15c>)
    8962:	0011      	movs	r1, r2
    8964:	0018      	movs	r0, r3
    8966:	4b23      	ldr	r3, [pc, #140]	; (89f4 <spi_rw+0x170>)
    8968:	4798      	blx	r3
    896a:	1e03      	subs	r3, r0, #0
    896c:	d1f6      	bne.n	895c <spi_rw+0xd8>
			;
		*pu8Miso = rxd_data;
    896e:	2310      	movs	r3, #16
    8970:	18fb      	adds	r3, r7, r3
    8972:	881b      	ldrh	r3, [r3, #0]
    8974:	b2da      	uxtb	r2, r3
    8976:	68bb      	ldr	r3, [r7, #8]
    8978:	701a      	strb	r2, [r3, #0]
			
		u16Sz--;
    897a:	1dbb      	adds	r3, r7, #6
    897c:	881a      	ldrh	r2, [r3, #0]
    897e:	1dbb      	adds	r3, r7, #6
    8980:	3a01      	subs	r2, #1
    8982:	801a      	strh	r2, [r3, #0]
		if (!u8SkipMiso)
    8984:	2316      	movs	r3, #22
    8986:	18fb      	adds	r3, r7, r3
    8988:	781b      	ldrb	r3, [r3, #0]
    898a:	2b00      	cmp	r3, #0
    898c:	d102      	bne.n	8994 <spi_rw+0x110>
			pu8Miso++;
    898e:	68bb      	ldr	r3, [r7, #8]
    8990:	3301      	adds	r3, #1
    8992:	60bb      	str	r3, [r7, #8]
		if (!u8SkipMosi)
    8994:	2317      	movs	r3, #23
    8996:	18fb      	adds	r3, r7, r3
    8998:	781b      	ldrb	r3, [r3, #0]
    899a:	2b00      	cmp	r3, #0
    899c:	d102      	bne.n	89a4 <spi_rw+0x120>
			pu8Mosi++;
    899e:	68fb      	ldr	r3, [r7, #12]
    89a0:	3301      	adds	r3, #1
    89a2:	60fb      	str	r3, [r7, #12]
	while (u16Sz) {
    89a4:	1dbb      	adds	r3, r7, #6
    89a6:	881b      	ldrh	r3, [r3, #0]
    89a8:	2b00      	cmp	r3, #0
    89aa:	d1ae      	bne.n	890a <spi_rw+0x86>
	}

	while (!spi_is_write_complete(&master))
    89ac:	46c0      	nop			; (mov r8, r8)
    89ae:	4b0c      	ldr	r3, [pc, #48]	; (89e0 <spi_rw+0x15c>)
    89b0:	0018      	movs	r0, r3
    89b2:	4b11      	ldr	r3, [pc, #68]	; (89f8 <spi_rw+0x174>)
    89b4:	4798      	blx	r3
    89b6:	0003      	movs	r3, r0
    89b8:	001a      	movs	r2, r3
    89ba:	2301      	movs	r3, #1
    89bc:	4053      	eors	r3, r2
    89be:	b2db      	uxtb	r3, r3
    89c0:	2b00      	cmp	r3, #0
    89c2:	d1f4      	bne.n	89ae <spi_rw+0x12a>
		;

	spi_select_slave(&master, &slave_inst, false);
    89c4:	4905      	ldr	r1, [pc, #20]	; (89dc <spi_rw+0x158>)
    89c6:	4b06      	ldr	r3, [pc, #24]	; (89e0 <spi_rw+0x15c>)
    89c8:	2200      	movs	r2, #0
    89ca:	0018      	movs	r0, r3
    89cc:	4b05      	ldr	r3, [pc, #20]	; (89e4 <spi_rw+0x160>)
    89ce:	4798      	blx	r3

	return M2M_SUCCESS;
    89d0:	2300      	movs	r3, #0
}
    89d2:	0018      	movs	r0, r3
    89d4:	46bd      	mov	sp, r7
    89d6:	b006      	add	sp, #24
    89d8:	bd80      	pop	{r7, pc}
    89da:	46c0      	nop			; (mov r8, r8)
    89dc:	200003a0 	.word	0x200003a0
    89e0:	200003a4 	.word	0x200003a4
    89e4:	00012fbd 	.word	0x00012fbd
    89e8:	00008765 	.word	0x00008765
    89ec:	000087b5 	.word	0x000087b5
    89f0:	0000878d 	.word	0x0000878d
    89f4:	000087fd 	.word	0x000087fd
    89f8:	0000873d 	.word	0x0000873d

000089fc <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    89fc:	b580      	push	{r7, lr}
    89fe:	b092      	sub	sp, #72	; 0x48
    8a00:	af00      	add	r7, sp, #0
    8a02:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
    8a04:	2347      	movs	r3, #71	; 0x47
    8a06:	18fb      	adds	r3, r7, r3
    8a08:	2200      	movs	r2, #0
    8a0a:	701a      	strb	r2, [r3, #0]
	struct spi_config config;
	struct spi_slave_inst_config slave_config;

	/* Select SPI slave CS pin. */
	/* This step will set the CS high */
	spi_slave_inst_get_config_defaults(&slave_config);
    8a0c:	2308      	movs	r3, #8
    8a0e:	18fb      	adds	r3, r7, r3
    8a10:	0018      	movs	r0, r3
    8a12:	4b26      	ldr	r3, [pc, #152]	; (8aac <nm_bus_init+0xb0>)
    8a14:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
    8a16:	2308      	movs	r3, #8
    8a18:	18fb      	adds	r3, r7, r3
    8a1a:	220e      	movs	r2, #14
    8a1c:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&slave_inst, &slave_config);
    8a1e:	2308      	movs	r3, #8
    8a20:	18fa      	adds	r2, r7, r3
    8a22:	4b23      	ldr	r3, [pc, #140]	; (8ab0 <nm_bus_init+0xb4>)
    8a24:	0011      	movs	r1, r2
    8a26:	0018      	movs	r0, r3
    8a28:	4b22      	ldr	r3, [pc, #136]	; (8ab4 <nm_bus_init+0xb8>)
    8a2a:	4798      	blx	r3

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
    8a2c:	230c      	movs	r3, #12
    8a2e:	18fb      	adds	r3, r7, r3
    8a30:	0018      	movs	r0, r3
    8a32:	4b21      	ldr	r3, [pc, #132]	; (8ab8 <nm_bus_init+0xbc>)
    8a34:	4798      	blx	r3
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
    8a36:	230c      	movs	r3, #12
    8a38:	18fb      	adds	r3, r7, r3
    8a3a:	22c0      	movs	r2, #192	; 0xc0
    8a3c:	0392      	lsls	r2, r2, #14
    8a3e:	60da      	str	r2, [r3, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    8a40:	230c      	movs	r3, #12
    8a42:	18fb      	adds	r3, r7, r3
    8a44:	4a1d      	ldr	r2, [pc, #116]	; (8abc <nm_bus_init+0xc0>)
    8a46:	629a      	str	r2, [r3, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    8a48:	230c      	movs	r3, #12
    8a4a:	18fb      	adds	r3, r7, r3
    8a4c:	4a1c      	ldr	r2, [pc, #112]	; (8ac0 <nm_bus_init+0xc4>)
    8a4e:	62da      	str	r2, [r3, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    8a50:	230c      	movs	r3, #12
    8a52:	18fb      	adds	r3, r7, r3
    8a54:	2201      	movs	r2, #1
    8a56:	4252      	negs	r2, r2
    8a58:	631a      	str	r2, [r3, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    8a5a:	230c      	movs	r3, #12
    8a5c:	18fb      	adds	r3, r7, r3
    8a5e:	4a19      	ldr	r2, [pc, #100]	; (8ac4 <nm_bus_init+0xc8>)
    8a60:	635a      	str	r2, [r3, #52]	; 0x34
	config.master_slave_select_enable = false;
    8a62:	230c      	movs	r3, #12
    8a64:	18fb      	adds	r3, r7, r3
    8a66:	2200      	movs	r2, #0
    8a68:	751a      	strb	r2, [r3, #20]
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    8a6a:	230c      	movs	r3, #12
    8a6c:	18fb      	adds	r3, r7, r3
    8a6e:	4a16      	ldr	r2, [pc, #88]	; (8ac8 <nm_bus_init+0xcc>)
    8a70:	619a      	str	r2, [r3, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    8a72:	230c      	movs	r3, #12
    8a74:	18fa      	adds	r2, r7, r3
    8a76:	4915      	ldr	r1, [pc, #84]	; (8acc <nm_bus_init+0xd0>)
    8a78:	4b15      	ldr	r3, [pc, #84]	; (8ad0 <nm_bus_init+0xd4>)
    8a7a:	0018      	movs	r0, r3
    8a7c:	4b15      	ldr	r3, [pc, #84]	; (8ad4 <nm_bus_init+0xd8>)
    8a7e:	4798      	blx	r3
    8a80:	1e03      	subs	r3, r0, #0
    8a82:	d002      	beq.n	8a8a <nm_bus_init+0x8e>
		return M2M_ERR_BUS_FAIL;
    8a84:	2306      	movs	r3, #6
    8a86:	425b      	negs	r3, r3
    8a88:	e00c      	b.n	8aa4 <nm_bus_init+0xa8>
	}

	/* Enable the SPI master. */
	spi_enable(&master);
    8a8a:	4b11      	ldr	r3, [pc, #68]	; (8ad0 <nm_bus_init+0xd4>)
    8a8c:	0018      	movs	r0, r3
    8a8e:	4b12      	ldr	r3, [pc, #72]	; (8ad8 <nm_bus_init+0xdc>)
    8a90:	4798      	blx	r3

	nm_bsp_reset();
    8a92:	4b12      	ldr	r3, [pc, #72]	; (8adc <nm_bus_init+0xe0>)
    8a94:	4798      	blx	r3
	nm_bsp_sleep(1);
    8a96:	2001      	movs	r0, #1
    8a98:	4b11      	ldr	r3, [pc, #68]	; (8ae0 <nm_bus_init+0xe4>)
    8a9a:	4798      	blx	r3
#endif
	return result;
    8a9c:	2347      	movs	r3, #71	; 0x47
    8a9e:	18fb      	adds	r3, r7, r3
    8aa0:	781b      	ldrb	r3, [r3, #0]
    8aa2:	b25b      	sxtb	r3, r3
}
    8aa4:	0018      	movs	r0, r3
    8aa6:	46bd      	mov	sp, r7
    8aa8:	b012      	add	sp, #72	; 0x48
    8aaa:	bd80      	pop	{r7, pc}
    8aac:	00008609 	.word	0x00008609
    8ab0:	200003a0 	.word	0x200003a0
    8ab4:	0000862d 	.word	0x0000862d
    8ab8:	00008585 	.word	0x00008585
    8abc:	000c0002 	.word	0x000c0002
    8ac0:	000d0002 	.word	0x000d0002
    8ac4:	000f0002 	.word	0x000f0002
    8ac8:	00b71b00 	.word	0x00b71b00
    8acc:	42001000 	.word	0x42001000
    8ad0:	200003a4 	.word	0x200003a4
    8ad4:	00012c5d 	.word	0x00012c5d
    8ad8:	00008691 	.word	0x00008691
    8adc:	000082f1 	.word	0x000082f1
    8ae0:	00008335 	.word	0x00008335

00008ae4 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    8ae4:	b590      	push	{r4, r7, lr}
    8ae6:	b085      	sub	sp, #20
    8ae8:	af00      	add	r7, sp, #0
    8aea:	0002      	movs	r2, r0
    8aec:	6039      	str	r1, [r7, #0]
    8aee:	1dfb      	adds	r3, r7, #7
    8af0:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = 0;
    8af2:	230f      	movs	r3, #15
    8af4:	18fb      	adds	r3, r7, r3
    8af6:	2200      	movs	r2, #0
    8af8:	701a      	strb	r2, [r3, #0]
	switch(u8Cmd)
    8afa:	1dfb      	adds	r3, r7, #7
    8afc:	781b      	ldrb	r3, [r3, #0]
    8afe:	2b03      	cmp	r3, #3
    8b00:	d10f      	bne.n	8b22 <nm_bus_ioctl+0x3e>
			s8Ret = nm_i2c_write_special(pstrParam->pu8Buf1, pstrParam->u16Sz1, pstrParam->pu8Buf2, pstrParam->u16Sz2);
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
    8b02:	683b      	ldr	r3, [r7, #0]
    8b04:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    8b06:	68bb      	ldr	r3, [r7, #8]
    8b08:	6818      	ldr	r0, [r3, #0]
    8b0a:	68bb      	ldr	r3, [r7, #8]
    8b0c:	6859      	ldr	r1, [r3, #4]
    8b0e:	68bb      	ldr	r3, [r7, #8]
    8b10:	891b      	ldrh	r3, [r3, #8]
    8b12:	220f      	movs	r2, #15
    8b14:	18bc      	adds	r4, r7, r2
    8b16:	001a      	movs	r2, r3
    8b18:	4b10      	ldr	r3, [pc, #64]	; (8b5c <nm_bus_ioctl+0x78>)
    8b1a:	4798      	blx	r3
    8b1c:	0003      	movs	r3, r0
    8b1e:	7023      	strb	r3, [r4, #0]
		}
		break;
    8b20:	e013      	b.n	8b4a <nm_bus_ioctl+0x66>
#endif
		default:
			s8Ret = -1;
    8b22:	230f      	movs	r3, #15
    8b24:	18fb      	adds	r3, r7, r3
    8b26:	22ff      	movs	r2, #255	; 0xff
    8b28:	701a      	strb	r2, [r3, #0]
			M2M_ERR("invalide ioclt cmd\n");
    8b2a:	230e      	movs	r3, #14
    8b2c:	33ff      	adds	r3, #255	; 0xff
    8b2e:	001a      	movs	r2, r3
    8b30:	490b      	ldr	r1, [pc, #44]	; (8b60 <nm_bus_ioctl+0x7c>)
    8b32:	4b0c      	ldr	r3, [pc, #48]	; (8b64 <nm_bus_ioctl+0x80>)
    8b34:	0018      	movs	r0, r3
    8b36:	4b0c      	ldr	r3, [pc, #48]	; (8b68 <nm_bus_ioctl+0x84>)
    8b38:	4798      	blx	r3
    8b3a:	4b0c      	ldr	r3, [pc, #48]	; (8b6c <nm_bus_ioctl+0x88>)
    8b3c:	0018      	movs	r0, r3
    8b3e:	4b0c      	ldr	r3, [pc, #48]	; (8b70 <nm_bus_ioctl+0x8c>)
    8b40:	4798      	blx	r3
    8b42:	200d      	movs	r0, #13
    8b44:	4b0b      	ldr	r3, [pc, #44]	; (8b74 <nm_bus_ioctl+0x90>)
    8b46:	4798      	blx	r3
			break;
    8b48:	46c0      	nop			; (mov r8, r8)
	}

	return s8Ret;
    8b4a:	230f      	movs	r3, #15
    8b4c:	18fb      	adds	r3, r7, r3
    8b4e:	781b      	ldrb	r3, [r3, #0]
    8b50:	b25b      	sxtb	r3, r3
}
    8b52:	0018      	movs	r0, r3
    8b54:	46bd      	mov	sp, r7
    8b56:	b005      	add	sp, #20
    8b58:	bd90      	pop	{r4, r7, pc}
    8b5a:	46c0      	nop			; (mov r8, r8)
    8b5c:	00008885 	.word	0x00008885
    8b60:	000180ec 	.word	0x000180ec
    8b64:	000180c4 	.word	0x000180c4
    8b68:	00016b49 	.word	0x00016b49
    8b6c:	000180d8 	.word	0x000180d8
    8b70:	00016c65 	.word	0x00016c65
    8b74:	00016b7d 	.word	0x00016b7d

00008b78 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    8b78:	b580      	push	{r7, lr}
    8b7a:	b082      	sub	sp, #8
    8b7c:	af00      	add	r7, sp, #0
	sint8 result = M2M_SUCCESS;
    8b7e:	1dfb      	adds	r3, r7, #7
    8b80:	2200      	movs	r2, #0
    8b82:	701a      	strb	r2, [r3, #0]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
    8b84:	1d3b      	adds	r3, r7, #4
    8b86:	0018      	movs	r0, r3
    8b88:	4b13      	ldr	r3, [pc, #76]	; (8bd8 <nm_bus_deinit+0x60>)
    8b8a:	4798      	blx	r3
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    8b8c:	1d3b      	adds	r3, r7, #4
    8b8e:	2200      	movs	r2, #0
    8b90:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    8b92:	1d3b      	adds	r3, r7, #4
    8b94:	2200      	movs	r2, #0
    8b96:	705a      	strb	r2, [r3, #1]
	i2c_master_disable(&i2c_master_instance);
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
    8b98:	4b10      	ldr	r3, [pc, #64]	; (8bdc <nm_bus_deinit+0x64>)
    8b9a:	0018      	movs	r0, r3
    8b9c:	4b10      	ldr	r3, [pc, #64]	; (8be0 <nm_bus_deinit+0x68>)
    8b9e:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
    8ba0:	1d3b      	adds	r3, r7, #4
    8ba2:	0019      	movs	r1, r3
    8ba4:	200c      	movs	r0, #12
    8ba6:	4b0f      	ldr	r3, [pc, #60]	; (8be4 <nm_bus_deinit+0x6c>)
    8ba8:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
    8baa:	1d3b      	adds	r3, r7, #4
    8bac:	0019      	movs	r1, r3
    8bae:	200f      	movs	r0, #15
    8bb0:	4b0c      	ldr	r3, [pc, #48]	; (8be4 <nm_bus_deinit+0x6c>)
    8bb2:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
    8bb4:	1d3b      	adds	r3, r7, #4
    8bb6:	0019      	movs	r1, r3
    8bb8:	200d      	movs	r0, #13
    8bba:	4b0a      	ldr	r3, [pc, #40]	; (8be4 <nm_bus_deinit+0x6c>)
    8bbc:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
    8bbe:	1d3b      	adds	r3, r7, #4
    8bc0:	0019      	movs	r1, r3
    8bc2:	200e      	movs	r0, #14
    8bc4:	4b07      	ldr	r3, [pc, #28]	; (8be4 <nm_bus_deinit+0x6c>)
    8bc6:	4798      	blx	r3
	//port_pin_set_output_level(CONF_WINC_SPI_MOSI, false);
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
    8bc8:	1dfb      	adds	r3, r7, #7
    8bca:	781b      	ldrb	r3, [r3, #0]
    8bcc:	b25b      	sxtb	r3, r3
}
    8bce:	0018      	movs	r0, r3
    8bd0:	46bd      	mov	sp, r7
    8bd2:	b002      	add	sp, #8
    8bd4:	bd80      	pop	{r7, pc}
    8bd6:	46c0      	nop			; (mov r8, r8)
    8bd8:	00008491 	.word	0x00008491
    8bdc:	200003a4 	.word	0x200003a4
    8be0:	000086e1 	.word	0x000086e1
    8be4:	00011f8d 	.word	0x00011f8d

00008be8 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
    8be8:	b580      	push	{r7, lr}
    8bea:	b084      	sub	sp, #16
    8bec:	af00      	add	r7, sp, #0
    8bee:	60f8      	str	r0, [r7, #12]
    8bf0:	60b9      	str	r1, [r7, #8]
    8bf2:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
    8bf4:	687b      	ldr	r3, [r7, #4]
    8bf6:	2b00      	cmp	r3, #0
    8bf8:	d010      	beq.n	8c1c <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
    8bfa:	68bb      	ldr	r3, [r7, #8]
    8bfc:	781a      	ldrb	r2, [r3, #0]
    8bfe:	68fb      	ldr	r3, [r7, #12]
    8c00:	701a      	strb	r2, [r3, #0]
		pDst++;
    8c02:	68fb      	ldr	r3, [r7, #12]
    8c04:	3301      	adds	r3, #1
    8c06:	60fb      	str	r3, [r7, #12]
		pSrc++;
    8c08:	68bb      	ldr	r3, [r7, #8]
    8c0a:	3301      	adds	r3, #1
    8c0c:	60bb      	str	r3, [r7, #8]
	}while(--sz);
    8c0e:	687b      	ldr	r3, [r7, #4]
    8c10:	3b01      	subs	r3, #1
    8c12:	607b      	str	r3, [r7, #4]
    8c14:	687b      	ldr	r3, [r7, #4]
    8c16:	2b00      	cmp	r3, #0
    8c18:	d1ef      	bne.n	8bfa <m2m_memcpy+0x12>
    8c1a:	e000      	b.n	8c1e <m2m_memcpy+0x36>
	if(sz == 0) return;
    8c1c:	46c0      	nop			; (mov r8, r8)
}
    8c1e:	46bd      	mov	sp, r7
    8c20:	b004      	add	sp, #16
    8c22:	bd80      	pop	{r7, pc}

00008c24 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
    8c24:	b580      	push	{r7, lr}
    8c26:	b084      	sub	sp, #16
    8c28:	af00      	add	r7, sp, #0
    8c2a:	60f8      	str	r0, [r7, #12]
    8c2c:	607a      	str	r2, [r7, #4]
    8c2e:	230b      	movs	r3, #11
    8c30:	18fb      	adds	r3, r7, r3
    8c32:	1c0a      	adds	r2, r1, #0
    8c34:	701a      	strb	r2, [r3, #0]
	if(sz == 0) return;
    8c36:	687b      	ldr	r3, [r7, #4]
    8c38:	2b00      	cmp	r3, #0
    8c3a:	d00e      	beq.n	8c5a <m2m_memset+0x36>
	do
	{
		*pBuf = val;
    8c3c:	68fb      	ldr	r3, [r7, #12]
    8c3e:	220b      	movs	r2, #11
    8c40:	18ba      	adds	r2, r7, r2
    8c42:	7812      	ldrb	r2, [r2, #0]
    8c44:	701a      	strb	r2, [r3, #0]
		pBuf++;
    8c46:	68fb      	ldr	r3, [r7, #12]
    8c48:	3301      	adds	r3, #1
    8c4a:	60fb      	str	r3, [r7, #12]
	}while(--sz);
    8c4c:	687b      	ldr	r3, [r7, #4]
    8c4e:	3b01      	subs	r3, #1
    8c50:	607b      	str	r3, [r7, #4]
    8c52:	687b      	ldr	r3, [r7, #4]
    8c54:	2b00      	cmp	r3, #0
    8c56:	d1f1      	bne.n	8c3c <m2m_memset+0x18>
    8c58:	e000      	b.n	8c5c <m2m_memset+0x38>
	if(sz == 0) return;
    8c5a:	46c0      	nop			; (mov r8, r8)
}
    8c5c:	46bd      	mov	sp, r7
    8c5e:	b004      	add	sp, #16
    8c60:	bd80      	pop	{r7, pc}

00008c62 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    8c62:	b580      	push	{r7, lr}
    8c64:	b084      	sub	sp, #16
    8c66:	af00      	add	r7, sp, #0
    8c68:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
    8c6a:	230e      	movs	r3, #14
    8c6c:	18fb      	adds	r3, r7, r3
    8c6e:	2200      	movs	r2, #0
    8c70:	801a      	strh	r2, [r3, #0]
	while(*pcStr)
    8c72:	e009      	b.n	8c88 <m2m_strlen+0x26>
	{
		u16StrLen ++;
    8c74:	230e      	movs	r3, #14
    8c76:	18fb      	adds	r3, r7, r3
    8c78:	881a      	ldrh	r2, [r3, #0]
    8c7a:	230e      	movs	r3, #14
    8c7c:	18fb      	adds	r3, r7, r3
    8c7e:	3201      	adds	r2, #1
    8c80:	801a      	strh	r2, [r3, #0]
		pcStr++;
    8c82:	687b      	ldr	r3, [r7, #4]
    8c84:	3301      	adds	r3, #1
    8c86:	607b      	str	r3, [r7, #4]
	while(*pcStr)
    8c88:	687b      	ldr	r3, [r7, #4]
    8c8a:	781b      	ldrb	r3, [r3, #0]
    8c8c:	2b00      	cmp	r3, #0
    8c8e:	d1f1      	bne.n	8c74 <m2m_strlen+0x12>
	}
	return u16StrLen;
    8c90:	230e      	movs	r3, #14
    8c92:	18fb      	adds	r3, r7, r3
    8c94:	881b      	ldrh	r3, [r3, #0]
}
    8c96:	0018      	movs	r0, r3
    8c98:	46bd      	mov	sp, r7
    8c9a:	b004      	add	sp, #16
    8c9c:	bd80      	pop	{r7, pc}
	...

00008ca0 <isr>:
}tstrHifContext;

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
    8ca0:	b580      	push	{r7, lr}
    8ca2:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
    8ca4:	4b04      	ldr	r3, [pc, #16]	; (8cb8 <isr+0x18>)
    8ca6:	78db      	ldrb	r3, [r3, #3]
    8ca8:	b2db      	uxtb	r3, r3
    8caa:	3301      	adds	r3, #1
    8cac:	b2da      	uxtb	r2, r3
    8cae:	4b02      	ldr	r3, [pc, #8]	; (8cb8 <isr+0x18>)
    8cb0:	70da      	strb	r2, [r3, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
    8cb2:	46c0      	nop			; (mov r8, r8)
    8cb4:	46bd      	mov	sp, r7
    8cb6:	bd80      	pop	{r7, pc}
    8cb8:	200003e0 	.word	0x200003e0

00008cbc <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
    8cbc:	b590      	push	{r4, r7, lr}
    8cbe:	b083      	sub	sp, #12
    8cc0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    8cc2:	1dfb      	adds	r3, r7, #7
    8cc4:	2200      	movs	r2, #0
    8cc6:	701a      	strb	r2, [r3, #0]

	gstrHifCxt.u8HifRXDone = 0;
    8cc8:	4b14      	ldr	r3, [pc, #80]	; (8d1c <hif_set_rx_done+0x60>)
    8cca:	2200      	movs	r2, #0
    8ccc:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
    8cce:	2001      	movs	r0, #1
    8cd0:	4b13      	ldr	r3, [pc, #76]	; (8d20 <hif_set_rx_done+0x64>)
    8cd2:	4798      	blx	r3
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    8cd4:	1dfc      	adds	r4, r7, #7
    8cd6:	003b      	movs	r3, r7
    8cd8:	4a12      	ldr	r2, [pc, #72]	; (8d24 <hif_set_rx_done+0x68>)
    8cda:	0019      	movs	r1, r3
    8cdc:	0010      	movs	r0, r2
    8cde:	4b12      	ldr	r3, [pc, #72]	; (8d28 <hif_set_rx_done+0x6c>)
    8ce0:	4798      	blx	r3
    8ce2:	0003      	movs	r3, r0
    8ce4:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    8ce6:	1dfb      	adds	r3, r7, #7
    8ce8:	781b      	ldrb	r3, [r3, #0]
    8cea:	b25b      	sxtb	r3, r3
    8cec:	2b00      	cmp	r3, #0
    8cee:	d10d      	bne.n	8d0c <hif_set_rx_done+0x50>
	/* Set RX Done */
	reg |= NBIT1;
    8cf0:	683b      	ldr	r3, [r7, #0]
    8cf2:	2202      	movs	r2, #2
    8cf4:	4313      	orrs	r3, r2
    8cf6:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    8cf8:	683b      	ldr	r3, [r7, #0]
    8cfa:	1dfc      	adds	r4, r7, #7
    8cfc:	4a09      	ldr	r2, [pc, #36]	; (8d24 <hif_set_rx_done+0x68>)
    8cfe:	0019      	movs	r1, r3
    8d00:	0010      	movs	r0, r2
    8d02:	4b0a      	ldr	r3, [pc, #40]	; (8d2c <hif_set_rx_done+0x70>)
    8d04:	4798      	blx	r3
    8d06:	0003      	movs	r3, r0
    8d08:	7023      	strb	r3, [r4, #0]
    8d0a:	e000      	b.n	8d0e <hif_set_rx_done+0x52>
	if(ret != M2M_SUCCESS)goto ERR1;
    8d0c:	46c0      	nop			; (mov r8, r8)
	if(ret != M2M_SUCCESS)goto ERR1;
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
    8d0e:	1dfb      	adds	r3, r7, #7
    8d10:	781b      	ldrb	r3, [r3, #0]
    8d12:	b25b      	sxtb	r3, r3

}
    8d14:	0018      	movs	r0, r3
    8d16:	46bd      	mov	sp, r7
    8d18:	b003      	add	sp, #12
    8d1a:	bd90      	pop	{r4, r7, pc}
    8d1c:	200003e0 	.word	0x200003e0
    8d20:	000083d5 	.word	0x000083d5
    8d24:	00001070 	.word	0x00001070
    8d28:	0000ac61 	.word	0x0000ac61
    8d2c:	0000ac85 	.word	0x0000ac85

00008d30 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    8d30:	b580      	push	{r7, lr}
    8d32:	b082      	sub	sp, #8
    8d34:	af00      	add	r7, sp, #0
    8d36:	603a      	str	r2, [r7, #0]
    8d38:	1dfb      	adds	r3, r7, #7
    8d3a:	1c02      	adds	r2, r0, #0
    8d3c:	701a      	strb	r2, [r3, #0]
    8d3e:	1d3b      	adds	r3, r7, #4
    8d40:	1c0a      	adds	r2, r1, #0
    8d42:	801a      	strh	r2, [r3, #0]


}
    8d44:	46c0      	nop			; (mov r8, r8)
    8d46:	46bd      	mov	sp, r7
    8d48:	b002      	add	sp, #8
    8d4a:	bd80      	pop	{r7, pc}

00008d4c <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    8d4c:	b590      	push	{r4, r7, lr}
    8d4e:	b083      	sub	sp, #12
    8d50:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    8d52:	1dfb      	adds	r3, r7, #7
    8d54:	2200      	movs	r2, #0
    8d56:	701a      	strb	r2, [r3, #0]
	if(gstrHifCxt.u8HifRXDone)
    8d58:	4b16      	ldr	r3, [pc, #88]	; (8db4 <hif_chip_wake+0x68>)
    8d5a:	789b      	ldrb	r3, [r3, #2]
    8d5c:	b2db      	uxtb	r3, r3
    8d5e:	2b00      	cmp	r3, #0
    8d60:	d003      	beq.n	8d6a <hif_chip_wake+0x1e>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
    8d62:	1dfb      	adds	r3, r7, #7
    8d64:	781b      	ldrb	r3, [r3, #0]
    8d66:	b25b      	sxtb	r3, r3
    8d68:	e01f      	b.n	8daa <hif_chip_wake+0x5e>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
    8d6a:	4b12      	ldr	r3, [pc, #72]	; (8db4 <hif_chip_wake+0x68>)
    8d6c:	785b      	ldrb	r3, [r3, #1]
    8d6e:	b2db      	uxtb	r3, r3
    8d70:	2b00      	cmp	r3, #0
    8d72:	d10e      	bne.n	8d92 <hif_chip_wake+0x46>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    8d74:	4b0f      	ldr	r3, [pc, #60]	; (8db4 <hif_chip_wake+0x68>)
    8d76:	781b      	ldrb	r3, [r3, #0]
    8d78:	b2db      	uxtb	r3, r3
    8d7a:	2b00      	cmp	r3, #0
    8d7c:	d009      	beq.n	8d92 <hif_chip_wake+0x46>
		{
			ret = chip_wake();
    8d7e:	1dfc      	adds	r4, r7, #7
    8d80:	4b0d      	ldr	r3, [pc, #52]	; (8db8 <hif_chip_wake+0x6c>)
    8d82:	4798      	blx	r3
    8d84:	0003      	movs	r3, r0
    8d86:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    8d88:	1dfb      	adds	r3, r7, #7
    8d8a:	781b      	ldrb	r3, [r3, #0]
    8d8c:	b25b      	sxtb	r3, r3
    8d8e:	2b00      	cmp	r3, #0
    8d90:	d107      	bne.n	8da2 <hif_chip_wake+0x56>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
    8d92:	4b08      	ldr	r3, [pc, #32]	; (8db4 <hif_chip_wake+0x68>)
    8d94:	785b      	ldrb	r3, [r3, #1]
    8d96:	b2db      	uxtb	r3, r3
    8d98:	3301      	adds	r3, #1
    8d9a:	b2da      	uxtb	r2, r3
    8d9c:	4b05      	ldr	r3, [pc, #20]	; (8db4 <hif_chip_wake+0x68>)
    8d9e:	705a      	strb	r2, [r3, #1]
    8da0:	e000      	b.n	8da4 <hif_chip_wake+0x58>
			if(ret != M2M_SUCCESS)goto ERR1;
    8da2:	46c0      	nop			; (mov r8, r8)
ERR1:
	return ret;
    8da4:	1dfb      	adds	r3, r7, #7
    8da6:	781b      	ldrb	r3, [r3, #0]
    8da8:	b25b      	sxtb	r3, r3
}
    8daa:	0018      	movs	r0, r3
    8dac:	46bd      	mov	sp, r7
    8dae:	b003      	add	sp, #12
    8db0:	bd90      	pop	{r4, r7, pc}
    8db2:	46c0      	nop			; (mov r8, r8)
    8db4:	200003e0 	.word	0x200003e0
    8db8:	0000a735 	.word	0x0000a735

00008dbc <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
    8dbc:	b580      	push	{r7, lr}
    8dbe:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
    8dc0:	4b07      	ldr	r3, [pc, #28]	; (8de0 <hif_chip_sleep_sc+0x24>)
    8dc2:	785b      	ldrb	r3, [r3, #1]
    8dc4:	b2db      	uxtb	r3, r3
    8dc6:	2b00      	cmp	r3, #0
    8dc8:	d006      	beq.n	8dd8 <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
    8dca:	4b05      	ldr	r3, [pc, #20]	; (8de0 <hif_chip_sleep_sc+0x24>)
    8dcc:	785b      	ldrb	r3, [r3, #1]
    8dce:	b2db      	uxtb	r3, r3
    8dd0:	3b01      	subs	r3, #1
    8dd2:	b2da      	uxtb	r2, r3
    8dd4:	4b02      	ldr	r3, [pc, #8]	; (8de0 <hif_chip_sleep_sc+0x24>)
    8dd6:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
    8dd8:	2300      	movs	r3, #0
}
    8dda:	0018      	movs	r0, r3
    8ddc:	46bd      	mov	sp, r7
    8dde:	bd80      	pop	{r7, pc}
    8de0:	200003e0 	.word	0x200003e0

00008de4 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    8de4:	b590      	push	{r4, r7, lr}
    8de6:	b083      	sub	sp, #12
    8de8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    8dea:	1dfb      	adds	r3, r7, #7
    8dec:	2200      	movs	r2, #0
    8dee:	701a      	strb	r2, [r3, #0]

	if(gstrHifCxt.u8ChipSleep >= 1)
    8df0:	4b10      	ldr	r3, [pc, #64]	; (8e34 <hif_chip_sleep+0x50>)
    8df2:	785b      	ldrb	r3, [r3, #1]
    8df4:	b2db      	uxtb	r3, r3
    8df6:	2b00      	cmp	r3, #0
    8df8:	d006      	beq.n	8e08 <hif_chip_sleep+0x24>
	{
		gstrHifCxt.u8ChipSleep--;
    8dfa:	4b0e      	ldr	r3, [pc, #56]	; (8e34 <hif_chip_sleep+0x50>)
    8dfc:	785b      	ldrb	r3, [r3, #1]
    8dfe:	b2db      	uxtb	r3, r3
    8e00:	3b01      	subs	r3, #1
    8e02:	b2da      	uxtb	r2, r3
    8e04:	4b0b      	ldr	r3, [pc, #44]	; (8e34 <hif_chip_sleep+0x50>)
    8e06:	705a      	strb	r2, [r3, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
    8e08:	4b0a      	ldr	r3, [pc, #40]	; (8e34 <hif_chip_sleep+0x50>)
    8e0a:	785b      	ldrb	r3, [r3, #1]
    8e0c:	b2db      	uxtb	r3, r3
    8e0e:	2b00      	cmp	r3, #0
    8e10:	d109      	bne.n	8e26 <hif_chip_sleep+0x42>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    8e12:	4b08      	ldr	r3, [pc, #32]	; (8e34 <hif_chip_sleep+0x50>)
    8e14:	781b      	ldrb	r3, [r3, #0]
    8e16:	b2db      	uxtb	r3, r3
    8e18:	2b00      	cmp	r3, #0
    8e1a:	d004      	beq.n	8e26 <hif_chip_sleep+0x42>
		{
			ret = chip_sleep();
    8e1c:	1dfc      	adds	r4, r7, #7
    8e1e:	4b06      	ldr	r3, [pc, #24]	; (8e38 <hif_chip_sleep+0x54>)
    8e20:	4798      	blx	r3
    8e22:	0003      	movs	r3, r0
    8e24:	7023      	strb	r3, [r4, #0]
		else
		{
		}
	}
ERR1:
	return ret;
    8e26:	1dfb      	adds	r3, r7, #7
    8e28:	781b      	ldrb	r3, [r3, #0]
    8e2a:	b25b      	sxtb	r3, r3
}
    8e2c:	0018      	movs	r0, r3
    8e2e:	46bd      	mov	sp, r7
    8e30:	b003      	add	sp, #12
    8e32:	bd90      	pop	{r4, r7, pc}
    8e34:	200003e0 	.word	0x200003e0
    8e38:	0000a65d 	.word	0x0000a65d

00008e3c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
    8e3c:	b580      	push	{r7, lr}
    8e3e:	b082      	sub	sp, #8
    8e40:	af00      	add	r7, sp, #0
    8e42:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    8e44:	4b09      	ldr	r3, [pc, #36]	; (8e6c <hif_init+0x30>)
    8e46:	2228      	movs	r2, #40	; 0x28
    8e48:	2100      	movs	r1, #0
    8e4a:	0018      	movs	r0, r3
    8e4c:	4b08      	ldr	r3, [pc, #32]	; (8e70 <hif_init+0x34>)
    8e4e:	4798      	blx	r3
	nm_bsp_register_isr(isr);
    8e50:	4b08      	ldr	r3, [pc, #32]	; (8e74 <hif_init+0x38>)
    8e52:	0018      	movs	r0, r3
    8e54:	4b08      	ldr	r3, [pc, #32]	; (8e78 <hif_init+0x3c>)
    8e56:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    8e58:	4b08      	ldr	r3, [pc, #32]	; (8e7c <hif_init+0x40>)
    8e5a:	0019      	movs	r1, r3
    8e5c:	2003      	movs	r0, #3
    8e5e:	4b08      	ldr	r3, [pc, #32]	; (8e80 <hif_init+0x44>)
    8e60:	4798      	blx	r3
	return M2M_SUCCESS;
    8e62:	2300      	movs	r3, #0
}
    8e64:	0018      	movs	r0, r3
    8e66:	46bd      	mov	sp, r7
    8e68:	b002      	add	sp, #8
    8e6a:	bd80      	pop	{r7, pc}
    8e6c:	200003e0 	.word	0x200003e0
    8e70:	00008c25 	.word	0x00008c25
    8e74:	00008ca1 	.word	0x00008ca1
    8e78:	0000835d 	.word	0x0000835d
    8e7c:	00008d31 	.word	0x00008d31
    8e80:	000098f9 	.word	0x000098f9

00008e84 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    8e84:	b590      	push	{r4, r7, lr}
    8e86:	b089      	sub	sp, #36	; 0x24
    8e88:	af00      	add	r7, sp, #0
    8e8a:	0004      	movs	r4, r0
    8e8c:	0008      	movs	r0, r1
    8e8e:	603a      	str	r2, [r7, #0]
    8e90:	0019      	movs	r1, r3
    8e92:	1dfb      	adds	r3, r7, #7
    8e94:	1c22      	adds	r2, r4, #0
    8e96:	701a      	strb	r2, [r3, #0]
    8e98:	1dbb      	adds	r3, r7, #6
    8e9a:	1c02      	adds	r2, r0, #0
    8e9c:	701a      	strb	r2, [r3, #0]
    8e9e:	1d3b      	adds	r3, r7, #4
    8ea0:	1c0a      	adds	r2, r1, #0
    8ea2:	801a      	strh	r2, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
    8ea4:	231f      	movs	r3, #31
    8ea6:	18fb      	adds	r3, r7, r3
    8ea8:	22ff      	movs	r2, #255	; 0xff
    8eaa:	701a      	strb	r2, [r3, #0]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    8eac:	1dbb      	adds	r3, r7, #6
    8eae:	781b      	ldrb	r3, [r3, #0]
    8eb0:	227f      	movs	r2, #127	; 0x7f
    8eb2:	4013      	ands	r3, r2
    8eb4:	b2da      	uxtb	r2, r3
    8eb6:	2318      	movs	r3, #24
    8eb8:	18fb      	adds	r3, r7, r3
    8eba:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    8ebc:	2318      	movs	r3, #24
    8ebe:	18fb      	adds	r3, r7, r3
    8ec0:	1dfa      	adds	r2, r7, #7
    8ec2:	7812      	ldrb	r2, [r2, #0]
    8ec4:	701a      	strb	r2, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    8ec6:	2318      	movs	r3, #24
    8ec8:	18fb      	adds	r3, r7, r3
    8eca:	2208      	movs	r2, #8
    8ecc:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    8ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8ed0:	2b00      	cmp	r3, #0
    8ed2:	d011      	beq.n	8ef8 <hif_send+0x74>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    8ed4:	2318      	movs	r3, #24
    8ed6:	18fb      	adds	r3, r7, r3
    8ed8:	885b      	ldrh	r3, [r3, #2]
    8eda:	b29a      	uxth	r2, r3
    8edc:	2338      	movs	r3, #56	; 0x38
    8ede:	18f9      	adds	r1, r7, r3
    8ee0:	2334      	movs	r3, #52	; 0x34
    8ee2:	18fb      	adds	r3, r7, r3
    8ee4:	8809      	ldrh	r1, [r1, #0]
    8ee6:	881b      	ldrh	r3, [r3, #0]
    8ee8:	18cb      	adds	r3, r1, r3
    8eea:	b29b      	uxth	r3, r3
    8eec:	18d3      	adds	r3, r2, r3
    8eee:	b29a      	uxth	r2, r3
    8ef0:	2318      	movs	r3, #24
    8ef2:	18fb      	adds	r3, r7, r3
    8ef4:	805a      	strh	r2, [r3, #2]
    8ef6:	e00a      	b.n	8f0e <hif_send+0x8a>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
    8ef8:	2318      	movs	r3, #24
    8efa:	18fb      	adds	r3, r7, r3
    8efc:	885b      	ldrh	r3, [r3, #2]
    8efe:	b29a      	uxth	r2, r3
    8f00:	1d3b      	adds	r3, r7, #4
    8f02:	881b      	ldrh	r3, [r3, #0]
    8f04:	18d3      	adds	r3, r2, r3
    8f06:	b29a      	uxth	r2, r3
    8f08:	2318      	movs	r3, #24
    8f0a:	18fb      	adds	r3, r7, r3
    8f0c:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
    8f0e:	231f      	movs	r3, #31
    8f10:	18fc      	adds	r4, r7, r3
    8f12:	4bb0      	ldr	r3, [pc, #704]	; (91d4 <hif_send+0x350>)
    8f14:	4798      	blx	r3
    8f16:	0003      	movs	r3, r0
    8f18:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    8f1a:	231f      	movs	r3, #31
    8f1c:	18fb      	adds	r3, r7, r3
    8f1e:	781b      	ldrb	r3, [r3, #0]
    8f20:	b25b      	sxtb	r3, r3
    8f22:	2b00      	cmp	r3, #0
    8f24:	d000      	beq.n	8f28 <hif_send+0xa4>
    8f26:	e127      	b.n	9178 <hif_send+0x2f4>
	{
		volatile uint32 reg, dma_addr = 0;
    8f28:	2300      	movs	r3, #0
    8f2a:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
    8f2c:	230e      	movs	r3, #14
    8f2e:	18fb      	adds	r3, r7, r3
    8f30:	2200      	movs	r2, #0
    8f32:	801a      	strh	r2, [r3, #0]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
    8f34:	2300      	movs	r3, #0
    8f36:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
    8f38:	1dfb      	adds	r3, r7, #7
    8f3a:	781a      	ldrb	r2, [r3, #0]
    8f3c:	697b      	ldr	r3, [r7, #20]
    8f3e:	4313      	orrs	r3, r2
    8f40:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
    8f42:	1dbb      	adds	r3, r7, #6
    8f44:	781b      	ldrb	r3, [r3, #0]
    8f46:	021a      	lsls	r2, r3, #8
    8f48:	697b      	ldr	r3, [r7, #20]
    8f4a:	4313      	orrs	r3, r2
    8f4c:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
    8f4e:	2318      	movs	r3, #24
    8f50:	18fb      	adds	r3, r7, r3
    8f52:	885b      	ldrh	r3, [r3, #2]
    8f54:	b29b      	uxth	r3, r3
    8f56:	041a      	lsls	r2, r3, #16
    8f58:	697b      	ldr	r3, [r7, #20]
    8f5a:	4313      	orrs	r3, r2
    8f5c:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    8f5e:	697b      	ldr	r3, [r7, #20]
    8f60:	221f      	movs	r2, #31
    8f62:	18bc      	adds	r4, r7, r2
    8f64:	4a9c      	ldr	r2, [pc, #624]	; (91d8 <hif_send+0x354>)
    8f66:	0019      	movs	r1, r3
    8f68:	0010      	movs	r0, r2
    8f6a:	4b9c      	ldr	r3, [pc, #624]	; (91dc <hif_send+0x358>)
    8f6c:	4798      	blx	r3
    8f6e:	0003      	movs	r3, r0
    8f70:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    8f72:	231f      	movs	r3, #31
    8f74:	18fb      	adds	r3, r7, r3
    8f76:	781b      	ldrb	r3, [r3, #0]
    8f78:	b25b      	sxtb	r3, r3
    8f7a:	2b00      	cmp	r3, #0
    8f7c:	d000      	beq.n	8f80 <hif_send+0xfc>
    8f7e:	e115      	b.n	91ac <hif_send+0x328>

		reg = 0UL;
    8f80:	2300      	movs	r3, #0
    8f82:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
    8f84:	697b      	ldr	r3, [r7, #20]
    8f86:	2202      	movs	r2, #2
    8f88:	4313      	orrs	r3, r2
    8f8a:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    8f8c:	697b      	ldr	r3, [r7, #20]
    8f8e:	221f      	movs	r2, #31
    8f90:	18bc      	adds	r4, r7, r2
    8f92:	4a93      	ldr	r2, [pc, #588]	; (91e0 <hif_send+0x35c>)
    8f94:	0019      	movs	r1, r3
    8f96:	0010      	movs	r0, r2
    8f98:	4b90      	ldr	r3, [pc, #576]	; (91dc <hif_send+0x358>)
    8f9a:	4798      	blx	r3
    8f9c:	0003      	movs	r3, r0
    8f9e:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    8fa0:	231f      	movs	r3, #31
    8fa2:	18fb      	adds	r3, r7, r3
    8fa4:	781b      	ldrb	r3, [r3, #0]
    8fa6:	b25b      	sxtb	r3, r3
    8fa8:	2b00      	cmp	r3, #0
    8faa:	d000      	beq.n	8fae <hif_send+0x12a>
    8fac:	e100      	b.n	91b0 <hif_send+0x32c>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
    8fae:	2300      	movs	r3, #0
    8fb0:	613b      	str	r3, [r7, #16]
		
		for(cnt = 0; cnt < 1000; cnt ++)
    8fb2:	230e      	movs	r3, #14
    8fb4:	18fb      	adds	r3, r7, r3
    8fb6:	2200      	movs	r2, #0
    8fb8:	801a      	strh	r2, [r3, #0]
    8fba:	e04f      	b.n	905c <hif_send+0x1d8>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    8fbc:	231f      	movs	r3, #31
    8fbe:	18fc      	adds	r4, r7, r3
    8fc0:	2314      	movs	r3, #20
    8fc2:	18fb      	adds	r3, r7, r3
    8fc4:	4a86      	ldr	r2, [pc, #536]	; (91e0 <hif_send+0x35c>)
    8fc6:	0019      	movs	r1, r3
    8fc8:	0010      	movs	r0, r2
    8fca:	4b86      	ldr	r3, [pc, #536]	; (91e4 <hif_send+0x360>)
    8fcc:	4798      	blx	r3
    8fce:	0003      	movs	r3, r0
    8fd0:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS) break;
    8fd2:	231f      	movs	r3, #31
    8fd4:	18fb      	adds	r3, r7, r3
    8fd6:	781b      	ldrb	r3, [r3, #0]
    8fd8:	b25b      	sxtb	r3, r3
    8fda:	2b00      	cmp	r3, #0
    8fdc:	d146      	bne.n	906c <hif_send+0x1e8>
			/*
			 * If it takes too long to get a response, the slow down to 
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
    8fde:	230e      	movs	r3, #14
    8fe0:	18fb      	adds	r3, r7, r3
    8fe2:	881b      	ldrh	r3, [r3, #0]
    8fe4:	b29a      	uxth	r2, r3
    8fe6:	23f4      	movs	r3, #244	; 0xf4
    8fe8:	33ff      	adds	r3, #255	; 0xff
    8fea:	429a      	cmp	r2, r3
    8fec:	d915      	bls.n	901a <hif_send+0x196>
				if(cnt < 501) {
    8fee:	230e      	movs	r3, #14
    8ff0:	18fb      	adds	r3, r7, r3
    8ff2:	881b      	ldrh	r3, [r3, #0]
    8ff4:	b29a      	uxth	r2, r3
    8ff6:	23fa      	movs	r3, #250	; 0xfa
    8ff8:	005b      	lsls	r3, r3, #1
    8ffa:	429a      	cmp	r2, r3
    8ffc:	d80a      	bhi.n	9014 <hif_send+0x190>
					M2M_INFO("Slowing down...\n");
    8ffe:	4b7a      	ldr	r3, [pc, #488]	; (91e8 <hif_send+0x364>)
    9000:	0018      	movs	r0, r3
    9002:	4b7a      	ldr	r3, [pc, #488]	; (91ec <hif_send+0x368>)
    9004:	4798      	blx	r3
    9006:	4b7a      	ldr	r3, [pc, #488]	; (91f0 <hif_send+0x36c>)
    9008:	0018      	movs	r0, r3
    900a:	4b7a      	ldr	r3, [pc, #488]	; (91f4 <hif_send+0x370>)
    900c:	4798      	blx	r3
    900e:	200d      	movs	r0, #13
    9010:	4b79      	ldr	r3, [pc, #484]	; (91f8 <hif_send+0x374>)
    9012:	4798      	blx	r3
				}
				nm_bsp_sleep(1);
    9014:	2001      	movs	r0, #1
    9016:	4b79      	ldr	r3, [pc, #484]	; (91fc <hif_send+0x378>)
    9018:	4798      	blx	r3
			}
			if (!(reg & NBIT1))
    901a:	697b      	ldr	r3, [r7, #20]
    901c:	2202      	movs	r2, #2
    901e:	4013      	ands	r3, r2
    9020:	d113      	bne.n	904a <hif_send+0x1c6>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
    9022:	231f      	movs	r3, #31
    9024:	18fc      	adds	r4, r7, r3
    9026:	2310      	movs	r3, #16
    9028:	18fb      	adds	r3, r7, r3
    902a:	4a75      	ldr	r2, [pc, #468]	; (9200 <hif_send+0x37c>)
    902c:	0019      	movs	r1, r3
    902e:	0010      	movs	r0, r2
    9030:	4b6c      	ldr	r3, [pc, #432]	; (91e4 <hif_send+0x360>)
    9032:	4798      	blx	r3
    9034:	0003      	movs	r3, r0
    9036:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS) {
    9038:	231f      	movs	r3, #31
    903a:	18fb      	adds	r3, r7, r3
    903c:	781b      	ldrb	r3, [r3, #0]
    903e:	b25b      	sxtb	r3, r3
    9040:	2b00      	cmp	r3, #0
    9042:	d015      	beq.n	9070 <hif_send+0x1ec>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
    9044:	2300      	movs	r3, #0
    9046:	613b      	str	r3, [r7, #16]
					goto ERR1;
    9048:	e0b9      	b.n	91be <hif_send+0x33a>
		for(cnt = 0; cnt < 1000; cnt ++)
    904a:	230e      	movs	r3, #14
    904c:	18fb      	adds	r3, r7, r3
    904e:	881b      	ldrh	r3, [r3, #0]
    9050:	b29b      	uxth	r3, r3
    9052:	3301      	adds	r3, #1
    9054:	b29a      	uxth	r2, r3
    9056:	230e      	movs	r3, #14
    9058:	18fb      	adds	r3, r7, r3
    905a:	801a      	strh	r2, [r3, #0]
    905c:	230e      	movs	r3, #14
    905e:	18fb      	adds	r3, r7, r3
    9060:	881b      	ldrh	r3, [r3, #0]
    9062:	b29b      	uxth	r3, r3
    9064:	4a67      	ldr	r2, [pc, #412]	; (9204 <hif_send+0x380>)
    9066:	4293      	cmp	r3, r2
    9068:	d9a8      	bls.n	8fbc <hif_send+0x138>
    906a:	e002      	b.n	9072 <hif_send+0x1ee>
			if(ret != M2M_SUCCESS) break;
    906c:	46c0      	nop			; (mov r8, r8)
    906e:	e000      	b.n	9072 <hif_send+0x1ee>
				}
				/*in case of success break */
				break;
    9070:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (dma_addr != 0)
    9072:	693b      	ldr	r3, [r7, #16]
    9074:	2b00      	cmp	r3, #0
    9076:	d100      	bne.n	907a <hif_send+0x1f6>
    9078:	e073      	b.n	9162 <hif_send+0x2de>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
    907a:	693b      	ldr	r3, [r7, #16]
    907c:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    907e:	2318      	movs	r3, #24
    9080:	18fb      	adds	r3, r7, r3
    9082:	885b      	ldrh	r3, [r3, #2]
    9084:	b29a      	uxth	r2, r3
    9086:	2318      	movs	r3, #24
    9088:	18fb      	adds	r3, r7, r3
    908a:	805a      	strh	r2, [r3, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    908c:	68bb      	ldr	r3, [r7, #8]
    908e:	221f      	movs	r2, #31
    9090:	18bc      	adds	r4, r7, r2
    9092:	2218      	movs	r2, #24
    9094:	18b9      	adds	r1, r7, r2
    9096:	2208      	movs	r2, #8
    9098:	0018      	movs	r0, r3
    909a:	4b5b      	ldr	r3, [pc, #364]	; (9208 <hif_send+0x384>)
    909c:	4798      	blx	r3
    909e:	0003      	movs	r3, r0
    90a0:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    90a2:	231f      	movs	r3, #31
    90a4:	18fb      	adds	r3, r7, r3
    90a6:	781b      	ldrb	r3, [r3, #0]
    90a8:	b25b      	sxtb	r3, r3
    90aa:	2b00      	cmp	r3, #0
    90ac:	d000      	beq.n	90b0 <hif_send+0x22c>
    90ae:	e081      	b.n	91b4 <hif_send+0x330>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    90b0:	68bb      	ldr	r3, [r7, #8]
    90b2:	3308      	adds	r3, #8
    90b4:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
    90b6:	683b      	ldr	r3, [r7, #0]
    90b8:	2b00      	cmp	r3, #0
    90ba:	d015      	beq.n	90e8 <hif_send+0x264>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    90bc:	68b8      	ldr	r0, [r7, #8]
    90be:	1d3b      	adds	r3, r7, #4
    90c0:	881a      	ldrh	r2, [r3, #0]
    90c2:	231f      	movs	r3, #31
    90c4:	18fc      	adds	r4, r7, r3
    90c6:	683b      	ldr	r3, [r7, #0]
    90c8:	0019      	movs	r1, r3
    90ca:	4b4f      	ldr	r3, [pc, #316]	; (9208 <hif_send+0x384>)
    90cc:	4798      	blx	r3
    90ce:	0003      	movs	r3, r0
    90d0:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret) goto ERR1;
    90d2:	231f      	movs	r3, #31
    90d4:	18fb      	adds	r3, r7, r3
    90d6:	781b      	ldrb	r3, [r3, #0]
    90d8:	b25b      	sxtb	r3, r3
    90da:	2b00      	cmp	r3, #0
    90dc:	d16c      	bne.n	91b8 <hif_send+0x334>
				u32CurrAddr += u16CtrlBufSize;
    90de:	1d3b      	adds	r3, r7, #4
    90e0:	881a      	ldrh	r2, [r3, #0]
    90e2:	68bb      	ldr	r3, [r7, #8]
    90e4:	18d3      	adds	r3, r2, r3
    90e6:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
    90e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    90ea:	2b00      	cmp	r3, #0
    90ec:	d021      	beq.n	9132 <hif_send+0x2ae>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    90ee:	2338      	movs	r3, #56	; 0x38
    90f0:	18fb      	adds	r3, r7, r3
    90f2:	881a      	ldrh	r2, [r3, #0]
    90f4:	1d3b      	adds	r3, r7, #4
    90f6:	881b      	ldrh	r3, [r3, #0]
    90f8:	1ad3      	subs	r3, r2, r3
    90fa:	001a      	movs	r2, r3
    90fc:	68bb      	ldr	r3, [r7, #8]
    90fe:	18d3      	adds	r3, r2, r3
    9100:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    9102:	68b8      	ldr	r0, [r7, #8]
    9104:	2334      	movs	r3, #52	; 0x34
    9106:	18fb      	adds	r3, r7, r3
    9108:	881a      	ldrh	r2, [r3, #0]
    910a:	231f      	movs	r3, #31
    910c:	18fc      	adds	r4, r7, r3
    910e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    9110:	0019      	movs	r1, r3
    9112:	4b3d      	ldr	r3, [pc, #244]	; (9208 <hif_send+0x384>)
    9114:	4798      	blx	r3
    9116:	0003      	movs	r3, r0
    9118:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret) goto ERR1;
    911a:	231f      	movs	r3, #31
    911c:	18fb      	adds	r3, r7, r3
    911e:	781b      	ldrb	r3, [r3, #0]
    9120:	b25b      	sxtb	r3, r3
    9122:	2b00      	cmp	r3, #0
    9124:	d14a      	bne.n	91bc <hif_send+0x338>
				u32CurrAddr += u16DataSize;
    9126:	2334      	movs	r3, #52	; 0x34
    9128:	18fb      	adds	r3, r7, r3
    912a:	881a      	ldrh	r2, [r3, #0]
    912c:	68bb      	ldr	r3, [r7, #8]
    912e:	18d3      	adds	r3, r2, r3
    9130:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
    9132:	693b      	ldr	r3, [r7, #16]
    9134:	009b      	lsls	r3, r3, #2
    9136:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
    9138:	697b      	ldr	r3, [r7, #20]
    913a:	2202      	movs	r2, #2
    913c:	4313      	orrs	r3, r2
    913e:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    9140:	697b      	ldr	r3, [r7, #20]
    9142:	221f      	movs	r2, #31
    9144:	18bc      	adds	r4, r7, r2
    9146:	4a31      	ldr	r2, [pc, #196]	; (920c <hif_send+0x388>)
    9148:	0019      	movs	r1, r3
    914a:	0010      	movs	r0, r2
    914c:	4b23      	ldr	r3, [pc, #140]	; (91dc <hif_send+0x358>)
    914e:	4798      	blx	r3
    9150:	0003      	movs	r3, r0
    9152:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    9154:	231f      	movs	r3, #31
    9156:	18fb      	adds	r3, r7, r3
    9158:	781b      	ldrb	r3, [r3, #0]
    915a:	b25b      	sxtb	r3, r3
    915c:	2b00      	cmp	r3, #0
    915e:	d01a      	beq.n	9196 <hif_send+0x312>
    9160:	e02d      	b.n	91be <hif_send+0x33a>
		}
		else
		{
			ret = hif_chip_sleep();
    9162:	231f      	movs	r3, #31
    9164:	18fc      	adds	r4, r7, r3
    9166:	4b2a      	ldr	r3, [pc, #168]	; (9210 <hif_send+0x38c>)
    9168:	4798      	blx	r3
    916a:	0003      	movs	r3, r0
    916c:	7023      	strb	r3, [r4, #0]
			M2M_DBG("Failed to alloc rx size %d\r",ret);
			ret = M2M_ERR_MEM_ALLOC;
    916e:	231f      	movs	r3, #31
    9170:	18fb      	adds	r3, r7, r3
    9172:	22fd      	movs	r2, #253	; 0xfd
    9174:	701a      	strb	r2, [r3, #0]
			goto ERR2;
    9176:	e024      	b.n	91c2 <hif_send+0x33e>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    9178:	23cb      	movs	r3, #203	; 0xcb
    917a:	005a      	lsls	r2, r3, #1
    917c:	4925      	ldr	r1, [pc, #148]	; (9214 <hif_send+0x390>)
    917e:	4b26      	ldr	r3, [pc, #152]	; (9218 <hif_send+0x394>)
    9180:	0018      	movs	r0, r3
    9182:	4b1a      	ldr	r3, [pc, #104]	; (91ec <hif_send+0x368>)
    9184:	4798      	blx	r3
    9186:	4b25      	ldr	r3, [pc, #148]	; (921c <hif_send+0x398>)
    9188:	0018      	movs	r0, r3
    918a:	4b1a      	ldr	r3, [pc, #104]	; (91f4 <hif_send+0x370>)
    918c:	4798      	blx	r3
    918e:	200d      	movs	r0, #13
    9190:	4b19      	ldr	r3, [pc, #100]	; (91f8 <hif_send+0x374>)
    9192:	4798      	blx	r3
		goto ERR2;
    9194:	e015      	b.n	91c2 <hif_send+0x33e>
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
    9196:	231f      	movs	r3, #31
    9198:	18fc      	adds	r4, r7, r3
    919a:	4b1d      	ldr	r3, [pc, #116]	; (9210 <hif_send+0x38c>)
    919c:	4798      	blx	r3
    919e:	0003      	movs	r3, r0
    91a0:	7023      	strb	r3, [r4, #0]
	return ret;
    91a2:	231f      	movs	r3, #31
    91a4:	18fb      	adds	r3, r7, r3
    91a6:	781b      	ldrb	r3, [r3, #0]
    91a8:	b25b      	sxtb	r3, r3
    91aa:	e00e      	b.n	91ca <hif_send+0x346>
		if(M2M_SUCCESS != ret) goto ERR1;
    91ac:	46c0      	nop			; (mov r8, r8)
    91ae:	e006      	b.n	91be <hif_send+0x33a>
		if(M2M_SUCCESS != ret) goto ERR1;
    91b0:	46c0      	nop			; (mov r8, r8)
    91b2:	e004      	b.n	91be <hif_send+0x33a>
			if(M2M_SUCCESS != ret) goto ERR1;
    91b4:	46c0      	nop			; (mov r8, r8)
    91b6:	e002      	b.n	91be <hif_send+0x33a>
				if(M2M_SUCCESS != ret) goto ERR1;
    91b8:	46c0      	nop			; (mov r8, r8)
    91ba:	e000      	b.n	91be <hif_send+0x33a>
				if(M2M_SUCCESS != ret) goto ERR1;
    91bc:	46c0      	nop			; (mov r8, r8)
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
    91be:	4b18      	ldr	r3, [pc, #96]	; (9220 <hif_send+0x39c>)
    91c0:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
    91c2:	231f      	movs	r3, #31
    91c4:	18fb      	adds	r3, r7, r3
    91c6:	781b      	ldrb	r3, [r3, #0]
    91c8:	b25b      	sxtb	r3, r3
}
    91ca:	0018      	movs	r0, r3
    91cc:	46bd      	mov	sp, r7
    91ce:	b009      	add	sp, #36	; 0x24
    91d0:	bd90      	pop	{r4, r7, pc}
    91d2:	46c0      	nop			; (mov r8, r8)
    91d4:	00008d4d 	.word	0x00008d4d
    91d8:	0000108c 	.word	0x0000108c
    91dc:	0000ac85 	.word	0x0000ac85
    91e0:	00001078 	.word	0x00001078
    91e4:	0000ac61 	.word	0x0000ac61
    91e8:	000180fc 	.word	0x000180fc
    91ec:	00016b49 	.word	0x00016b49
    91f0:	00018108 	.word	0x00018108
    91f4:	00016c65 	.word	0x00016c65
    91f8:	00016b7d 	.word	0x00016b7d
    91fc:	00008335 	.word	0x00008335
    9200:	00150400 	.word	0x00150400
    9204:	000003e7 	.word	0x000003e7
    9208:	0000adcd 	.word	0x0000adcd
    920c:	0000106c 	.word	0x0000106c
    9210:	00008de5 	.word	0x00008de5
    9214:	00018410 	.word	0x00018410
    9218:	00018118 	.word	0x00018118
    921c:	0001812c 	.word	0x0001812c
    9220:	00008dbd 	.word	0x00008dbd

00009224 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
    9224:	b590      	push	{r4, r7, lr}
    9226:	b087      	sub	sp, #28
    9228:	af02      	add	r7, sp, #8
	sint8 ret = M2M_SUCCESS;
    922a:	230f      	movs	r3, #15
    922c:	18fb      	adds	r3, r7, r3
    922e:	2200      	movs	r2, #0
    9230:	701a      	strb	r2, [r3, #0]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    9232:	230f      	movs	r3, #15
    9234:	18fc      	adds	r4, r7, r3
    9236:	2308      	movs	r3, #8
    9238:	18fb      	adds	r3, r7, r3
    923a:	4ad6      	ldr	r2, [pc, #856]	; (9594 <hif_isr+0x370>)
    923c:	0019      	movs	r1, r3
    923e:	0010      	movs	r0, r2
    9240:	4bd5      	ldr	r3, [pc, #852]	; (9598 <hif_isr+0x374>)
    9242:	4798      	blx	r3
    9244:	0003      	movs	r3, r0
    9246:	7023      	strb	r3, [r4, #0]
	if(M2M_SUCCESS == ret)
    9248:	230f      	movs	r3, #15
    924a:	18fb      	adds	r3, r7, r3
    924c:	781b      	ldrb	r3, [r3, #0]
    924e:	b25b      	sxtb	r3, r3
    9250:	2b00      	cmp	r3, #0
    9252:	d000      	beq.n	9256 <hif_isr+0x32>
    9254:	e217      	b.n	9686 <hif_isr+0x462>
	{
		if(reg & 0x1)	/* New interrupt has been received */
    9256:	68bb      	ldr	r3, [r7, #8]
    9258:	2201      	movs	r2, #1
    925a:	4013      	ands	r3, r2
    925c:	d100      	bne.n	9260 <hif_isr+0x3c>
    925e:	e1fd      	b.n	965c <hif_isr+0x438>
		{
			uint16 size;

			nm_bsp_interrupt_ctrl(0);
    9260:	2000      	movs	r0, #0
    9262:	4bce      	ldr	r3, [pc, #824]	; (959c <hif_isr+0x378>)
    9264:	4798      	blx	r3
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
    9266:	68bb      	ldr	r3, [r7, #8]
    9268:	2201      	movs	r2, #1
    926a:	4393      	bics	r3, r2
    926c:	60bb      	str	r3, [r7, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    926e:	68bb      	ldr	r3, [r7, #8]
    9270:	220f      	movs	r2, #15
    9272:	18bc      	adds	r4, r7, r2
    9274:	4ac7      	ldr	r2, [pc, #796]	; (9594 <hif_isr+0x370>)
    9276:	0019      	movs	r1, r3
    9278:	0010      	movs	r0, r2
    927a:	4bc9      	ldr	r3, [pc, #804]	; (95a0 <hif_isr+0x37c>)
    927c:	4798      	blx	r3
    927e:	0003      	movs	r3, r0
    9280:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    9282:	230f      	movs	r3, #15
    9284:	18fb      	adds	r3, r7, r3
    9286:	781b      	ldrb	r3, [r3, #0]
    9288:	b25b      	sxtb	r3, r3
    928a:	2b00      	cmp	r3, #0
    928c:	d000      	beq.n	9290 <hif_isr+0x6c>
    928e:	e208      	b.n	96a2 <hif_isr+0x47e>
			gstrHifCxt.u8HifRXDone = 1;
    9290:	4bc4      	ldr	r3, [pc, #784]	; (95a4 <hif_isr+0x380>)
    9292:	2201      	movs	r2, #1
    9294:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
    9296:	68bb      	ldr	r3, [r7, #8]
    9298:	089b      	lsrs	r3, r3, #2
    929a:	b29a      	uxth	r2, r3
    929c:	230c      	movs	r3, #12
    929e:	18fb      	adds	r3, r7, r3
    92a0:	0512      	lsls	r2, r2, #20
    92a2:	0d12      	lsrs	r2, r2, #20
    92a4:	801a      	strh	r2, [r3, #0]
			if (size > 0) {
    92a6:	230c      	movs	r3, #12
    92a8:	18fb      	adds	r3, r7, r3
    92aa:	881b      	ldrh	r3, [r3, #0]
    92ac:	2b00      	cmp	r3, #0
    92ae:	d100      	bne.n	92b2 <hif_isr+0x8e>
    92b0:	e1c1      	b.n	9636 <hif_isr+0x412>
				uint32 address = 0;
    92b2:	2300      	movs	r3, #0
    92b4:	603b      	str	r3, [r7, #0]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    92b6:	230f      	movs	r3, #15
    92b8:	18fc      	adds	r4, r7, r3
    92ba:	003b      	movs	r3, r7
    92bc:	4aba      	ldr	r2, [pc, #744]	; (95a8 <hif_isr+0x384>)
    92be:	0019      	movs	r1, r3
    92c0:	0010      	movs	r0, r2
    92c2:	4bb5      	ldr	r3, [pc, #724]	; (9598 <hif_isr+0x374>)
    92c4:	4798      	blx	r3
    92c6:	0003      	movs	r3, r0
    92c8:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret)
    92ca:	230f      	movs	r3, #15
    92cc:	18fb      	adds	r3, r7, r3
    92ce:	781b      	ldrb	r3, [r3, #0]
    92d0:	b25b      	sxtb	r3, r3
    92d2:	2b00      	cmp	r3, #0
    92d4:	d012      	beq.n	92fc <hif_isr+0xd8>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    92d6:	23c8      	movs	r3, #200	; 0xc8
    92d8:	33ff      	adds	r3, #255	; 0xff
    92da:	001a      	movs	r2, r3
    92dc:	49b3      	ldr	r1, [pc, #716]	; (95ac <hif_isr+0x388>)
    92de:	4bb4      	ldr	r3, [pc, #720]	; (95b0 <hif_isr+0x38c>)
    92e0:	0018      	movs	r0, r3
    92e2:	4bb4      	ldr	r3, [pc, #720]	; (95b4 <hif_isr+0x390>)
    92e4:	4798      	blx	r3
    92e6:	4bb4      	ldr	r3, [pc, #720]	; (95b8 <hif_isr+0x394>)
    92e8:	0018      	movs	r0, r3
    92ea:	4bb4      	ldr	r3, [pc, #720]	; (95bc <hif_isr+0x398>)
    92ec:	4798      	blx	r3
    92ee:	200d      	movs	r0, #13
    92f0:	4bb3      	ldr	r3, [pc, #716]	; (95c0 <hif_isr+0x39c>)
    92f2:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    92f4:	2001      	movs	r0, #1
    92f6:	4ba9      	ldr	r3, [pc, #676]	; (959c <hif_isr+0x378>)
    92f8:	4798      	blx	r3
					goto ERR1;
    92fa:	e1d3      	b.n	96a4 <hif_isr+0x480>
				}
				gstrHifCxt.u32RxAddr = address;
    92fc:	683a      	ldr	r2, [r7, #0]
    92fe:	4ba9      	ldr	r3, [pc, #676]	; (95a4 <hif_isr+0x380>)
    9300:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
    9302:	230c      	movs	r3, #12
    9304:	18fb      	adds	r3, r7, r3
    9306:	881a      	ldrh	r2, [r3, #0]
    9308:	4ba6      	ldr	r3, [pc, #664]	; (95a4 <hif_isr+0x380>)
    930a:	609a      	str	r2, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    930c:	683b      	ldr	r3, [r7, #0]
    930e:	220f      	movs	r2, #15
    9310:	18bc      	adds	r4, r7, r2
    9312:	1d39      	adds	r1, r7, #4
    9314:	2204      	movs	r2, #4
    9316:	0018      	movs	r0, r3
    9318:	4baa      	ldr	r3, [pc, #680]	; (95c4 <hif_isr+0x3a0>)
    931a:	4798      	blx	r3
    931c:	0003      	movs	r3, r0
    931e:	7023      	strb	r3, [r4, #0]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    9320:	1d3b      	adds	r3, r7, #4
    9322:	885b      	ldrh	r3, [r3, #2]
    9324:	b29a      	uxth	r2, r3
    9326:	1d3b      	adds	r3, r7, #4
    9328:	805a      	strh	r2, [r3, #2]
				if(M2M_SUCCESS != ret)
    932a:	230f      	movs	r3, #15
    932c:	18fb      	adds	r3, r7, r3
    932e:	781b      	ldrb	r3, [r3, #0]
    9330:	b25b      	sxtb	r3, r3
    9332:	2b00      	cmp	r3, #0
    9334:	d012      	beq.n	935c <hif_isr+0x138>
				{
					M2M_ERR("(hif) address bus fail\n");
    9336:	23d2      	movs	r3, #210	; 0xd2
    9338:	33ff      	adds	r3, #255	; 0xff
    933a:	001a      	movs	r2, r3
    933c:	499b      	ldr	r1, [pc, #620]	; (95ac <hif_isr+0x388>)
    933e:	4b9c      	ldr	r3, [pc, #624]	; (95b0 <hif_isr+0x38c>)
    9340:	0018      	movs	r0, r3
    9342:	4b9c      	ldr	r3, [pc, #624]	; (95b4 <hif_isr+0x390>)
    9344:	4798      	blx	r3
    9346:	4ba0      	ldr	r3, [pc, #640]	; (95c8 <hif_isr+0x3a4>)
    9348:	0018      	movs	r0, r3
    934a:	4b9c      	ldr	r3, [pc, #624]	; (95bc <hif_isr+0x398>)
    934c:	4798      	blx	r3
    934e:	200d      	movs	r0, #13
    9350:	4b9b      	ldr	r3, [pc, #620]	; (95c0 <hif_isr+0x39c>)
    9352:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    9354:	2001      	movs	r0, #1
    9356:	4b91      	ldr	r3, [pc, #580]	; (959c <hif_isr+0x378>)
    9358:	4798      	blx	r3
					goto ERR1;
    935a:	e1a3      	b.n	96a4 <hif_isr+0x480>
				}
				if(strHif.u16Length != size)
    935c:	1d3b      	adds	r3, r7, #4
    935e:	885b      	ldrh	r3, [r3, #2]
    9360:	b29b      	uxth	r3, r3
    9362:	220c      	movs	r2, #12
    9364:	18ba      	adds	r2, r7, r2
    9366:	8812      	ldrh	r2, [r2, #0]
    9368:	429a      	cmp	r2, r3
    936a:	d02d      	beq.n	93c8 <hif_isr+0x1a4>
				{
					if((size - strHif.u16Length) > 4)
    936c:	230c      	movs	r3, #12
    936e:	18fb      	adds	r3, r7, r3
    9370:	881b      	ldrh	r3, [r3, #0]
    9372:	1d3a      	adds	r2, r7, #4
    9374:	8852      	ldrh	r2, [r2, #2]
    9376:	b292      	uxth	r2, r2
    9378:	1a9b      	subs	r3, r3, r2
    937a:	2b04      	cmp	r3, #4
    937c:	dd24      	ble.n	93c8 <hif_isr+0x1a4>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    937e:	23ed      	movs	r3, #237	; 0xed
    9380:	005a      	lsls	r2, r3, #1
    9382:	498a      	ldr	r1, [pc, #552]	; (95ac <hif_isr+0x388>)
    9384:	4b8a      	ldr	r3, [pc, #552]	; (95b0 <hif_isr+0x38c>)
    9386:	0018      	movs	r0, r3
    9388:	4b8a      	ldr	r3, [pc, #552]	; (95b4 <hif_isr+0x390>)
    938a:	4798      	blx	r3
    938c:	230c      	movs	r3, #12
    938e:	18fb      	adds	r3, r7, r3
    9390:	8819      	ldrh	r1, [r3, #0]
    9392:	1d3b      	adds	r3, r7, #4
    9394:	885b      	ldrh	r3, [r3, #2]
    9396:	b29b      	uxth	r3, r3
    9398:	001a      	movs	r2, r3
    939a:	1d3b      	adds	r3, r7, #4
    939c:	781b      	ldrb	r3, [r3, #0]
    939e:	b2db      	uxtb	r3, r3
    93a0:	001c      	movs	r4, r3
    93a2:	1d3b      	adds	r3, r7, #4
    93a4:	785b      	ldrb	r3, [r3, #1]
    93a6:	b2db      	uxtb	r3, r3
    93a8:	4888      	ldr	r0, [pc, #544]	; (95cc <hif_isr+0x3a8>)
    93aa:	9300      	str	r3, [sp, #0]
    93ac:	0023      	movs	r3, r4
    93ae:	4c81      	ldr	r4, [pc, #516]	; (95b4 <hif_isr+0x390>)
    93b0:	47a0      	blx	r4
    93b2:	200d      	movs	r0, #13
    93b4:	4b82      	ldr	r3, [pc, #520]	; (95c0 <hif_isr+0x39c>)
    93b6:	4798      	blx	r3
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						nm_bsp_interrupt_ctrl(1);
    93b8:	2001      	movs	r0, #1
    93ba:	4b78      	ldr	r3, [pc, #480]	; (959c <hif_isr+0x378>)
    93bc:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    93be:	230f      	movs	r3, #15
    93c0:	18fb      	adds	r3, r7, r3
    93c2:	22fa      	movs	r2, #250	; 0xfa
    93c4:	701a      	strb	r2, [r3, #0]
						goto ERR1;
    93c6:	e16d      	b.n	96a4 <hif_isr+0x480>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    93c8:	1d3b      	adds	r3, r7, #4
    93ca:	781b      	ldrb	r3, [r3, #0]
    93cc:	b2db      	uxtb	r3, r3
    93ce:	2b01      	cmp	r3, #1
    93d0:	d120      	bne.n	9414 <hif_isr+0x1f0>
				{
					if(gstrHifCxt.pfWifiCb)
    93d2:	4b74      	ldr	r3, [pc, #464]	; (95a4 <hif_isr+0x380>)
    93d4:	68db      	ldr	r3, [r3, #12]
    93d6:	2b00      	cmp	r3, #0
    93d8:	d00d      	beq.n	93f6 <hif_isr+0x1d2>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    93da:	4b72      	ldr	r3, [pc, #456]	; (95a4 <hif_isr+0x380>)
    93dc:	68db      	ldr	r3, [r3, #12]
    93de:	1d3a      	adds	r2, r7, #4
    93e0:	7852      	ldrb	r2, [r2, #1]
    93e2:	b2d0      	uxtb	r0, r2
    93e4:	1d3a      	adds	r2, r7, #4
    93e6:	8852      	ldrh	r2, [r2, #2]
    93e8:	b292      	uxth	r2, r2
    93ea:	3a08      	subs	r2, #8
    93ec:	b291      	uxth	r1, r2
    93ee:	683a      	ldr	r2, [r7, #0]
    93f0:	3208      	adds	r2, #8
    93f2:	4798      	blx	r3
    93f4:	e0fe      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("WIFI callback is not registered\n");
    93f6:	23f3      	movs	r3, #243	; 0xf3
    93f8:	005a      	lsls	r2, r3, #1
    93fa:	496c      	ldr	r1, [pc, #432]	; (95ac <hif_isr+0x388>)
    93fc:	4b6c      	ldr	r3, [pc, #432]	; (95b0 <hif_isr+0x38c>)
    93fe:	0018      	movs	r0, r3
    9400:	4b6c      	ldr	r3, [pc, #432]	; (95b4 <hif_isr+0x390>)
    9402:	4798      	blx	r3
    9404:	4b72      	ldr	r3, [pc, #456]	; (95d0 <hif_isr+0x3ac>)
    9406:	0018      	movs	r0, r3
    9408:	4b6c      	ldr	r3, [pc, #432]	; (95bc <hif_isr+0x398>)
    940a:	4798      	blx	r3
    940c:	200d      	movs	r0, #13
    940e:	4b6c      	ldr	r3, [pc, #432]	; (95c0 <hif_isr+0x39c>)
    9410:	4798      	blx	r3
    9412:	e0ef      	b.n	95f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    9414:	1d3b      	adds	r3, r7, #4
    9416:	781b      	ldrb	r3, [r3, #0]
    9418:	b2db      	uxtb	r3, r3
    941a:	2b02      	cmp	r3, #2
    941c:	d120      	bne.n	9460 <hif_isr+0x23c>
				{
					if(gstrHifCxt.pfIpCb)
    941e:	4b61      	ldr	r3, [pc, #388]	; (95a4 <hif_isr+0x380>)
    9420:	691b      	ldr	r3, [r3, #16]
    9422:	2b00      	cmp	r3, #0
    9424:	d00d      	beq.n	9442 <hif_isr+0x21e>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9426:	4b5f      	ldr	r3, [pc, #380]	; (95a4 <hif_isr+0x380>)
    9428:	691b      	ldr	r3, [r3, #16]
    942a:	1d3a      	adds	r2, r7, #4
    942c:	7852      	ldrb	r2, [r2, #1]
    942e:	b2d0      	uxtb	r0, r2
    9430:	1d3a      	adds	r2, r7, #4
    9432:	8852      	ldrh	r2, [r2, #2]
    9434:	b292      	uxth	r2, r2
    9436:	3a08      	subs	r2, #8
    9438:	b291      	uxth	r1, r2
    943a:	683a      	ldr	r2, [r7, #0]
    943c:	3208      	adds	r2, #8
    943e:	4798      	blx	r3
    9440:	e0d8      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Scoket callback is not registered\n");
    9442:	23f7      	movs	r3, #247	; 0xf7
    9444:	005a      	lsls	r2, r3, #1
    9446:	4959      	ldr	r1, [pc, #356]	; (95ac <hif_isr+0x388>)
    9448:	4b59      	ldr	r3, [pc, #356]	; (95b0 <hif_isr+0x38c>)
    944a:	0018      	movs	r0, r3
    944c:	4b59      	ldr	r3, [pc, #356]	; (95b4 <hif_isr+0x390>)
    944e:	4798      	blx	r3
    9450:	4b60      	ldr	r3, [pc, #384]	; (95d4 <hif_isr+0x3b0>)
    9452:	0018      	movs	r0, r3
    9454:	4b59      	ldr	r3, [pc, #356]	; (95bc <hif_isr+0x398>)
    9456:	4798      	blx	r3
    9458:	200d      	movs	r0, #13
    945a:	4b59      	ldr	r3, [pc, #356]	; (95c0 <hif_isr+0x39c>)
    945c:	4798      	blx	r3
    945e:	e0c9      	b.n	95f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    9460:	1d3b      	adds	r3, r7, #4
    9462:	781b      	ldrb	r3, [r3, #0]
    9464:	b2db      	uxtb	r3, r3
    9466:	2b04      	cmp	r3, #4
    9468:	d120      	bne.n	94ac <hif_isr+0x288>
				{
					if(gstrHifCxt.pfOtaCb)
    946a:	4b4e      	ldr	r3, [pc, #312]	; (95a4 <hif_isr+0x380>)
    946c:	695b      	ldr	r3, [r3, #20]
    946e:	2b00      	cmp	r3, #0
    9470:	d00d      	beq.n	948e <hif_isr+0x26a>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9472:	4b4c      	ldr	r3, [pc, #304]	; (95a4 <hif_isr+0x380>)
    9474:	695b      	ldr	r3, [r3, #20]
    9476:	1d3a      	adds	r2, r7, #4
    9478:	7852      	ldrb	r2, [r2, #1]
    947a:	b2d0      	uxtb	r0, r2
    947c:	1d3a      	adds	r2, r7, #4
    947e:	8852      	ldrh	r2, [r2, #2]
    9480:	b292      	uxth	r2, r2
    9482:	3a08      	subs	r2, #8
    9484:	b291      	uxth	r1, r2
    9486:	683a      	ldr	r2, [r7, #0]
    9488:	3208      	adds	r2, #8
    948a:	4798      	blx	r3
    948c:	e0b2      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Ota callback is not registered\n");
    948e:	23fb      	movs	r3, #251	; 0xfb
    9490:	005a      	lsls	r2, r3, #1
    9492:	4946      	ldr	r1, [pc, #280]	; (95ac <hif_isr+0x388>)
    9494:	4b46      	ldr	r3, [pc, #280]	; (95b0 <hif_isr+0x38c>)
    9496:	0018      	movs	r0, r3
    9498:	4b46      	ldr	r3, [pc, #280]	; (95b4 <hif_isr+0x390>)
    949a:	4798      	blx	r3
    949c:	4b4e      	ldr	r3, [pc, #312]	; (95d8 <hif_isr+0x3b4>)
    949e:	0018      	movs	r0, r3
    94a0:	4b46      	ldr	r3, [pc, #280]	; (95bc <hif_isr+0x398>)
    94a2:	4798      	blx	r3
    94a4:	200d      	movs	r0, #13
    94a6:	4b46      	ldr	r3, [pc, #280]	; (95c0 <hif_isr+0x39c>)
    94a8:	4798      	blx	r3
    94aa:	e0a3      	b.n	95f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    94ac:	1d3b      	adds	r3, r7, #4
    94ae:	781b      	ldrb	r3, [r3, #0]
    94b0:	b2db      	uxtb	r3, r3
    94b2:	2b06      	cmp	r3, #6
    94b4:	d11f      	bne.n	94f6 <hif_isr+0x2d2>
				{
					if(gstrHifCxt.pfCryptoCb)
    94b6:	4b3b      	ldr	r3, [pc, #236]	; (95a4 <hif_isr+0x380>)
    94b8:	6a1b      	ldr	r3, [r3, #32]
    94ba:	2b00      	cmp	r3, #0
    94bc:	d00d      	beq.n	94da <hif_isr+0x2b6>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    94be:	4b39      	ldr	r3, [pc, #228]	; (95a4 <hif_isr+0x380>)
    94c0:	6a1b      	ldr	r3, [r3, #32]
    94c2:	1d3a      	adds	r2, r7, #4
    94c4:	7852      	ldrb	r2, [r2, #1]
    94c6:	b2d0      	uxtb	r0, r2
    94c8:	1d3a      	adds	r2, r7, #4
    94ca:	8852      	ldrh	r2, [r2, #2]
    94cc:	b292      	uxth	r2, r2
    94ce:	3a08      	subs	r2, #8
    94d0:	b291      	uxth	r1, r2
    94d2:	683a      	ldr	r2, [r7, #0]
    94d4:	3208      	adds	r2, #8
    94d6:	4798      	blx	r3
    94d8:	e08c      	b.n	95f4 <hif_isr+0x3d0>

					else
						M2M_ERR("Crypto callback is not registered\n");
    94da:	4a40      	ldr	r2, [pc, #256]	; (95dc <hif_isr+0x3b8>)
    94dc:	4933      	ldr	r1, [pc, #204]	; (95ac <hif_isr+0x388>)
    94de:	4b34      	ldr	r3, [pc, #208]	; (95b0 <hif_isr+0x38c>)
    94e0:	0018      	movs	r0, r3
    94e2:	4b34      	ldr	r3, [pc, #208]	; (95b4 <hif_isr+0x390>)
    94e4:	4798      	blx	r3
    94e6:	4b3e      	ldr	r3, [pc, #248]	; (95e0 <hif_isr+0x3bc>)
    94e8:	0018      	movs	r0, r3
    94ea:	4b34      	ldr	r3, [pc, #208]	; (95bc <hif_isr+0x398>)
    94ec:	4798      	blx	r3
    94ee:	200d      	movs	r0, #13
    94f0:	4b33      	ldr	r3, [pc, #204]	; (95c0 <hif_isr+0x39c>)
    94f2:	4798      	blx	r3
    94f4:	e07e      	b.n	95f4 <hif_isr+0x3d0>
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    94f6:	1d3b      	adds	r3, r7, #4
    94f8:	781b      	ldrb	r3, [r3, #0]
    94fa:	b2db      	uxtb	r3, r3
    94fc:	2b07      	cmp	r3, #7
    94fe:	d11f      	bne.n	9540 <hif_isr+0x31c>
				{
					if(gstrHifCxt.pfSigmaCb)
    9500:	4b28      	ldr	r3, [pc, #160]	; (95a4 <hif_isr+0x380>)
    9502:	699b      	ldr	r3, [r3, #24]
    9504:	2b00      	cmp	r3, #0
    9506:	d00d      	beq.n	9524 <hif_isr+0x300>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9508:	4b26      	ldr	r3, [pc, #152]	; (95a4 <hif_isr+0x380>)
    950a:	699b      	ldr	r3, [r3, #24]
    950c:	1d3a      	adds	r2, r7, #4
    950e:	7852      	ldrb	r2, [r2, #1]
    9510:	b2d0      	uxtb	r0, r2
    9512:	1d3a      	adds	r2, r7, #4
    9514:	8852      	ldrh	r2, [r2, #2]
    9516:	b292      	uxth	r2, r2
    9518:	3a08      	subs	r2, #8
    951a:	b291      	uxth	r1, r2
    951c:	683a      	ldr	r2, [r7, #0]
    951e:	3208      	adds	r2, #8
    9520:	4798      	blx	r3
    9522:	e067      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Sigma callback is not registered\n");
    9524:	4a2f      	ldr	r2, [pc, #188]	; (95e4 <hif_isr+0x3c0>)
    9526:	4921      	ldr	r1, [pc, #132]	; (95ac <hif_isr+0x388>)
    9528:	4b21      	ldr	r3, [pc, #132]	; (95b0 <hif_isr+0x38c>)
    952a:	0018      	movs	r0, r3
    952c:	4b21      	ldr	r3, [pc, #132]	; (95b4 <hif_isr+0x390>)
    952e:	4798      	blx	r3
    9530:	4b2d      	ldr	r3, [pc, #180]	; (95e8 <hif_isr+0x3c4>)
    9532:	0018      	movs	r0, r3
    9534:	4b21      	ldr	r3, [pc, #132]	; (95bc <hif_isr+0x398>)
    9536:	4798      	blx	r3
    9538:	200d      	movs	r0, #13
    953a:	4b21      	ldr	r3, [pc, #132]	; (95c0 <hif_isr+0x39c>)
    953c:	4798      	blx	r3
    953e:	e059      	b.n	95f4 <hif_isr+0x3d0>
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
    9540:	1d3b      	adds	r3, r7, #4
    9542:	781b      	ldrb	r3, [r3, #0]
    9544:	b2db      	uxtb	r3, r3
    9546:	2b05      	cmp	r3, #5
    9548:	d111      	bne.n	956e <hif_isr+0x34a>
				{
				    if(gstrHifCxt.pfSslCb)
    954a:	4b16      	ldr	r3, [pc, #88]	; (95a4 <hif_isr+0x380>)
    954c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    954e:	2b00      	cmp	r3, #0
    9550:	d050      	beq.n	95f4 <hif_isr+0x3d0>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9552:	4b14      	ldr	r3, [pc, #80]	; (95a4 <hif_isr+0x380>)
    9554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    9556:	1d3a      	adds	r2, r7, #4
    9558:	7852      	ldrb	r2, [r2, #1]
    955a:	b2d0      	uxtb	r0, r2
    955c:	1d3a      	adds	r2, r7, #4
    955e:	8852      	ldrh	r2, [r2, #2]
    9560:	b292      	uxth	r2, r2
    9562:	3a08      	subs	r2, #8
    9564:	b291      	uxth	r1, r2
    9566:	683a      	ldr	r2, [r7, #0]
    9568:	3208      	adds	r2, #8
    956a:	4798      	blx	r3
    956c:	e042      	b.n	95f4 <hif_isr+0x3d0>
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
    956e:	4a1f      	ldr	r2, [pc, #124]	; (95ec <hif_isr+0x3c8>)
    9570:	490e      	ldr	r1, [pc, #56]	; (95ac <hif_isr+0x388>)
    9572:	4b0f      	ldr	r3, [pc, #60]	; (95b0 <hif_isr+0x38c>)
    9574:	0018      	movs	r0, r3
    9576:	4b0f      	ldr	r3, [pc, #60]	; (95b4 <hif_isr+0x390>)
    9578:	4798      	blx	r3
    957a:	4b1d      	ldr	r3, [pc, #116]	; (95f0 <hif_isr+0x3cc>)
    957c:	0018      	movs	r0, r3
    957e:	4b0f      	ldr	r3, [pc, #60]	; (95bc <hif_isr+0x398>)
    9580:	4798      	blx	r3
    9582:	200d      	movs	r0, #13
    9584:	4b0e      	ldr	r3, [pc, #56]	; (95c0 <hif_isr+0x39c>)
    9586:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
    9588:	230f      	movs	r3, #15
    958a:	18fb      	adds	r3, r7, r3
    958c:	22fa      	movs	r2, #250	; 0xfa
    958e:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    9590:	e088      	b.n	96a4 <hif_isr+0x480>
    9592:	46c0      	nop			; (mov r8, r8)
    9594:	00001070 	.word	0x00001070
    9598:	0000ac61 	.word	0x0000ac61
    959c:	000083d5 	.word	0x000083d5
    95a0:	0000ac85 	.word	0x0000ac85
    95a4:	200003e0 	.word	0x200003e0
    95a8:	00001084 	.word	0x00001084
    95ac:	0001841c 	.word	0x0001841c
    95b0:	00018118 	.word	0x00018118
    95b4:	00016b49 	.word	0x00016b49
    95b8:	00018148 	.word	0x00018148
    95bc:	00016c65 	.word	0x00016c65
    95c0:	00016b7d 	.word	0x00016b7d
    95c4:	0000acd5 	.word	0x0000acd5
    95c8:	0001816c 	.word	0x0001816c
    95cc:	00018184 	.word	0x00018184
    95d0:	000181c4 	.word	0x000181c4
    95d4:	000181e4 	.word	0x000181e4
    95d8:	00018208 	.word	0x00018208
    95dc:	000001ff 	.word	0x000001ff
    95e0:	00018228 	.word	0x00018228
    95e4:	00000206 	.word	0x00000206
    95e8:	0001824c 	.word	0x0001824c
    95ec:	0000020f 	.word	0x0000020f
    95f0:	00018270 	.word	0x00018270
				}
				if(gstrHifCxt.u8HifRXDone)
    95f4:	4b2f      	ldr	r3, [pc, #188]	; (96b4 <hif_isr+0x490>)
    95f6:	789b      	ldrb	r3, [r3, #2]
    95f8:	b2db      	uxtb	r3, r3
    95fa:	2b00      	cmp	r3, #0
    95fc:	d052      	beq.n	96a4 <hif_isr+0x480>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
    95fe:	4a2e      	ldr	r2, [pc, #184]	; (96b8 <hif_isr+0x494>)
    9600:	492e      	ldr	r1, [pc, #184]	; (96bc <hif_isr+0x498>)
    9602:	4b2f      	ldr	r3, [pc, #188]	; (96c0 <hif_isr+0x49c>)
    9604:	0018      	movs	r0, r3
    9606:	4b2f      	ldr	r3, [pc, #188]	; (96c4 <hif_isr+0x4a0>)
    9608:	4798      	blx	r3
    960a:	1d3b      	adds	r3, r7, #4
    960c:	781b      	ldrb	r3, [r3, #0]
    960e:	b2db      	uxtb	r3, r3
    9610:	0019      	movs	r1, r3
    9612:	1d3b      	adds	r3, r7, #4
    9614:	785b      	ldrb	r3, [r3, #1]
    9616:	b2db      	uxtb	r3, r3
    9618:	001a      	movs	r2, r3
    961a:	4b2b      	ldr	r3, [pc, #172]	; (96c8 <hif_isr+0x4a4>)
    961c:	0018      	movs	r0, r3
    961e:	4b29      	ldr	r3, [pc, #164]	; (96c4 <hif_isr+0x4a0>)
    9620:	4798      	blx	r3
    9622:	200d      	movs	r0, #13
    9624:	4b29      	ldr	r3, [pc, #164]	; (96cc <hif_isr+0x4a8>)
    9626:	4798      	blx	r3
					ret = hif_set_rx_done();
    9628:	230f      	movs	r3, #15
    962a:	18fc      	adds	r4, r7, r3
    962c:	4b28      	ldr	r3, [pc, #160]	; (96d0 <hif_isr+0x4ac>)
    962e:	4798      	blx	r3
    9630:	0003      	movs	r3, r0
    9632:	7023      	strb	r3, [r4, #0]
    9634:	e036      	b.n	96a4 <hif_isr+0x480>
					if(ret != M2M_SUCCESS) goto ERR1;
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
    9636:	2387      	movs	r3, #135	; 0x87
    9638:	009a      	lsls	r2, r3, #2
    963a:	4920      	ldr	r1, [pc, #128]	; (96bc <hif_isr+0x498>)
    963c:	4b20      	ldr	r3, [pc, #128]	; (96c0 <hif_isr+0x49c>)
    963e:	0018      	movs	r0, r3
    9640:	4b20      	ldr	r3, [pc, #128]	; (96c4 <hif_isr+0x4a0>)
    9642:	4798      	blx	r3
    9644:	4b23      	ldr	r3, [pc, #140]	; (96d4 <hif_isr+0x4b0>)
    9646:	0018      	movs	r0, r3
    9648:	4b23      	ldr	r3, [pc, #140]	; (96d8 <hif_isr+0x4b4>)
    964a:	4798      	blx	r3
    964c:	200d      	movs	r0, #13
    964e:	4b1f      	ldr	r3, [pc, #124]	; (96cc <hif_isr+0x4a8>)
    9650:	4798      	blx	r3
				ret = M2M_ERR_RCV;
    9652:	230f      	movs	r3, #15
    9654:	18fb      	adds	r3, r7, r3
    9656:	22fe      	movs	r2, #254	; 0xfe
    9658:	701a      	strb	r2, [r3, #0]
				goto ERR1;
    965a:	e023      	b.n	96a4 <hif_isr+0x480>
			}
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
    965c:	2389      	movs	r3, #137	; 0x89
    965e:	009a      	lsls	r2, r3, #2
    9660:	4916      	ldr	r1, [pc, #88]	; (96bc <hif_isr+0x498>)
    9662:	4b17      	ldr	r3, [pc, #92]	; (96c0 <hif_isr+0x49c>)
    9664:	0018      	movs	r0, r3
    9666:	4b17      	ldr	r3, [pc, #92]	; (96c4 <hif_isr+0x4a0>)
    9668:	4798      	blx	r3
    966a:	68ba      	ldr	r2, [r7, #8]
    966c:	4b1b      	ldr	r3, [pc, #108]	; (96dc <hif_isr+0x4b8>)
    966e:	0011      	movs	r1, r2
    9670:	0018      	movs	r0, r3
    9672:	4b14      	ldr	r3, [pc, #80]	; (96c4 <hif_isr+0x4a0>)
    9674:	4798      	blx	r3
    9676:	200d      	movs	r0, #13
    9678:	4b14      	ldr	r3, [pc, #80]	; (96cc <hif_isr+0x4a8>)
    967a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    967c:	230f      	movs	r3, #15
    967e:	18fb      	adds	r3, r7, r3
    9680:	22f4      	movs	r2, #244	; 0xf4
    9682:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    9684:	e00e      	b.n	96a4 <hif_isr+0x480>
#endif
		}
	}
	else
	{
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
    9686:	4a16      	ldr	r2, [pc, #88]	; (96e0 <hif_isr+0x4bc>)
    9688:	490c      	ldr	r1, [pc, #48]	; (96bc <hif_isr+0x498>)
    968a:	4b0d      	ldr	r3, [pc, #52]	; (96c0 <hif_isr+0x49c>)
    968c:	0018      	movs	r0, r3
    968e:	4b0d      	ldr	r3, [pc, #52]	; (96c4 <hif_isr+0x4a0>)
    9690:	4798      	blx	r3
    9692:	4b14      	ldr	r3, [pc, #80]	; (96e4 <hif_isr+0x4c0>)
    9694:	0018      	movs	r0, r3
    9696:	4b10      	ldr	r3, [pc, #64]	; (96d8 <hif_isr+0x4b4>)
    9698:	4798      	blx	r3
    969a:	200d      	movs	r0, #13
    969c:	4b0b      	ldr	r3, [pc, #44]	; (96cc <hif_isr+0x4a8>)
    969e:	4798      	blx	r3
		goto ERR1;
    96a0:	e000      	b.n	96a4 <hif_isr+0x480>
			if(ret != M2M_SUCCESS)goto ERR1;
    96a2:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    96a4:	230f      	movs	r3, #15
    96a6:	18fb      	adds	r3, r7, r3
    96a8:	781b      	ldrb	r3, [r3, #0]
    96aa:	b25b      	sxtb	r3, r3
}
    96ac:	0018      	movs	r0, r3
    96ae:	46bd      	mov	sp, r7
    96b0:	b005      	add	sp, #20
    96b2:	bd90      	pop	{r4, r7, pc}
    96b4:	200003e0 	.word	0x200003e0
    96b8:	00000215 	.word	0x00000215
    96bc:	0001841c 	.word	0x0001841c
    96c0:	00018118 	.word	0x00018118
    96c4:	00016b49 	.word	0x00016b49
    96c8:	00018288 	.word	0x00018288
    96cc:	00016b7d 	.word	0x00016b7d
    96d0:	00008cbd 	.word	0x00008cbd
    96d4:	000182b4 	.word	0x000182b4
    96d8:	00016c65 	.word	0x00016c65
    96dc:	000182c8 	.word	0x000182c8
    96e0:	0000022d 	.word	0x0000022d
    96e4:	000182e4 	.word	0x000182e4

000096e8 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    96e8:	b590      	push	{r4, r7, lr}
    96ea:	b083      	sub	sp, #12
    96ec:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;	
    96ee:	1dfb      	adds	r3, r7, #7
    96f0:	2200      	movs	r2, #0
    96f2:	701a      	strb	r2, [r3, #0]
	while (gstrHifCxt.u8Interrupt) {
    96f4:	e023      	b.n	973e <hif_handle_isr+0x56>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    96f6:	4b18      	ldr	r3, [pc, #96]	; (9758 <hif_handle_isr+0x70>)
    96f8:	78db      	ldrb	r3, [r3, #3]
    96fa:	b2db      	uxtb	r3, r3
    96fc:	3b01      	subs	r3, #1
    96fe:	b2da      	uxtb	r2, r3
    9700:	4b15      	ldr	r3, [pc, #84]	; (9758 <hif_handle_isr+0x70>)
    9702:	70da      	strb	r2, [r3, #3]
		while(1)
		{
			ret = hif_isr();
    9704:	1dfc      	adds	r4, r7, #7
    9706:	4b15      	ldr	r3, [pc, #84]	; (975c <hif_handle_isr+0x74>)
    9708:	4798      	blx	r3
    970a:	0003      	movs	r3, r0
    970c:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    970e:	1dfb      	adds	r3, r7, #7
    9710:	781b      	ldrb	r3, [r3, #0]
    9712:	b25b      	sxtb	r3, r3
    9714:	2b00      	cmp	r3, #0
    9716:	d100      	bne.n	971a <hif_handle_isr+0x32>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
    9718:	e011      	b.n	973e <hif_handle_isr+0x56>
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    971a:	4a11      	ldr	r2, [pc, #68]	; (9760 <hif_handle_isr+0x78>)
    971c:	4911      	ldr	r1, [pc, #68]	; (9764 <hif_handle_isr+0x7c>)
    971e:	4b12      	ldr	r3, [pc, #72]	; (9768 <hif_handle_isr+0x80>)
    9720:	0018      	movs	r0, r3
    9722:	4b12      	ldr	r3, [pc, #72]	; (976c <hif_handle_isr+0x84>)
    9724:	4798      	blx	r3
    9726:	1dfb      	adds	r3, r7, #7
    9728:	2200      	movs	r2, #0
    972a:	569a      	ldrsb	r2, [r3, r2]
    972c:	4b10      	ldr	r3, [pc, #64]	; (9770 <hif_handle_isr+0x88>)
    972e:	0011      	movs	r1, r2
    9730:	0018      	movs	r0, r3
    9732:	4b0e      	ldr	r3, [pc, #56]	; (976c <hif_handle_isr+0x84>)
    9734:	4798      	blx	r3
    9736:	200d      	movs	r0, #13
    9738:	4b0e      	ldr	r3, [pc, #56]	; (9774 <hif_handle_isr+0x8c>)
    973a:	4798      	blx	r3
			ret = hif_isr();
    973c:	e7e2      	b.n	9704 <hif_handle_isr+0x1c>
	while (gstrHifCxt.u8Interrupt) {
    973e:	4b06      	ldr	r3, [pc, #24]	; (9758 <hif_handle_isr+0x70>)
    9740:	78db      	ldrb	r3, [r3, #3]
    9742:	b2db      	uxtb	r3, r3
    9744:	2b00      	cmp	r3, #0
    9746:	d1d6      	bne.n	96f6 <hif_handle_isr+0xe>
			}
		}
	}

	return ret;
    9748:	1dfb      	adds	r3, r7, #7
    974a:	781b      	ldrb	r3, [r3, #0]
    974c:	b25b      	sxtb	r3, r3
}
    974e:	0018      	movs	r0, r3
    9750:	46bd      	mov	sp, r7
    9752:	b003      	add	sp, #12
    9754:	bd90      	pop	{r4, r7, pc}
    9756:	46c0      	nop			; (mov r8, r8)
    9758:	200003e0 	.word	0x200003e0
    975c:	00009225 	.word	0x00009225
    9760:	0000024a 	.word	0x0000024a
    9764:	00018424 	.word	0x00018424
    9768:	00018118 	.word	0x00018118
    976c:	00016b49 	.word	0x00016b49
    9770:	00018308 	.word	0x00018308
    9774:	00016b7d 	.word	0x00016b7d

00009778 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    9778:	b590      	push	{r4, r7, lr}
    977a:	b087      	sub	sp, #28
    977c:	af00      	add	r7, sp, #0
    977e:	60f8      	str	r0, [r7, #12]
    9780:	60b9      	str	r1, [r7, #8]
    9782:	0019      	movs	r1, r3
    9784:	1dbb      	adds	r3, r7, #6
    9786:	801a      	strh	r2, [r3, #0]
    9788:	1d7b      	adds	r3, r7, #5
    978a:	1c0a      	adds	r2, r1, #0
    978c:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    978e:	2317      	movs	r3, #23
    9790:	18fb      	adds	r3, r7, r3
    9792:	2200      	movs	r2, #0
    9794:	701a      	strb	r2, [r3, #0]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
    9796:	68fb      	ldr	r3, [r7, #12]
    9798:	2b00      	cmp	r3, #0
    979a:	d006      	beq.n	97aa <hif_receive+0x32>
    979c:	68bb      	ldr	r3, [r7, #8]
    979e:	2b00      	cmp	r3, #0
    97a0:	d003      	beq.n	97aa <hif_receive+0x32>
    97a2:	1dbb      	adds	r3, r7, #6
    97a4:	881b      	ldrh	r3, [r3, #0]
    97a6:	2b00      	cmp	r3, #0
    97a8:	d11c      	bne.n	97e4 <hif_receive+0x6c>
	{
		if(isDone)
    97aa:	1d7b      	adds	r3, r7, #5
    97ac:	781b      	ldrb	r3, [r3, #0]
    97ae:	2b00      	cmp	r3, #0
    97b0:	d006      	beq.n	97c0 <hif_receive+0x48>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
    97b2:	2317      	movs	r3, #23
    97b4:	18fc      	adds	r4, r7, r3
    97b6:	4b42      	ldr	r3, [pc, #264]	; (98c0 <hif_receive+0x148>)
    97b8:	4798      	blx	r3
    97ba:	0003      	movs	r3, r0
    97bc:	7023      	strb	r3, [r4, #0]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
    97be:	e077      	b.n	98b0 <hif_receive+0x138>
			ret = M2M_ERR_FAIL;
    97c0:	2317      	movs	r3, #23
    97c2:	18fb      	adds	r3, r7, r3
    97c4:	22f4      	movs	r2, #244	; 0xf4
    97c6:	701a      	strb	r2, [r3, #0]
			M2M_ERR(" hif_receive: Invalid argument\n");
    97c8:	4a3e      	ldr	r2, [pc, #248]	; (98c4 <hif_receive+0x14c>)
    97ca:	493f      	ldr	r1, [pc, #252]	; (98c8 <hif_receive+0x150>)
    97cc:	4b3f      	ldr	r3, [pc, #252]	; (98cc <hif_receive+0x154>)
    97ce:	0018      	movs	r0, r3
    97d0:	4b3f      	ldr	r3, [pc, #252]	; (98d0 <hif_receive+0x158>)
    97d2:	4798      	blx	r3
    97d4:	4b3f      	ldr	r3, [pc, #252]	; (98d4 <hif_receive+0x15c>)
    97d6:	0018      	movs	r0, r3
    97d8:	4b3f      	ldr	r3, [pc, #252]	; (98d8 <hif_receive+0x160>)
    97da:	4798      	blx	r3
    97dc:	200d      	movs	r0, #13
    97de:	4b3f      	ldr	r3, [pc, #252]	; (98dc <hif_receive+0x164>)
    97e0:	4798      	blx	r3
		goto ERR1;
    97e2:	e065      	b.n	98b0 <hif_receive+0x138>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
    97e4:	1dbb      	adds	r3, r7, #6
    97e6:	881a      	ldrh	r2, [r3, #0]
    97e8:	4b3d      	ldr	r3, [pc, #244]	; (98e0 <hif_receive+0x168>)
    97ea:	689b      	ldr	r3, [r3, #8]
    97ec:	429a      	cmp	r2, r3
    97ee:	d915      	bls.n	981c <hif_receive+0xa4>
	{
		ret = M2M_ERR_FAIL;
    97f0:	2317      	movs	r3, #23
    97f2:	18fb      	adds	r3, r7, r3
    97f4:	22f4      	movs	r2, #244	; 0xf4
    97f6:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
    97f8:	4a3a      	ldr	r2, [pc, #232]	; (98e4 <hif_receive+0x16c>)
    97fa:	4933      	ldr	r1, [pc, #204]	; (98c8 <hif_receive+0x150>)
    97fc:	4b33      	ldr	r3, [pc, #204]	; (98cc <hif_receive+0x154>)
    97fe:	0018      	movs	r0, r3
    9800:	4b33      	ldr	r3, [pc, #204]	; (98d0 <hif_receive+0x158>)
    9802:	4798      	blx	r3
    9804:	1dbb      	adds	r3, r7, #6
    9806:	8819      	ldrh	r1, [r3, #0]
    9808:	4b35      	ldr	r3, [pc, #212]	; (98e0 <hif_receive+0x168>)
    980a:	689a      	ldr	r2, [r3, #8]
    980c:	4b36      	ldr	r3, [pc, #216]	; (98e8 <hif_receive+0x170>)
    980e:	0018      	movs	r0, r3
    9810:	4b2f      	ldr	r3, [pc, #188]	; (98d0 <hif_receive+0x158>)
    9812:	4798      	blx	r3
    9814:	200d      	movs	r0, #13
    9816:	4b31      	ldr	r3, [pc, #196]	; (98dc <hif_receive+0x164>)
    9818:	4798      	blx	r3
		goto ERR1;
    981a:	e049      	b.n	98b0 <hif_receive+0x138>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
    981c:	4b30      	ldr	r3, [pc, #192]	; (98e0 <hif_receive+0x168>)
    981e:	685a      	ldr	r2, [r3, #4]
    9820:	68fb      	ldr	r3, [r7, #12]
    9822:	429a      	cmp	r2, r3
    9824:	d80a      	bhi.n	983c <hif_receive+0xc4>
    9826:	1dbb      	adds	r3, r7, #6
    9828:	881a      	ldrh	r2, [r3, #0]
    982a:	68fb      	ldr	r3, [r7, #12]
    982c:	18d2      	adds	r2, r2, r3
    982e:	4b2c      	ldr	r3, [pc, #176]	; (98e0 <hif_receive+0x168>)
    9830:	6859      	ldr	r1, [r3, #4]
    9832:	4b2b      	ldr	r3, [pc, #172]	; (98e0 <hif_receive+0x168>)
    9834:	689b      	ldr	r3, [r3, #8]
    9836:	18cb      	adds	r3, r1, r3
    9838:	429a      	cmp	r2, r3
    983a:	d911      	bls.n	9860 <hif_receive+0xe8>
	{
		ret = M2M_ERR_FAIL;
    983c:	2317      	movs	r3, #23
    983e:	18fb      	adds	r3, r7, r3
    9840:	22f4      	movs	r2, #244	; 0xf4
    9842:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    9844:	4a29      	ldr	r2, [pc, #164]	; (98ec <hif_receive+0x174>)
    9846:	4920      	ldr	r1, [pc, #128]	; (98c8 <hif_receive+0x150>)
    9848:	4b20      	ldr	r3, [pc, #128]	; (98cc <hif_receive+0x154>)
    984a:	0018      	movs	r0, r3
    984c:	4b20      	ldr	r3, [pc, #128]	; (98d0 <hif_receive+0x158>)
    984e:	4798      	blx	r3
    9850:	4b27      	ldr	r3, [pc, #156]	; (98f0 <hif_receive+0x178>)
    9852:	0018      	movs	r0, r3
    9854:	4b20      	ldr	r3, [pc, #128]	; (98d8 <hif_receive+0x160>)
    9856:	4798      	blx	r3
    9858:	200d      	movs	r0, #13
    985a:	4b20      	ldr	r3, [pc, #128]	; (98dc <hif_receive+0x164>)
    985c:	4798      	blx	r3
		goto ERR1;
    985e:	e027      	b.n	98b0 <hif_receive+0x138>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    9860:	1dbb      	adds	r3, r7, #6
    9862:	881a      	ldrh	r2, [r3, #0]
    9864:	2317      	movs	r3, #23
    9866:	18fc      	adds	r4, r7, r3
    9868:	68b9      	ldr	r1, [r7, #8]
    986a:	68fb      	ldr	r3, [r7, #12]
    986c:	0018      	movs	r0, r3
    986e:	4b21      	ldr	r3, [pc, #132]	; (98f4 <hif_receive+0x17c>)
    9870:	4798      	blx	r3
    9872:	0003      	movs	r3, r0
    9874:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    9876:	2317      	movs	r3, #23
    9878:	18fb      	adds	r3, r7, r3
    987a:	781b      	ldrb	r3, [r3, #0]
    987c:	b25b      	sxtb	r3, r3
    987e:	2b00      	cmp	r3, #0
    9880:	d115      	bne.n	98ae <hif_receive+0x136>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
    9882:	4b17      	ldr	r3, [pc, #92]	; (98e0 <hif_receive+0x168>)
    9884:	685a      	ldr	r2, [r3, #4]
    9886:	4b16      	ldr	r3, [pc, #88]	; (98e0 <hif_receive+0x168>)
    9888:	689b      	ldr	r3, [r3, #8]
    988a:	18d2      	adds	r2, r2, r3
    988c:	1dbb      	adds	r3, r7, #6
    988e:	8819      	ldrh	r1, [r3, #0]
    9890:	68fb      	ldr	r3, [r7, #12]
    9892:	18cb      	adds	r3, r1, r3
    9894:	429a      	cmp	r2, r3
    9896:	d003      	beq.n	98a0 <hif_receive+0x128>
    9898:	1d7b      	adds	r3, r7, #5
    989a:	781b      	ldrb	r3, [r3, #0]
    989c:	2b00      	cmp	r3, #0
    989e:	d007      	beq.n	98b0 <hif_receive+0x138>
	{
		/* set RX done */
		ret = hif_set_rx_done();
    98a0:	2317      	movs	r3, #23
    98a2:	18fc      	adds	r4, r7, r3
    98a4:	4b06      	ldr	r3, [pc, #24]	; (98c0 <hif_receive+0x148>)
    98a6:	4798      	blx	r3
    98a8:	0003      	movs	r3, r0
    98aa:	7023      	strb	r3, [r4, #0]
    98ac:	e000      	b.n	98b0 <hif_receive+0x138>
	if(ret != M2M_SUCCESS)goto ERR1;
    98ae:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    98b0:	2317      	movs	r3, #23
    98b2:	18fb      	adds	r3, r7, r3
    98b4:	781b      	ldrb	r3, [r3, #0]
    98b6:	b25b      	sxtb	r3, r3
}
    98b8:	0018      	movs	r0, r3
    98ba:	46bd      	mov	sp, r7
    98bc:	b007      	add	sp, #28
    98be:	bd90      	pop	{r4, r7, pc}
    98c0:	00008cbd 	.word	0x00008cbd
    98c4:	0000026b 	.word	0x0000026b
    98c8:	00018434 	.word	0x00018434
    98cc:	00018118 	.word	0x00018118
    98d0:	00016b49 	.word	0x00016b49
    98d4:	00018338 	.word	0x00018338
    98d8:	00016c65 	.word	0x00016c65
    98dc:	00016b7d 	.word	0x00016b7d
    98e0:	200003e0 	.word	0x200003e0
    98e4:	00000273 	.word	0x00000273
    98e8:	00018358 	.word	0x00018358
    98ec:	00000279 	.word	0x00000279
    98f0:	000183a0 	.word	0x000183a0
    98f4:	0000acd5 	.word	0x0000acd5

000098f8 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    98f8:	b580      	push	{r7, lr}
    98fa:	b084      	sub	sp, #16
    98fc:	af00      	add	r7, sp, #0
    98fe:	0002      	movs	r2, r0
    9900:	6039      	str	r1, [r7, #0]
    9902:	1dfb      	adds	r3, r7, #7
    9904:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    9906:	230f      	movs	r3, #15
    9908:	18fb      	adds	r3, r7, r3
    990a:	2200      	movs	r2, #0
    990c:	701a      	strb	r2, [r3, #0]
	switch(u8Grp)
    990e:	1dfb      	adds	r3, r7, #7
    9910:	781b      	ldrb	r3, [r3, #0]
    9912:	2b07      	cmp	r3, #7
    9914:	d820      	bhi.n	9958 <hif_register_cb+0x60>
    9916:	009a      	lsls	r2, r3, #2
    9918:	4b1e      	ldr	r3, [pc, #120]	; (9994 <hif_register_cb+0x9c>)
    991a:	18d3      	adds	r3, r2, r3
    991c:	681b      	ldr	r3, [r3, #0]
    991e:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
    9920:	4b1d      	ldr	r3, [pc, #116]	; (9998 <hif_register_cb+0xa0>)
    9922:	683a      	ldr	r2, [r7, #0]
    9924:	611a      	str	r2, [r3, #16]
			break;
    9926:	e02c      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
    9928:	4b1b      	ldr	r3, [pc, #108]	; (9998 <hif_register_cb+0xa0>)
    992a:	683a      	ldr	r2, [r7, #0]
    992c:	60da      	str	r2, [r3, #12]
			break;
    992e:	e028      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
    9930:	4b19      	ldr	r3, [pc, #100]	; (9998 <hif_register_cb+0xa0>)
    9932:	683a      	ldr	r2, [r7, #0]
    9934:	615a      	str	r2, [r3, #20]
			break;
    9936:	e024      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
    9938:	4b17      	ldr	r3, [pc, #92]	; (9998 <hif_register_cb+0xa0>)
    993a:	683a      	ldr	r2, [r7, #0]
    993c:	61da      	str	r2, [r3, #28]
			break;
    993e:	e020      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
    9940:	4b15      	ldr	r3, [pc, #84]	; (9998 <hif_register_cb+0xa0>)
    9942:	683a      	ldr	r2, [r7, #0]
    9944:	621a      	str	r2, [r3, #32]
			break;
    9946:	e01c      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
    9948:	4b13      	ldr	r3, [pc, #76]	; (9998 <hif_register_cb+0xa0>)
    994a:	683a      	ldr	r2, [r7, #0]
    994c:	619a      	str	r2, [r3, #24]
			break;
    994e:	e018      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
    9950:	4b11      	ldr	r3, [pc, #68]	; (9998 <hif_register_cb+0xa0>)
    9952:	683a      	ldr	r2, [r7, #0]
    9954:	625a      	str	r2, [r3, #36]	; 0x24
			break;
    9956:	e014      	b.n	9982 <hif_register_cb+0x8a>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
    9958:	4a10      	ldr	r2, [pc, #64]	; (999c <hif_register_cb+0xa4>)
    995a:	4911      	ldr	r1, [pc, #68]	; (99a0 <hif_register_cb+0xa8>)
    995c:	4b11      	ldr	r3, [pc, #68]	; (99a4 <hif_register_cb+0xac>)
    995e:	0018      	movs	r0, r3
    9960:	4b11      	ldr	r3, [pc, #68]	; (99a8 <hif_register_cb+0xb0>)
    9962:	4798      	blx	r3
    9964:	1dfb      	adds	r3, r7, #7
    9966:	781a      	ldrb	r2, [r3, #0]
    9968:	4b10      	ldr	r3, [pc, #64]	; (99ac <hif_register_cb+0xb4>)
    996a:	0011      	movs	r1, r2
    996c:	0018      	movs	r0, r3
    996e:	4b0e      	ldr	r3, [pc, #56]	; (99a8 <hif_register_cb+0xb0>)
    9970:	4798      	blx	r3
    9972:	200d      	movs	r0, #13
    9974:	4b0e      	ldr	r3, [pc, #56]	; (99b0 <hif_register_cb+0xb8>)
    9976:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9978:	230f      	movs	r3, #15
    997a:	18fb      	adds	r3, r7, r3
    997c:	22f4      	movs	r2, #244	; 0xf4
    997e:	701a      	strb	r2, [r3, #0]
			break;
    9980:	46c0      	nop			; (mov r8, r8)
	}
	return ret;
    9982:	230f      	movs	r3, #15
    9984:	18fb      	adds	r3, r7, r3
    9986:	781b      	ldrb	r3, [r3, #0]
    9988:	b25b      	sxtb	r3, r3
}
    998a:	0018      	movs	r0, r3
    998c:	46bd      	mov	sp, r7
    998e:	b004      	add	sp, #16
    9990:	bd80      	pop	{r7, pc}
    9992:	46c0      	nop			; (mov r8, r8)
    9994:	000183f0 	.word	0x000183f0
    9998:	200003e0 	.word	0x200003e0
    999c:	000002b1 	.word	0x000002b1
    99a0:	00018440 	.word	0x00018440
    99a4:	00018118 	.word	0x00018118
    99a8:	00016b49 	.word	0x00016b49
    99ac:	000183e4 	.word	0x000183e4
    99b0:	00016b7d 	.word	0x00016b7d

000099b4 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    99b4:	b590      	push	{r4, r7, lr}
    99b6:	b0ad      	sub	sp, #180	; 0xb4
    99b8:	af02      	add	r7, sp, #8
    99ba:	603a      	str	r2, [r7, #0]
    99bc:	1dfb      	adds	r3, r7, #7
    99be:	1c02      	adds	r2, r0, #0
    99c0:	701a      	strb	r2, [r3, #0]
    99c2:	1d3b      	adds	r3, r7, #4
    99c4:	1c0a      	adds	r2, r1, #0
    99c6:	801a      	strh	r2, [r3, #0]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    99c8:	1dfb      	adds	r3, r7, #7
    99ca:	781b      	ldrb	r3, [r3, #0]
    99cc:	2b2c      	cmp	r3, #44	; 0x2c
    99ce:	d116      	bne.n	99fe <m2m_wifi_cb+0x4a>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    99d0:	239c      	movs	r3, #156	; 0x9c
    99d2:	18f9      	adds	r1, r7, r3
    99d4:	6838      	ldr	r0, [r7, #0]
    99d6:	2300      	movs	r3, #0
    99d8:	2204      	movs	r2, #4
    99da:	4cc6      	ldr	r4, [pc, #792]	; (9cf4 <m2m_wifi_cb+0x340>)
    99dc:	47a0      	blx	r4
    99de:	1e03      	subs	r3, r0, #0
    99e0:	d000      	beq.n	99e4 <m2m_wifi_cb+0x30>
    99e2:	e1aa      	b.n	9d3a <m2m_wifi_cb+0x386>
		{
			if (gpfAppWifiCb)
    99e4:	4bc4      	ldr	r3, [pc, #784]	; (9cf8 <m2m_wifi_cb+0x344>)
    99e6:	681b      	ldr	r3, [r3, #0]
    99e8:	2b00      	cmp	r3, #0
    99ea:	d100      	bne.n	99ee <m2m_wifi_cb+0x3a>
    99ec:	e1a5      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    99ee:	4bc2      	ldr	r3, [pc, #776]	; (9cf8 <m2m_wifi_cb+0x344>)
    99f0:	681b      	ldr	r3, [r3, #0]
    99f2:	229c      	movs	r2, #156	; 0x9c
    99f4:	18ba      	adds	r2, r7, r2
    99f6:	0011      	movs	r1, r2
    99f8:	202c      	movs	r0, #44	; 0x2c
    99fa:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    99fc:	e19d      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    99fe:	1dfb      	adds	r3, r7, #7
    9a00:	781b      	ldrb	r3, [r3, #0]
    9a02:	2b1b      	cmp	r3, #27
    9a04:	d116      	bne.n	9a34 <m2m_wifi_cb+0x80>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    9a06:	2394      	movs	r3, #148	; 0x94
    9a08:	18f9      	adds	r1, r7, r3
    9a0a:	6838      	ldr	r0, [r7, #0]
    9a0c:	2300      	movs	r3, #0
    9a0e:	2208      	movs	r2, #8
    9a10:	4cb8      	ldr	r4, [pc, #736]	; (9cf4 <m2m_wifi_cb+0x340>)
    9a12:	47a0      	blx	r4
    9a14:	1e03      	subs	r3, r0, #0
    9a16:	d000      	beq.n	9a1a <m2m_wifi_cb+0x66>
    9a18:	e18f      	b.n	9d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    9a1a:	4bb7      	ldr	r3, [pc, #732]	; (9cf8 <m2m_wifi_cb+0x344>)
    9a1c:	681b      	ldr	r3, [r3, #0]
    9a1e:	2b00      	cmp	r3, #0
    9a20:	d100      	bne.n	9a24 <m2m_wifi_cb+0x70>
    9a22:	e18a      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    9a24:	4bb4      	ldr	r3, [pc, #720]	; (9cf8 <m2m_wifi_cb+0x344>)
    9a26:	681b      	ldr	r3, [r3, #0]
    9a28:	2294      	movs	r2, #148	; 0x94
    9a2a:	18ba      	adds	r2, r7, r2
    9a2c:	0011      	movs	r1, r2
    9a2e:	201b      	movs	r0, #27
    9a30:	4798      	blx	r3
}
    9a32:	e182      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    9a34:	1dfb      	adds	r3, r7, #7
    9a36:	781b      	ldrb	r3, [r3, #0]
    9a38:	2b06      	cmp	r3, #6
    9a3a:	d116      	bne.n	9a6a <m2m_wifi_cb+0xb6>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    9a3c:	2308      	movs	r3, #8
    9a3e:	18f9      	adds	r1, r7, r3
    9a40:	6838      	ldr	r0, [r7, #0]
    9a42:	2301      	movs	r3, #1
    9a44:	2230      	movs	r2, #48	; 0x30
    9a46:	4cab      	ldr	r4, [pc, #684]	; (9cf4 <m2m_wifi_cb+0x340>)
    9a48:	47a0      	blx	r4
    9a4a:	1e03      	subs	r3, r0, #0
    9a4c:	d000      	beq.n	9a50 <m2m_wifi_cb+0x9c>
    9a4e:	e174      	b.n	9d3a <m2m_wifi_cb+0x386>
			if(gpfAppWifiCb)
    9a50:	4ba9      	ldr	r3, [pc, #676]	; (9cf8 <m2m_wifi_cb+0x344>)
    9a52:	681b      	ldr	r3, [r3, #0]
    9a54:	2b00      	cmp	r3, #0
    9a56:	d100      	bne.n	9a5a <m2m_wifi_cb+0xa6>
    9a58:	e16f      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    9a5a:	4ba7      	ldr	r3, [pc, #668]	; (9cf8 <m2m_wifi_cb+0x344>)
    9a5c:	681b      	ldr	r3, [r3, #0]
    9a5e:	2208      	movs	r2, #8
    9a60:	18ba      	adds	r2, r7, r2
    9a62:	0011      	movs	r1, r2
    9a64:	2006      	movs	r0, #6
    9a66:	4798      	blx	r3
}
    9a68:	e167      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    9a6a:	1dfb      	adds	r3, r7, #7
    9a6c:	781b      	ldrb	r3, [r3, #0]
    9a6e:	2b0e      	cmp	r3, #14
    9a70:	d100      	bne.n	9a74 <m2m_wifi_cb+0xc0>
    9a72:	e162      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    9a74:	1dfb      	adds	r3, r7, #7
    9a76:	781b      	ldrb	r3, [r3, #0]
    9a78:	2b32      	cmp	r3, #50	; 0x32
    9a7a:	d116      	bne.n	9aaa <m2m_wifi_cb+0xf6>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    9a7c:	2380      	movs	r3, #128	; 0x80
    9a7e:	18f9      	adds	r1, r7, r3
    9a80:	6838      	ldr	r0, [r7, #0]
    9a82:	2300      	movs	r3, #0
    9a84:	2214      	movs	r2, #20
    9a86:	4c9b      	ldr	r4, [pc, #620]	; (9cf4 <m2m_wifi_cb+0x340>)
    9a88:	47a0      	blx	r4
    9a8a:	1e03      	subs	r3, r0, #0
    9a8c:	d000      	beq.n	9a90 <m2m_wifi_cb+0xdc>
    9a8e:	e154      	b.n	9d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    9a90:	4b99      	ldr	r3, [pc, #612]	; (9cf8 <m2m_wifi_cb+0x344>)
    9a92:	681b      	ldr	r3, [r3, #0]
    9a94:	2b00      	cmp	r3, #0
    9a96:	d100      	bne.n	9a9a <m2m_wifi_cb+0xe6>
    9a98:	e14f      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    9a9a:	4b97      	ldr	r3, [pc, #604]	; (9cf8 <m2m_wifi_cb+0x344>)
    9a9c:	681b      	ldr	r3, [r3, #0]
    9a9e:	2280      	movs	r2, #128	; 0x80
    9aa0:	18ba      	adds	r2, r7, r2
    9aa2:	0011      	movs	r1, r2
    9aa4:	2032      	movs	r0, #50	; 0x32
    9aa6:	4798      	blx	r3
}
    9aa8:	e147      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    9aaa:	1dfb      	adds	r3, r7, #7
    9aac:	781b      	ldrb	r3, [r3, #0]
    9aae:	2b2f      	cmp	r3, #47	; 0x2f
    9ab0:	d11d      	bne.n	9aee <m2m_wifi_cb+0x13a>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    9ab2:	2308      	movs	r3, #8
    9ab4:	18fb      	adds	r3, r7, r3
    9ab6:	2264      	movs	r2, #100	; 0x64
    9ab8:	2100      	movs	r1, #0
    9aba:	0018      	movs	r0, r3
    9abc:	4b8f      	ldr	r3, [pc, #572]	; (9cfc <m2m_wifi_cb+0x348>)
    9abe:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    9ac0:	2308      	movs	r3, #8
    9ac2:	18f9      	adds	r1, r7, r3
    9ac4:	6838      	ldr	r0, [r7, #0]
    9ac6:	2300      	movs	r3, #0
    9ac8:	2264      	movs	r2, #100	; 0x64
    9aca:	4c8a      	ldr	r4, [pc, #552]	; (9cf4 <m2m_wifi_cb+0x340>)
    9acc:	47a0      	blx	r4
    9ace:	1e03      	subs	r3, r0, #0
    9ad0:	d000      	beq.n	9ad4 <m2m_wifi_cb+0x120>
    9ad2:	e132      	b.n	9d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    9ad4:	4b88      	ldr	r3, [pc, #544]	; (9cf8 <m2m_wifi_cb+0x344>)
    9ad6:	681b      	ldr	r3, [r3, #0]
    9ad8:	2b00      	cmp	r3, #0
    9ada:	d100      	bne.n	9ade <m2m_wifi_cb+0x12a>
    9adc:	e12d      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    9ade:	4b86      	ldr	r3, [pc, #536]	; (9cf8 <m2m_wifi_cb+0x344>)
    9ae0:	681b      	ldr	r3, [r3, #0]
    9ae2:	2208      	movs	r2, #8
    9ae4:	18ba      	adds	r2, r7, r2
    9ae6:	0011      	movs	r1, r2
    9ae8:	202f      	movs	r0, #47	; 0x2f
    9aea:	4798      	blx	r3
}
    9aec:	e125      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    9aee:	1dfb      	adds	r3, r7, #7
    9af0:	781b      	ldrb	r3, [r3, #0]
    9af2:	2b34      	cmp	r3, #52	; 0x34
    9af4:	d12e      	bne.n	9b54 <m2m_wifi_cb+0x1a0>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    9af6:	237c      	movs	r3, #124	; 0x7c
    9af8:	18f9      	adds	r1, r7, r3
    9afa:	6838      	ldr	r0, [r7, #0]
    9afc:	2300      	movs	r3, #0
    9afe:	2204      	movs	r2, #4
    9b00:	4c7c      	ldr	r4, [pc, #496]	; (9cf4 <m2m_wifi_cb+0x340>)
    9b02:	47a0      	blx	r4
    9b04:	1e03      	subs	r3, r0, #0
    9b06:	d000      	beq.n	9b0a <m2m_wifi_cb+0x156>
    9b08:	e117      	b.n	9d3a <m2m_wifi_cb+0x386>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    9b0a:	4b7d      	ldr	r3, [pc, #500]	; (9d00 <m2m_wifi_cb+0x34c>)
    9b0c:	0018      	movs	r0, r3
    9b0e:	4b7d      	ldr	r3, [pc, #500]	; (9d04 <m2m_wifi_cb+0x350>)
    9b10:	4798      	blx	r3
    9b12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b14:	0e1b      	lsrs	r3, r3, #24
    9b16:	b2db      	uxtb	r3, r3
    9b18:	0019      	movs	r1, r3
    9b1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b1c:	0c1b      	lsrs	r3, r3, #16
    9b1e:	b2db      	uxtb	r3, r3
    9b20:	001a      	movs	r2, r3
    9b22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b24:	0a1b      	lsrs	r3, r3, #8
    9b26:	b2db      	uxtb	r3, r3
    9b28:	001c      	movs	r4, r3
    9b2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b2c:	b2db      	uxtb	r3, r3
    9b2e:	4876      	ldr	r0, [pc, #472]	; (9d08 <m2m_wifi_cb+0x354>)
    9b30:	9300      	str	r3, [sp, #0]
    9b32:	0023      	movs	r3, r4
    9b34:	4c73      	ldr	r4, [pc, #460]	; (9d04 <m2m_wifi_cb+0x350>)
    9b36:	47a0      	blx	r4
    9b38:	200d      	movs	r0, #13
    9b3a:	4b74      	ldr	r3, [pc, #464]	; (9d0c <m2m_wifi_cb+0x358>)
    9b3c:	4798      	blx	r3
			if (gpfAppWifiCb)
    9b3e:	4b6e      	ldr	r3, [pc, #440]	; (9cf8 <m2m_wifi_cb+0x344>)
    9b40:	681b      	ldr	r3, [r3, #0]
    9b42:	2b00      	cmp	r3, #0
    9b44:	d100      	bne.n	9b48 <m2m_wifi_cb+0x194>
    9b46:	e0f8      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    9b48:	4b6b      	ldr	r3, [pc, #428]	; (9cf8 <m2m_wifi_cb+0x344>)
    9b4a:	681b      	ldr	r3, [r3, #0]
    9b4c:	2100      	movs	r1, #0
    9b4e:	2034      	movs	r0, #52	; 0x34
    9b50:	4798      	blx	r3
}
    9b52:	e0f2      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    9b54:	1dfb      	adds	r3, r7, #7
    9b56:	781b      	ldrb	r3, [r3, #0]
    9b58:	2b11      	cmp	r3, #17
    9b5a:	d11e      	bne.n	9b9a <m2m_wifi_cb+0x1e6>
		gu8scanInProgress = 0;
    9b5c:	4b6c      	ldr	r3, [pc, #432]	; (9d10 <m2m_wifi_cb+0x35c>)
    9b5e:	2200      	movs	r2, #0
    9b60:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    9b62:	2378      	movs	r3, #120	; 0x78
    9b64:	18f9      	adds	r1, r7, r3
    9b66:	6838      	ldr	r0, [r7, #0]
    9b68:	2300      	movs	r3, #0
    9b6a:	2204      	movs	r2, #4
    9b6c:	4c61      	ldr	r4, [pc, #388]	; (9cf4 <m2m_wifi_cb+0x340>)
    9b6e:	47a0      	blx	r4
    9b70:	1e03      	subs	r3, r0, #0
    9b72:	d000      	beq.n	9b76 <m2m_wifi_cb+0x1c2>
    9b74:	e0e1      	b.n	9d3a <m2m_wifi_cb+0x386>
			gu8ChNum = strState.u8NumofCh;
    9b76:	2378      	movs	r3, #120	; 0x78
    9b78:	18fb      	adds	r3, r7, r3
    9b7a:	781a      	ldrb	r2, [r3, #0]
    9b7c:	4b65      	ldr	r3, [pc, #404]	; (9d14 <m2m_wifi_cb+0x360>)
    9b7e:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    9b80:	4b5d      	ldr	r3, [pc, #372]	; (9cf8 <m2m_wifi_cb+0x344>)
    9b82:	681b      	ldr	r3, [r3, #0]
    9b84:	2b00      	cmp	r3, #0
    9b86:	d100      	bne.n	9b8a <m2m_wifi_cb+0x1d6>
    9b88:	e0d7      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    9b8a:	4b5b      	ldr	r3, [pc, #364]	; (9cf8 <m2m_wifi_cb+0x344>)
    9b8c:	681b      	ldr	r3, [r3, #0]
    9b8e:	2278      	movs	r2, #120	; 0x78
    9b90:	18ba      	adds	r2, r7, r2
    9b92:	0011      	movs	r1, r2
    9b94:	2011      	movs	r0, #17
    9b96:	4798      	blx	r3
}
    9b98:	e0cf      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    9b9a:	1dfb      	adds	r3, r7, #7
    9b9c:	781b      	ldrb	r3, [r3, #0]
    9b9e:	2b13      	cmp	r3, #19
    9ba0:	d116      	bne.n	9bd0 <m2m_wifi_cb+0x21c>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    9ba2:	2308      	movs	r3, #8
    9ba4:	18f9      	adds	r1, r7, r3
    9ba6:	6838      	ldr	r0, [r7, #0]
    9ba8:	2300      	movs	r3, #0
    9baa:	222c      	movs	r2, #44	; 0x2c
    9bac:	4c51      	ldr	r4, [pc, #324]	; (9cf4 <m2m_wifi_cb+0x340>)
    9bae:	47a0      	blx	r4
    9bb0:	1e03      	subs	r3, r0, #0
    9bb2:	d000      	beq.n	9bb6 <m2m_wifi_cb+0x202>
    9bb4:	e0c1      	b.n	9d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    9bb6:	4b50      	ldr	r3, [pc, #320]	; (9cf8 <m2m_wifi_cb+0x344>)
    9bb8:	681b      	ldr	r3, [r3, #0]
    9bba:	2b00      	cmp	r3, #0
    9bbc:	d100      	bne.n	9bc0 <m2m_wifi_cb+0x20c>
    9bbe:	e0bc      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    9bc0:	4b4d      	ldr	r3, [pc, #308]	; (9cf8 <m2m_wifi_cb+0x344>)
    9bc2:	681b      	ldr	r3, [r3, #0]
    9bc4:	2208      	movs	r2, #8
    9bc6:	18ba      	adds	r2, r7, r2
    9bc8:	0011      	movs	r1, r2
    9bca:	2013      	movs	r0, #19
    9bcc:	4798      	blx	r3
}
    9bce:	e0b4      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    9bd0:	1dfb      	adds	r3, r7, #7
    9bd2:	781b      	ldrb	r3, [r3, #0]
    9bd4:	2b04      	cmp	r3, #4
    9bd6:	d116      	bne.n	9c06 <m2m_wifi_cb+0x252>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    9bd8:	23a0      	movs	r3, #160	; 0xa0
    9bda:	18f9      	adds	r1, r7, r3
    9bdc:	6838      	ldr	r0, [r7, #0]
    9bde:	2300      	movs	r3, #0
    9be0:	2204      	movs	r2, #4
    9be2:	4c44      	ldr	r4, [pc, #272]	; (9cf4 <m2m_wifi_cb+0x340>)
    9be4:	47a0      	blx	r4
    9be6:	1e03      	subs	r3, r0, #0
    9be8:	d000      	beq.n	9bec <m2m_wifi_cb+0x238>
    9bea:	e0a6      	b.n	9d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    9bec:	4b42      	ldr	r3, [pc, #264]	; (9cf8 <m2m_wifi_cb+0x344>)
    9bee:	681b      	ldr	r3, [r3, #0]
    9bf0:	2b00      	cmp	r3, #0
    9bf2:	d100      	bne.n	9bf6 <m2m_wifi_cb+0x242>
    9bf4:	e0a1      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    9bf6:	4b40      	ldr	r3, [pc, #256]	; (9cf8 <m2m_wifi_cb+0x344>)
    9bf8:	681b      	ldr	r3, [r3, #0]
    9bfa:	22a0      	movs	r2, #160	; 0xa0
    9bfc:	18ba      	adds	r2, r7, r2
    9bfe:	0011      	movs	r1, r2
    9c00:	2004      	movs	r0, #4
    9c02:	4798      	blx	r3
}
    9c04:	e099      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    9c06:	1dfb      	adds	r3, r7, #7
    9c08:	781b      	ldrb	r3, [r3, #0]
    9c0a:	2b65      	cmp	r3, #101	; 0x65
    9c0c:	d116      	bne.n	9c3c <m2m_wifi_cb+0x288>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    9c0e:	23a0      	movs	r3, #160	; 0xa0
    9c10:	18f9      	adds	r1, r7, r3
    9c12:	6838      	ldr	r0, [r7, #0]
    9c14:	2300      	movs	r3, #0
    9c16:	2204      	movs	r2, #4
    9c18:	4c36      	ldr	r4, [pc, #216]	; (9cf4 <m2m_wifi_cb+0x340>)
    9c1a:	47a0      	blx	r4
    9c1c:	1e03      	subs	r3, r0, #0
    9c1e:	d000      	beq.n	9c22 <m2m_wifi_cb+0x26e>
    9c20:	e08b      	b.n	9d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    9c22:	4b35      	ldr	r3, [pc, #212]	; (9cf8 <m2m_wifi_cb+0x344>)
    9c24:	681b      	ldr	r3, [r3, #0]
    9c26:	2b00      	cmp	r3, #0
    9c28:	d100      	bne.n	9c2c <m2m_wifi_cb+0x278>
    9c2a:	e086      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    9c2c:	4b32      	ldr	r3, [pc, #200]	; (9cf8 <m2m_wifi_cb+0x344>)
    9c2e:	681b      	ldr	r3, [r3, #0]
    9c30:	22a0      	movs	r2, #160	; 0xa0
    9c32:	18ba      	adds	r2, r7, r2
    9c34:	0011      	movs	r1, r2
    9c36:	2065      	movs	r0, #101	; 0x65
    9c38:	4798      	blx	r3
}
    9c3a:	e07e      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    9c3c:	1dfb      	adds	r3, r7, #7
    9c3e:	781b      	ldrb	r3, [r3, #0]
    9c40:	2b09      	cmp	r3, #9
    9c42:	d116      	bne.n	9c72 <m2m_wifi_cb+0x2be>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    9c44:	2308      	movs	r3, #8
    9c46:	18f9      	adds	r1, r7, r3
    9c48:	6838      	ldr	r0, [r7, #0]
    9c4a:	2301      	movs	r3, #1
    9c4c:	2264      	movs	r2, #100	; 0x64
    9c4e:	4c29      	ldr	r4, [pc, #164]	; (9cf4 <m2m_wifi_cb+0x340>)
    9c50:	47a0      	blx	r4
    9c52:	1e03      	subs	r3, r0, #0
    9c54:	d000      	beq.n	9c58 <m2m_wifi_cb+0x2a4>
    9c56:	e070      	b.n	9d3a <m2m_wifi_cb+0x386>
			if(gpfAppWifiCb)
    9c58:	4b27      	ldr	r3, [pc, #156]	; (9cf8 <m2m_wifi_cb+0x344>)
    9c5a:	681b      	ldr	r3, [r3, #0]
    9c5c:	2b00      	cmp	r3, #0
    9c5e:	d100      	bne.n	9c62 <m2m_wifi_cb+0x2ae>
    9c60:	e06b      	b.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    9c62:	4b25      	ldr	r3, [pc, #148]	; (9cf8 <m2m_wifi_cb+0x344>)
    9c64:	681b      	ldr	r3, [r3, #0]
    9c66:	2208      	movs	r2, #8
    9c68:	18ba      	adds	r2, r7, r2
    9c6a:	0011      	movs	r1, r2
    9c6c:	2009      	movs	r0, #9
    9c6e:	4798      	blx	r3
}
    9c70:	e063      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    9c72:	1dfb      	adds	r3, r7, #7
    9c74:	781b      	ldrb	r3, [r3, #0]
    9c76:	2b2a      	cmp	r3, #42	; 0x2a
    9c78:	d114      	bne.n	9ca4 <m2m_wifi_cb+0x2f0>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    9c7a:	2374      	movs	r3, #116	; 0x74
    9c7c:	18f9      	adds	r1, r7, r3
    9c7e:	6838      	ldr	r0, [r7, #0]
    9c80:	2301      	movs	r3, #1
    9c82:	2204      	movs	r2, #4
    9c84:	4c1b      	ldr	r4, [pc, #108]	; (9cf4 <m2m_wifi_cb+0x340>)
    9c86:	47a0      	blx	r4
    9c88:	1e03      	subs	r3, r0, #0
    9c8a:	d156      	bne.n	9d3a <m2m_wifi_cb+0x386>
			if(gpfAppWifiCb)
    9c8c:	4b1a      	ldr	r3, [pc, #104]	; (9cf8 <m2m_wifi_cb+0x344>)
    9c8e:	681b      	ldr	r3, [r3, #0]
    9c90:	2b00      	cmp	r3, #0
    9c92:	d052      	beq.n	9d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    9c94:	4b18      	ldr	r3, [pc, #96]	; (9cf8 <m2m_wifi_cb+0x344>)
    9c96:	681b      	ldr	r3, [r3, #0]
    9c98:	2274      	movs	r2, #116	; 0x74
    9c9a:	18ba      	adds	r2, r7, r2
    9c9c:	0011      	movs	r1, r2
    9c9e:	202a      	movs	r0, #42	; 0x2a
    9ca0:	4798      	blx	r3
}
    9ca2:	e04a      	b.n	9d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    9ca4:	1dfb      	adds	r3, r7, #7
    9ca6:	781b      	ldrb	r3, [r3, #0]
    9ca8:	2b20      	cmp	r3, #32
    9caa:	d135      	bne.n	9d18 <m2m_wifi_cb+0x364>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    9cac:	236c      	movs	r3, #108	; 0x6c
    9cae:	18f9      	adds	r1, r7, r3
    9cb0:	6838      	ldr	r0, [r7, #0]
    9cb2:	2300      	movs	r3, #0
    9cb4:	2208      	movs	r2, #8
    9cb6:	4c0f      	ldr	r4, [pc, #60]	; (9cf4 <m2m_wifi_cb+0x340>)
    9cb8:	47a0      	blx	r4
    9cba:	1e03      	subs	r3, r0, #0
    9cbc:	d13d      	bne.n	9d3a <m2m_wifi_cb+0x386>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    9cbe:	683b      	ldr	r3, [r7, #0]
    9cc0:	3308      	adds	r3, #8
    9cc2:	0018      	movs	r0, r3
    9cc4:	236c      	movs	r3, #108	; 0x6c
    9cc6:	18fb      	adds	r3, r7, r3
    9cc8:	6819      	ldr	r1, [r3, #0]
    9cca:	236c      	movs	r3, #108	; 0x6c
    9ccc:	18fb      	adds	r3, r7, r3
    9cce:	889a      	ldrh	r2, [r3, #4]
    9cd0:	2301      	movs	r3, #1
    9cd2:	4c08      	ldr	r4, [pc, #32]	; (9cf4 <m2m_wifi_cb+0x340>)
    9cd4:	47a0      	blx	r4
    9cd6:	1e03      	subs	r3, r0, #0
    9cd8:	d12f      	bne.n	9d3a <m2m_wifi_cb+0x386>
				if(gpfAppWifiCb)
    9cda:	4b07      	ldr	r3, [pc, #28]	; (9cf8 <m2m_wifi_cb+0x344>)
    9cdc:	681b      	ldr	r3, [r3, #0]
    9cde:	2b00      	cmp	r3, #0
    9ce0:	d02b      	beq.n	9d3a <m2m_wifi_cb+0x386>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    9ce2:	4b05      	ldr	r3, [pc, #20]	; (9cf8 <m2m_wifi_cb+0x344>)
    9ce4:	681b      	ldr	r3, [r3, #0]
    9ce6:	226c      	movs	r2, #108	; 0x6c
    9ce8:	18ba      	adds	r2, r7, r2
    9cea:	0011      	movs	r1, r2
    9cec:	2020      	movs	r0, #32
    9cee:	4798      	blx	r3
}
    9cf0:	e023      	b.n	9d3a <m2m_wifi_cb+0x386>
    9cf2:	46c0      	nop			; (mov r8, r8)
    9cf4:	00009779 	.word	0x00009779
    9cf8:	2000020c 	.word	0x2000020c
    9cfc:	00008c25 	.word	0x00008c25
    9d00:	00018450 	.word	0x00018450
    9d04:	00016b49 	.word	0x00016b49
    9d08:	0001845c 	.word	0x0001845c
    9d0c:	00016b7d 	.word	0x00016b7d
    9d10:	20000209 	.word	0x20000209
    9d14:	20000208 	.word	0x20000208
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    9d18:	2392      	movs	r3, #146	; 0x92
    9d1a:	005a      	lsls	r2, r3, #1
    9d1c:	4909      	ldr	r1, [pc, #36]	; (9d44 <m2m_wifi_cb+0x390>)
    9d1e:	4b0a      	ldr	r3, [pc, #40]	; (9d48 <m2m_wifi_cb+0x394>)
    9d20:	0018      	movs	r0, r3
    9d22:	4b0a      	ldr	r3, [pc, #40]	; (9d4c <m2m_wifi_cb+0x398>)
    9d24:	4798      	blx	r3
    9d26:	1dfb      	adds	r3, r7, #7
    9d28:	781a      	ldrb	r2, [r3, #0]
    9d2a:	4b09      	ldr	r3, [pc, #36]	; (9d50 <m2m_wifi_cb+0x39c>)
    9d2c:	0011      	movs	r1, r2
    9d2e:	0018      	movs	r0, r3
    9d30:	4b06      	ldr	r3, [pc, #24]	; (9d4c <m2m_wifi_cb+0x398>)
    9d32:	4798      	blx	r3
    9d34:	200d      	movs	r0, #13
    9d36:	4b07      	ldr	r3, [pc, #28]	; (9d54 <m2m_wifi_cb+0x3a0>)
    9d38:	4798      	blx	r3
}
    9d3a:	46c0      	nop			; (mov r8, r8)
    9d3c:	46bd      	mov	sp, r7
    9d3e:	b02b      	add	sp, #172	; 0xac
    9d40:	bd90      	pop	{r4, r7, pc}
    9d42:	46c0      	nop			; (mov r8, r8)
    9d44:	00018804 	.word	0x00018804
    9d48:	0001847c 	.word	0x0001847c
    9d4c:	00016b49 	.word	0x00016b49
    9d50:	00018490 	.word	0x00018490
    9d54:	00016b7d 	.word	0x00016b7d

00009d58 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    9d58:	b590      	push	{r4, r7, lr}
    9d5a:	b091      	sub	sp, #68	; 0x44
    9d5c:	af02      	add	r7, sp, #8
    9d5e:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
    9d60:	2337      	movs	r3, #55	; 0x37
    9d62:	18fb      	adds	r3, r7, r3
    9d64:	2200      	movs	r2, #0
    9d66:	701a      	strb	r2, [r3, #0]
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    9d68:	230b      	movs	r3, #11
    9d6a:	18fb      	adds	r3, r7, r3
    9d6c:	2201      	movs	r2, #1
    9d6e:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    9d70:	687b      	ldr	r3, [r7, #4]
    9d72:	2b00      	cmp	r3, #0
    9d74:	d104      	bne.n	9d80 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    9d76:	2337      	movs	r3, #55	; 0x37
    9d78:	18fb      	adds	r3, r7, r3
    9d7a:	22f4      	movs	r2, #244	; 0xf4
    9d7c:	701a      	strb	r2, [r3, #0]
		goto _EXIT0;
    9d7e:	e0ad      	b.n	9edc <m2m_wifi_init+0x184>
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    9d80:	687b      	ldr	r3, [r7, #4]
    9d82:	681a      	ldr	r2, [r3, #0]
    9d84:	4b59      	ldr	r3, [pc, #356]	; (9eec <m2m_wifi_init+0x194>)
    9d86:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    9d88:	4b59      	ldr	r3, [pc, #356]	; (9ef0 <m2m_wifi_init+0x198>)
    9d8a:	2200      	movs	r2, #0
    9d8c:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    9d8e:	2337      	movs	r3, #55	; 0x37
    9d90:	18fc      	adds	r4, r7, r3
    9d92:	230b      	movs	r3, #11
    9d94:	18fb      	adds	r3, r7, r3
    9d96:	0018      	movs	r0, r3
    9d98:	4b56      	ldr	r3, [pc, #344]	; (9ef4 <m2m_wifi_init+0x19c>)
    9d9a:	4798      	blx	r3
    9d9c:	0003      	movs	r3, r0
    9d9e:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    9da0:	2337      	movs	r3, #55	; 0x37
    9da2:	18fb      	adds	r3, r7, r3
    9da4:	781b      	ldrb	r3, [r3, #0]
    9da6:	b25b      	sxtb	r3, r3
    9da8:	2b00      	cmp	r3, #0
    9daa:	d000      	beq.n	9dae <m2m_wifi_init+0x56>
    9dac:	e093      	b.n	9ed6 <m2m_wifi_init+0x17e>
	/* Initialize host interface module */
	ret = hif_init(NULL);
    9dae:	2337      	movs	r3, #55	; 0x37
    9db0:	18fc      	adds	r4, r7, r3
    9db2:	2000      	movs	r0, #0
    9db4:	4b50      	ldr	r3, [pc, #320]	; (9ef8 <m2m_wifi_init+0x1a0>)
    9db6:	4798      	blx	r3
    9db8:	0003      	movs	r3, r0
    9dba:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    9dbc:	2337      	movs	r3, #55	; 0x37
    9dbe:	18fb      	adds	r3, r7, r3
    9dc0:	781b      	ldrb	r3, [r3, #0]
    9dc2:	b25b      	sxtb	r3, r3
    9dc4:	2b00      	cmp	r3, #0
    9dc6:	d000      	beq.n	9dca <m2m_wifi_init+0x72>
    9dc8:	e080      	b.n	9ecc <m2m_wifi_init+0x174>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    9dca:	4b4c      	ldr	r3, [pc, #304]	; (9efc <m2m_wifi_init+0x1a4>)
    9dcc:	0019      	movs	r1, r3
    9dce:	2001      	movs	r0, #1
    9dd0:	4b4b      	ldr	r3, [pc, #300]	; (9f00 <m2m_wifi_init+0x1a8>)
    9dd2:	4798      	blx	r3

	ret = nm_get_firmware_full_info(&strtmp);
    9dd4:	2337      	movs	r3, #55	; 0x37
    9dd6:	18fc      	adds	r4, r7, r3
    9dd8:	230c      	movs	r3, #12
    9dda:	18fb      	adds	r3, r7, r3
    9ddc:	0018      	movs	r0, r3
    9dde:	4b49      	ldr	r3, [pc, #292]	; (9f04 <m2m_wifi_init+0x1ac>)
    9de0:	4798      	blx	r3
    9de2:	0003      	movs	r3, r0
    9de4:	7023      	strb	r3, [r4, #0]

	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    9de6:	4b48      	ldr	r3, [pc, #288]	; (9f08 <m2m_wifi_init+0x1b0>)
    9de8:	0018      	movs	r0, r3
    9dea:	4b48      	ldr	r3, [pc, #288]	; (9f0c <m2m_wifi_init+0x1b4>)
    9dec:	4798      	blx	r3
    9dee:	230c      	movs	r3, #12
    9df0:	18fb      	adds	r3, r7, r3
    9df2:	791b      	ldrb	r3, [r3, #4]
    9df4:	0019      	movs	r1, r3
    9df6:	230c      	movs	r3, #12
    9df8:	18fb      	adds	r3, r7, r3
    9dfa:	795b      	ldrb	r3, [r3, #5]
    9dfc:	001a      	movs	r2, r3
    9dfe:	230c      	movs	r3, #12
    9e00:	18fb      	adds	r3, r7, r3
    9e02:	799b      	ldrb	r3, [r3, #6]
    9e04:	001c      	movs	r4, r3
    9e06:	230c      	movs	r3, #12
    9e08:	18fb      	adds	r3, r7, r3
    9e0a:	8c1b      	ldrh	r3, [r3, #32]
    9e0c:	4840      	ldr	r0, [pc, #256]	; (9f10 <m2m_wifi_init+0x1b8>)
    9e0e:	9300      	str	r3, [sp, #0]
    9e10:	0023      	movs	r3, r4
    9e12:	4c3e      	ldr	r4, [pc, #248]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e14:	47a0      	blx	r4
    9e16:	200d      	movs	r0, #13
    9e18:	4b3e      	ldr	r3, [pc, #248]	; (9f14 <m2m_wifi_init+0x1bc>)
    9e1a:	4798      	blx	r3
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    9e1c:	4b3a      	ldr	r3, [pc, #232]	; (9f08 <m2m_wifi_init+0x1b0>)
    9e1e:	0018      	movs	r0, r3
    9e20:	4b3a      	ldr	r3, [pc, #232]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e22:	4798      	blx	r3
    9e24:	230c      	movs	r3, #12
    9e26:	18fb      	adds	r3, r7, r3
    9e28:	3316      	adds	r3, #22
    9e2a:	001a      	movs	r2, r3
    9e2c:	230c      	movs	r3, #12
    9e2e:	18fb      	adds	r3, r7, r3
    9e30:	330a      	adds	r3, #10
    9e32:	0019      	movs	r1, r3
    9e34:	4b38      	ldr	r3, [pc, #224]	; (9f18 <m2m_wifi_init+0x1c0>)
    9e36:	0018      	movs	r0, r3
    9e38:	4b34      	ldr	r3, [pc, #208]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e3a:	4798      	blx	r3
    9e3c:	200d      	movs	r0, #13
    9e3e:	4b35      	ldr	r3, [pc, #212]	; (9f14 <m2m_wifi_init+0x1bc>)
    9e40:	4798      	blx	r3
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    9e42:	4b31      	ldr	r3, [pc, #196]	; (9f08 <m2m_wifi_init+0x1b0>)
    9e44:	0018      	movs	r0, r3
    9e46:	4b31      	ldr	r3, [pc, #196]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e48:	4798      	blx	r3
    9e4a:	230c      	movs	r3, #12
    9e4c:	18fb      	adds	r3, r7, r3
    9e4e:	79db      	ldrb	r3, [r3, #7]
    9e50:	0019      	movs	r1, r3
    9e52:	230c      	movs	r3, #12
    9e54:	18fb      	adds	r3, r7, r3
    9e56:	7a1b      	ldrb	r3, [r3, #8]
    9e58:	001a      	movs	r2, r3
    9e5a:	230c      	movs	r3, #12
    9e5c:	18fb      	adds	r3, r7, r3
    9e5e:	7a5b      	ldrb	r3, [r3, #9]
    9e60:	482e      	ldr	r0, [pc, #184]	; (9f1c <m2m_wifi_init+0x1c4>)
    9e62:	4c2a      	ldr	r4, [pc, #168]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e64:	47a0      	blx	r4
    9e66:	200d      	movs	r0, #13
    9e68:	4b2a      	ldr	r3, [pc, #168]	; (9f14 <m2m_wifi_init+0x1bc>)
    9e6a:	4798      	blx	r3
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    9e6c:	4b26      	ldr	r3, [pc, #152]	; (9f08 <m2m_wifi_init+0x1b0>)
    9e6e:	0018      	movs	r0, r3
    9e70:	4b26      	ldr	r3, [pc, #152]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e72:	4798      	blx	r3
    9e74:	482a      	ldr	r0, [pc, #168]	; (9f20 <m2m_wifi_init+0x1c8>)
    9e76:	2302      	movs	r3, #2
    9e78:	2205      	movs	r2, #5
    9e7a:	2113      	movs	r1, #19
    9e7c:	4c23      	ldr	r4, [pc, #140]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e7e:	47a0      	blx	r4
    9e80:	200d      	movs	r0, #13
    9e82:	4b24      	ldr	r3, [pc, #144]	; (9f14 <m2m_wifi_init+0x1bc>)
    9e84:	4798      	blx	r3
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    9e86:	4b20      	ldr	r3, [pc, #128]	; (9f08 <m2m_wifi_init+0x1b0>)
    9e88:	0018      	movs	r0, r3
    9e8a:	4b20      	ldr	r3, [pc, #128]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e8c:	4798      	blx	r3
    9e8e:	4a25      	ldr	r2, [pc, #148]	; (9f24 <m2m_wifi_init+0x1cc>)
    9e90:	4925      	ldr	r1, [pc, #148]	; (9f28 <m2m_wifi_init+0x1d0>)
    9e92:	4b26      	ldr	r3, [pc, #152]	; (9f2c <m2m_wifi_init+0x1d4>)
    9e94:	0018      	movs	r0, r3
    9e96:	4b1d      	ldr	r3, [pc, #116]	; (9f0c <m2m_wifi_init+0x1b4>)
    9e98:	4798      	blx	r3
    9e9a:	200d      	movs	r0, #13
    9e9c:	4b1d      	ldr	r3, [pc, #116]	; (9f14 <m2m_wifi_init+0x1bc>)
    9e9e:	4798      	blx	r3
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    9ea0:	2337      	movs	r3, #55	; 0x37
    9ea2:	18fb      	adds	r3, r7, r3
    9ea4:	781b      	ldrb	r3, [r3, #0]
    9ea6:	b25b      	sxtb	r3, r3
    9ea8:	330d      	adds	r3, #13
    9eaa:	d116      	bne.n	9eda <m2m_wifi_init+0x182>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
    9eac:	23e8      	movs	r3, #232	; 0xe8
    9eae:	33ff      	adds	r3, #255	; 0xff
    9eb0:	001a      	movs	r2, r3
    9eb2:	491f      	ldr	r1, [pc, #124]	; (9f30 <m2m_wifi_init+0x1d8>)
    9eb4:	4b1f      	ldr	r3, [pc, #124]	; (9f34 <m2m_wifi_init+0x1dc>)
    9eb6:	0018      	movs	r0, r3
    9eb8:	4b14      	ldr	r3, [pc, #80]	; (9f0c <m2m_wifi_init+0x1b4>)
    9eba:	4798      	blx	r3
    9ebc:	4b1e      	ldr	r3, [pc, #120]	; (9f38 <m2m_wifi_init+0x1e0>)
    9ebe:	0018      	movs	r0, r3
    9ec0:	4b1e      	ldr	r3, [pc, #120]	; (9f3c <m2m_wifi_init+0x1e4>)
    9ec2:	4798      	blx	r3
    9ec4:	200d      	movs	r0, #13
    9ec6:	4b13      	ldr	r3, [pc, #76]	; (9f14 <m2m_wifi_init+0x1bc>)
    9ec8:	4798      	blx	r3
	}

	goto _EXIT0;
    9eca:	e006      	b.n	9eda <m2m_wifi_init+0x182>
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    9ecc:	46c0      	nop			; (mov r8, r8)

_EXIT1:
	nm_drv_deinit(NULL);
    9ece:	2000      	movs	r0, #0
    9ed0:	4b1b      	ldr	r3, [pc, #108]	; (9f40 <m2m_wifi_init+0x1e8>)
    9ed2:	4798      	blx	r3
    9ed4:	e002      	b.n	9edc <m2m_wifi_init+0x184>
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    9ed6:	46c0      	nop			; (mov r8, r8)
    9ed8:	e000      	b.n	9edc <m2m_wifi_init+0x184>
	goto _EXIT0;
    9eda:	46c0      	nop			; (mov r8, r8)
_EXIT0:
	return ret;
    9edc:	2337      	movs	r3, #55	; 0x37
    9ede:	18fb      	adds	r3, r7, r3
    9ee0:	781b      	ldrb	r3, [r3, #0]
    9ee2:	b25b      	sxtb	r3, r3
}
    9ee4:	0018      	movs	r0, r3
    9ee6:	46bd      	mov	sp, r7
    9ee8:	b00f      	add	sp, #60	; 0x3c
    9eea:	bd90      	pop	{r4, r7, pc}
    9eec:	2000020c 	.word	0x2000020c
    9ef0:	20000209 	.word	0x20000209
    9ef4:	0000b065 	.word	0x0000b065
    9ef8:	00008e3d 	.word	0x00008e3d
    9efc:	000099b5 	.word	0x000099b5
    9f00:	000098f9 	.word	0x000098f9
    9f04:	0000ae99 	.word	0x0000ae99
    9f08:	00018450 	.word	0x00018450
    9f0c:	00016b49 	.word	0x00016b49
    9f10:	000185e4 	.word	0x000185e4
    9f14:	00016b7d 	.word	0x00016b7d
    9f18:	0001860c 	.word	0x0001860c
    9f1c:	00018628 	.word	0x00018628
    9f20:	0001864c 	.word	0x0001864c
    9f24:	00018664 	.word	0x00018664
    9f28:	00018670 	.word	0x00018670
    9f2c:	0001867c 	.word	0x0001867c
    9f30:	00018810 	.word	0x00018810
    9f34:	0001847c 	.word	0x0001847c
    9f38:	00018694 	.word	0x00018694
    9f3c:	00016c65 	.word	0x00016c65
    9f40:	0000b1f9 	.word	0x0000b1f9

00009f44 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    9f44:	b580      	push	{r7, lr}
    9f46:	b082      	sub	sp, #8
    9f48:	af00      	add	r7, sp, #0
    9f4a:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
    9f4c:	4b03      	ldr	r3, [pc, #12]	; (9f5c <m2m_wifi_handle_events+0x18>)
    9f4e:	4798      	blx	r3
    9f50:	0003      	movs	r3, r0
}
    9f52:	0018      	movs	r0, r3
    9f54:	46bd      	mov	sp, r7
    9f56:	b002      	add	sp, #8
    9f58:	bd80      	pop	{r7, pc}
    9f5a:	46c0      	nop			; (mov r8, r8)
    9f5c:	000096e9 	.word	0x000096e9

00009f60 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    9f60:	b590      	push	{r4, r7, lr}
    9f62:	b087      	sub	sp, #28
    9f64:	af02      	add	r7, sp, #8
    9f66:	60f8      	str	r0, [r7, #12]
    9f68:	0008      	movs	r0, r1
    9f6a:	0011      	movs	r1, r2
    9f6c:	607b      	str	r3, [r7, #4]
    9f6e:	230b      	movs	r3, #11
    9f70:	18fb      	adds	r3, r7, r3
    9f72:	1c02      	adds	r2, r0, #0
    9f74:	701a      	strb	r2, [r3, #0]
    9f76:	230a      	movs	r3, #10
    9f78:	18fb      	adds	r3, r7, r3
    9f7a:	1c0a      	adds	r2, r1, #0
    9f7c:	701a      	strb	r2, [r3, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    9f7e:	687c      	ldr	r4, [r7, #4]
    9f80:	230a      	movs	r3, #10
    9f82:	18fb      	adds	r3, r7, r3
    9f84:	781a      	ldrb	r2, [r3, #0]
    9f86:	230b      	movs	r3, #11
    9f88:	18fb      	adds	r3, r7, r3
    9f8a:	7819      	ldrb	r1, [r3, #0]
    9f8c:	68f8      	ldr	r0, [r7, #12]
    9f8e:	2300      	movs	r3, #0
    9f90:	9301      	str	r3, [sp, #4]
    9f92:	2320      	movs	r3, #32
    9f94:	18fb      	adds	r3, r7, r3
    9f96:	881b      	ldrh	r3, [r3, #0]
    9f98:	9300      	str	r3, [sp, #0]
    9f9a:	0023      	movs	r3, r4
    9f9c:	4c03      	ldr	r4, [pc, #12]	; (9fac <m2m_wifi_connect+0x4c>)
    9f9e:	47a0      	blx	r4
    9fa0:	0003      	movs	r3, r0
}
    9fa2:	0018      	movs	r0, r3
    9fa4:	46bd      	mov	sp, r7
    9fa6:	b005      	add	sp, #20
    9fa8:	bd90      	pop	{r4, r7, pc}
    9faa:	46c0      	nop			; (mov r8, r8)
    9fac:	00009fb1 	.word	0x00009fb1

00009fb0 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    9fb0:	b5b0      	push	{r4, r5, r7, lr}
    9fb2:	b0aa      	sub	sp, #168	; 0xa8
    9fb4:	af04      	add	r7, sp, #16
    9fb6:	60f8      	str	r0, [r7, #12]
    9fb8:	0008      	movs	r0, r1
    9fba:	0011      	movs	r1, r2
    9fbc:	607b      	str	r3, [r7, #4]
    9fbe:	230b      	movs	r3, #11
    9fc0:	18fb      	adds	r3, r7, r3
    9fc2:	1c02      	adds	r2, r0, #0
    9fc4:	701a      	strb	r2, [r3, #0]
    9fc6:	230a      	movs	r3, #10
    9fc8:	18fb      	adds	r3, r7, r3
    9fca:	1c0a      	adds	r2, r1, #0
    9fcc:	701a      	strb	r2, [r3, #0]
	sint8				ret = M2M_SUCCESS;
    9fce:	2397      	movs	r3, #151	; 0x97
    9fd0:	18fb      	adds	r3, r7, r3
    9fd2:	2200      	movs	r2, #0
    9fd4:	701a      	strb	r2, [r3, #0]
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    9fd6:	230a      	movs	r3, #10
    9fd8:	18fb      	adds	r3, r7, r3
    9fda:	781b      	ldrb	r3, [r3, #0]
    9fdc:	2b01      	cmp	r3, #1
    9fde:	d100      	bne.n	9fe2 <m2m_wifi_connect_sc+0x32>
    9fe0:	e083      	b.n	a0ea <m2m_wifi_connect_sc+0x13a>
	{
		if(pvAuthInfo == NULL)
    9fe2:	687b      	ldr	r3, [r7, #4]
    9fe4:	2b00      	cmp	r3, #0
    9fe6:	d111      	bne.n	a00c <m2m_wifi_connect_sc+0x5c>
		{
			M2M_ERR("Key is not valid\n");
    9fe8:	4adb      	ldr	r2, [pc, #876]	; (a358 <m2m_wifi_connect_sc+0x3a8>)
    9fea:	49dc      	ldr	r1, [pc, #880]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    9fec:	4bdc      	ldr	r3, [pc, #880]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    9fee:	0018      	movs	r0, r3
    9ff0:	4bdc      	ldr	r3, [pc, #880]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    9ff2:	4798      	blx	r3
    9ff4:	4bdc      	ldr	r3, [pc, #880]	; (a368 <m2m_wifi_connect_sc+0x3b8>)
    9ff6:	0018      	movs	r0, r3
    9ff8:	4bdc      	ldr	r3, [pc, #880]	; (a36c <m2m_wifi_connect_sc+0x3bc>)
    9ffa:	4798      	blx	r3
    9ffc:	200d      	movs	r0, #13
    9ffe:	4bdc      	ldr	r3, [pc, #880]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a000:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a002:	2397      	movs	r3, #151	; 0x97
    a004:	18fb      	adds	r3, r7, r3
    a006:	22f4      	movs	r2, #244	; 0xf4
    a008:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a00a:	e1f5      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    a00c:	230a      	movs	r3, #10
    a00e:	18fb      	adds	r3, r7, r3
    a010:	781b      	ldrb	r3, [r3, #0]
    a012:	2b02      	cmp	r3, #2
    a014:	d169      	bne.n	a0ea <m2m_wifi_connect_sc+0x13a>
    a016:	687b      	ldr	r3, [r7, #4]
    a018:	0018      	movs	r0, r3
    a01a:	4bd6      	ldr	r3, [pc, #856]	; (a374 <m2m_wifi_connect_sc+0x3c4>)
    a01c:	4798      	blx	r3
    a01e:	0003      	movs	r3, r0
    a020:	2b40      	cmp	r3, #64	; 0x40
    a022:	d162      	bne.n	a0ea <m2m_wifi_connect_sc+0x13a>
		{
			uint8 i = 0;
    a024:	2396      	movs	r3, #150	; 0x96
    a026:	18fb      	adds	r3, r7, r3
    a028:	2200      	movs	r2, #0
    a02a:	701a      	strb	r2, [r3, #0]
			uint8* pu8Psk = (uint8*)pvAuthInfo;
    a02c:	687b      	ldr	r3, [r7, #4]
    a02e:	2290      	movs	r2, #144	; 0x90
    a030:	18ba      	adds	r2, r7, r2
    a032:	6013      	str	r3, [r2, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    a034:	e054      	b.n	a0e0 <m2m_wifi_connect_sc+0x130>
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    a036:	2396      	movs	r3, #150	; 0x96
    a038:	18fb      	adds	r3, r7, r3
    a03a:	781b      	ldrb	r3, [r3, #0]
    a03c:	2290      	movs	r2, #144	; 0x90
    a03e:	18ba      	adds	r2, r7, r2
    a040:	6812      	ldr	r2, [r2, #0]
    a042:	18d3      	adds	r3, r2, r3
    a044:	781b      	ldrb	r3, [r3, #0]
    a046:	2b2f      	cmp	r3, #47	; 0x2f
    a048:	d931      	bls.n	a0ae <m2m_wifi_connect_sc+0xfe>
    a04a:	2396      	movs	r3, #150	; 0x96
    a04c:	18fb      	adds	r3, r7, r3
    a04e:	781b      	ldrb	r3, [r3, #0]
    a050:	2290      	movs	r2, #144	; 0x90
    a052:	18ba      	adds	r2, r7, r2
    a054:	6812      	ldr	r2, [r2, #0]
    a056:	18d3      	adds	r3, r2, r3
    a058:	781b      	ldrb	r3, [r3, #0]
    a05a:	2b39      	cmp	r3, #57	; 0x39
    a05c:	d909      	bls.n	a072 <m2m_wifi_connect_sc+0xc2>
    a05e:	2396      	movs	r3, #150	; 0x96
    a060:	18fb      	adds	r3, r7, r3
    a062:	781b      	ldrb	r3, [r3, #0]
    a064:	2290      	movs	r2, #144	; 0x90
    a066:	18ba      	adds	r2, r7, r2
    a068:	6812      	ldr	r2, [r2, #0]
    a06a:	18d3      	adds	r3, r2, r3
    a06c:	781b      	ldrb	r3, [r3, #0]
    a06e:	2b40      	cmp	r3, #64	; 0x40
    a070:	d91d      	bls.n	a0ae <m2m_wifi_connect_sc+0xfe>
    a072:	2396      	movs	r3, #150	; 0x96
    a074:	18fb      	adds	r3, r7, r3
    a076:	781b      	ldrb	r3, [r3, #0]
    a078:	2290      	movs	r2, #144	; 0x90
    a07a:	18ba      	adds	r2, r7, r2
    a07c:	6812      	ldr	r2, [r2, #0]
    a07e:	18d3      	adds	r3, r2, r3
    a080:	781b      	ldrb	r3, [r3, #0]
    a082:	2b46      	cmp	r3, #70	; 0x46
    a084:	d909      	bls.n	a09a <m2m_wifi_connect_sc+0xea>
    a086:	2396      	movs	r3, #150	; 0x96
    a088:	18fb      	adds	r3, r7, r3
    a08a:	781b      	ldrb	r3, [r3, #0]
    a08c:	2290      	movs	r2, #144	; 0x90
    a08e:	18ba      	adds	r2, r7, r2
    a090:	6812      	ldr	r2, [r2, #0]
    a092:	18d3      	adds	r3, r2, r3
    a094:	781b      	ldrb	r3, [r3, #0]
    a096:	2b60      	cmp	r3, #96	; 0x60
    a098:	d909      	bls.n	a0ae <m2m_wifi_connect_sc+0xfe>
    a09a:	2396      	movs	r3, #150	; 0x96
    a09c:	18fb      	adds	r3, r7, r3
    a09e:	781b      	ldrb	r3, [r3, #0]
    a0a0:	2290      	movs	r2, #144	; 0x90
    a0a2:	18ba      	adds	r2, r7, r2
    a0a4:	6812      	ldr	r2, [r2, #0]
    a0a6:	18d3      	adds	r3, r2, r3
    a0a8:	781b      	ldrb	r3, [r3, #0]
    a0aa:	2b66      	cmp	r3, #102	; 0x66
    a0ac:	d911      	bls.n	a0d2 <m2m_wifi_connect_sc+0x122>
				{
					M2M_ERR("Invalid Key\n");
    a0ae:	4ab2      	ldr	r2, [pc, #712]	; (a378 <m2m_wifi_connect_sc+0x3c8>)
    a0b0:	49aa      	ldr	r1, [pc, #680]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    a0b2:	4bab      	ldr	r3, [pc, #684]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    a0b4:	0018      	movs	r0, r3
    a0b6:	4bab      	ldr	r3, [pc, #684]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a0b8:	4798      	blx	r3
    a0ba:	4bb0      	ldr	r3, [pc, #704]	; (a37c <m2m_wifi_connect_sc+0x3cc>)
    a0bc:	0018      	movs	r0, r3
    a0be:	4bab      	ldr	r3, [pc, #684]	; (a36c <m2m_wifi_connect_sc+0x3bc>)
    a0c0:	4798      	blx	r3
    a0c2:	200d      	movs	r0, #13
    a0c4:	4baa      	ldr	r3, [pc, #680]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a0c6:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    a0c8:	2397      	movs	r3, #151	; 0x97
    a0ca:	18fb      	adds	r3, r7, r3
    a0cc:	22f4      	movs	r2, #244	; 0xf4
    a0ce:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    a0d0:	e192      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
				}
				i++;
    a0d2:	2396      	movs	r3, #150	; 0x96
    a0d4:	18fb      	adds	r3, r7, r3
    a0d6:	781a      	ldrb	r2, [r3, #0]
    a0d8:	2396      	movs	r3, #150	; 0x96
    a0da:	18fb      	adds	r3, r7, r3
    a0dc:	3201      	adds	r2, #1
    a0de:	701a      	strb	r2, [r3, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    a0e0:	2396      	movs	r3, #150	; 0x96
    a0e2:	18fb      	adds	r3, r7, r3
    a0e4:	781b      	ldrb	r3, [r3, #0]
    a0e6:	2b3f      	cmp	r3, #63	; 0x3f
    a0e8:	d9a5      	bls.n	a036 <m2m_wifi_connect_sc+0x86>
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    a0ea:	230b      	movs	r3, #11
    a0ec:	18fb      	adds	r3, r7, r3
    a0ee:	781b      	ldrb	r3, [r3, #0]
    a0f0:	2b00      	cmp	r3, #0
    a0f2:	d004      	beq.n	a0fe <m2m_wifi_connect_sc+0x14e>
    a0f4:	230b      	movs	r3, #11
    a0f6:	18fb      	adds	r3, r7, r3
    a0f8:	781b      	ldrb	r3, [r3, #0]
    a0fa:	2b20      	cmp	r3, #32
    a0fc:	d911      	bls.n	a122 <m2m_wifi_connect_sc+0x172>
	{
		M2M_ERR("SSID LEN INVALID\n");
    a0fe:	4aa0      	ldr	r2, [pc, #640]	; (a380 <m2m_wifi_connect_sc+0x3d0>)
    a100:	4996      	ldr	r1, [pc, #600]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    a102:	4b97      	ldr	r3, [pc, #604]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    a104:	0018      	movs	r0, r3
    a106:	4b97      	ldr	r3, [pc, #604]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a108:	4798      	blx	r3
    a10a:	4b9e      	ldr	r3, [pc, #632]	; (a384 <m2m_wifi_connect_sc+0x3d4>)
    a10c:	0018      	movs	r0, r3
    a10e:	4b97      	ldr	r3, [pc, #604]	; (a36c <m2m_wifi_connect_sc+0x3bc>)
    a110:	4798      	blx	r3
    a112:	200d      	movs	r0, #13
    a114:	4b96      	ldr	r3, [pc, #600]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a116:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    a118:	2397      	movs	r3, #151	; 0x97
    a11a:	18fb      	adds	r3, r7, r3
    a11c:	22f4      	movs	r2, #244	; 0xf4
    a11e:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    a120:	e16a      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    a122:	23a8      	movs	r3, #168	; 0xa8
    a124:	18fb      	adds	r3, r7, r3
    a126:	881b      	ldrh	r3, [r3, #0]
    a128:	2b00      	cmp	r3, #0
    a12a:	d004      	beq.n	a136 <m2m_wifi_connect_sc+0x186>
    a12c:	23a8      	movs	r3, #168	; 0xa8
    a12e:	18fb      	adds	r3, r7, r3
    a130:	881b      	ldrh	r3, [r3, #0]
    a132:	2b0e      	cmp	r3, #14
    a134:	d917      	bls.n	a166 <m2m_wifi_connect_sc+0x1b6>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    a136:	23a8      	movs	r3, #168	; 0xa8
    a138:	18fb      	adds	r3, r7, r3
    a13a:	881b      	ldrh	r3, [r3, #0]
    a13c:	2bff      	cmp	r3, #255	; 0xff
    a13e:	d012      	beq.n	a166 <m2m_wifi_connect_sc+0x1b6>
		{
			M2M_ERR("CH INVALID\n");
    a140:	238d      	movs	r3, #141	; 0x8d
    a142:	009a      	lsls	r2, r3, #2
    a144:	4985      	ldr	r1, [pc, #532]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    a146:	4b86      	ldr	r3, [pc, #536]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    a148:	0018      	movs	r0, r3
    a14a:	4b86      	ldr	r3, [pc, #536]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a14c:	4798      	blx	r3
    a14e:	4b8e      	ldr	r3, [pc, #568]	; (a388 <m2m_wifi_connect_sc+0x3d8>)
    a150:	0018      	movs	r0, r3
    a152:	4b86      	ldr	r3, [pc, #536]	; (a36c <m2m_wifi_connect_sc+0x3bc>)
    a154:	4798      	blx	r3
    a156:	200d      	movs	r0, #13
    a158:	4b85      	ldr	r3, [pc, #532]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a15a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a15c:	2397      	movs	r3, #151	; 0x97
    a15e:	18fb      	adds	r3, r7, r3
    a160:	22f4      	movs	r2, #244	; 0xf4
    a162:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a164:	e148      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    a166:	230b      	movs	r3, #11
    a168:	18fb      	adds	r3, r7, r3
    a16a:	781a      	ldrb	r2, [r3, #0]
    a16c:	68f9      	ldr	r1, [r7, #12]
    a16e:	2314      	movs	r3, #20
    a170:	18fb      	adds	r3, r7, r3
    a172:	3346      	adds	r3, #70	; 0x46
    a174:	0018      	movs	r0, r3
    a176:	4b85      	ldr	r3, [pc, #532]	; (a38c <m2m_wifi_connect_sc+0x3dc>)
    a178:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    a17a:	230b      	movs	r3, #11
    a17c:	18fb      	adds	r3, r7, r3
    a17e:	781b      	ldrb	r3, [r3, #0]
    a180:	2214      	movs	r2, #20
    a182:	18ba      	adds	r2, r7, r2
    a184:	2146      	movs	r1, #70	; 0x46
    a186:	18d3      	adds	r3, r2, r3
    a188:	185b      	adds	r3, r3, r1
    a18a:	2200      	movs	r2, #0
    a18c:	701a      	strb	r2, [r3, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    a18e:	2314      	movs	r3, #20
    a190:	18fb      	adds	r3, r7, r3
    a192:	22a8      	movs	r2, #168	; 0xa8
    a194:	18ba      	adds	r2, r7, r2
    a196:	2144      	movs	r1, #68	; 0x44
    a198:	8812      	ldrh	r2, [r2, #0]
    a19a:	525a      	strh	r2, [r3, r1]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    a19c:	23ac      	movs	r3, #172	; 0xac
    a19e:	18fb      	adds	r3, r7, r3
    a1a0:	781b      	ldrb	r3, [r3, #0]
    a1a2:	1e5a      	subs	r2, r3, #1
    a1a4:	4193      	sbcs	r3, r2
    a1a6:	b2db      	uxtb	r3, r3
    a1a8:	0019      	movs	r1, r3
    a1aa:	2314      	movs	r3, #20
    a1ac:	18fb      	adds	r3, r7, r3
    a1ae:	2267      	movs	r2, #103	; 0x67
    a1b0:	5499      	strb	r1, [r3, r2]
	pstrAuthInfo = &strConnect.strSec;
    a1b2:	2314      	movs	r3, #20
    a1b4:	18fb      	adds	r3, r7, r3
    a1b6:	228c      	movs	r2, #140	; 0x8c
    a1b8:	18ba      	adds	r2, r7, r2
    a1ba:	6013      	str	r3, [r2, #0]
	pstrAuthInfo->u8SecType		= u8SecType;
    a1bc:	238c      	movs	r3, #140	; 0x8c
    a1be:	18fb      	adds	r3, r7, r3
    a1c0:	681b      	ldr	r3, [r3, #0]
    a1c2:	220a      	movs	r2, #10
    a1c4:	18ba      	adds	r2, r7, r2
    a1c6:	2141      	movs	r1, #65	; 0x41
    a1c8:	7812      	ldrb	r2, [r2, #0]
    a1ca:	545a      	strb	r2, [r3, r1]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    a1cc:	230a      	movs	r3, #10
    a1ce:	18fb      	adds	r3, r7, r3
    a1d0:	781b      	ldrb	r3, [r3, #0]
    a1d2:	2b03      	cmp	r3, #3
    a1d4:	d000      	beq.n	a1d8 <m2m_wifi_connect_sc+0x228>
    a1d6:	e07a      	b.n	a2ce <m2m_wifi_connect_sc+0x31e>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
    a1d8:	687b      	ldr	r3, [r7, #4]
    a1da:	2288      	movs	r2, #136	; 0x88
    a1dc:	18ba      	adds	r2, r7, r2
    a1de:	6013      	str	r3, [r2, #0]
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
    a1e0:	238c      	movs	r3, #140	; 0x8c
    a1e2:	18fb      	adds	r3, r7, r3
    a1e4:	681b      	ldr	r3, [r3, #0]
    a1e6:	2284      	movs	r2, #132	; 0x84
    a1e8:	18ba      	adds	r2, r7, r2
    a1ea:	6013      	str	r3, [r2, #0]
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    a1ec:	2388      	movs	r3, #136	; 0x88
    a1ee:	18fb      	adds	r3, r7, r3
    a1f0:	681b      	ldr	r3, [r3, #0]
    a1f2:	781b      	ldrb	r3, [r3, #0]
    a1f4:	3b01      	subs	r3, #1
    a1f6:	b2da      	uxtb	r2, r3
    a1f8:	2384      	movs	r3, #132	; 0x84
    a1fa:	18fb      	adds	r3, r7, r3
    a1fc:	681b      	ldr	r3, [r3, #0]
    a1fe:	701a      	strb	r2, [r3, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    a200:	2384      	movs	r3, #132	; 0x84
    a202:	18fb      	adds	r3, r7, r3
    a204:	681b      	ldr	r3, [r3, #0]
    a206:	781b      	ldrb	r3, [r3, #0]
    a208:	2b03      	cmp	r3, #3
    a20a:	d917      	bls.n	a23c <m2m_wifi_connect_sc+0x28c>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    a20c:	4a60      	ldr	r2, [pc, #384]	; (a390 <m2m_wifi_connect_sc+0x3e0>)
    a20e:	4953      	ldr	r1, [pc, #332]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    a210:	4b53      	ldr	r3, [pc, #332]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    a212:	0018      	movs	r0, r3
    a214:	4b53      	ldr	r3, [pc, #332]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a216:	4798      	blx	r3
    a218:	2384      	movs	r3, #132	; 0x84
    a21a:	18fb      	adds	r3, r7, r3
    a21c:	681b      	ldr	r3, [r3, #0]
    a21e:	781b      	ldrb	r3, [r3, #0]
    a220:	001a      	movs	r2, r3
    a222:	4b5c      	ldr	r3, [pc, #368]	; (a394 <m2m_wifi_connect_sc+0x3e4>)
    a224:	0011      	movs	r1, r2
    a226:	0018      	movs	r0, r3
    a228:	4b4e      	ldr	r3, [pc, #312]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a22a:	4798      	blx	r3
    a22c:	200d      	movs	r0, #13
    a22e:	4b50      	ldr	r3, [pc, #320]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a230:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a232:	2397      	movs	r3, #151	; 0x97
    a234:	18fb      	adds	r3, r7, r3
    a236:	22f4      	movs	r2, #244	; 0xf4
    a238:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a23a:	e0dd      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    a23c:	2388      	movs	r3, #136	; 0x88
    a23e:	18fb      	adds	r3, r7, r3
    a240:	681b      	ldr	r3, [r3, #0]
    a242:	785b      	ldrb	r3, [r3, #1]
    a244:	3b01      	subs	r3, #1
    a246:	b2da      	uxtb	r2, r3
    a248:	2384      	movs	r3, #132	; 0x84
    a24a:	18fb      	adds	r3, r7, r3
    a24c:	681b      	ldr	r3, [r3, #0]
    a24e:	705a      	strb	r2, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    a250:	2384      	movs	r3, #132	; 0x84
    a252:	18fb      	adds	r3, r7, r3
    a254:	681b      	ldr	r3, [r3, #0]
    a256:	785b      	ldrb	r3, [r3, #1]
    a258:	2b0a      	cmp	r3, #10
    a25a:	d01d      	beq.n	a298 <m2m_wifi_connect_sc+0x2e8>
    a25c:	2384      	movs	r3, #132	; 0x84
    a25e:	18fb      	adds	r3, r7, r3
    a260:	681b      	ldr	r3, [r3, #0]
    a262:	785b      	ldrb	r3, [r3, #1]
    a264:	2b1a      	cmp	r3, #26
    a266:	d017      	beq.n	a298 <m2m_wifi_connect_sc+0x2e8>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    a268:	4a4b      	ldr	r2, [pc, #300]	; (a398 <m2m_wifi_connect_sc+0x3e8>)
    a26a:	493c      	ldr	r1, [pc, #240]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    a26c:	4b3c      	ldr	r3, [pc, #240]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    a26e:	0018      	movs	r0, r3
    a270:	4b3c      	ldr	r3, [pc, #240]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a272:	4798      	blx	r3
    a274:	2384      	movs	r3, #132	; 0x84
    a276:	18fb      	adds	r3, r7, r3
    a278:	681b      	ldr	r3, [r3, #0]
    a27a:	785b      	ldrb	r3, [r3, #1]
    a27c:	001a      	movs	r2, r3
    a27e:	4b47      	ldr	r3, [pc, #284]	; (a39c <m2m_wifi_connect_sc+0x3ec>)
    a280:	0011      	movs	r1, r2
    a282:	0018      	movs	r0, r3
    a284:	4b37      	ldr	r3, [pc, #220]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a286:	4798      	blx	r3
    a288:	200d      	movs	r0, #13
    a28a:	4b39      	ldr	r3, [pc, #228]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a28c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a28e:	2397      	movs	r3, #151	; 0x97
    a290:	18fb      	adds	r3, r7, r3
    a292:	22f4      	movs	r2, #244	; 0xf4
    a294:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a296:	e0af      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    a298:	2384      	movs	r3, #132	; 0x84
    a29a:	18fb      	adds	r3, r7, r3
    a29c:	681b      	ldr	r3, [r3, #0]
    a29e:	1c98      	adds	r0, r3, #2
    a2a0:	2388      	movs	r3, #136	; 0x88
    a2a2:	18fb      	adds	r3, r7, r3
    a2a4:	681b      	ldr	r3, [r3, #0]
    a2a6:	1c99      	adds	r1, r3, #2
    a2a8:	2388      	movs	r3, #136	; 0x88
    a2aa:	18fb      	adds	r3, r7, r3
    a2ac:	681b      	ldr	r3, [r3, #0]
    a2ae:	785b      	ldrb	r3, [r3, #1]
    a2b0:	001a      	movs	r2, r3
    a2b2:	4b36      	ldr	r3, [pc, #216]	; (a38c <m2m_wifi_connect_sc+0x3dc>)
    a2b4:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    a2b6:	2388      	movs	r3, #136	; 0x88
    a2b8:	18fb      	adds	r3, r7, r3
    a2ba:	681b      	ldr	r3, [r3, #0]
    a2bc:	785b      	ldrb	r3, [r3, #1]
    a2be:	001a      	movs	r2, r3
    a2c0:	2384      	movs	r3, #132	; 0x84
    a2c2:	18fb      	adds	r3, r7, r3
    a2c4:	681b      	ldr	r3, [r3, #0]
    a2c6:	189b      	adds	r3, r3, r2
    a2c8:	2200      	movs	r2, #0
    a2ca:	709a      	strb	r2, [r3, #2]
    a2cc:	e083      	b.n	a3d6 <m2m_wifi_connect_sc+0x426>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    a2ce:	230a      	movs	r3, #10
    a2d0:	18fb      	adds	r3, r7, r3
    a2d2:	781b      	ldrb	r3, [r3, #0]
    a2d4:	2b02      	cmp	r3, #2
    a2d6:	d130      	bne.n	a33a <m2m_wifi_connect_sc+0x38a>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    a2d8:	2382      	movs	r3, #130	; 0x82
    a2da:	18fc      	adds	r4, r7, r3
    a2dc:	687b      	ldr	r3, [r7, #4]
    a2de:	0018      	movs	r0, r3
    a2e0:	4b24      	ldr	r3, [pc, #144]	; (a374 <m2m_wifi_connect_sc+0x3c4>)
    a2e2:	4798      	blx	r3
    a2e4:	0003      	movs	r3, r0
    a2e6:	8023      	strh	r3, [r4, #0]
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    a2e8:	2382      	movs	r3, #130	; 0x82
    a2ea:	18fb      	adds	r3, r7, r3
    a2ec:	881b      	ldrh	r3, [r3, #0]
    a2ee:	2b00      	cmp	r3, #0
    a2f0:	d004      	beq.n	a2fc <m2m_wifi_connect_sc+0x34c>
    a2f2:	2382      	movs	r3, #130	; 0x82
    a2f4:	18fb      	adds	r3, r7, r3
    a2f6:	881b      	ldrh	r3, [r3, #0]
    a2f8:	2b40      	cmp	r3, #64	; 0x40
    a2fa:	d911      	bls.n	a320 <m2m_wifi_connect_sc+0x370>
		{
			M2M_ERR("Incorrect PSK key length\n");
    a2fc:	4a28      	ldr	r2, [pc, #160]	; (a3a0 <m2m_wifi_connect_sc+0x3f0>)
    a2fe:	4917      	ldr	r1, [pc, #92]	; (a35c <m2m_wifi_connect_sc+0x3ac>)
    a300:	4b17      	ldr	r3, [pc, #92]	; (a360 <m2m_wifi_connect_sc+0x3b0>)
    a302:	0018      	movs	r0, r3
    a304:	4b17      	ldr	r3, [pc, #92]	; (a364 <m2m_wifi_connect_sc+0x3b4>)
    a306:	4798      	blx	r3
    a308:	4b26      	ldr	r3, [pc, #152]	; (a3a4 <m2m_wifi_connect_sc+0x3f4>)
    a30a:	0018      	movs	r0, r3
    a30c:	4b17      	ldr	r3, [pc, #92]	; (a36c <m2m_wifi_connect_sc+0x3bc>)
    a30e:	4798      	blx	r3
    a310:	200d      	movs	r0, #13
    a312:	4b17      	ldr	r3, [pc, #92]	; (a370 <m2m_wifi_connect_sc+0x3c0>)
    a314:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a316:	2397      	movs	r3, #151	; 0x97
    a318:	18fb      	adds	r3, r7, r3
    a31a:	22f4      	movs	r2, #244	; 0xf4
    a31c:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a31e:	e06b      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    a320:	238c      	movs	r3, #140	; 0x8c
    a322:	18fb      	adds	r3, r7, r3
    a324:	6818      	ldr	r0, [r3, #0]
    a326:	2382      	movs	r3, #130	; 0x82
    a328:	18fb      	adds	r3, r7, r3
    a32a:	881b      	ldrh	r3, [r3, #0]
    a32c:	3301      	adds	r3, #1
    a32e:	001a      	movs	r2, r3
    a330:	687b      	ldr	r3, [r7, #4]
    a332:	0019      	movs	r1, r3
    a334:	4b15      	ldr	r3, [pc, #84]	; (a38c <m2m_wifi_connect_sc+0x3dc>)
    a336:	4798      	blx	r3
    a338:	e04d      	b.n	a3d6 <m2m_wifi_connect_sc+0x426>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    a33a:	230a      	movs	r3, #10
    a33c:	18fb      	adds	r3, r7, r3
    a33e:	781b      	ldrb	r3, [r3, #0]
    a340:	2b04      	cmp	r3, #4
    a342:	d131      	bne.n	a3a8 <m2m_wifi_connect_sc+0x3f8>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    a344:	238c      	movs	r3, #140	; 0x8c
    a346:	18fb      	adds	r3, r7, r3
    a348:	681b      	ldr	r3, [r3, #0]
    a34a:	6879      	ldr	r1, [r7, #4]
    a34c:	223e      	movs	r2, #62	; 0x3e
    a34e:	0018      	movs	r0, r3
    a350:	4b0e      	ldr	r3, [pc, #56]	; (a38c <m2m_wifi_connect_sc+0x3dc>)
    a352:	4798      	blx	r3
    a354:	e03f      	b.n	a3d6 <m2m_wifi_connect_sc+0x426>
    a356:	46c0      	nop			; (mov r8, r8)
    a358:	00000215 	.word	0x00000215
    a35c:	00018820 	.word	0x00018820
    a360:	0001847c 	.word	0x0001847c
    a364:	00016b49 	.word	0x00016b49
    a368:	000186b0 	.word	0x000186b0
    a36c:	00016c65 	.word	0x00016c65
    a370:	00016b7d 	.word	0x00016b7d
    a374:	00008c63 	.word	0x00008c63
    a378:	00000221 	.word	0x00000221
    a37c:	000186c4 	.word	0x000186c4
    a380:	0000022b 	.word	0x0000022b
    a384:	000186d0 	.word	0x000186d0
    a388:	000186e4 	.word	0x000186e4
    a38c:	00008be9 	.word	0x00008be9
    a390:	0000024b 	.word	0x0000024b
    a394:	000186f0 	.word	0x000186f0
    a398:	00000252 	.word	0x00000252
    a39c:	0001870c 	.word	0x0001870c
    a3a0:	00000261 	.word	0x00000261
    a3a4:	00018728 	.word	0x00018728
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    a3a8:	230a      	movs	r3, #10
    a3aa:	18fb      	adds	r3, r7, r3
    a3ac:	781b      	ldrb	r3, [r3, #0]
    a3ae:	2b01      	cmp	r3, #1
    a3b0:	d011      	beq.n	a3d6 <m2m_wifi_connect_sc+0x426>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    a3b2:	4a15      	ldr	r2, [pc, #84]	; (a408 <m2m_wifi_connect_sc+0x458>)
    a3b4:	4915      	ldr	r1, [pc, #84]	; (a40c <m2m_wifi_connect_sc+0x45c>)
    a3b6:	4b16      	ldr	r3, [pc, #88]	; (a410 <m2m_wifi_connect_sc+0x460>)
    a3b8:	0018      	movs	r0, r3
    a3ba:	4b16      	ldr	r3, [pc, #88]	; (a414 <m2m_wifi_connect_sc+0x464>)
    a3bc:	4798      	blx	r3
    a3be:	4b16      	ldr	r3, [pc, #88]	; (a418 <m2m_wifi_connect_sc+0x468>)
    a3c0:	0018      	movs	r0, r3
    a3c2:	4b16      	ldr	r3, [pc, #88]	; (a41c <m2m_wifi_connect_sc+0x46c>)
    a3c4:	4798      	blx	r3
    a3c6:	200d      	movs	r0, #13
    a3c8:	4b15      	ldr	r3, [pc, #84]	; (a420 <m2m_wifi_connect_sc+0x470>)
    a3ca:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    a3cc:	2397      	movs	r3, #151	; 0x97
    a3ce:	18fb      	adds	r3, r7, r3
    a3d0:	22f4      	movs	r2, #244	; 0xf4
    a3d2:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    a3d4:	e010      	b.n	a3f8 <m2m_wifi_connect_sc+0x448>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    a3d6:	2397      	movs	r3, #151	; 0x97
    a3d8:	18fc      	adds	r4, r7, r3
    a3da:	2314      	movs	r3, #20
    a3dc:	18fa      	adds	r2, r7, r3
    a3de:	2300      	movs	r3, #0
    a3e0:	9302      	str	r3, [sp, #8]
    a3e2:	2300      	movs	r3, #0
    a3e4:	9301      	str	r3, [sp, #4]
    a3e6:	2300      	movs	r3, #0
    a3e8:	9300      	str	r3, [sp, #0]
    a3ea:	236c      	movs	r3, #108	; 0x6c
    a3ec:	2128      	movs	r1, #40	; 0x28
    a3ee:	2001      	movs	r0, #1
    a3f0:	4d0c      	ldr	r5, [pc, #48]	; (a424 <m2m_wifi_connect_sc+0x474>)
    a3f2:	47a8      	blx	r5
    a3f4:	0003      	movs	r3, r0
    a3f6:	7023      	strb	r3, [r4, #0]

ERR1:
	return ret;
    a3f8:	2397      	movs	r3, #151	; 0x97
    a3fa:	18fb      	adds	r3, r7, r3
    a3fc:	781b      	ldrb	r3, [r3, #0]
    a3fe:	b25b      	sxtb	r3, r3
}
    a400:	0018      	movs	r0, r3
    a402:	46bd      	mov	sp, r7
    a404:	b026      	add	sp, #152	; 0x98
    a406:	bdb0      	pop	{r4, r5, r7, pc}
    a408:	00000271 	.word	0x00000271
    a40c:	00018820 	.word	0x00018820
    a410:	0001847c 	.word	0x0001847c
    a414:	00016b49 	.word	0x00016b49
    a418:	00018744 	.word	0x00018744
    a41c:	00016c65 	.word	0x00016c65
    a420:	00016b7d 	.word	0x00016b7d
    a424:	00008e85 	.word	0x00008e85

0000a428 <m2m_wifi_request_dhcp_client>:
	return hif_send(M2M_REQ_GROUP_IP, M2M_IP_REQ_STATIC_IP_CONF,
		(uint8*) pstrStaticIPConf, sizeof(tstrM2MIPConfig), NULL, 0,0);
}

sint8 m2m_wifi_request_dhcp_client(void)
{
    a428:	b580      	push	{r7, lr}
    a42a:	af00      	add	r7, sp, #0
	/*legacy API should be removed */
	return 0;
    a42c:	2300      	movs	r3, #0
}
    a42e:	0018      	movs	r0, r3
    a430:	46bd      	mov	sp, r7
    a432:	bd80      	pop	{r7, pc}

0000a434 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    a434:	b590      	push	{r4, r7, lr}
    a436:	b087      	sub	sp, #28
    a438:	af00      	add	r7, sp, #0
    a43a:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    a43c:	2317      	movs	r3, #23
    a43e:	18fb      	adds	r3, r7, r3
    a440:	2200      	movs	r2, #0
    a442:	701a      	strb	r2, [r3, #0]
	uint32 val32 = u32Conf;
    a444:	687b      	ldr	r3, [r7, #4]
    a446:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    a448:	693b      	ldr	r3, [r7, #16]
    a44a:	2280      	movs	r2, #128	; 0x80
    a44c:	0052      	lsls	r2, r2, #1
    a44e:	4313      	orrs	r3, r2
    a450:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    a452:	693a      	ldr	r2, [r7, #16]
    a454:	23a5      	movs	r3, #165	; 0xa5
    a456:	015b      	lsls	r3, r3, #5
    a458:	0011      	movs	r1, r2
    a45a:	0018      	movs	r0, r3
    a45c:	4b12      	ldr	r3, [pc, #72]	; (a4a8 <chip_apply_conf+0x74>)
    a45e:	4798      	blx	r3
		if(val32 != 0) {		
    a460:	693b      	ldr	r3, [r7, #16]
    a462:	2b00      	cmp	r3, #0
    a464:	d018      	beq.n	a498 <chip_apply_conf+0x64>
			uint32 reg = 0;
    a466:	2300      	movs	r3, #0
    a468:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    a46a:	2317      	movs	r3, #23
    a46c:	18fc      	adds	r4, r7, r3
    a46e:	230c      	movs	r3, #12
    a470:	18fa      	adds	r2, r7, r3
    a472:	23a5      	movs	r3, #165	; 0xa5
    a474:	015b      	lsls	r3, r3, #5
    a476:	0011      	movs	r1, r2
    a478:	0018      	movs	r0, r3
    a47a:	4b0c      	ldr	r3, [pc, #48]	; (a4ac <chip_apply_conf+0x78>)
    a47c:	4798      	blx	r3
    a47e:	0003      	movs	r3, r0
    a480:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    a482:	2317      	movs	r3, #23
    a484:	18fb      	adds	r3, r7, r3
    a486:	781b      	ldrb	r3, [r3, #0]
    a488:	b25b      	sxtb	r3, r3
    a48a:	2b00      	cmp	r3, #0
    a48c:	d1e1      	bne.n	a452 <chip_apply_conf+0x1e>
				if(reg == val32)
    a48e:	68fa      	ldr	r2, [r7, #12]
    a490:	693b      	ldr	r3, [r7, #16]
    a492:	429a      	cmp	r2, r3
    a494:	d002      	beq.n	a49c <chip_apply_conf+0x68>
		nm_write_reg(rNMI_GP_REG_1, val32);
    a496:	e7dc      	b.n	a452 <chip_apply_conf+0x1e>
					break;
			}
		} else {
			break;
    a498:	46c0      	nop			; (mov r8, r8)
    a49a:	e000      	b.n	a49e <chip_apply_conf+0x6a>
					break;
    a49c:	46c0      	nop			; (mov r8, r8)
		}
	} while(1);

	return M2M_SUCCESS;
    a49e:	2300      	movs	r3, #0
}
    a4a0:	0018      	movs	r0, r3
    a4a2:	46bd      	mov	sp, r7
    a4a4:	b007      	add	sp, #28
    a4a6:	bd90      	pop	{r4, r7, pc}
    a4a8:	0000ac85 	.word	0x0000ac85
    a4ac:	0000ac61 	.word	0x0000ac61

0000a4b0 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    a4b0:	b590      	push	{r4, r7, lr}
    a4b2:	b083      	sub	sp, #12
    a4b4:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    a4b6:	2300      	movs	r3, #0
    a4b8:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
    a4ba:	1dfb      	adds	r3, r7, #7
    a4bc:	2200      	movs	r2, #0
    a4be:	701a      	strb	r2, [r3, #0]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    a4c0:	1dfc      	adds	r4, r7, #7
    a4c2:	003b      	movs	r3, r7
    a4c4:	4a24      	ldr	r2, [pc, #144]	; (a558 <enable_interrupts+0xa8>)
    a4c6:	0019      	movs	r1, r3
    a4c8:	0010      	movs	r0, r2
    a4ca:	4b24      	ldr	r3, [pc, #144]	; (a55c <enable_interrupts+0xac>)
    a4cc:	4798      	blx	r3
    a4ce:	0003      	movs	r3, r0
    a4d0:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    a4d2:	1dfb      	adds	r3, r7, #7
    a4d4:	781b      	ldrb	r3, [r3, #0]
    a4d6:	b25b      	sxtb	r3, r3
    a4d8:	2b00      	cmp	r3, #0
    a4da:	d131      	bne.n	a540 <enable_interrupts+0x90>
	
	reg |= ((uint32) 1 << 8);
    a4dc:	683b      	ldr	r3, [r7, #0]
    a4de:	2280      	movs	r2, #128	; 0x80
    a4e0:	0052      	lsls	r2, r2, #1
    a4e2:	4313      	orrs	r3, r2
    a4e4:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    a4e6:	683b      	ldr	r3, [r7, #0]
    a4e8:	1dfc      	adds	r4, r7, #7
    a4ea:	4a1b      	ldr	r2, [pc, #108]	; (a558 <enable_interrupts+0xa8>)
    a4ec:	0019      	movs	r1, r3
    a4ee:	0010      	movs	r0, r2
    a4f0:	4b1b      	ldr	r3, [pc, #108]	; (a560 <enable_interrupts+0xb0>)
    a4f2:	4798      	blx	r3
    a4f4:	0003      	movs	r3, r0
    a4f6:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    a4f8:	1dfb      	adds	r3, r7, #7
    a4fa:	781b      	ldrb	r3, [r3, #0]
    a4fc:	b25b      	sxtb	r3, r3
    a4fe:	2b00      	cmp	r3, #0
    a500:	d120      	bne.n	a544 <enable_interrupts+0x94>
	
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    a502:	1dfc      	adds	r4, r7, #7
    a504:	003a      	movs	r2, r7
    a506:	23d0      	movs	r3, #208	; 0xd0
    a508:	015b      	lsls	r3, r3, #5
    a50a:	0011      	movs	r1, r2
    a50c:	0018      	movs	r0, r3
    a50e:	4b13      	ldr	r3, [pc, #76]	; (a55c <enable_interrupts+0xac>)
    a510:	4798      	blx	r3
    a512:	0003      	movs	r3, r0
    a514:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    a516:	1dfb      	adds	r3, r7, #7
    a518:	781b      	ldrb	r3, [r3, #0]
    a51a:	b25b      	sxtb	r3, r3
    a51c:	2b00      	cmp	r3, #0
    a51e:	d113      	bne.n	a548 <enable_interrupts+0x98>
	
	reg |= ((uint32) 1 << 16);
    a520:	683b      	ldr	r3, [r7, #0]
    a522:	2280      	movs	r2, #128	; 0x80
    a524:	0252      	lsls	r2, r2, #9
    a526:	4313      	orrs	r3, r2
    a528:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    a52a:	683a      	ldr	r2, [r7, #0]
    a52c:	1dfc      	adds	r4, r7, #7
    a52e:	23d0      	movs	r3, #208	; 0xd0
    a530:	015b      	lsls	r3, r3, #5
    a532:	0011      	movs	r1, r2
    a534:	0018      	movs	r0, r3
    a536:	4b0a      	ldr	r3, [pc, #40]	; (a560 <enable_interrupts+0xb0>)
    a538:	4798      	blx	r3
    a53a:	0003      	movs	r3, r0
    a53c:	7023      	strb	r3, [r4, #0]
    a53e:	e004      	b.n	a54a <enable_interrupts+0x9a>
	if (M2M_SUCCESS != ret) goto ERR1;
    a540:	46c0      	nop			; (mov r8, r8)
    a542:	e002      	b.n	a54a <enable_interrupts+0x9a>
	if (M2M_SUCCESS != ret) goto ERR1;
    a544:	46c0      	nop			; (mov r8, r8)
    a546:	e000      	b.n	a54a <enable_interrupts+0x9a>
	if (M2M_SUCCESS != ret) goto ERR1;
    a548:	46c0      	nop			; (mov r8, r8)
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
    a54a:	1dfb      	adds	r3, r7, #7
    a54c:	781b      	ldrb	r3, [r3, #0]
    a54e:	b25b      	sxtb	r3, r3
}
    a550:	0018      	movs	r0, r3
    a552:	46bd      	mov	sp, r7
    a554:	b003      	add	sp, #12
    a556:	bd90      	pop	{r4, r7, pc}
    a558:	00001408 	.word	0x00001408
    a55c:	0000ac61 	.word	0x0000ac61
    a560:	0000ac85 	.word	0x0000ac85

0000a564 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    a564:	b580      	push	{r7, lr}
    a566:	b082      	sub	sp, #8
    a568:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
    a56a:	4b32      	ldr	r3, [pc, #200]	; (a634 <nmi_get_chipid+0xd0>)
    a56c:	681b      	ldr	r3, [r3, #0]
    a56e:	2b00      	cmp	r3, #0
    a570:	d159      	bne.n	a626 <nmi_get_chipid+0xc2>
		uint32 rfrevid;
		
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    a572:	4a30      	ldr	r2, [pc, #192]	; (a634 <nmi_get_chipid+0xd0>)
    a574:	2380      	movs	r3, #128	; 0x80
    a576:	015b      	lsls	r3, r3, #5
    a578:	0011      	movs	r1, r2
    a57a:	0018      	movs	r0, r3
    a57c:	4b2e      	ldr	r3, [pc, #184]	; (a638 <nmi_get_chipid+0xd4>)
    a57e:	4798      	blx	r3
    a580:	1e03      	subs	r3, r0, #0
    a582:	d004      	beq.n	a58e <nmi_get_chipid+0x2a>
			chipid = 0;
    a584:	4b2b      	ldr	r3, [pc, #172]	; (a634 <nmi_get_chipid+0xd0>)
    a586:	2200      	movs	r2, #0
    a588:	601a      	str	r2, [r3, #0]
			return 0;
    a58a:	2300      	movs	r3, #0
    a58c:	e04d      	b.n	a62a <nmi_get_chipid+0xc6>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    a58e:	1d3b      	adds	r3, r7, #4
    a590:	4a2a      	ldr	r2, [pc, #168]	; (a63c <nmi_get_chipid+0xd8>)
    a592:	0019      	movs	r1, r3
    a594:	0010      	movs	r0, r2
    a596:	4b28      	ldr	r3, [pc, #160]	; (a638 <nmi_get_chipid+0xd4>)
    a598:	4798      	blx	r3
    a59a:	1e03      	subs	r3, r0, #0
    a59c:	d004      	beq.n	a5a8 <nmi_get_chipid+0x44>
			chipid = 0;
    a59e:	4b25      	ldr	r3, [pc, #148]	; (a634 <nmi_get_chipid+0xd0>)
    a5a0:	2200      	movs	r2, #0
    a5a2:	601a      	str	r2, [r3, #0]
			return 0;
    a5a4:	2300      	movs	r3, #0
    a5a6:	e040      	b.n	a62a <nmi_get_chipid+0xc6>
		}

		if (chipid == 0x1002a0)  {
    a5a8:	4b22      	ldr	r3, [pc, #136]	; (a634 <nmi_get_chipid+0xd0>)
    a5aa:	681b      	ldr	r3, [r3, #0]
    a5ac:	4a24      	ldr	r2, [pc, #144]	; (a640 <nmi_get_chipid+0xdc>)
    a5ae:	4293      	cmp	r3, r2
    a5b0:	d106      	bne.n	a5c0 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
    a5b2:	687b      	ldr	r3, [r7, #4]
    a5b4:	2b01      	cmp	r3, #1
    a5b6:	d029      	beq.n	a60c <nmi_get_chipid+0xa8>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    a5b8:	4b1e      	ldr	r3, [pc, #120]	; (a634 <nmi_get_chipid+0xd0>)
    a5ba:	4a22      	ldr	r2, [pc, #136]	; (a644 <nmi_get_chipid+0xe0>)
    a5bc:	601a      	str	r2, [r3, #0]
    a5be:	e025      	b.n	a60c <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1002b0) {
    a5c0:	4b1c      	ldr	r3, [pc, #112]	; (a634 <nmi_get_chipid+0xd0>)
    a5c2:	681b      	ldr	r3, [r3, #0]
    a5c4:	4a20      	ldr	r2, [pc, #128]	; (a648 <nmi_get_chipid+0xe4>)
    a5c6:	4293      	cmp	r3, r2
    a5c8:	d10d      	bne.n	a5e6 <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
    a5ca:	687b      	ldr	r3, [r7, #4]
    a5cc:	2b03      	cmp	r3, #3
    a5ce:	d01d      	beq.n	a60c <nmi_get_chipid+0xa8>
			} else if(rfrevid == 4) { /* 1002B1 */
    a5d0:	687b      	ldr	r3, [r7, #4]
    a5d2:	2b04      	cmp	r3, #4
    a5d4:	d103      	bne.n	a5de <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
    a5d6:	4b17      	ldr	r3, [pc, #92]	; (a634 <nmi_get_chipid+0xd0>)
    a5d8:	4a1c      	ldr	r2, [pc, #112]	; (a64c <nmi_get_chipid+0xe8>)
    a5da:	601a      	str	r2, [r3, #0]
    a5dc:	e016      	b.n	a60c <nmi_get_chipid+0xa8>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    a5de:	4b15      	ldr	r3, [pc, #84]	; (a634 <nmi_get_chipid+0xd0>)
    a5e0:	4a1b      	ldr	r2, [pc, #108]	; (a650 <nmi_get_chipid+0xec>)
    a5e2:	601a      	str	r2, [r3, #0]
    a5e4:	e012      	b.n	a60c <nmi_get_chipid+0xa8>
			}
		}else if(chipid == 0x1000F0) { 
    a5e6:	4b13      	ldr	r3, [pc, #76]	; (a634 <nmi_get_chipid+0xd0>)
    a5e8:	681b      	ldr	r3, [r3, #0]
    a5ea:	4a1a      	ldr	r2, [pc, #104]	; (a654 <nmi_get_chipid+0xf0>)
    a5ec:	4293      	cmp	r3, r2
    a5ee:	d10d      	bne.n	a60c <nmi_get_chipid+0xa8>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    a5f0:	4a10      	ldr	r2, [pc, #64]	; (a634 <nmi_get_chipid+0xd0>)
    a5f2:	23ec      	movs	r3, #236	; 0xec
    a5f4:	039b      	lsls	r3, r3, #14
    a5f6:	0011      	movs	r1, r2
    a5f8:	0018      	movs	r0, r3
    a5fa:	4b0f      	ldr	r3, [pc, #60]	; (a638 <nmi_get_chipid+0xd4>)
    a5fc:	4798      	blx	r3
    a5fe:	1e03      	subs	r3, r0, #0
    a600:	d004      	beq.n	a60c <nmi_get_chipid+0xa8>
			chipid = 0;
    a602:	4b0c      	ldr	r3, [pc, #48]	; (a634 <nmi_get_chipid+0xd0>)
    a604:	2200      	movs	r2, #0
    a606:	601a      	str	r2, [r3, #0]
			return 0;
    a608:	2300      	movs	r3, #0
    a60a:	e00e      	b.n	a62a <nmi_get_chipid+0xc6>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
    a60c:	4b09      	ldr	r3, [pc, #36]	; (a634 <nmi_get_chipid+0xd0>)
    a60e:	681b      	ldr	r3, [r3, #0]
    a610:	4a11      	ldr	r2, [pc, #68]	; (a658 <nmi_get_chipid+0xf4>)
    a612:	401a      	ands	r2, r3
    a614:	4b07      	ldr	r3, [pc, #28]	; (a634 <nmi_get_chipid+0xd0>)
    a616:	601a      	str	r2, [r3, #0]
		chipid |= 0x050000;
    a618:	4b06      	ldr	r3, [pc, #24]	; (a634 <nmi_get_chipid+0xd0>)
    a61a:	681b      	ldr	r3, [r3, #0]
    a61c:	22a0      	movs	r2, #160	; 0xa0
    a61e:	02d2      	lsls	r2, r2, #11
    a620:	431a      	orrs	r2, r3
    a622:	4b04      	ldr	r3, [pc, #16]	; (a634 <nmi_get_chipid+0xd0>)
    a624:	601a      	str	r2, [r3, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
    a626:	4b03      	ldr	r3, [pc, #12]	; (a634 <nmi_get_chipid+0xd0>)
    a628:	681b      	ldr	r3, [r3, #0]
}
    a62a:	0018      	movs	r0, r3
    a62c:	46bd      	mov	sp, r7
    a62e:	b002      	add	sp, #8
    a630:	bd80      	pop	{r7, pc}
    a632:	46c0      	nop			; (mov r8, r8)
    a634:	20000210 	.word	0x20000210
    a638:	0000ac61 	.word	0x0000ac61
    a63c:	000013f4 	.word	0x000013f4
    a640:	001002a0 	.word	0x001002a0
    a644:	001002a1 	.word	0x001002a1
    a648:	001002b0 	.word	0x001002b0
    a64c:	001002b1 	.word	0x001002b1
    a650:	001002b2 	.word	0x001002b2
    a654:	001000f0 	.word	0x001000f0
    a658:	fff0ffff 	.word	0xfff0ffff

0000a65c <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    a65c:	b590      	push	{r4, r7, lr}
    a65e:	b083      	sub	sp, #12
    a660:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    a662:	1dfb      	adds	r3, r7, #7
    a664:	2200      	movs	r2, #0
    a666:	701a      	strb	r2, [r3, #0]
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    a668:	1dfc      	adds	r4, r7, #7
    a66a:	003b      	movs	r3, r7
    a66c:	0019      	movs	r1, r3
    a66e:	2010      	movs	r0, #16
    a670:	4b2e      	ldr	r3, [pc, #184]	; (a72c <chip_sleep+0xd0>)
    a672:	4798      	blx	r3
    a674:	0003      	movs	r3, r0
    a676:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) goto ERR1;
    a678:	1dfb      	adds	r3, r7, #7
    a67a:	781b      	ldrb	r3, [r3, #0]
    a67c:	b25b      	sxtb	r3, r3
    a67e:	2b00      	cmp	r3, #0
    a680:	d145      	bne.n	a70e <chip_sleep+0xb2>
		if((reg & NBIT0) == 0) break;
    a682:	683b      	ldr	r3, [r7, #0]
    a684:	2201      	movs	r2, #1
    a686:	4013      	ands	r3, r2
    a688:	d000      	beq.n	a68c <chip_sleep+0x30>
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    a68a:	e7ed      	b.n	a668 <chip_sleep+0xc>
		if((reg & NBIT0) == 0) break;
    a68c:	46c0      	nop			; (mov r8, r8)
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    a68e:	1dfc      	adds	r4, r7, #7
    a690:	003b      	movs	r3, r7
    a692:	0019      	movs	r1, r3
    a694:	2001      	movs	r0, #1
    a696:	4b25      	ldr	r3, [pc, #148]	; (a72c <chip_sleep+0xd0>)
    a698:	4798      	blx	r3
    a69a:	0003      	movs	r3, r0
    a69c:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    a69e:	1dfb      	adds	r3, r7, #7
    a6a0:	781b      	ldrb	r3, [r3, #0]
    a6a2:	b25b      	sxtb	r3, r3
    a6a4:	2b00      	cmp	r3, #0
    a6a6:	d134      	bne.n	a712 <chip_sleep+0xb6>
	if(reg & NBIT1)
    a6a8:	683b      	ldr	r3, [r7, #0]
    a6aa:	2202      	movs	r2, #2
    a6ac:	4013      	ands	r3, r2
    a6ae:	d010      	beq.n	a6d2 <chip_sleep+0x76>
	{
		reg &=~NBIT1;
    a6b0:	683b      	ldr	r3, [r7, #0]
    a6b2:	2202      	movs	r2, #2
    a6b4:	4393      	bics	r3, r2
    a6b6:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    a6b8:	683b      	ldr	r3, [r7, #0]
    a6ba:	1dfc      	adds	r4, r7, #7
    a6bc:	0019      	movs	r1, r3
    a6be:	2001      	movs	r0, #1
    a6c0:	4b1b      	ldr	r3, [pc, #108]	; (a730 <chip_sleep+0xd4>)
    a6c2:	4798      	blx	r3
    a6c4:	0003      	movs	r3, r0
    a6c6:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS)goto ERR1;
    a6c8:	1dfb      	adds	r3, r7, #7
    a6ca:	781b      	ldrb	r3, [r3, #0]
    a6cc:	b25b      	sxtb	r3, r3
    a6ce:	2b00      	cmp	r3, #0
    a6d0:	d121      	bne.n	a716 <chip_sleep+0xba>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    a6d2:	1dfc      	adds	r4, r7, #7
    a6d4:	003b      	movs	r3, r7
    a6d6:	0019      	movs	r1, r3
    a6d8:	200b      	movs	r0, #11
    a6da:	4b14      	ldr	r3, [pc, #80]	; (a72c <chip_sleep+0xd0>)
    a6dc:	4798      	blx	r3
    a6de:	0003      	movs	r3, r0
    a6e0:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    a6e2:	1dfb      	adds	r3, r7, #7
    a6e4:	781b      	ldrb	r3, [r3, #0]
    a6e6:	b25b      	sxtb	r3, r3
    a6e8:	2b00      	cmp	r3, #0
    a6ea:	d116      	bne.n	a71a <chip_sleep+0xbe>
	if(reg & NBIT0)
    a6ec:	683b      	ldr	r3, [r7, #0]
    a6ee:	2201      	movs	r2, #1
    a6f0:	4013      	ands	r3, r2
    a6f2:	d013      	beq.n	a71c <chip_sleep+0xc0>
	{
		reg &= ~NBIT0;
    a6f4:	683b      	ldr	r3, [r7, #0]
    a6f6:	2201      	movs	r2, #1
    a6f8:	4393      	bics	r3, r2
    a6fa:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    a6fc:	683b      	ldr	r3, [r7, #0]
    a6fe:	1dfc      	adds	r4, r7, #7
    a700:	0019      	movs	r1, r3
    a702:	200b      	movs	r0, #11
    a704:	4b0a      	ldr	r3, [pc, #40]	; (a730 <chip_sleep+0xd4>)
    a706:	4798      	blx	r3
    a708:	0003      	movs	r3, r0
    a70a:	7023      	strb	r3, [r4, #0]
    a70c:	e006      	b.n	a71c <chip_sleep+0xc0>
		if(ret != M2M_SUCCESS) goto ERR1;
    a70e:	46c0      	nop			; (mov r8, r8)
    a710:	e004      	b.n	a71c <chip_sleep+0xc0>
	if(ret != M2M_SUCCESS)goto ERR1;
    a712:	46c0      	nop			; (mov r8, r8)
    a714:	e002      	b.n	a71c <chip_sleep+0xc0>
		if(ret != M2M_SUCCESS)goto ERR1;
    a716:	46c0      	nop			; (mov r8, r8)
    a718:	e000      	b.n	a71c <chip_sleep+0xc0>
	if(ret != M2M_SUCCESS)goto ERR1;
    a71a:	46c0      	nop			; (mov r8, r8)
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
    a71c:	1dfb      	adds	r3, r7, #7
    a71e:	781b      	ldrb	r3, [r3, #0]
    a720:	b25b      	sxtb	r3, r3
}
    a722:	0018      	movs	r0, r3
    a724:	46bd      	mov	sp, r7
    a726:	b003      	add	sp, #12
    a728:	bd90      	pop	{r4, r7, pc}
    a72a:	46c0      	nop			; (mov r8, r8)
    a72c:	0000ac61 	.word	0x0000ac61
    a730:	0000ac85 	.word	0x0000ac85

0000a734 <chip_wake>:
sint8 chip_wake(void)
{
    a734:	b590      	push	{r4, r7, lr}
    a736:	b085      	sub	sp, #20
    a738:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    a73a:	230f      	movs	r3, #15
    a73c:	18fb      	adds	r3, r7, r3
    a73e:	2200      	movs	r2, #0
    a740:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    a742:	2300      	movs	r3, #0
    a744:	607b      	str	r3, [r7, #4]
    a746:	2300      	movs	r3, #0
    a748:	603b      	str	r3, [r7, #0]
    a74a:	2300      	movs	r3, #0
    a74c:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    a74e:	230f      	movs	r3, #15
    a750:	18fc      	adds	r4, r7, r3
    a752:	1d3b      	adds	r3, r7, #4
    a754:	0019      	movs	r1, r3
    a756:	200b      	movs	r0, #11
    a758:	4b4c      	ldr	r3, [pc, #304]	; (a88c <chip_wake+0x158>)
    a75a:	4798      	blx	r3
    a75c:	0003      	movs	r3, r0
    a75e:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a760:	230f      	movs	r3, #15
    a762:	18fb      	adds	r3, r7, r3
    a764:	781b      	ldrb	r3, [r3, #0]
    a766:	b25b      	sxtb	r3, r3
    a768:	2b00      	cmp	r3, #0
    a76a:	d000      	beq.n	a76e <chip_wake+0x3a>
    a76c:	e07f      	b.n	a86e <chip_wake+0x13a>
	
	if(!(reg & NBIT0))
    a76e:	687b      	ldr	r3, [r7, #4]
    a770:	2201      	movs	r2, #1
    a772:	4013      	ands	r3, r2
    a774:	d110      	bne.n	a798 <chip_wake+0x64>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    a776:	687b      	ldr	r3, [r7, #4]
    a778:	2201      	movs	r2, #1
    a77a:	4313      	orrs	r3, r2
    a77c:	220f      	movs	r2, #15
    a77e:	18bc      	adds	r4, r7, r2
    a780:	0019      	movs	r1, r3
    a782:	200b      	movs	r0, #11
    a784:	4b42      	ldr	r3, [pc, #264]	; (a890 <chip_wake+0x15c>)
    a786:	4798      	blx	r3
    a788:	0003      	movs	r3, r0
    a78a:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a78c:	230f      	movs	r3, #15
    a78e:	18fb      	adds	r3, r7, r3
    a790:	781b      	ldrb	r3, [r3, #0]
    a792:	b25b      	sxtb	r3, r3
    a794:	2b00      	cmp	r3, #0
    a796:	d16c      	bne.n	a872 <chip_wake+0x13e>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    a798:	230f      	movs	r3, #15
    a79a:	18fc      	adds	r4, r7, r3
    a79c:	1d3b      	adds	r3, r7, #4
    a79e:	0019      	movs	r1, r3
    a7a0:	2001      	movs	r0, #1
    a7a2:	4b3a      	ldr	r3, [pc, #232]	; (a88c <chip_wake+0x158>)
    a7a4:	4798      	blx	r3
    a7a6:	0003      	movs	r3, r0
    a7a8:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a7aa:	230f      	movs	r3, #15
    a7ac:	18fb      	adds	r3, r7, r3
    a7ae:	781b      	ldrb	r3, [r3, #0]
    a7b0:	b25b      	sxtb	r3, r3
    a7b2:	2b00      	cmp	r3, #0
    a7b4:	d15f      	bne.n	a876 <chip_wake+0x142>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    a7b6:	687b      	ldr	r3, [r7, #4]
    a7b8:	2202      	movs	r2, #2
    a7ba:	4013      	ands	r3, r2
    a7bc:	d110      	bne.n	a7e0 <chip_wake+0xac>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    a7be:	687b      	ldr	r3, [r7, #4]
    a7c0:	2202      	movs	r2, #2
    a7c2:	4313      	orrs	r3, r2
    a7c4:	220f      	movs	r2, #15
    a7c6:	18bc      	adds	r4, r7, r2
    a7c8:	0019      	movs	r1, r3
    a7ca:	2001      	movs	r0, #1
    a7cc:	4b30      	ldr	r3, [pc, #192]	; (a890 <chip_wake+0x15c>)
    a7ce:	4798      	blx	r3
    a7d0:	0003      	movs	r3, r0
    a7d2:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    a7d4:	230f      	movs	r3, #15
    a7d6:	18fb      	adds	r3, r7, r3
    a7d8:	781b      	ldrb	r3, [r3, #0]
    a7da:	b25b      	sxtb	r3, r3
    a7dc:	2b00      	cmp	r3, #0
    a7de:	d14c      	bne.n	a87a <chip_wake+0x146>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    a7e0:	230f      	movs	r3, #15
    a7e2:	18fc      	adds	r4, r7, r3
    a7e4:	003b      	movs	r3, r7
    a7e6:	0019      	movs	r1, r3
    a7e8:	200f      	movs	r0, #15
    a7ea:	4b28      	ldr	r3, [pc, #160]	; (a88c <chip_wake+0x158>)
    a7ec:	4798      	blx	r3
    a7ee:	0003      	movs	r3, r0
    a7f0:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) {
    a7f2:	230f      	movs	r3, #15
    a7f4:	18fb      	adds	r3, r7, r3
    a7f6:	781b      	ldrb	r3, [r3, #0]
    a7f8:	b25b      	sxtb	r3, r3
    a7fa:	2b00      	cmp	r3, #0
    a7fc:	d013      	beq.n	a826 <chip_wake+0xf2>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    a7fe:	23aa      	movs	r3, #170	; 0xaa
    a800:	005a      	lsls	r2, r3, #1
    a802:	4924      	ldr	r1, [pc, #144]	; (a894 <chip_wake+0x160>)
    a804:	4b24      	ldr	r3, [pc, #144]	; (a898 <chip_wake+0x164>)
    a806:	0018      	movs	r0, r3
    a808:	4b24      	ldr	r3, [pc, #144]	; (a89c <chip_wake+0x168>)
    a80a:	4798      	blx	r3
    a80c:	230f      	movs	r3, #15
    a80e:	18fb      	adds	r3, r7, r3
    a810:	2100      	movs	r1, #0
    a812:	5659      	ldrsb	r1, [r3, r1]
    a814:	683a      	ldr	r2, [r7, #0]
    a816:	4b22      	ldr	r3, [pc, #136]	; (a8a0 <chip_wake+0x16c>)
    a818:	0018      	movs	r0, r3
    a81a:	4b20      	ldr	r3, [pc, #128]	; (a89c <chip_wake+0x168>)
    a81c:	4798      	blx	r3
    a81e:	200d      	movs	r0, #13
    a820:	4b20      	ldr	r3, [pc, #128]	; (a8a4 <chip_wake+0x170>)
    a822:	4798      	blx	r3
			goto _WAKE_EXIT;
    a824:	e02a      	b.n	a87c <chip_wake+0x148>
		}
		if(clk_status_reg & NBIT2) {
    a826:	683b      	ldr	r3, [r7, #0]
    a828:	2204      	movs	r2, #4
    a82a:	4013      	ands	r3, r2
    a82c:	d11b      	bne.n	a866 <chip_wake+0x132>
			break;
		}
		nm_bsp_sleep(2);
    a82e:	2002      	movs	r0, #2
    a830:	4b1d      	ldr	r3, [pc, #116]	; (a8a8 <chip_wake+0x174>)
    a832:	4798      	blx	r3
		trials++;
    a834:	68bb      	ldr	r3, [r7, #8]
    a836:	3301      	adds	r3, #1
    a838:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
    a83a:	68bb      	ldr	r3, [r7, #8]
    a83c:	2b04      	cmp	r3, #4
    a83e:	d9cf      	bls.n	a7e0 <chip_wake+0xac>
		{
			M2M_ERR("Failed to wakup the chip\n");
    a840:	23af      	movs	r3, #175	; 0xaf
    a842:	005a      	lsls	r2, r3, #1
    a844:	4913      	ldr	r1, [pc, #76]	; (a894 <chip_wake+0x160>)
    a846:	4b14      	ldr	r3, [pc, #80]	; (a898 <chip_wake+0x164>)
    a848:	0018      	movs	r0, r3
    a84a:	4b14      	ldr	r3, [pc, #80]	; (a89c <chip_wake+0x168>)
    a84c:	4798      	blx	r3
    a84e:	4b17      	ldr	r3, [pc, #92]	; (a8ac <chip_wake+0x178>)
    a850:	0018      	movs	r0, r3
    a852:	4b17      	ldr	r3, [pc, #92]	; (a8b0 <chip_wake+0x17c>)
    a854:	4798      	blx	r3
    a856:	200d      	movs	r0, #13
    a858:	4b12      	ldr	r3, [pc, #72]	; (a8a4 <chip_wake+0x170>)
    a85a:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    a85c:	230f      	movs	r3, #15
    a85e:	18fb      	adds	r3, r7, r3
    a860:	22fc      	movs	r2, #252	; 0xfc
    a862:	701a      	strb	r2, [r3, #0]
			goto _WAKE_EXIT;
    a864:	e00a      	b.n	a87c <chip_wake+0x148>
			break;
    a866:	46c0      	nop			; (mov r8, r8)
		}
	}while(1);
	
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
    a868:	4b12      	ldr	r3, [pc, #72]	; (a8b4 <chip_wake+0x180>)
    a86a:	4798      	blx	r3
    a86c:	e006      	b.n	a87c <chip_wake+0x148>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a86e:	46c0      	nop			; (mov r8, r8)
    a870:	e004      	b.n	a87c <chip_wake+0x148>
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a872:	46c0      	nop			; (mov r8, r8)
    a874:	e002      	b.n	a87c <chip_wake+0x148>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a876:	46c0      	nop			; (mov r8, r8)
    a878:	e000      	b.n	a87c <chip_wake+0x148>
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    a87a:	46c0      	nop			; (mov r8, r8)
	
_WAKE_EXIT:
	return ret;
    a87c:	230f      	movs	r3, #15
    a87e:	18fb      	adds	r3, r7, r3
    a880:	781b      	ldrb	r3, [r3, #0]
    a882:	b25b      	sxtb	r3, r3
}
    a884:	0018      	movs	r0, r3
    a886:	46bd      	mov	sp, r7
    a888:	b005      	add	sp, #20
    a88a:	bd90      	pop	{r4, r7, pc}
    a88c:	0000ac61 	.word	0x0000ac61
    a890:	0000ac85 	.word	0x0000ac85
    a894:	000188b8 	.word	0x000188b8
    a898:	00018834 	.word	0x00018834
    a89c:	00016b49 	.word	0x00016b49
    a8a0:	00018848 	.word	0x00018848
    a8a4:	00016b7d 	.word	0x00016b7d
    a8a8:	00008335 	.word	0x00008335
    a8ac:	00018860 	.word	0x00018860
    a8b0:	00016c65 	.word	0x00016c65
    a8b4:	0000ac21 	.word	0x0000ac21

0000a8b8 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    a8b8:	b580      	push	{r7, lr}
    a8ba:	b088      	sub	sp, #32
    a8bc:	af00      	add	r7, sp, #0
    a8be:	0002      	movs	r2, r0
    a8c0:	1dfb      	adds	r3, r7, #7
    a8c2:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    a8c4:	2313      	movs	r3, #19
    a8c6:	18fb      	adds	r3, r7, r3
    a8c8:	2200      	movs	r2, #0
    a8ca:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    a8cc:	2300      	movs	r3, #0
    a8ce:	61fb      	str	r3, [r7, #28]
    a8d0:	2300      	movs	r3, #0
    a8d2:	61bb      	str	r3, [r7, #24]
	uint32 u32GpReg1 = 0;
    a8d4:	2300      	movs	r3, #0
    a8d6:	617b      	str	r3, [r7, #20]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
    a8d8:	4b4a      	ldr	r3, [pc, #296]	; (aa04 <wait_for_bootrom+0x14c>)
    a8da:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO,\
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
    a8dc:	2300      	movs	r3, #0
    a8de:	61fb      	str	r3, [r7, #28]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    a8e0:	4b49      	ldr	r3, [pc, #292]	; (aa08 <wait_for_bootrom+0x150>)
    a8e2:	0018      	movs	r0, r3
    a8e4:	4b49      	ldr	r3, [pc, #292]	; (aa0c <wait_for_bootrom+0x154>)
    a8e6:	4798      	blx	r3
    a8e8:	0003      	movs	r3, r0
    a8ea:	61fb      	str	r3, [r7, #28]
		if (reg & 0x80000000) {
    a8ec:	69fb      	ldr	r3, [r7, #28]
    a8ee:	2b00      	cmp	r3, #0
    a8f0:	db03      	blt.n	a8fa <wait_for_bootrom+0x42>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    a8f2:	2001      	movs	r0, #1
    a8f4:	4b46      	ldr	r3, [pc, #280]	; (aa10 <wait_for_bootrom+0x158>)
    a8f6:	4798      	blx	r3
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    a8f8:	e7f2      	b.n	a8e0 <wait_for_bootrom+0x28>
			break;
    a8fa:	46c0      	nop			; (mov r8, r8)
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    a8fc:	4b45      	ldr	r3, [pc, #276]	; (aa14 <wait_for_bootrom+0x15c>)
    a8fe:	0018      	movs	r0, r3
    a900:	4b42      	ldr	r3, [pc, #264]	; (aa0c <wait_for_bootrom+0x154>)
    a902:	4798      	blx	r3
    a904:	0003      	movs	r3, r0
    a906:	61fb      	str	r3, [r7, #28]
	reg &= 0x1;
    a908:	69fb      	ldr	r3, [r7, #28]
    a90a:	2201      	movs	r2, #1
    a90c:	4013      	ands	r3, r2
    a90e:	61fb      	str	r3, [r7, #28]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    a910:	69fb      	ldr	r3, [r7, #28]
    a912:	2b00      	cmp	r3, #0
    a914:	d112      	bne.n	a93c <wait_for_bootrom+0x84>
	{
		reg = 0;
    a916:	2300      	movs	r3, #0
    a918:	61fb      	str	r3, [r7, #28]
		while(reg != M2M_FINISH_BOOT_ROM)
    a91a:	e00b      	b.n	a934 <wait_for_bootrom+0x7c>
		{
			nm_bsp_sleep(1);
    a91c:	2001      	movs	r0, #1
    a91e:	4b3c      	ldr	r3, [pc, #240]	; (aa10 <wait_for_bootrom+0x158>)
    a920:	4798      	blx	r3
			reg = nm_read_reg(BOOTROM_REG);
    a922:	4b3d      	ldr	r3, [pc, #244]	; (aa18 <wait_for_bootrom+0x160>)
    a924:	0018      	movs	r0, r3
    a926:	4b39      	ldr	r3, [pc, #228]	; (aa0c <wait_for_bootrom+0x154>)
    a928:	4798      	blx	r3
    a92a:	0003      	movs	r3, r0
    a92c:	61fb      	str	r3, [r7, #28]

			if(++cnt > TIMEOUT)
    a92e:	69bb      	ldr	r3, [r7, #24]
    a930:	3301      	adds	r3, #1
    a932:	61bb      	str	r3, [r7, #24]
		while(reg != M2M_FINISH_BOOT_ROM)
    a934:	69fb      	ldr	r3, [r7, #28]
    a936:	4a39      	ldr	r2, [pc, #228]	; (aa1c <wait_for_bootrom+0x164>)
    a938:	4293      	cmp	r3, r2
    a93a:	d1ef      	bne.n	a91c <wait_for_bootrom+0x64>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    a93c:	1dfb      	adds	r3, r7, #7
    a93e:	781b      	ldrb	r3, [r3, #0]
    a940:	2b02      	cmp	r3, #2
    a942:	d10d      	bne.n	a960 <wait_for_bootrom+0xa8>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    a944:	4a36      	ldr	r2, [pc, #216]	; (aa20 <wait_for_bootrom+0x168>)
    a946:	4b37      	ldr	r3, [pc, #220]	; (aa24 <wait_for_bootrom+0x16c>)
    a948:	0011      	movs	r1, r2
    a94a:	0018      	movs	r0, r3
    a94c:	4b36      	ldr	r3, [pc, #216]	; (aa28 <wait_for_bootrom+0x170>)
    a94e:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, NBIT20);
    a950:	2380      	movs	r3, #128	; 0x80
    a952:	035b      	lsls	r3, r3, #13
    a954:	4a35      	ldr	r2, [pc, #212]	; (aa2c <wait_for_bootrom+0x174>)
    a956:	0019      	movs	r1, r3
    a958:	0010      	movs	r0, r2
    a95a:	4b33      	ldr	r3, [pc, #204]	; (aa28 <wait_for_bootrom+0x170>)
    a95c:	4798      	blx	r3
    a95e:	e022      	b.n	a9a6 <wait_for_bootrom+0xee>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    a960:	1dfb      	adds	r3, r7, #7
    a962:	781b      	ldrb	r3, [r3, #0]
    a964:	2b03      	cmp	r3, #3
    a966:	d10b      	bne.n	a980 <wait_for_bootrom+0xc8>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    a968:	4a2d      	ldr	r2, [pc, #180]	; (aa20 <wait_for_bootrom+0x168>)
    a96a:	4b2e      	ldr	r3, [pc, #184]	; (aa24 <wait_for_bootrom+0x16c>)
    a96c:	0011      	movs	r1, r2
    a96e:	0018      	movs	r0, r3
    a970:	4b2d      	ldr	r3, [pc, #180]	; (aa28 <wait_for_bootrom+0x170>)
    a972:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, 0);
    a974:	4b2d      	ldr	r3, [pc, #180]	; (aa2c <wait_for_bootrom+0x174>)
    a976:	2100      	movs	r1, #0
    a978:	0018      	movs	r0, r3
    a97a:	4b2b      	ldr	r3, [pc, #172]	; (aa28 <wait_for_bootrom+0x170>)
    a97c:	4798      	blx	r3
    a97e:	e012      	b.n	a9a6 <wait_for_bootrom+0xee>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    a980:	1dfb      	adds	r3, r7, #7
    a982:	781b      	ldrb	r3, [r3, #0]
    a984:	2b04      	cmp	r3, #4
    a986:	d108      	bne.n	a99a <wait_for_bootrom+0xe2>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    a988:	2380      	movs	r3, #128	; 0x80
    a98a:	617b      	str	r3, [r7, #20]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    a98c:	68fb      	ldr	r3, [r7, #12]
    a98e:	4a27      	ldr	r2, [pc, #156]	; (aa2c <wait_for_bootrom+0x174>)
    a990:	0019      	movs	r1, r3
    a992:	0010      	movs	r0, r2
    a994:	4b24      	ldr	r3, [pc, #144]	; (aa28 <wait_for_bootrom+0x170>)
    a996:	4798      	blx	r3
    a998:	e005      	b.n	a9a6 <wait_for_bootrom+0xee>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    a99a:	68fb      	ldr	r3, [r7, #12]
    a99c:	4a23      	ldr	r2, [pc, #140]	; (aa2c <wait_for_bootrom+0x174>)
    a99e:	0019      	movs	r1, r3
    a9a0:	0010      	movs	r0, r2
    a9a2:	4b21      	ldr	r3, [pc, #132]	; (aa28 <wait_for_bootrom+0x170>)
    a9a4:	4798      	blx	r3
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    a9a6:	4b22      	ldr	r3, [pc, #136]	; (aa30 <wait_for_bootrom+0x178>)
    a9a8:	4798      	blx	r3
    a9aa:	0003      	movs	r3, r0
    a9ac:	051b      	lsls	r3, r3, #20
    a9ae:	0d1b      	lsrs	r3, r3, #20
    a9b0:	4a20      	ldr	r2, [pc, #128]	; (aa34 <wait_for_bootrom+0x17c>)
    a9b2:	4293      	cmp	r3, r2
    a9b4:	d906      	bls.n	a9c4 <wait_for_bootrom+0x10c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    a9b6:	697b      	ldr	r3, [r7, #20]
    a9b8:	2202      	movs	r2, #2
    a9ba:	4313      	orrs	r3, r2
    a9bc:	0018      	movs	r0, r3
    a9be:	4b1e      	ldr	r3, [pc, #120]	; (aa38 <wait_for_bootrom+0x180>)
    a9c0:	4798      	blx	r3
    a9c2:	e003      	b.n	a9cc <wait_for_bootrom+0x114>
	} else {
		chip_apply_conf(u32GpReg1);
    a9c4:	697b      	ldr	r3, [r7, #20]
    a9c6:	0018      	movs	r0, r3
    a9c8:	4b1b      	ldr	r3, [pc, #108]	; (aa38 <wait_for_bootrom+0x180>)
    a9ca:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    a9cc:	4b1b      	ldr	r3, [pc, #108]	; (aa3c <wait_for_bootrom+0x184>)
    a9ce:	0018      	movs	r0, r3
    a9d0:	4b1b      	ldr	r3, [pc, #108]	; (aa40 <wait_for_bootrom+0x188>)
    a9d2:	4798      	blx	r3
    a9d4:	68fa      	ldr	r2, [r7, #12]
    a9d6:	4b1b      	ldr	r3, [pc, #108]	; (aa44 <wait_for_bootrom+0x18c>)
    a9d8:	0011      	movs	r1, r2
    a9da:	0018      	movs	r0, r3
    a9dc:	4b18      	ldr	r3, [pc, #96]	; (aa40 <wait_for_bootrom+0x188>)
    a9de:	4798      	blx	r3
    a9e0:	200d      	movs	r0, #13
    a9e2:	4b19      	ldr	r3, [pc, #100]	; (aa48 <wait_for_bootrom+0x190>)
    a9e4:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    a9e6:	4a19      	ldr	r2, [pc, #100]	; (aa4c <wait_for_bootrom+0x194>)
    a9e8:	4b0b      	ldr	r3, [pc, #44]	; (aa18 <wait_for_bootrom+0x160>)
    a9ea:	0011      	movs	r1, r2
    a9ec:	0018      	movs	r0, r3
    a9ee:	4b0e      	ldr	r3, [pc, #56]	; (aa28 <wait_for_bootrom+0x170>)
    a9f0:	4798      	blx	r3
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
    a9f2:	2313      	movs	r3, #19
    a9f4:	18fb      	adds	r3, r7, r3
    a9f6:	781b      	ldrb	r3, [r3, #0]
    a9f8:	b25b      	sxtb	r3, r3
}
    a9fa:	0018      	movs	r0, r3
    a9fc:	46bd      	mov	sp, r7
    a9fe:	b008      	add	sp, #32
    aa00:	bd80      	pop	{r7, pc}
    aa02:	46c0      	nop			; (mov r8, r8)
    aa04:	13521352 	.word	0x13521352
    aa08:	00001014 	.word	0x00001014
    aa0c:	0000ac41 	.word	0x0000ac41
    aa10:	00008335 	.word	0x00008335
    aa14:	000207bc 	.word	0x000207bc
    aa18:	000c000c 	.word	0x000c000c
    aa1c:	10add09e 	.word	0x10add09e
    aa20:	3c1cd57d 	.word	0x3c1cd57d
    aa24:	000207ac 	.word	0x000207ac
    aa28:	0000ac85 	.word	0x0000ac85
    aa2c:	0000108c 	.word	0x0000108c
    aa30:	0000a565 	.word	0x0000a565
    aa34:	0000039f 	.word	0x0000039f
    aa38:	0000a435 	.word	0x0000a435
    aa3c:	0001887c 	.word	0x0001887c
    aa40:	00016b49 	.word	0x00016b49
    aa44:	00018888 	.word	0x00018888
    aa48:	00016b7d 	.word	0x00016b7d
    aa4c:	ef522f61 	.word	0xef522f61

0000aa50 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    aa50:	b580      	push	{r7, lr}
    aa52:	b088      	sub	sp, #32
    aa54:	af00      	add	r7, sp, #0
    aa56:	0002      	movs	r2, r0
    aa58:	1dfb      	adds	r3, r7, #7
    aa5a:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    aa5c:	231f      	movs	r3, #31
    aa5e:	18fb      	adds	r3, r7, r3
    aa60:	2200      	movs	r2, #0
    aa62:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    aa64:	2300      	movs	r3, #0
    aa66:	61bb      	str	r3, [r7, #24]
    aa68:	2300      	movs	r3, #0
    aa6a:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
    aa6c:	2301      	movs	r3, #1
    aa6e:	425b      	negs	r3, r3
    aa70:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
    aa72:	4b1d      	ldr	r3, [pc, #116]	; (aae8 <wait_for_firmware_start+0x98>)
    aa74:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    aa76:	4b1d      	ldr	r3, [pc, #116]	; (aaec <wait_for_firmware_start+0x9c>)
    aa78:	60bb      	str	r3, [r7, #8]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    aa7a:	1dfb      	adds	r3, r7, #7
    aa7c:	781b      	ldrb	r3, [r3, #0]
    aa7e:	2b02      	cmp	r3, #2
    aa80:	d003      	beq.n	aa8a <wait_for_firmware_start+0x3a>
    aa82:	1dfb      	adds	r3, r7, #7
    aa84:	781b      	ldrb	r3, [r3, #0]
    aa86:	2b03      	cmp	r3, #3
    aa88:	d119      	bne.n	aabe <wait_for_firmware_start+0x6e>
		regAddress = NMI_REV_REG;
    aa8a:	4b19      	ldr	r3, [pc, #100]	; (aaf0 <wait_for_firmware_start+0xa0>)
    aa8c:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    aa8e:	4b19      	ldr	r3, [pc, #100]	; (aaf4 <wait_for_firmware_start+0xa4>)
    aa90:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    aa92:	e014      	b.n	aabe <wait_for_firmware_start+0x6e>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    aa94:	2002      	movs	r0, #2
    aa96:	4b18      	ldr	r3, [pc, #96]	; (aaf8 <wait_for_firmware_start+0xa8>)
    aa98:	4798      	blx	r3
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    aa9a:	68fb      	ldr	r3, [r7, #12]
    aa9c:	0018      	movs	r0, r3
    aa9e:	4b17      	ldr	r3, [pc, #92]	; (aafc <wait_for_firmware_start+0xac>)
    aaa0:	4798      	blx	r3
    aaa2:	0003      	movs	r3, r0
    aaa4:	61bb      	str	r3, [r7, #24]
		if(++cnt >= u32Timeout)
    aaa6:	697b      	ldr	r3, [r7, #20]
    aaa8:	3301      	adds	r3, #1
    aaaa:	617b      	str	r3, [r7, #20]
    aaac:	697a      	ldr	r2, [r7, #20]
    aaae:	693b      	ldr	r3, [r7, #16]
    aab0:	429a      	cmp	r2, r3
    aab2:	d304      	bcc.n	aabe <wait_for_firmware_start+0x6e>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    aab4:	231f      	movs	r3, #31
    aab6:	18fb      	adds	r3, r7, r3
    aab8:	22fb      	movs	r2, #251	; 0xfb
    aaba:	701a      	strb	r2, [r3, #0]
			goto ERR;
    aabc:	e00c      	b.n	aad8 <wait_for_firmware_start+0x88>
	while (checkValue != reg)
    aabe:	68ba      	ldr	r2, [r7, #8]
    aac0:	69bb      	ldr	r3, [r7, #24]
    aac2:	429a      	cmp	r2, r3
    aac4:	d1e6      	bne.n	aa94 <wait_for_firmware_start+0x44>
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    aac6:	68bb      	ldr	r3, [r7, #8]
    aac8:	4a08      	ldr	r2, [pc, #32]	; (aaec <wait_for_firmware_start+0x9c>)
    aaca:	4293      	cmp	r3, r2
    aacc:	d104      	bne.n	aad8 <wait_for_firmware_start+0x88>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    aace:	4b06      	ldr	r3, [pc, #24]	; (aae8 <wait_for_firmware_start+0x98>)
    aad0:	2100      	movs	r1, #0
    aad2:	0018      	movs	r0, r3
    aad4:	4b0a      	ldr	r3, [pc, #40]	; (ab00 <wait_for_firmware_start+0xb0>)
    aad6:	4798      	blx	r3
	}
ERR:
	return ret;
    aad8:	231f      	movs	r3, #31
    aada:	18fb      	adds	r3, r7, r3
    aadc:	781b      	ldrb	r3, [r3, #0]
    aade:	b25b      	sxtb	r3, r3
}
    aae0:	0018      	movs	r0, r3
    aae2:	46bd      	mov	sp, r7
    aae4:	b008      	add	sp, #32
    aae6:	bd80      	pop	{r7, pc}
    aae8:	0000108c 	.word	0x0000108c
    aaec:	02532636 	.word	0x02532636
    aaf0:	000207ac 	.word	0x000207ac
    aaf4:	d75dc1c3 	.word	0xd75dc1c3
    aaf8:	00008335 	.word	0x00008335
    aafc:	0000ac41 	.word	0x0000ac41
    ab00:	0000ac85 	.word	0x0000ac85

0000ab04 <chip_deinit>:

sint8 chip_deinit(void)
{
    ab04:	b590      	push	{r4, r7, lr}
    ab06:	b083      	sub	sp, #12
    ab08:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    ab0a:	2300      	movs	r3, #0
    ab0c:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    ab0e:	1dfc      	adds	r4, r7, #7
    ab10:	003a      	movs	r2, r7
    ab12:	23a0      	movs	r3, #160	; 0xa0
    ab14:	015b      	lsls	r3, r3, #5
    ab16:	0011      	movs	r1, r2
    ab18:	0018      	movs	r0, r3
    ab1a:	4b1f      	ldr	r3, [pc, #124]	; (ab98 <chip_deinit+0x94>)
    ab1c:	4798      	blx	r3
    ab1e:	0003      	movs	r3, r0
    ab20:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    ab22:	1dfb      	adds	r3, r7, #7
    ab24:	781b      	ldrb	r3, [r3, #0]
    ab26:	b25b      	sxtb	r3, r3
    ab28:	2b00      	cmp	r3, #0
    ab2a:	d00d      	beq.n	ab48 <chip_deinit+0x44>
		M2M_ERR("failed to de-initialize\n");
    ab2c:	4a1b      	ldr	r2, [pc, #108]	; (ab9c <chip_deinit+0x98>)
    ab2e:	491c      	ldr	r1, [pc, #112]	; (aba0 <chip_deinit+0x9c>)
    ab30:	4b1c      	ldr	r3, [pc, #112]	; (aba4 <chip_deinit+0xa0>)
    ab32:	0018      	movs	r0, r3
    ab34:	4b1c      	ldr	r3, [pc, #112]	; (aba8 <chip_deinit+0xa4>)
    ab36:	4798      	blx	r3
    ab38:	4b1c      	ldr	r3, [pc, #112]	; (abac <chip_deinit+0xa8>)
    ab3a:	0018      	movs	r0, r3
    ab3c:	4b1c      	ldr	r3, [pc, #112]	; (abb0 <chip_deinit+0xac>)
    ab3e:	4798      	blx	r3
    ab40:	200d      	movs	r0, #13
    ab42:	4b1c      	ldr	r3, [pc, #112]	; (abb4 <chip_deinit+0xb0>)
    ab44:	4798      	blx	r3
		goto ERR1;
    ab46:	e020      	b.n	ab8a <chip_deinit+0x86>
	}
	reg &= ~(1 << 10);
    ab48:	683b      	ldr	r3, [r7, #0]
    ab4a:	4a1b      	ldr	r2, [pc, #108]	; (abb8 <chip_deinit+0xb4>)
    ab4c:	4013      	ands	r3, r2
    ab4e:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    ab50:	683a      	ldr	r2, [r7, #0]
    ab52:	1dfc      	adds	r4, r7, #7
    ab54:	23a0      	movs	r3, #160	; 0xa0
    ab56:	015b      	lsls	r3, r3, #5
    ab58:	0011      	movs	r1, r2
    ab5a:	0018      	movs	r0, r3
    ab5c:	4b17      	ldr	r3, [pc, #92]	; (abbc <chip_deinit+0xb8>)
    ab5e:	4798      	blx	r3
    ab60:	0003      	movs	r3, r0
    ab62:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    ab64:	1dfb      	adds	r3, r7, #7
    ab66:	781b      	ldrb	r3, [r3, #0]
    ab68:	b25b      	sxtb	r3, r3
    ab6a:	2b00      	cmp	r3, #0
    ab6c:	d00d      	beq.n	ab8a <chip_deinit+0x86>
		M2M_ERR("failed to de-initialize\n");
    ab6e:	4a14      	ldr	r2, [pc, #80]	; (abc0 <chip_deinit+0xbc>)
    ab70:	490b      	ldr	r1, [pc, #44]	; (aba0 <chip_deinit+0x9c>)
    ab72:	4b0c      	ldr	r3, [pc, #48]	; (aba4 <chip_deinit+0xa0>)
    ab74:	0018      	movs	r0, r3
    ab76:	4b0c      	ldr	r3, [pc, #48]	; (aba8 <chip_deinit+0xa4>)
    ab78:	4798      	blx	r3
    ab7a:	4b0c      	ldr	r3, [pc, #48]	; (abac <chip_deinit+0xa8>)
    ab7c:	0018      	movs	r0, r3
    ab7e:	4b0c      	ldr	r3, [pc, #48]	; (abb0 <chip_deinit+0xac>)
    ab80:	4798      	blx	r3
    ab82:	200d      	movs	r0, #13
    ab84:	4b0b      	ldr	r3, [pc, #44]	; (abb4 <chip_deinit+0xb0>)
    ab86:	4798      	blx	r3
		goto ERR1;
    ab88:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    ab8a:	1dfb      	adds	r3, r7, #7
    ab8c:	781b      	ldrb	r3, [r3, #0]
    ab8e:	b25b      	sxtb	r3, r3
}
    ab90:	0018      	movs	r0, r3
    ab92:	46bd      	mov	sp, r7
    ab94:	b003      	add	sp, #12
    ab96:	bd90      	pop	{r4, r7, pc}
    ab98:	0000ac61 	.word	0x0000ac61
    ab9c:	00000205 	.word	0x00000205
    aba0:	000188c4 	.word	0x000188c4
    aba4:	00018834 	.word	0x00018834
    aba8:	00016b49 	.word	0x00016b49
    abac:	000188a0 	.word	0x000188a0
    abb0:	00016c65 	.word	0x00016c65
    abb4:	00016b7d 	.word	0x00016b7d
    abb8:	fffffbff 	.word	0xfffffbff
    abbc:	0000ac85 	.word	0x0000ac85
    abc0:	0000020b 	.word	0x0000020b

0000abc4 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    abc4:	b590      	push	{r4, r7, lr}
    abc6:	b085      	sub	sp, #20
    abc8:	af00      	add	r7, sp, #0
    abca:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    abcc:	230f      	movs	r3, #15
    abce:	18fb      	adds	r3, r7, r3
    abd0:	2200      	movs	r2, #0
    abd2:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_init(pvInitVal);
    abd4:	230f      	movs	r3, #15
    abd6:	18fc      	adds	r4, r7, r3
    abd8:	687b      	ldr	r3, [r7, #4]
    abda:	0018      	movs	r0, r3
    abdc:	4b05      	ldr	r3, [pc, #20]	; (abf4 <nm_bus_iface_init+0x30>)
    abde:	4798      	blx	r3
    abe0:	0003      	movs	r3, r0
    abe2:	7023      	strb	r3, [r4, #0]
	return ret;
    abe4:	230f      	movs	r3, #15
    abe6:	18fb      	adds	r3, r7, r3
    abe8:	781b      	ldrb	r3, [r3, #0]
    abea:	b25b      	sxtb	r3, r3
}
    abec:	0018      	movs	r0, r3
    abee:	46bd      	mov	sp, r7
    abf0:	b005      	add	sp, #20
    abf2:	bd90      	pop	{r4, r7, pc}
    abf4:	000089fd 	.word	0x000089fd

0000abf8 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    abf8:	b590      	push	{r4, r7, lr}
    abfa:	b083      	sub	sp, #12
    abfc:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    abfe:	1dfb      	adds	r3, r7, #7
    ac00:	2200      	movs	r2, #0
    ac02:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_deinit();
    ac04:	1dfc      	adds	r4, r7, #7
    ac06:	4b05      	ldr	r3, [pc, #20]	; (ac1c <nm_bus_iface_deinit+0x24>)
    ac08:	4798      	blx	r3
    ac0a:	0003      	movs	r3, r0
    ac0c:	7023      	strb	r3, [r4, #0]

	return ret;
    ac0e:	1dfb      	adds	r3, r7, #7
    ac10:	781b      	ldrb	r3, [r3, #0]
    ac12:	b25b      	sxtb	r3, r3
}
    ac14:	0018      	movs	r0, r3
    ac16:	46bd      	mov	sp, r7
    ac18:	b003      	add	sp, #12
    ac1a:	bd90      	pop	{r4, r7, pc}
    ac1c:	00008b79 	.word	0x00008b79

0000ac20 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    ac20:	b580      	push	{r7, lr}
    ac22:	b082      	sub	sp, #8
    ac24:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    ac26:	1dfb      	adds	r3, r7, #7
    ac28:	2200      	movs	r2, #0
    ac2a:	701a      	strb	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    ac2c:	4b03      	ldr	r3, [pc, #12]	; (ac3c <nm_bus_reset+0x1c>)
    ac2e:	4798      	blx	r3
    ac30:	0003      	movs	r3, r0
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    ac32:	0018      	movs	r0, r3
    ac34:	46bd      	mov	sp, r7
    ac36:	b002      	add	sp, #8
    ac38:	bd80      	pop	{r7, pc}
    ac3a:	46c0      	nop			; (mov r8, r8)
    ac3c:	0000c509 	.word	0x0000c509

0000ac40 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    ac40:	b580      	push	{r7, lr}
    ac42:	b082      	sub	sp, #8
    ac44:	af00      	add	r7, sp, #0
    ac46:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    ac48:	687b      	ldr	r3, [r7, #4]
    ac4a:	0018      	movs	r0, r3
    ac4c:	4b03      	ldr	r3, [pc, #12]	; (ac5c <nm_read_reg+0x1c>)
    ac4e:	4798      	blx	r3
    ac50:	0003      	movs	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    ac52:	0018      	movs	r0, r3
    ac54:	46bd      	mov	sp, r7
    ac56:	b002      	add	sp, #8
    ac58:	bd80      	pop	{r7, pc}
    ac5a:	46c0      	nop			; (mov r8, r8)
    ac5c:	0000c69d 	.word	0x0000c69d

0000ac60 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    ac60:	b580      	push	{r7, lr}
    ac62:	b082      	sub	sp, #8
    ac64:	af00      	add	r7, sp, #0
    ac66:	6078      	str	r0, [r7, #4]
    ac68:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    ac6a:	683a      	ldr	r2, [r7, #0]
    ac6c:	687b      	ldr	r3, [r7, #4]
    ac6e:	0011      	movs	r1, r2
    ac70:	0018      	movs	r0, r3
    ac72:	4b03      	ldr	r3, [pc, #12]	; (ac80 <nm_read_reg_with_ret+0x20>)
    ac74:	4798      	blx	r3
    ac76:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    ac78:	0018      	movs	r0, r3
    ac7a:	46bd      	mov	sp, r7
    ac7c:	b002      	add	sp, #8
    ac7e:	bd80      	pop	{r7, pc}
    ac80:	0000c6c1 	.word	0x0000c6c1

0000ac84 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    ac84:	b580      	push	{r7, lr}
    ac86:	b082      	sub	sp, #8
    ac88:	af00      	add	r7, sp, #0
    ac8a:	6078      	str	r0, [r7, #4]
    ac8c:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    ac8e:	683a      	ldr	r2, [r7, #0]
    ac90:	687b      	ldr	r3, [r7, #4]
    ac92:	0011      	movs	r1, r2
    ac94:	0018      	movs	r0, r3
    ac96:	4b03      	ldr	r3, [pc, #12]	; (aca4 <nm_write_reg+0x20>)
    ac98:	4798      	blx	r3
    ac9a:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    ac9c:	0018      	movs	r0, r3
    ac9e:	46bd      	mov	sp, r7
    aca0:	b002      	add	sp, #8
    aca2:	bd80      	pop	{r7, pc}
    aca4:	0000c711 	.word	0x0000c711

0000aca8 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    aca8:	b580      	push	{r7, lr}
    acaa:	b084      	sub	sp, #16
    acac:	af00      	add	r7, sp, #0
    acae:	60f8      	str	r0, [r7, #12]
    acb0:	60b9      	str	r1, [r7, #8]
    acb2:	1dbb      	adds	r3, r7, #6
    acb4:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    acb6:	1dbb      	adds	r3, r7, #6
    acb8:	881a      	ldrh	r2, [r3, #0]
    acba:	68b9      	ldr	r1, [r7, #8]
    acbc:	68fb      	ldr	r3, [r7, #12]
    acbe:	0018      	movs	r0, r3
    acc0:	4b03      	ldr	r3, [pc, #12]	; (acd0 <p_nm_read_block+0x28>)
    acc2:	4798      	blx	r3
    acc4:	0003      	movs	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    acc6:	0018      	movs	r0, r3
    acc8:	46bd      	mov	sp, r7
    acca:	b004      	add	sp, #16
    accc:	bd80      	pop	{r7, pc}
    acce:	46c0      	nop			; (mov r8, r8)
    acd0:	0000c761 	.word	0x0000c761

0000acd4 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    acd4:	b580      	push	{r7, lr}
    acd6:	b086      	sub	sp, #24
    acd8:	af00      	add	r7, sp, #0
    acda:	60f8      	str	r0, [r7, #12]
    acdc:	60b9      	str	r1, [r7, #8]
    acde:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    ace0:	4b2d      	ldr	r3, [pc, #180]	; (ad98 <nm_read_block+0xc4>)
    ace2:	881a      	ldrh	r2, [r3, #0]
    ace4:	2310      	movs	r3, #16
    ace6:	18fb      	adds	r3, r7, r3
    ace8:	3a08      	subs	r2, #8
    acea:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    acec:	2300      	movs	r3, #0
    acee:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    acf0:	2313      	movs	r3, #19
    acf2:	18fb      	adds	r3, r7, r3
    acf4:	2200      	movs	r2, #0
    acf6:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    acf8:	2310      	movs	r3, #16
    acfa:	18fb      	adds	r3, r7, r3
    acfc:	881a      	ldrh	r2, [r3, #0]
    acfe:	687b      	ldr	r3, [r7, #4]
    ad00:	429a      	cmp	r2, r3
    ad02:	d313      	bcc.n	ad2c <nm_read_block+0x58>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    ad04:	68ba      	ldr	r2, [r7, #8]
    ad06:	697b      	ldr	r3, [r7, #20]
    ad08:	18d1      	adds	r1, r2, r3
    ad0a:	687b      	ldr	r3, [r7, #4]
    ad0c:	b29a      	uxth	r2, r3
    ad0e:	68fb      	ldr	r3, [r7, #12]
    ad10:	0018      	movs	r0, r3
    ad12:	4b22      	ldr	r3, [pc, #136]	; (ad9c <nm_read_block+0xc8>)
    ad14:	4798      	blx	r3
    ad16:	0003      	movs	r3, r0
    ad18:	b2da      	uxtb	r2, r3
    ad1a:	2313      	movs	r3, #19
    ad1c:	18fb      	adds	r3, r7, r3
    ad1e:	781b      	ldrb	r3, [r3, #0]
    ad20:	18d3      	adds	r3, r2, r3
    ad22:	b2da      	uxtb	r2, r3
    ad24:	2313      	movs	r3, #19
    ad26:	18fb      	adds	r3, r7, r3
    ad28:	701a      	strb	r2, [r3, #0]
			break;
    ad2a:	e02d      	b.n	ad88 <nm_read_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    ad2c:	68ba      	ldr	r2, [r7, #8]
    ad2e:	697b      	ldr	r3, [r7, #20]
    ad30:	18d1      	adds	r1, r2, r3
    ad32:	2310      	movs	r3, #16
    ad34:	18fb      	adds	r3, r7, r3
    ad36:	881a      	ldrh	r2, [r3, #0]
    ad38:	68fb      	ldr	r3, [r7, #12]
    ad3a:	0018      	movs	r0, r3
    ad3c:	4b17      	ldr	r3, [pc, #92]	; (ad9c <nm_read_block+0xc8>)
    ad3e:	4798      	blx	r3
    ad40:	0003      	movs	r3, r0
    ad42:	b2da      	uxtb	r2, r3
    ad44:	2313      	movs	r3, #19
    ad46:	18fb      	adds	r3, r7, r3
    ad48:	781b      	ldrb	r3, [r3, #0]
    ad4a:	18d3      	adds	r3, r2, r3
    ad4c:	b2da      	uxtb	r2, r3
    ad4e:	2313      	movs	r3, #19
    ad50:	18fb      	adds	r3, r7, r3
    ad52:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    ad54:	2313      	movs	r3, #19
    ad56:	18fb      	adds	r3, r7, r3
    ad58:	781b      	ldrb	r3, [r3, #0]
    ad5a:	b25b      	sxtb	r3, r3
    ad5c:	2b00      	cmp	r3, #0
    ad5e:	d112      	bne.n	ad86 <nm_read_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    ad60:	2310      	movs	r3, #16
    ad62:	18fb      	adds	r3, r7, r3
    ad64:	881b      	ldrh	r3, [r3, #0]
    ad66:	687a      	ldr	r2, [r7, #4]
    ad68:	1ad3      	subs	r3, r2, r3
    ad6a:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    ad6c:	2310      	movs	r3, #16
    ad6e:	18fb      	adds	r3, r7, r3
    ad70:	881b      	ldrh	r3, [r3, #0]
    ad72:	697a      	ldr	r2, [r7, #20]
    ad74:	18d3      	adds	r3, r2, r3
    ad76:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    ad78:	2310      	movs	r3, #16
    ad7a:	18fb      	adds	r3, r7, r3
    ad7c:	881b      	ldrh	r3, [r3, #0]
    ad7e:	68fa      	ldr	r2, [r7, #12]
    ad80:	18d3      	adds	r3, r2, r3
    ad82:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
    ad84:	e7b8      	b.n	acf8 <nm_read_block+0x24>
			if(M2M_SUCCESS != s8Ret) break;
    ad86:	46c0      	nop			; (mov r8, r8)
		}
	}

	return s8Ret;
    ad88:	2313      	movs	r3, #19
    ad8a:	18fb      	adds	r3, r7, r3
    ad8c:	781b      	ldrb	r3, [r3, #0]
    ad8e:	b25b      	sxtb	r3, r3
}
    ad90:	0018      	movs	r0, r3
    ad92:	46bd      	mov	sp, r7
    ad94:	b006      	add	sp, #24
    ad96:	bd80      	pop	{r7, pc}
    ad98:	20000000 	.word	0x20000000
    ad9c:	0000aca9 	.word	0x0000aca9

0000ada0 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    ada0:	b580      	push	{r7, lr}
    ada2:	b084      	sub	sp, #16
    ada4:	af00      	add	r7, sp, #0
    ada6:	60f8      	str	r0, [r7, #12]
    ada8:	60b9      	str	r1, [r7, #8]
    adaa:	1dbb      	adds	r3, r7, #6
    adac:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    adae:	1dbb      	adds	r3, r7, #6
    adb0:	881a      	ldrh	r2, [r3, #0]
    adb2:	68b9      	ldr	r1, [r7, #8]
    adb4:	68fb      	ldr	r3, [r7, #12]
    adb6:	0018      	movs	r0, r3
    adb8:	4b03      	ldr	r3, [pc, #12]	; (adc8 <p_nm_write_block+0x28>)
    adba:	4798      	blx	r3
    adbc:	0003      	movs	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    adbe:	0018      	movs	r0, r3
    adc0:	46bd      	mov	sp, r7
    adc2:	b004      	add	sp, #16
    adc4:	bd80      	pop	{r7, pc}
    adc6:	46c0      	nop			; (mov r8, r8)
    adc8:	0000c7b9 	.word	0x0000c7b9

0000adcc <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    adcc:	b580      	push	{r7, lr}
    adce:	b086      	sub	sp, #24
    add0:	af00      	add	r7, sp, #0
    add2:	60f8      	str	r0, [r7, #12]
    add4:	60b9      	str	r1, [r7, #8]
    add6:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    add8:	4b2d      	ldr	r3, [pc, #180]	; (ae90 <nm_write_block+0xc4>)
    adda:	881a      	ldrh	r2, [r3, #0]
    addc:	2310      	movs	r3, #16
    adde:	18fb      	adds	r3, r7, r3
    ade0:	3a08      	subs	r2, #8
    ade2:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    ade4:	2300      	movs	r3, #0
    ade6:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    ade8:	2313      	movs	r3, #19
    adea:	18fb      	adds	r3, r7, r3
    adec:	2200      	movs	r2, #0
    adee:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    adf0:	2310      	movs	r3, #16
    adf2:	18fb      	adds	r3, r7, r3
    adf4:	881a      	ldrh	r2, [r3, #0]
    adf6:	687b      	ldr	r3, [r7, #4]
    adf8:	429a      	cmp	r2, r3
    adfa:	d313      	bcc.n	ae24 <nm_write_block+0x58>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    adfc:	68ba      	ldr	r2, [r7, #8]
    adfe:	697b      	ldr	r3, [r7, #20]
    ae00:	18d1      	adds	r1, r2, r3
    ae02:	687b      	ldr	r3, [r7, #4]
    ae04:	b29a      	uxth	r2, r3
    ae06:	68fb      	ldr	r3, [r7, #12]
    ae08:	0018      	movs	r0, r3
    ae0a:	4b22      	ldr	r3, [pc, #136]	; (ae94 <nm_write_block+0xc8>)
    ae0c:	4798      	blx	r3
    ae0e:	0003      	movs	r3, r0
    ae10:	b2da      	uxtb	r2, r3
    ae12:	2313      	movs	r3, #19
    ae14:	18fb      	adds	r3, r7, r3
    ae16:	781b      	ldrb	r3, [r3, #0]
    ae18:	18d3      	adds	r3, r2, r3
    ae1a:	b2da      	uxtb	r2, r3
    ae1c:	2313      	movs	r3, #19
    ae1e:	18fb      	adds	r3, r7, r3
    ae20:	701a      	strb	r2, [r3, #0]
			break;
    ae22:	e02d      	b.n	ae80 <nm_write_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    ae24:	68ba      	ldr	r2, [r7, #8]
    ae26:	697b      	ldr	r3, [r7, #20]
    ae28:	18d1      	adds	r1, r2, r3
    ae2a:	2310      	movs	r3, #16
    ae2c:	18fb      	adds	r3, r7, r3
    ae2e:	881a      	ldrh	r2, [r3, #0]
    ae30:	68fb      	ldr	r3, [r7, #12]
    ae32:	0018      	movs	r0, r3
    ae34:	4b17      	ldr	r3, [pc, #92]	; (ae94 <nm_write_block+0xc8>)
    ae36:	4798      	blx	r3
    ae38:	0003      	movs	r3, r0
    ae3a:	b2da      	uxtb	r2, r3
    ae3c:	2313      	movs	r3, #19
    ae3e:	18fb      	adds	r3, r7, r3
    ae40:	781b      	ldrb	r3, [r3, #0]
    ae42:	18d3      	adds	r3, r2, r3
    ae44:	b2da      	uxtb	r2, r3
    ae46:	2313      	movs	r3, #19
    ae48:	18fb      	adds	r3, r7, r3
    ae4a:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    ae4c:	2313      	movs	r3, #19
    ae4e:	18fb      	adds	r3, r7, r3
    ae50:	781b      	ldrb	r3, [r3, #0]
    ae52:	b25b      	sxtb	r3, r3
    ae54:	2b00      	cmp	r3, #0
    ae56:	d112      	bne.n	ae7e <nm_write_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    ae58:	2310      	movs	r3, #16
    ae5a:	18fb      	adds	r3, r7, r3
    ae5c:	881b      	ldrh	r3, [r3, #0]
    ae5e:	687a      	ldr	r2, [r7, #4]
    ae60:	1ad3      	subs	r3, r2, r3
    ae62:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    ae64:	2310      	movs	r3, #16
    ae66:	18fb      	adds	r3, r7, r3
    ae68:	881b      	ldrh	r3, [r3, #0]
    ae6a:	697a      	ldr	r2, [r7, #20]
    ae6c:	18d3      	adds	r3, r2, r3
    ae6e:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    ae70:	2310      	movs	r3, #16
    ae72:	18fb      	adds	r3, r7, r3
    ae74:	881b      	ldrh	r3, [r3, #0]
    ae76:	68fa      	ldr	r2, [r7, #12]
    ae78:	18d3      	adds	r3, r2, r3
    ae7a:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
    ae7c:	e7b8      	b.n	adf0 <nm_write_block+0x24>
			if(M2M_SUCCESS != s8Ret) break;
    ae7e:	46c0      	nop			; (mov r8, r8)
		}
	}

	return s8Ret;
    ae80:	2313      	movs	r3, #19
    ae82:	18fb      	adds	r3, r7, r3
    ae84:	781b      	ldrb	r3, [r3, #0]
    ae86:	b25b      	sxtb	r3, r3
}
    ae88:	0018      	movs	r0, r3
    ae8a:	46bd      	mov	sp, r7
    ae8c:	b006      	add	sp, #24
    ae8e:	bd80      	pop	{r7, pc}
    ae90:	20000000 	.word	0x20000000
    ae94:	0000ada1 	.word	0x0000ada1

0000ae98 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    ae98:	b590      	push	{r4, r7, lr}
    ae9a:	b089      	sub	sp, #36	; 0x24
    ae9c:	af00      	add	r7, sp, #0
    ae9e:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    aea0:	2300      	movs	r3, #0
    aea2:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
    aea4:	231f      	movs	r3, #31
    aea6:	18fb      	adds	r3, r7, r3
    aea8:	2200      	movs	r2, #0
    aeaa:	701a      	strb	r2, [r3, #0]
	tstrGpRegs strgp = {0};
    aeac:	230c      	movs	r3, #12
    aeae:	18fb      	adds	r3, r7, r3
    aeb0:	0018      	movs	r0, r3
    aeb2:	2308      	movs	r3, #8
    aeb4:	001a      	movs	r2, r3
    aeb6:	2100      	movs	r1, #0
    aeb8:	4b64      	ldr	r3, [pc, #400]	; (b04c <nm_get_firmware_full_info+0x1b4>)
    aeba:	4798      	blx	r3
	if (pstrRev != NULL)
    aebc:	687b      	ldr	r3, [r7, #4]
    aebe:	2b00      	cmp	r3, #0
    aec0:	d100      	bne.n	aec4 <nm_get_firmware_full_info+0x2c>
    aec2:	e0ba      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    aec4:	687b      	ldr	r3, [r7, #4]
    aec6:	2228      	movs	r2, #40	; 0x28
    aec8:	2100      	movs	r1, #0
    aeca:	0018      	movs	r0, r3
    aecc:	4b60      	ldr	r3, [pc, #384]	; (b050 <nm_get_firmware_full_info+0x1b8>)
    aece:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    aed0:	231f      	movs	r3, #31
    aed2:	18fc      	adds	r4, r7, r3
    aed4:	2314      	movs	r3, #20
    aed6:	18fb      	adds	r3, r7, r3
    aed8:	4a5e      	ldr	r2, [pc, #376]	; (b054 <nm_get_firmware_full_info+0x1bc>)
    aeda:	0019      	movs	r1, r3
    aedc:	0010      	movs	r0, r2
    aede:	4b5e      	ldr	r3, [pc, #376]	; (b058 <nm_get_firmware_full_info+0x1c0>)
    aee0:	4798      	blx	r3
    aee2:	0003      	movs	r3, r0
    aee4:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    aee6:	231f      	movs	r3, #31
    aee8:	18fb      	adds	r3, r7, r3
    aeea:	781b      	ldrb	r3, [r3, #0]
    aeec:	b25b      	sxtb	r3, r3
    aeee:	2b00      	cmp	r3, #0
    aef0:	d000      	beq.n	aef4 <nm_get_firmware_full_info+0x5c>
    aef2:	e0a2      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
		{
			if(reg != 0)
    aef4:	697b      	ldr	r3, [r7, #20]
    aef6:	2b00      	cmp	r3, #0
    aef8:	d100      	bne.n	aefc <nm_get_firmware_full_info+0x64>
    aefa:	e09a      	b.n	b032 <nm_get_firmware_full_info+0x19a>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    aefc:	697b      	ldr	r3, [r7, #20]
    aefe:	22c0      	movs	r2, #192	; 0xc0
    af00:	0292      	lsls	r2, r2, #10
    af02:	4313      	orrs	r3, r2
    af04:	221f      	movs	r2, #31
    af06:	18bc      	adds	r4, r7, r2
    af08:	220c      	movs	r2, #12
    af0a:	18b9      	adds	r1, r7, r2
    af0c:	2208      	movs	r2, #8
    af0e:	0018      	movs	r0, r3
    af10:	4b52      	ldr	r3, [pc, #328]	; (b05c <nm_get_firmware_full_info+0x1c4>)
    af12:	4798      	blx	r3
    af14:	0003      	movs	r3, r0
    af16:	7023      	strb	r3, [r4, #0]
				if(ret == M2M_SUCCESS)
    af18:	231f      	movs	r3, #31
    af1a:	18fb      	adds	r3, r7, r3
    af1c:	781b      	ldrb	r3, [r3, #0]
    af1e:	b25b      	sxtb	r3, r3
    af20:	2b00      	cmp	r3, #0
    af22:	d000      	beq.n	af26 <nm_get_firmware_full_info+0x8e>
    af24:	e089      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
				{
					reg = strgp.u32Firmware_Ota_rev;
    af26:	230c      	movs	r3, #12
    af28:	18fb      	adds	r3, r7, r3
    af2a:	685b      	ldr	r3, [r3, #4]
    af2c:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
    af2e:	697b      	ldr	r3, [r7, #20]
    af30:	041b      	lsls	r3, r3, #16
    af32:	0c1b      	lsrs	r3, r3, #16
    af34:	617b      	str	r3, [r7, #20]
					if(reg != 0)
    af36:	697b      	ldr	r3, [r7, #20]
    af38:	2b00      	cmp	r3, #0
    af3a:	d100      	bne.n	af3e <nm_get_firmware_full_info+0xa6>
    af3c:	e074      	b.n	b028 <nm_get_firmware_full_info+0x190>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    af3e:	697b      	ldr	r3, [r7, #20]
    af40:	22c0      	movs	r2, #192	; 0xc0
    af42:	0292      	lsls	r2, r2, #10
    af44:	4313      	orrs	r3, r2
    af46:	221f      	movs	r2, #31
    af48:	18bc      	adds	r4, r7, r2
    af4a:	6879      	ldr	r1, [r7, #4]
    af4c:	2228      	movs	r2, #40	; 0x28
    af4e:	0018      	movs	r0, r3
    af50:	4b42      	ldr	r3, [pc, #264]	; (b05c <nm_get_firmware_full_info+0x1c4>)
    af52:	4798      	blx	r3
    af54:	0003      	movs	r3, r0
    af56:	7023      	strb	r3, [r4, #0]
						if(ret == M2M_SUCCESS)
    af58:	231f      	movs	r3, #31
    af5a:	18fb      	adds	r3, r7, r3
    af5c:	781b      	ldrb	r3, [r3, #0]
    af5e:	b25b      	sxtb	r3, r3
    af60:	2b00      	cmp	r3, #0
    af62:	d16a      	bne.n	b03a <nm_get_firmware_full_info+0x1a2>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    af64:	687b      	ldr	r3, [r7, #4]
    af66:	791b      	ldrb	r3, [r3, #4]
    af68:	021b      	lsls	r3, r3, #8
    af6a:	b21a      	sxth	r2, r3
    af6c:	687b      	ldr	r3, [r7, #4]
    af6e:	795b      	ldrb	r3, [r3, #5]
    af70:	011b      	lsls	r3, r3, #4
    af72:	b21b      	sxth	r3, r3
    af74:	21ff      	movs	r1, #255	; 0xff
    af76:	400b      	ands	r3, r1
    af78:	b21b      	sxth	r3, r3
    af7a:	4313      	orrs	r3, r2
    af7c:	b21a      	sxth	r2, r3
    af7e:	687b      	ldr	r3, [r7, #4]
    af80:	799b      	ldrb	r3, [r3, #6]
    af82:	b21b      	sxth	r3, r3
    af84:	210f      	movs	r1, #15
    af86:	400b      	ands	r3, r1
    af88:	b21b      	sxth	r3, r3
    af8a:	4313      	orrs	r3, r2
    af8c:	b21a      	sxth	r2, r3
    af8e:	231c      	movs	r3, #28
    af90:	18fb      	adds	r3, r7, r3
    af92:	801a      	strh	r2, [r3, #0]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    af94:	231a      	movs	r3, #26
    af96:	18fb      	adds	r3, r7, r3
    af98:	4a31      	ldr	r2, [pc, #196]	; (b060 <nm_get_firmware_full_info+0x1c8>)
    af9a:	801a      	strh	r2, [r3, #0]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    af9c:	687b      	ldr	r3, [r7, #4]
    af9e:	79db      	ldrb	r3, [r3, #7]
    afa0:	021b      	lsls	r3, r3, #8
    afa2:	b21a      	sxth	r2, r3
    afa4:	687b      	ldr	r3, [r7, #4]
    afa6:	7a1b      	ldrb	r3, [r3, #8]
    afa8:	011b      	lsls	r3, r3, #4
    afaa:	b21b      	sxth	r3, r3
    afac:	21ff      	movs	r1, #255	; 0xff
    afae:	400b      	ands	r3, r1
    afb0:	b21b      	sxth	r3, r3
    afb2:	4313      	orrs	r3, r2
    afb4:	b21a      	sxth	r2, r3
    afb6:	687b      	ldr	r3, [r7, #4]
    afb8:	7a5b      	ldrb	r3, [r3, #9]
    afba:	b21b      	sxth	r3, r3
    afbc:	210f      	movs	r1, #15
    afbe:	400b      	ands	r3, r1
    afc0:	b21b      	sxth	r3, r3
    afc2:	4313      	orrs	r3, r2
    afc4:	b21a      	sxth	r2, r3
    afc6:	2318      	movs	r3, #24
    afc8:	18fb      	adds	r3, r7, r3
    afca:	801a      	strh	r2, [r3, #0]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    afcc:	231c      	movs	r3, #28
    afce:	18fb      	adds	r3, r7, r3
    afd0:	881b      	ldrh	r3, [r3, #0]
    afd2:	2b00      	cmp	r3, #0
    afd4:	d009      	beq.n	afea <nm_get_firmware_full_info+0x152>
    afd6:	2318      	movs	r3, #24
    afd8:	18fb      	adds	r3, r7, r3
    afda:	881b      	ldrh	r3, [r3, #0]
    afdc:	2b00      	cmp	r3, #0
    afde:	d004      	beq.n	afea <nm_get_firmware_full_info+0x152>
    afe0:	2318      	movs	r3, #24
    afe2:	18fb      	adds	r3, r7, r3
    afe4:	881b      	ldrh	r3, [r3, #0]
    afe6:	2b00      	cmp	r3, #0
    afe8:	d104      	bne.n	aff4 <nm_get_firmware_full_info+0x15c>
								ret = M2M_ERR_FAIL;
    afea:	231f      	movs	r3, #31
    afec:	18fb      	adds	r3, r7, r3
    afee:	22f4      	movs	r2, #244	; 0xf4
    aff0:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    aff2:	e022      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    aff4:	231a      	movs	r3, #26
    aff6:	18fa      	adds	r2, r7, r3
    aff8:	2318      	movs	r3, #24
    affa:	18fb      	adds	r3, r7, r3
    affc:	8812      	ldrh	r2, [r2, #0]
    affe:	881b      	ldrh	r3, [r3, #0]
    b000:	429a      	cmp	r2, r3
    b002:	d204      	bcs.n	b00e <nm_get_firmware_full_info+0x176>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
    b004:	231f      	movs	r3, #31
    b006:	18fb      	adds	r3, r7, r3
    b008:	22f3      	movs	r2, #243	; 0xf3
    b00a:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    b00c:	e015      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
							}
							if(curr_drv_ver >  curr_firm_ver) {
    b00e:	231a      	movs	r3, #26
    b010:	18fa      	adds	r2, r7, r3
    b012:	231c      	movs	r3, #28
    b014:	18fb      	adds	r3, r7, r3
    b016:	8812      	ldrh	r2, [r2, #0]
    b018:	881b      	ldrh	r3, [r3, #0]
    b01a:	429a      	cmp	r2, r3
    b01c:	d90d      	bls.n	b03a <nm_get_firmware_full_info+0x1a2>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    b01e:	231f      	movs	r3, #31
    b020:	18fb      	adds	r3, r7, r3
    b022:	22f3      	movs	r2, #243	; 0xf3
    b024:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    b026:	e008      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
    b028:	231f      	movs	r3, #31
    b02a:	18fb      	adds	r3, r7, r3
    b02c:	22f4      	movs	r2, #244	; 0xf4
    b02e:	701a      	strb	r2, [r3, #0]
    b030:	e003      	b.n	b03a <nm_get_firmware_full_info+0x1a2>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
    b032:	231f      	movs	r3, #31
    b034:	18fb      	adds	r3, r7, r3
    b036:	22f4      	movs	r2, #244	; 0xf4
    b038:	701a      	strb	r2, [r3, #0]
			}
		}
	}
EXIT:
	return ret;
    b03a:	231f      	movs	r3, #31
    b03c:	18fb      	adds	r3, r7, r3
    b03e:	781b      	ldrb	r3, [r3, #0]
    b040:	b25b      	sxtb	r3, r3
}
    b042:	0018      	movs	r0, r3
    b044:	46bd      	mov	sp, r7
    b046:	b009      	add	sp, #36	; 0x24
    b048:	bd90      	pop	{r4, r7, pc}
    b04a:	46c0      	nop			; (mov r8, r8)
    b04c:	000169e7 	.word	0x000169e7
    b050:	00008c25 	.word	0x00008c25
    b054:	000c0008 	.word	0x000c0008
    b058:	0000ac61 	.word	0x0000ac61
    b05c:	0000acd5 	.word	0x0000acd5
    b060:	00001352 	.word	0x00001352

0000b064 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    b064:	b590      	push	{r4, r7, lr}
    b066:	b085      	sub	sp, #20
    b068:	af00      	add	r7, sp, #0
    b06a:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    b06c:	230f      	movs	r3, #15
    b06e:	18fb      	adds	r3, r7, r3
    b070:	2200      	movs	r2, #0
    b072:	701a      	strb	r2, [r3, #0]
	uint8 u8Mode;
	
	if(NULL != arg) {
    b074:	687b      	ldr	r3, [r7, #4]
    b076:	2b00      	cmp	r3, #0
    b078:	d013      	beq.n	b0a2 <nm_drv_init+0x3e>
		u8Mode = *((uint8 *)arg);
    b07a:	230e      	movs	r3, #14
    b07c:	18fb      	adds	r3, r7, r3
    b07e:	687a      	ldr	r2, [r7, #4]
    b080:	7812      	ldrb	r2, [r2, #0]
    b082:	701a      	strb	r2, [r3, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    b084:	230e      	movs	r3, #14
    b086:	18fb      	adds	r3, r7, r3
    b088:	781b      	ldrb	r3, [r3, #0]
    b08a:	2b00      	cmp	r3, #0
    b08c:	d004      	beq.n	b098 <nm_drv_init+0x34>
    b08e:	230e      	movs	r3, #14
    b090:	18fb      	adds	r3, r7, r3
    b092:	781b      	ldrb	r3, [r3, #0]
    b094:	2b04      	cmp	r3, #4
    b096:	d908      	bls.n	b0aa <nm_drv_init+0x46>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    b098:	230e      	movs	r3, #14
    b09a:	18fb      	adds	r3, r7, r3
    b09c:	2201      	movs	r2, #1
    b09e:	701a      	strb	r2, [r3, #0]
    b0a0:	e003      	b.n	b0aa <nm_drv_init+0x46>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
    b0a2:	230e      	movs	r3, #14
    b0a4:	18fb      	adds	r3, r7, r3
    b0a6:	2201      	movs	r2, #1
    b0a8:	701a      	strb	r2, [r3, #0]
	}
	
	ret = nm_bus_iface_init(NULL);
    b0aa:	230f      	movs	r3, #15
    b0ac:	18fc      	adds	r4, r7, r3
    b0ae:	2000      	movs	r0, #0
    b0b0:	4b41      	ldr	r3, [pc, #260]	; (b1b8 <nm_drv_init+0x154>)
    b0b2:	4798      	blx	r3
    b0b4:	0003      	movs	r3, r0
    b0b6:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b0b8:	230f      	movs	r3, #15
    b0ba:	18fb      	adds	r3, r7, r3
    b0bc:	781b      	ldrb	r3, [r3, #0]
    b0be:	b25b      	sxtb	r3, r3
    b0c0:	2b00      	cmp	r3, #0
    b0c2:	d00f      	beq.n	b0e4 <nm_drv_init+0x80>
		M2M_ERR("[nmi start]: fail init bus\n");
    b0c4:	2328      	movs	r3, #40	; 0x28
    b0c6:	33ff      	adds	r3, #255	; 0xff
    b0c8:	001a      	movs	r2, r3
    b0ca:	493c      	ldr	r1, [pc, #240]	; (b1bc <nm_drv_init+0x158>)
    b0cc:	4b3c      	ldr	r3, [pc, #240]	; (b1c0 <nm_drv_init+0x15c>)
    b0ce:	0018      	movs	r0, r3
    b0d0:	4b3c      	ldr	r3, [pc, #240]	; (b1c4 <nm_drv_init+0x160>)
    b0d2:	4798      	blx	r3
    b0d4:	4b3c      	ldr	r3, [pc, #240]	; (b1c8 <nm_drv_init+0x164>)
    b0d6:	0018      	movs	r0, r3
    b0d8:	4b3c      	ldr	r3, [pc, #240]	; (b1cc <nm_drv_init+0x168>)
    b0da:	4798      	blx	r3
    b0dc:	200d      	movs	r0, #13
    b0de:	4b3c      	ldr	r3, [pc, #240]	; (b1d0 <nm_drv_init+0x16c>)
    b0e0:	4798      	blx	r3
		goto ERR1;
    b0e2:	e060      	b.n	b1a6 <nm_drv_init+0x142>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    b0e4:	4b3b      	ldr	r3, [pc, #236]	; (b1d4 <nm_drv_init+0x170>)
    b0e6:	0018      	movs	r0, r3
    b0e8:	4b36      	ldr	r3, [pc, #216]	; (b1c4 <nm_drv_init+0x160>)
    b0ea:	4798      	blx	r3
    b0ec:	4b3a      	ldr	r3, [pc, #232]	; (b1d8 <nm_drv_init+0x174>)
    b0ee:	4798      	blx	r3
    b0f0:	0002      	movs	r2, r0
    b0f2:	4b3a      	ldr	r3, [pc, #232]	; (b1dc <nm_drv_init+0x178>)
    b0f4:	0011      	movs	r1, r2
    b0f6:	0018      	movs	r0, r3
    b0f8:	4b32      	ldr	r3, [pc, #200]	; (b1c4 <nm_drv_init+0x160>)
    b0fa:	4798      	blx	r3
    b0fc:	200d      	movs	r0, #13
    b0fe:	4b34      	ldr	r3, [pc, #208]	; (b1d0 <nm_drv_init+0x16c>)
    b100:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    b102:	4b37      	ldr	r3, [pc, #220]	; (b1e0 <nm_drv_init+0x17c>)
    b104:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    b106:	230f      	movs	r3, #15
    b108:	18fc      	adds	r4, r7, r3
    b10a:	230e      	movs	r3, #14
    b10c:	18fb      	adds	r3, r7, r3
    b10e:	781b      	ldrb	r3, [r3, #0]
    b110:	0018      	movs	r0, r3
    b112:	4b34      	ldr	r3, [pc, #208]	; (b1e4 <nm_drv_init+0x180>)
    b114:	4798      	blx	r3
    b116:	0003      	movs	r3, r0
    b118:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b11a:	230f      	movs	r3, #15
    b11c:	18fb      	adds	r3, r7, r3
    b11e:	781b      	ldrb	r3, [r3, #0]
    b120:	b25b      	sxtb	r3, r3
    b122:	2b00      	cmp	r3, #0
    b124:	d13a      	bne.n	b19c <nm_drv_init+0x138>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    b126:	230f      	movs	r3, #15
    b128:	18fc      	adds	r4, r7, r3
    b12a:	230e      	movs	r3, #14
    b12c:	18fb      	adds	r3, r7, r3
    b12e:	781b      	ldrb	r3, [r3, #0]
    b130:	0018      	movs	r0, r3
    b132:	4b2d      	ldr	r3, [pc, #180]	; (b1e8 <nm_drv_init+0x184>)
    b134:	4798      	blx	r3
    b136:	0003      	movs	r3, r0
    b138:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b13a:	230f      	movs	r3, #15
    b13c:	18fb      	adds	r3, r7, r3
    b13e:	781b      	ldrb	r3, [r3, #0]
    b140:	b25b      	sxtb	r3, r3
    b142:	2b00      	cmp	r3, #0
    b144:	d12c      	bne.n	b1a0 <nm_drv_init+0x13c>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    b146:	230e      	movs	r3, #14
    b148:	18fb      	adds	r3, r7, r3
    b14a:	781b      	ldrb	r3, [r3, #0]
    b14c:	2b02      	cmp	r3, #2
    b14e:	d02a      	beq.n	b1a6 <nm_drv_init+0x142>
    b150:	230e      	movs	r3, #14
    b152:	18fb      	adds	r3, r7, r3
    b154:	781b      	ldrb	r3, [r3, #0]
    b156:	2b03      	cmp	r3, #3
    b158:	d025      	beq.n	b1a6 <nm_drv_init+0x142>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    b15a:	230f      	movs	r3, #15
    b15c:	18fc      	adds	r4, r7, r3
    b15e:	4b23      	ldr	r3, [pc, #140]	; (b1ec <nm_drv_init+0x188>)
    b160:	4798      	blx	r3
    b162:	0003      	movs	r3, r0
    b164:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b166:	230f      	movs	r3, #15
    b168:	18fb      	adds	r3, r7, r3
    b16a:	781b      	ldrb	r3, [r3, #0]
    b16c:	b25b      	sxtb	r3, r3
    b16e:	2b00      	cmp	r3, #0
    b170:	d00f      	beq.n	b192 <nm_drv_init+0x12e>
		M2M_ERR("failed to enable interrupts..\n");
    b172:	2356      	movs	r3, #86	; 0x56
    b174:	33ff      	adds	r3, #255	; 0xff
    b176:	001a      	movs	r2, r3
    b178:	4910      	ldr	r1, [pc, #64]	; (b1bc <nm_drv_init+0x158>)
    b17a:	4b11      	ldr	r3, [pc, #68]	; (b1c0 <nm_drv_init+0x15c>)
    b17c:	0018      	movs	r0, r3
    b17e:	4b11      	ldr	r3, [pc, #68]	; (b1c4 <nm_drv_init+0x160>)
    b180:	4798      	blx	r3
    b182:	4b1b      	ldr	r3, [pc, #108]	; (b1f0 <nm_drv_init+0x18c>)
    b184:	0018      	movs	r0, r3
    b186:	4b11      	ldr	r3, [pc, #68]	; (b1cc <nm_drv_init+0x168>)
    b188:	4798      	blx	r3
    b18a:	200d      	movs	r0, #13
    b18c:	4b10      	ldr	r3, [pc, #64]	; (b1d0 <nm_drv_init+0x16c>)
    b18e:	4798      	blx	r3
		goto ERR2;
    b190:	e007      	b.n	b1a2 <nm_drv_init+0x13e>
	}
	return ret;
    b192:	230f      	movs	r3, #15
    b194:	18fb      	adds	r3, r7, r3
    b196:	781b      	ldrb	r3, [r3, #0]
    b198:	b25b      	sxtb	r3, r3
    b19a:	e008      	b.n	b1ae <nm_drv_init+0x14a>
		goto ERR2;
    b19c:	46c0      	nop			; (mov r8, r8)
    b19e:	e000      	b.n	b1a2 <nm_drv_init+0x13e>
		goto ERR2;
    b1a0:	46c0      	nop			; (mov r8, r8)
ERR2:
	nm_bus_iface_deinit();
    b1a2:	4b14      	ldr	r3, [pc, #80]	; (b1f4 <nm_drv_init+0x190>)
    b1a4:	4798      	blx	r3
ERR1:
	return ret;
    b1a6:	230f      	movs	r3, #15
    b1a8:	18fb      	adds	r3, r7, r3
    b1aa:	781b      	ldrb	r3, [r3, #0]
    b1ac:	b25b      	sxtb	r3, r3
}
    b1ae:	0018      	movs	r0, r3
    b1b0:	46bd      	mov	sp, r7
    b1b2:	b005      	add	sp, #20
    b1b4:	bd90      	pop	{r4, r7, pc}
    b1b6:	46c0      	nop			; (mov r8, r8)
    b1b8:	0000abc5 	.word	0x0000abc5
    b1bc:	0001899c 	.word	0x0001899c
    b1c0:	000188d0 	.word	0x000188d0
    b1c4:	00016b49 	.word	0x00016b49
    b1c8:	000188e4 	.word	0x000188e4
    b1cc:	00016c65 	.word	0x00016c65
    b1d0:	00016b7d 	.word	0x00016b7d
    b1d4:	00018900 	.word	0x00018900
    b1d8:	0000a565 	.word	0x0000a565
    b1dc:	0001890c 	.word	0x0001890c
    b1e0:	0000c539 	.word	0x0000c539
    b1e4:	0000a8b9 	.word	0x0000a8b9
    b1e8:	0000aa51 	.word	0x0000aa51
    b1ec:	0000a4b1 	.word	0x0000a4b1
    b1f0:	0001891c 	.word	0x0001891c
    b1f4:	0000abf9 	.word	0x0000abf9

0000b1f8 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    b1f8:	b590      	push	{r4, r7, lr}
    b1fa:	b085      	sub	sp, #20
    b1fc:	af00      	add	r7, sp, #0
    b1fe:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
    b200:	230f      	movs	r3, #15
    b202:	18fc      	adds	r4, r7, r3
    b204:	4b2d      	ldr	r3, [pc, #180]	; (b2bc <nm_drv_deinit+0xc4>)
    b206:	4798      	blx	r3
    b208:	0003      	movs	r3, r0
    b20a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b20c:	230f      	movs	r3, #15
    b20e:	18fb      	adds	r3, r7, r3
    b210:	781b      	ldrb	r3, [r3, #0]
    b212:	b25b      	sxtb	r3, r3
    b214:	2b00      	cmp	r3, #0
    b216:	d00e      	beq.n	b236 <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    b218:	23b6      	movs	r3, #182	; 0xb6
    b21a:	005a      	lsls	r2, r3, #1
    b21c:	4928      	ldr	r1, [pc, #160]	; (b2c0 <nm_drv_deinit+0xc8>)
    b21e:	4b29      	ldr	r3, [pc, #164]	; (b2c4 <nm_drv_deinit+0xcc>)
    b220:	0018      	movs	r0, r3
    b222:	4b29      	ldr	r3, [pc, #164]	; (b2c8 <nm_drv_deinit+0xd0>)
    b224:	4798      	blx	r3
    b226:	4b29      	ldr	r3, [pc, #164]	; (b2cc <nm_drv_deinit+0xd4>)
    b228:	0018      	movs	r0, r3
    b22a:	4b29      	ldr	r3, [pc, #164]	; (b2d0 <nm_drv_deinit+0xd8>)
    b22c:	4798      	blx	r3
    b22e:	200d      	movs	r0, #13
    b230:	4b28      	ldr	r3, [pc, #160]	; (b2d4 <nm_drv_deinit+0xdc>)
    b232:	4798      	blx	r3
		goto ERR1;
    b234:	e03a      	b.n	b2ac <nm_drv_deinit+0xb4>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    b236:	230f      	movs	r3, #15
    b238:	18fc      	adds	r4, r7, r3
    b23a:	2000      	movs	r0, #0
    b23c:	4b26      	ldr	r3, [pc, #152]	; (b2d8 <nm_drv_deinit+0xe0>)
    b23e:	4798      	blx	r3
    b240:	0003      	movs	r3, r0
    b242:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b244:	230f      	movs	r3, #15
    b246:	18fb      	adds	r3, r7, r3
    b248:	781b      	ldrb	r3, [r3, #0]
    b24a:	b25b      	sxtb	r3, r3
    b24c:	2b00      	cmp	r3, #0
    b24e:	d00f      	beq.n	b270 <nm_drv_deinit+0x78>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    b250:	2374      	movs	r3, #116	; 0x74
    b252:	33ff      	adds	r3, #255	; 0xff
    b254:	001a      	movs	r2, r3
    b256:	491a      	ldr	r1, [pc, #104]	; (b2c0 <nm_drv_deinit+0xc8>)
    b258:	4b1a      	ldr	r3, [pc, #104]	; (b2c4 <nm_drv_deinit+0xcc>)
    b25a:	0018      	movs	r0, r3
    b25c:	4b1a      	ldr	r3, [pc, #104]	; (b2c8 <nm_drv_deinit+0xd0>)
    b25e:	4798      	blx	r3
    b260:	4b1e      	ldr	r3, [pc, #120]	; (b2dc <nm_drv_deinit+0xe4>)
    b262:	0018      	movs	r0, r3
    b264:	4b1a      	ldr	r3, [pc, #104]	; (b2d0 <nm_drv_deinit+0xd8>)
    b266:	4798      	blx	r3
    b268:	200d      	movs	r0, #13
    b26a:	4b1a      	ldr	r3, [pc, #104]	; (b2d4 <nm_drv_deinit+0xdc>)
    b26c:	4798      	blx	r3
		goto ERR1;
    b26e:	e01d      	b.n	b2ac <nm_drv_deinit+0xb4>
	}

	ret = nm_bus_iface_deinit();
    b270:	230f      	movs	r3, #15
    b272:	18fc      	adds	r4, r7, r3
    b274:	4b1a      	ldr	r3, [pc, #104]	; (b2e0 <nm_drv_deinit+0xe8>)
    b276:	4798      	blx	r3
    b278:	0003      	movs	r3, r0
    b27a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b27c:	230f      	movs	r3, #15
    b27e:	18fb      	adds	r3, r7, r3
    b280:	781b      	ldrb	r3, [r3, #0]
    b282:	b25b      	sxtb	r3, r3
    b284:	2b00      	cmp	r3, #0
    b286:	d00f      	beq.n	b2a8 <nm_drv_deinit+0xb0>
		M2M_ERR("[nmi stop]: fail init bus\n");
    b288:	237a      	movs	r3, #122	; 0x7a
    b28a:	33ff      	adds	r3, #255	; 0xff
    b28c:	001a      	movs	r2, r3
    b28e:	490c      	ldr	r1, [pc, #48]	; (b2c0 <nm_drv_deinit+0xc8>)
    b290:	4b0c      	ldr	r3, [pc, #48]	; (b2c4 <nm_drv_deinit+0xcc>)
    b292:	0018      	movs	r0, r3
    b294:	4b0c      	ldr	r3, [pc, #48]	; (b2c8 <nm_drv_deinit+0xd0>)
    b296:	4798      	blx	r3
    b298:	4b12      	ldr	r3, [pc, #72]	; (b2e4 <nm_drv_deinit+0xec>)
    b29a:	0018      	movs	r0, r3
    b29c:	4b0c      	ldr	r3, [pc, #48]	; (b2d0 <nm_drv_deinit+0xd8>)
    b29e:	4798      	blx	r3
    b2a0:	200d      	movs	r0, #13
    b2a2:	4b0c      	ldr	r3, [pc, #48]	; (b2d4 <nm_drv_deinit+0xdc>)
    b2a4:	4798      	blx	r3
		goto ERR1;
    b2a6:	e001      	b.n	b2ac <nm_drv_deinit+0xb4>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    b2a8:	4b0f      	ldr	r3, [pc, #60]	; (b2e8 <nm_drv_deinit+0xf0>)
    b2aa:	4798      	blx	r3
#endif

ERR1:
	return ret;
    b2ac:	230f      	movs	r3, #15
    b2ae:	18fb      	adds	r3, r7, r3
    b2b0:	781b      	ldrb	r3, [r3, #0]
    b2b2:	b25b      	sxtb	r3, r3
}
    b2b4:	0018      	movs	r0, r3
    b2b6:	46bd      	mov	sp, r7
    b2b8:	b005      	add	sp, #20
    b2ba:	bd90      	pop	{r4, r7, pc}
    b2bc:	0000ab05 	.word	0x0000ab05
    b2c0:	000189a8 	.word	0x000189a8
    b2c4:	000188d0 	.word	0x000188d0
    b2c8:	00016b49 	.word	0x00016b49
    b2cc:	0001893c 	.word	0x0001893c
    b2d0:	00016c65 	.word	0x00016c65
    b2d4:	00016b7d 	.word	0x00016b7d
    b2d8:	0000d991 	.word	0x0000d991
    b2dc:	0001895c 	.word	0x0001895c
    b2e0:	0000abf9 	.word	0x0000abf9
    b2e4:	00018980 	.word	0x00018980
    b2e8:	0000c685 	.word	0x0000c685

0000b2ec <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    b2ec:	b580      	push	{r7, lr}
    b2ee:	b086      	sub	sp, #24
    b2f0:	af00      	add	r7, sp, #0
    b2f2:	6078      	str	r0, [r7, #4]
    b2f4:	000a      	movs	r2, r1
    b2f6:	1cbb      	adds	r3, r7, #2
    b2f8:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    b2fa:	230c      	movs	r3, #12
    b2fc:	18fb      	adds	r3, r7, r3
    b2fe:	2200      	movs	r2, #0
    b300:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = b;
    b302:	230c      	movs	r3, #12
    b304:	18fb      	adds	r3, r7, r3
    b306:	687a      	ldr	r2, [r7, #4]
    b308:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    b30a:	230c      	movs	r3, #12
    b30c:	18fb      	adds	r3, r7, r3
    b30e:	1cba      	adds	r2, r7, #2
    b310:	8812      	ldrh	r2, [r2, #0]
    b312:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    b314:	230c      	movs	r3, #12
    b316:	18fb      	adds	r3, r7, r3
    b318:	0019      	movs	r1, r3
    b31a:	2003      	movs	r0, #3
    b31c:	4b03      	ldr	r3, [pc, #12]	; (b32c <nmi_spi_read+0x40>)
    b31e:	4798      	blx	r3
    b320:	0003      	movs	r3, r0
}
    b322:	0018      	movs	r0, r3
    b324:	46bd      	mov	sp, r7
    b326:	b006      	add	sp, #24
    b328:	bd80      	pop	{r7, pc}
    b32a:	46c0      	nop			; (mov r8, r8)
    b32c:	00008ae5 	.word	0x00008ae5

0000b330 <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    b330:	b580      	push	{r7, lr}
    b332:	b086      	sub	sp, #24
    b334:	af00      	add	r7, sp, #0
    b336:	6078      	str	r0, [r7, #4]
    b338:	000a      	movs	r2, r1
    b33a:	1cbb      	adds	r3, r7, #2
    b33c:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    b33e:	230c      	movs	r3, #12
    b340:	18fb      	adds	r3, r7, r3
    b342:	687a      	ldr	r2, [r7, #4]
    b344:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = NULL;
    b346:	230c      	movs	r3, #12
    b348:	18fb      	adds	r3, r7, r3
    b34a:	2200      	movs	r2, #0
    b34c:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    b34e:	230c      	movs	r3, #12
    b350:	18fb      	adds	r3, r7, r3
    b352:	1cba      	adds	r2, r7, #2
    b354:	8812      	ldrh	r2, [r2, #0]
    b356:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    b358:	230c      	movs	r3, #12
    b35a:	18fb      	adds	r3, r7, r3
    b35c:	0019      	movs	r1, r3
    b35e:	2003      	movs	r0, #3
    b360:	4b03      	ldr	r3, [pc, #12]	; (b370 <nmi_spi_write+0x40>)
    b362:	4798      	blx	r3
    b364:	0003      	movs	r3, r0
}
    b366:	0018      	movs	r0, r3
    b368:	46bd      	mov	sp, r7
    b36a:	b006      	add	sp, #24
    b36c:	bd80      	pop	{r7, pc}
    b36e:	46c0      	nop			; (mov r8, r8)
    b370:	00008ae5 	.word	0x00008ae5

0000b374 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
    b374:	b580      	push	{r7, lr}
    b376:	b082      	sub	sp, #8
    b378:	af00      	add	r7, sp, #0
    b37a:	0002      	movs	r2, r0
    b37c:	1dfb      	adds	r3, r7, #7
    b37e:	701a      	strb	r2, [r3, #0]
    b380:	1dbb      	adds	r3, r7, #6
    b382:	1c0a      	adds	r2, r1, #0
    b384:	701a      	strb	r2, [r3, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
    b386:	1dfb      	adds	r3, r7, #7
    b388:	781b      	ldrb	r3, [r3, #0]
    b38a:	005a      	lsls	r2, r3, #1
    b38c:	1dbb      	adds	r3, r7, #6
    b38e:	781b      	ldrb	r3, [r3, #0]
    b390:	4053      	eors	r3, r2
    b392:	4a03      	ldr	r2, [pc, #12]	; (b3a0 <crc7_byte+0x2c>)
    b394:	5cd3      	ldrb	r3, [r2, r3]
}
    b396:	0018      	movs	r0, r3
    b398:	46bd      	mov	sp, r7
    b39a:	b002      	add	sp, #8
    b39c:	bd80      	pop	{r7, pc}
    b39e:	46c0      	nop			; (mov r8, r8)
    b3a0:	000189b8 	.word	0x000189b8

0000b3a4 <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
    b3a4:	b590      	push	{r4, r7, lr}
    b3a6:	b085      	sub	sp, #20
    b3a8:	af00      	add	r7, sp, #0
    b3aa:	60b9      	str	r1, [r7, #8]
    b3ac:	607a      	str	r2, [r7, #4]
    b3ae:	230f      	movs	r3, #15
    b3b0:	18fb      	adds	r3, r7, r3
    b3b2:	1c02      	adds	r2, r0, #0
    b3b4:	701a      	strb	r2, [r3, #0]
	while (len--)
    b3b6:	e00e      	b.n	b3d6 <crc7+0x32>
		crc = crc7_byte(crc, *buffer++);
    b3b8:	68bb      	ldr	r3, [r7, #8]
    b3ba:	1c5a      	adds	r2, r3, #1
    b3bc:	60ba      	str	r2, [r7, #8]
    b3be:	781a      	ldrb	r2, [r3, #0]
    b3c0:	230f      	movs	r3, #15
    b3c2:	18fc      	adds	r4, r7, r3
    b3c4:	230f      	movs	r3, #15
    b3c6:	18fb      	adds	r3, r7, r3
    b3c8:	781b      	ldrb	r3, [r3, #0]
    b3ca:	0011      	movs	r1, r2
    b3cc:	0018      	movs	r0, r3
    b3ce:	4b08      	ldr	r3, [pc, #32]	; (b3f0 <crc7+0x4c>)
    b3d0:	4798      	blx	r3
    b3d2:	0003      	movs	r3, r0
    b3d4:	7023      	strb	r3, [r4, #0]
	while (len--)
    b3d6:	687b      	ldr	r3, [r7, #4]
    b3d8:	1e5a      	subs	r2, r3, #1
    b3da:	607a      	str	r2, [r7, #4]
    b3dc:	2b00      	cmp	r3, #0
    b3de:	d1eb      	bne.n	b3b8 <crc7+0x14>
	return crc;
    b3e0:	230f      	movs	r3, #15
    b3e2:	18fb      	adds	r3, r7, r3
    b3e4:	781b      	ldrb	r3, [r3, #0]
}
    b3e6:	0018      	movs	r0, r3
    b3e8:	46bd      	mov	sp, r7
    b3ea:	b005      	add	sp, #20
    b3ec:	bd90      	pop	{r4, r7, pc}
    b3ee:	46c0      	nop			; (mov r8, r8)
    b3f0:	0000b375 	.word	0x0000b375

0000b3f4 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    b3f4:	b590      	push	{r4, r7, lr}
    b3f6:	b089      	sub	sp, #36	; 0x24
    b3f8:	af00      	add	r7, sp, #0
    b3fa:	60b9      	str	r1, [r7, #8]
    b3fc:	607a      	str	r2, [r7, #4]
    b3fe:	603b      	str	r3, [r7, #0]
    b400:	230f      	movs	r3, #15
    b402:	18fb      	adds	r3, r7, r3
    b404:	1c02      	adds	r2, r0, #0
    b406:	701a      	strb	r2, [r3, #0]
	uint8 bc[9];
	uint8 len = 5;
    b408:	231f      	movs	r3, #31
    b40a:	18fb      	adds	r3, r7, r3
    b40c:	2205      	movs	r2, #5
    b40e:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    b410:	231e      	movs	r3, #30
    b412:	18fb      	adds	r3, r7, r3
    b414:	2201      	movs	r2, #1
    b416:	701a      	strb	r2, [r3, #0]

	bc[0] = cmd;
    b418:	2314      	movs	r3, #20
    b41a:	18fb      	adds	r3, r7, r3
    b41c:	220f      	movs	r2, #15
    b41e:	18ba      	adds	r2, r7, r2
    b420:	7812      	ldrb	r2, [r2, #0]
    b422:	701a      	strb	r2, [r3, #0]
	switch (cmd) {
    b424:	230f      	movs	r3, #15
    b426:	18fb      	adds	r3, r7, r3
    b428:	781b      	ldrb	r3, [r3, #0]
    b42a:	3bc1      	subs	r3, #193	; 0xc1
    b42c:	2b0e      	cmp	r3, #14
    b42e:	d900      	bls.n	b432 <spi_cmd+0x3e>
    b430:	e11b      	b.n	b66a <spi_cmd+0x276>
    b432:	009a      	lsls	r2, r3, #2
    b434:	4bb6      	ldr	r3, [pc, #728]	; (b710 <spi_cmd+0x31c>)
    b436:	18d3      	adds	r3, r2, r3
    b438:	681b      	ldr	r3, [r3, #0]
    b43a:	469f      	mov	pc, r3
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    b43c:	68bb      	ldr	r3, [r7, #8]
    b43e:	0c1b      	lsrs	r3, r3, #16
    b440:	b2da      	uxtb	r2, r3
    b442:	2314      	movs	r3, #20
    b444:	18fb      	adds	r3, r7, r3
    b446:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b448:	68bb      	ldr	r3, [r7, #8]
    b44a:	0a1b      	lsrs	r3, r3, #8
    b44c:	b2da      	uxtb	r2, r3
    b44e:	2314      	movs	r3, #20
    b450:	18fb      	adds	r3, r7, r3
    b452:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    b454:	68bb      	ldr	r3, [r7, #8]
    b456:	b2da      	uxtb	r2, r3
    b458:	2314      	movs	r3, #20
    b45a:	18fb      	adds	r3, r7, r3
    b45c:	70da      	strb	r2, [r3, #3]
		len = 5;
    b45e:	231f      	movs	r3, #31
    b460:	18fb      	adds	r3, r7, r3
    b462:	2205      	movs	r2, #5
    b464:	701a      	strb	r2, [r3, #0]
		break;
    b466:	e105      	b.n	b674 <spi_cmd+0x280>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    b468:	68bb      	ldr	r3, [r7, #8]
    b46a:	0a1b      	lsrs	r3, r3, #8
    b46c:	b2da      	uxtb	r2, r3
    b46e:	2314      	movs	r3, #20
    b470:	18fb      	adds	r3, r7, r3
    b472:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    b474:	2330      	movs	r3, #48	; 0x30
    b476:	18fb      	adds	r3, r7, r3
    b478:	781b      	ldrb	r3, [r3, #0]
    b47a:	2b00      	cmp	r3, #0
    b47c:	d009      	beq.n	b492 <spi_cmd+0x9e>
    b47e:	2314      	movs	r3, #20
    b480:	18fb      	adds	r3, r7, r3
    b482:	785b      	ldrb	r3, [r3, #1]
    b484:	2280      	movs	r2, #128	; 0x80
    b486:	4252      	negs	r2, r2
    b488:	4313      	orrs	r3, r2
    b48a:	b2da      	uxtb	r2, r3
    b48c:	2314      	movs	r3, #20
    b48e:	18fb      	adds	r3, r7, r3
    b490:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)adr;
    b492:	68bb      	ldr	r3, [r7, #8]
    b494:	b2da      	uxtb	r2, r3
    b496:	2314      	movs	r3, #20
    b498:	18fb      	adds	r3, r7, r3
    b49a:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    b49c:	2314      	movs	r3, #20
    b49e:	18fb      	adds	r3, r7, r3
    b4a0:	2200      	movs	r2, #0
    b4a2:	70da      	strb	r2, [r3, #3]
		len = 5;
    b4a4:	231f      	movs	r3, #31
    b4a6:	18fb      	adds	r3, r7, r3
    b4a8:	2205      	movs	r2, #5
    b4aa:	701a      	strb	r2, [r3, #0]
		break;
    b4ac:	e0e2      	b.n	b674 <spi_cmd+0x280>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    b4ae:	2314      	movs	r3, #20
    b4b0:	18fb      	adds	r3, r7, r3
    b4b2:	2200      	movs	r2, #0
    b4b4:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    b4b6:	2314      	movs	r3, #20
    b4b8:	18fb      	adds	r3, r7, r3
    b4ba:	2200      	movs	r2, #0
    b4bc:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    b4be:	2314      	movs	r3, #20
    b4c0:	18fb      	adds	r3, r7, r3
    b4c2:	2200      	movs	r2, #0
    b4c4:	70da      	strb	r2, [r3, #3]
		len = 5;
    b4c6:	231f      	movs	r3, #31
    b4c8:	18fb      	adds	r3, r7, r3
    b4ca:	2205      	movs	r2, #5
    b4cc:	701a      	strb	r2, [r3, #0]
		break;
    b4ce:	e0d1      	b.n	b674 <spi_cmd+0x280>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    b4d0:	2314      	movs	r3, #20
    b4d2:	18fb      	adds	r3, r7, r3
    b4d4:	2200      	movs	r2, #0
    b4d6:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    b4d8:	2314      	movs	r3, #20
    b4da:	18fb      	adds	r3, r7, r3
    b4dc:	2200      	movs	r2, #0
    b4de:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    b4e0:	2314      	movs	r3, #20
    b4e2:	18fb      	adds	r3, r7, r3
    b4e4:	2200      	movs	r2, #0
    b4e6:	70da      	strb	r2, [r3, #3]
		len = 5;
    b4e8:	231f      	movs	r3, #31
    b4ea:	18fb      	adds	r3, r7, r3
    b4ec:	2205      	movs	r2, #5
    b4ee:	701a      	strb	r2, [r3, #0]
		break;
    b4f0:	e0c0      	b.n	b674 <spi_cmd+0x280>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    b4f2:	2314      	movs	r3, #20
    b4f4:	18fb      	adds	r3, r7, r3
    b4f6:	22ff      	movs	r2, #255	; 0xff
    b4f8:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    b4fa:	2314      	movs	r3, #20
    b4fc:	18fb      	adds	r3, r7, r3
    b4fe:	22ff      	movs	r2, #255	; 0xff
    b500:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    b502:	2314      	movs	r3, #20
    b504:	18fb      	adds	r3, r7, r3
    b506:	22ff      	movs	r2, #255	; 0xff
    b508:	70da      	strb	r2, [r3, #3]
		len = 5;
    b50a:	231f      	movs	r3, #31
    b50c:	18fb      	adds	r3, r7, r3
    b50e:	2205      	movs	r2, #5
    b510:	701a      	strb	r2, [r3, #0]
		break;
    b512:	e0af      	b.n	b674 <spi_cmd+0x280>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    b514:	68bb      	ldr	r3, [r7, #8]
    b516:	0c1b      	lsrs	r3, r3, #16
    b518:	b2da      	uxtb	r2, r3
    b51a:	2314      	movs	r3, #20
    b51c:	18fb      	adds	r3, r7, r3
    b51e:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b520:	68bb      	ldr	r3, [r7, #8]
    b522:	0a1b      	lsrs	r3, r3, #8
    b524:	b2da      	uxtb	r2, r3
    b526:	2314      	movs	r3, #20
    b528:	18fb      	adds	r3, r7, r3
    b52a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    b52c:	68bb      	ldr	r3, [r7, #8]
    b52e:	b2da      	uxtb	r2, r3
    b530:	2314      	movs	r3, #20
    b532:	18fb      	adds	r3, r7, r3
    b534:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 8);
    b536:	683b      	ldr	r3, [r7, #0]
    b538:	0a1b      	lsrs	r3, r3, #8
    b53a:	b2da      	uxtb	r2, r3
    b53c:	2314      	movs	r3, #20
    b53e:	18fb      	adds	r3, r7, r3
    b540:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz);
    b542:	683b      	ldr	r3, [r7, #0]
    b544:	b2da      	uxtb	r2, r3
    b546:	2314      	movs	r3, #20
    b548:	18fb      	adds	r3, r7, r3
    b54a:	715a      	strb	r2, [r3, #5]
		len = 7;
    b54c:	231f      	movs	r3, #31
    b54e:	18fb      	adds	r3, r7, r3
    b550:	2207      	movs	r2, #7
    b552:	701a      	strb	r2, [r3, #0]
		break;
    b554:	e08e      	b.n	b674 <spi_cmd+0x280>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    b556:	68bb      	ldr	r3, [r7, #8]
    b558:	0c1b      	lsrs	r3, r3, #16
    b55a:	b2da      	uxtb	r2, r3
    b55c:	2314      	movs	r3, #20
    b55e:	18fb      	adds	r3, r7, r3
    b560:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b562:	68bb      	ldr	r3, [r7, #8]
    b564:	0a1b      	lsrs	r3, r3, #8
    b566:	b2da      	uxtb	r2, r3
    b568:	2314      	movs	r3, #20
    b56a:	18fb      	adds	r3, r7, r3
    b56c:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    b56e:	68bb      	ldr	r3, [r7, #8]
    b570:	b2da      	uxtb	r2, r3
    b572:	2314      	movs	r3, #20
    b574:	18fb      	adds	r3, r7, r3
    b576:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 16);
    b578:	683b      	ldr	r3, [r7, #0]
    b57a:	0c1b      	lsrs	r3, r3, #16
    b57c:	b2da      	uxtb	r2, r3
    b57e:	2314      	movs	r3, #20
    b580:	18fb      	adds	r3, r7, r3
    b582:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz >> 8);
    b584:	683b      	ldr	r3, [r7, #0]
    b586:	0a1b      	lsrs	r3, r3, #8
    b588:	b2da      	uxtb	r2, r3
    b58a:	2314      	movs	r3, #20
    b58c:	18fb      	adds	r3, r7, r3
    b58e:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(sz);
    b590:	683b      	ldr	r3, [r7, #0]
    b592:	b2da      	uxtb	r2, r3
    b594:	2314      	movs	r3, #20
    b596:	18fb      	adds	r3, r7, r3
    b598:	719a      	strb	r2, [r3, #6]
		len = 8;
    b59a:	231f      	movs	r3, #31
    b59c:	18fb      	adds	r3, r7, r3
    b59e:	2208      	movs	r2, #8
    b5a0:	701a      	strb	r2, [r3, #0]
		break;
    b5a2:	e067      	b.n	b674 <spi_cmd+0x280>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    b5a4:	68bb      	ldr	r3, [r7, #8]
    b5a6:	0a1b      	lsrs	r3, r3, #8
    b5a8:	b2da      	uxtb	r2, r3
    b5aa:	2314      	movs	r3, #20
    b5ac:	18fb      	adds	r3, r7, r3
    b5ae:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    b5b0:	2330      	movs	r3, #48	; 0x30
    b5b2:	18fb      	adds	r3, r7, r3
    b5b4:	781b      	ldrb	r3, [r3, #0]
    b5b6:	2b00      	cmp	r3, #0
    b5b8:	d009      	beq.n	b5ce <spi_cmd+0x1da>
    b5ba:	2314      	movs	r3, #20
    b5bc:	18fb      	adds	r3, r7, r3
    b5be:	785b      	ldrb	r3, [r3, #1]
    b5c0:	2280      	movs	r2, #128	; 0x80
    b5c2:	4252      	negs	r2, r2
    b5c4:	4313      	orrs	r3, r2
    b5c6:	b2da      	uxtb	r2, r3
    b5c8:	2314      	movs	r3, #20
    b5ca:	18fb      	adds	r3, r7, r3
    b5cc:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr);
    b5ce:	68bb      	ldr	r3, [r7, #8]
    b5d0:	b2da      	uxtb	r2, r3
    b5d2:	2314      	movs	r3, #20
    b5d4:	18fb      	adds	r3, r7, r3
    b5d6:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    b5d8:	687b      	ldr	r3, [r7, #4]
    b5da:	0e1b      	lsrs	r3, r3, #24
    b5dc:	b2da      	uxtb	r2, r3
    b5de:	2314      	movs	r3, #20
    b5e0:	18fb      	adds	r3, r7, r3
    b5e2:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    b5e4:	687b      	ldr	r3, [r7, #4]
    b5e6:	0c1b      	lsrs	r3, r3, #16
    b5e8:	b2da      	uxtb	r2, r3
    b5ea:	2314      	movs	r3, #20
    b5ec:	18fb      	adds	r3, r7, r3
    b5ee:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    b5f0:	687b      	ldr	r3, [r7, #4]
    b5f2:	0a1b      	lsrs	r3, r3, #8
    b5f4:	b2da      	uxtb	r2, r3
    b5f6:	2314      	movs	r3, #20
    b5f8:	18fb      	adds	r3, r7, r3
    b5fa:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data);
    b5fc:	687b      	ldr	r3, [r7, #4]
    b5fe:	b2da      	uxtb	r2, r3
    b600:	2314      	movs	r3, #20
    b602:	18fb      	adds	r3, r7, r3
    b604:	719a      	strb	r2, [r3, #6]
		len = 8;
    b606:	231f      	movs	r3, #31
    b608:	18fb      	adds	r3, r7, r3
    b60a:	2208      	movs	r2, #8
    b60c:	701a      	strb	r2, [r3, #0]
		break;
    b60e:	e031      	b.n	b674 <spi_cmd+0x280>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    b610:	68bb      	ldr	r3, [r7, #8]
    b612:	0c1b      	lsrs	r3, r3, #16
    b614:	b2da      	uxtb	r2, r3
    b616:	2314      	movs	r3, #20
    b618:	18fb      	adds	r3, r7, r3
    b61a:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b61c:	68bb      	ldr	r3, [r7, #8]
    b61e:	0a1b      	lsrs	r3, r3, #8
    b620:	b2da      	uxtb	r2, r3
    b622:	2314      	movs	r3, #20
    b624:	18fb      	adds	r3, r7, r3
    b626:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(adr);
    b628:	68bb      	ldr	r3, [r7, #8]
    b62a:	b2da      	uxtb	r2, r3
    b62c:	2314      	movs	r3, #20
    b62e:	18fb      	adds	r3, r7, r3
    b630:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    b632:	687b      	ldr	r3, [r7, #4]
    b634:	0e1b      	lsrs	r3, r3, #24
    b636:	b2da      	uxtb	r2, r3
    b638:	2314      	movs	r3, #20
    b63a:	18fb      	adds	r3, r7, r3
    b63c:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    b63e:	687b      	ldr	r3, [r7, #4]
    b640:	0c1b      	lsrs	r3, r3, #16
    b642:	b2da      	uxtb	r2, r3
    b644:	2314      	movs	r3, #20
    b646:	18fb      	adds	r3, r7, r3
    b648:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    b64a:	687b      	ldr	r3, [r7, #4]
    b64c:	0a1b      	lsrs	r3, r3, #8
    b64e:	b2da      	uxtb	r2, r3
    b650:	2314      	movs	r3, #20
    b652:	18fb      	adds	r3, r7, r3
    b654:	719a      	strb	r2, [r3, #6]
		bc[7] = (uint8)(u32data);
    b656:	687b      	ldr	r3, [r7, #4]
    b658:	b2da      	uxtb	r2, r3
    b65a:	2314      	movs	r3, #20
    b65c:	18fb      	adds	r3, r7, r3
    b65e:	71da      	strb	r2, [r3, #7]
		len = 9;
    b660:	231f      	movs	r3, #31
    b662:	18fb      	adds	r3, r7, r3
    b664:	2209      	movs	r2, #9
    b666:	701a      	strb	r2, [r3, #0]
		break;
    b668:	e004      	b.n	b674 <spi_cmd+0x280>
	default:
		result = N_FAIL;
    b66a:	231e      	movs	r3, #30
    b66c:	18fb      	adds	r3, r7, r3
    b66e:	2200      	movs	r2, #0
    b670:	701a      	strb	r2, [r3, #0]
		break;
    b672:	46c0      	nop			; (mov r8, r8)
	}

	if (result) {
    b674:	231e      	movs	r3, #30
    b676:	18fb      	adds	r3, r7, r3
    b678:	781b      	ldrb	r3, [r3, #0]
    b67a:	b25b      	sxtb	r3, r3
    b67c:	2b00      	cmp	r3, #0
    b67e:	d03f      	beq.n	b700 <spi_cmd+0x30c>
		if (!gu8Crc_off)
    b680:	4b24      	ldr	r3, [pc, #144]	; (b714 <spi_cmd+0x320>)
    b682:	781b      	ldrb	r3, [r3, #0]
    b684:	2b00      	cmp	r3, #0
    b686:	d115      	bne.n	b6b4 <spi_cmd+0x2c0>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    b688:	231f      	movs	r3, #31
    b68a:	18fb      	adds	r3, r7, r3
    b68c:	781b      	ldrb	r3, [r3, #0]
    b68e:	1e5c      	subs	r4, r3, #1
    b690:	231f      	movs	r3, #31
    b692:	18fb      	adds	r3, r7, r3
    b694:	781b      	ldrb	r3, [r3, #0]
    b696:	3b01      	subs	r3, #1
    b698:	001a      	movs	r2, r3
    b69a:	2314      	movs	r3, #20
    b69c:	18fb      	adds	r3, r7, r3
    b69e:	0019      	movs	r1, r3
    b6a0:	207f      	movs	r0, #127	; 0x7f
    b6a2:	4b1d      	ldr	r3, [pc, #116]	; (b718 <spi_cmd+0x324>)
    b6a4:	4798      	blx	r3
    b6a6:	0003      	movs	r3, r0
    b6a8:	18db      	adds	r3, r3, r3
    b6aa:	b2da      	uxtb	r2, r3
    b6ac:	2314      	movs	r3, #20
    b6ae:	18fb      	adds	r3, r7, r3
    b6b0:	551a      	strb	r2, [r3, r4]
    b6b2:	e006      	b.n	b6c2 <spi_cmd+0x2ce>
		else
			len-=1;
    b6b4:	231f      	movs	r3, #31
    b6b6:	18fb      	adds	r3, r7, r3
    b6b8:	221f      	movs	r2, #31
    b6ba:	18ba      	adds	r2, r7, r2
    b6bc:	7812      	ldrb	r2, [r2, #0]
    b6be:	3a01      	subs	r2, #1
    b6c0:	701a      	strb	r2, [r3, #0]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    b6c2:	231f      	movs	r3, #31
    b6c4:	18fb      	adds	r3, r7, r3
    b6c6:	781b      	ldrb	r3, [r3, #0]
    b6c8:	b29a      	uxth	r2, r3
    b6ca:	2314      	movs	r3, #20
    b6cc:	18fb      	adds	r3, r7, r3
    b6ce:	0011      	movs	r1, r2
    b6d0:	0018      	movs	r0, r3
    b6d2:	4b12      	ldr	r3, [pc, #72]	; (b71c <spi_cmd+0x328>)
    b6d4:	4798      	blx	r3
    b6d6:	1e03      	subs	r3, r0, #0
    b6d8:	d012      	beq.n	b700 <spi_cmd+0x30c>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    b6da:	2328      	movs	r3, #40	; 0x28
    b6dc:	33ff      	adds	r3, #255	; 0xff
    b6de:	001a      	movs	r2, r3
    b6e0:	490f      	ldr	r1, [pc, #60]	; (b720 <spi_cmd+0x32c>)
    b6e2:	4b10      	ldr	r3, [pc, #64]	; (b724 <spi_cmd+0x330>)
    b6e4:	0018      	movs	r0, r3
    b6e6:	4b10      	ldr	r3, [pc, #64]	; (b728 <spi_cmd+0x334>)
    b6e8:	4798      	blx	r3
    b6ea:	4b10      	ldr	r3, [pc, #64]	; (b72c <spi_cmd+0x338>)
    b6ec:	0018      	movs	r0, r3
    b6ee:	4b10      	ldr	r3, [pc, #64]	; (b730 <spi_cmd+0x33c>)
    b6f0:	4798      	blx	r3
    b6f2:	200d      	movs	r0, #13
    b6f4:	4b0f      	ldr	r3, [pc, #60]	; (b734 <spi_cmd+0x340>)
    b6f6:	4798      	blx	r3
			result = N_FAIL;
    b6f8:	231e      	movs	r3, #30
    b6fa:	18fb      	adds	r3, r7, r3
    b6fc:	2200      	movs	r2, #0
    b6fe:	701a      	strb	r2, [r3, #0]
		}
	}

	return result;
    b700:	231e      	movs	r3, #30
    b702:	18fb      	adds	r3, r7, r3
    b704:	781b      	ldrb	r3, [r3, #0]
    b706:	b25b      	sxtb	r3, r3
}
    b708:	0018      	movs	r0, r3
    b70a:	46bd      	mov	sp, r7
    b70c:	b009      	add	sp, #36	; 0x24
    b70e:	bd90      	pop	{r4, r7, pc}
    b710:	00019010 	.word	0x00019010
    b714:	20000214 	.word	0x20000214
    b718:	0000b3a5 	.word	0x0000b3a5
    b71c:	0000b331 	.word	0x0000b331
    b720:	0001904c 	.word	0x0001904c
    b724:	00018ab8 	.word	0x00018ab8
    b728:	00016b49 	.word	0x00016b49
    b72c:	00018acc 	.word	0x00018acc
    b730:	00016c65 	.word	0x00016c65
    b734:	00016b7d 	.word	0x00016b7d

0000b738 <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
    b738:	b590      	push	{r4, r7, lr}
    b73a:	b085      	sub	sp, #20
    b73c:	af00      	add	r7, sp, #0
    b73e:	0002      	movs	r2, r0
    b740:	1dfb      	adds	r3, r7, #7
    b742:	701a      	strb	r2, [r3, #0]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
    b744:	230e      	movs	r3, #14
    b746:	18fb      	adds	r3, r7, r3
    b748:	2201      	movs	r2, #1
    b74a:	701a      	strb	r2, [r3, #0]

    if (!gu8Crc_off)
    b74c:	4b31      	ldr	r3, [pc, #196]	; (b814 <spi_data_rsp+0xdc>)
    b74e:	781b      	ldrb	r3, [r3, #0]
    b750:	2b00      	cmp	r3, #0
    b752:	d104      	bne.n	b75e <spi_data_rsp+0x26>
		len = 2;
    b754:	230f      	movs	r3, #15
    b756:	18fb      	adds	r3, r7, r3
    b758:	2202      	movs	r2, #2
    b75a:	701a      	strb	r2, [r3, #0]
    b75c:	e003      	b.n	b766 <spi_data_rsp+0x2e>
	else
		len = 3;
    b75e:	230f      	movs	r3, #15
    b760:	18fb      	adds	r3, r7, r3
    b762:	2203      	movs	r2, #3
    b764:	701a      	strb	r2, [r3, #0]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    b766:	230f      	movs	r3, #15
    b768:	18fb      	adds	r3, r7, r3
    b76a:	781b      	ldrb	r3, [r3, #0]
    b76c:	b29a      	uxth	r2, r3
    b76e:	2308      	movs	r3, #8
    b770:	18fb      	adds	r3, r7, r3
    b772:	0011      	movs	r1, r2
    b774:	0018      	movs	r0, r3
    b776:	4b28      	ldr	r3, [pc, #160]	; (b818 <spi_data_rsp+0xe0>)
    b778:	4798      	blx	r3
    b77a:	1e03      	subs	r3, r0, #0
    b77c:	d013      	beq.n	b7a6 <spi_data_rsp+0x6e>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    b77e:	233c      	movs	r3, #60	; 0x3c
    b780:	33ff      	adds	r3, #255	; 0xff
    b782:	001a      	movs	r2, r3
    b784:	4925      	ldr	r1, [pc, #148]	; (b81c <spi_data_rsp+0xe4>)
    b786:	4b26      	ldr	r3, [pc, #152]	; (b820 <spi_data_rsp+0xe8>)
    b788:	0018      	movs	r0, r3
    b78a:	4b26      	ldr	r3, [pc, #152]	; (b824 <spi_data_rsp+0xec>)
    b78c:	4798      	blx	r3
    b78e:	4b26      	ldr	r3, [pc, #152]	; (b828 <spi_data_rsp+0xf0>)
    b790:	0018      	movs	r0, r3
    b792:	4b26      	ldr	r3, [pc, #152]	; (b82c <spi_data_rsp+0xf4>)
    b794:	4798      	blx	r3
    b796:	200d      	movs	r0, #13
    b798:	4b25      	ldr	r3, [pc, #148]	; (b830 <spi_data_rsp+0xf8>)
    b79a:	4798      	blx	r3
		result = N_FAIL;
    b79c:	230e      	movs	r3, #14
    b79e:	18fb      	adds	r3, r7, r3
    b7a0:	2200      	movs	r2, #0
    b7a2:	701a      	strb	r2, [r3, #0]
		goto _fail_;
    b7a4:	e02e      	b.n	b804 <spi_data_rsp+0xcc>
	}
		
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    b7a6:	230f      	movs	r3, #15
    b7a8:	18fb      	adds	r3, r7, r3
    b7aa:	781b      	ldrb	r3, [r3, #0]
    b7ac:	3b01      	subs	r3, #1
    b7ae:	2208      	movs	r2, #8
    b7b0:	18ba      	adds	r2, r7, r2
    b7b2:	5cd3      	ldrb	r3, [r2, r3]
    b7b4:	2b00      	cmp	r3, #0
    b7b6:	d108      	bne.n	b7ca <spi_data_rsp+0x92>
    b7b8:	230f      	movs	r3, #15
    b7ba:	18fb      	adds	r3, r7, r3
    b7bc:	781b      	ldrb	r3, [r3, #0]
    b7be:	3b02      	subs	r3, #2
    b7c0:	2208      	movs	r2, #8
    b7c2:	18ba      	adds	r2, r7, r2
    b7c4:	5cd3      	ldrb	r3, [r2, r3]
    b7c6:	2bc3      	cmp	r3, #195	; 0xc3
    b7c8:	d01c      	beq.n	b804 <spi_data_rsp+0xcc>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    b7ca:	23a1      	movs	r3, #161	; 0xa1
    b7cc:	005a      	lsls	r2, r3, #1
    b7ce:	4913      	ldr	r1, [pc, #76]	; (b81c <spi_data_rsp+0xe4>)
    b7d0:	4b13      	ldr	r3, [pc, #76]	; (b820 <spi_data_rsp+0xe8>)
    b7d2:	0018      	movs	r0, r3
    b7d4:	4b13      	ldr	r3, [pc, #76]	; (b824 <spi_data_rsp+0xec>)
    b7d6:	4798      	blx	r3
    b7d8:	2308      	movs	r3, #8
    b7da:	18fb      	adds	r3, r7, r3
    b7dc:	781b      	ldrb	r3, [r3, #0]
    b7de:	0019      	movs	r1, r3
    b7e0:	2308      	movs	r3, #8
    b7e2:	18fb      	adds	r3, r7, r3
    b7e4:	785b      	ldrb	r3, [r3, #1]
    b7e6:	001a      	movs	r2, r3
    b7e8:	2308      	movs	r3, #8
    b7ea:	18fb      	adds	r3, r7, r3
    b7ec:	789b      	ldrb	r3, [r3, #2]
    b7ee:	4811      	ldr	r0, [pc, #68]	; (b834 <spi_data_rsp+0xfc>)
    b7f0:	4c0c      	ldr	r4, [pc, #48]	; (b824 <spi_data_rsp+0xec>)
    b7f2:	47a0      	blx	r4
    b7f4:	200d      	movs	r0, #13
    b7f6:	4b0e      	ldr	r3, [pc, #56]	; (b830 <spi_data_rsp+0xf8>)
    b7f8:	4798      	blx	r3
		result = N_FAIL;
    b7fa:	230e      	movs	r3, #14
    b7fc:	18fb      	adds	r3, r7, r3
    b7fe:	2200      	movs	r2, #0
    b800:	701a      	strb	r2, [r3, #0]
		goto _fail_;
    b802:	46c0      	nop			; (mov r8, r8)
	}
_fail_:

	return result;
    b804:	230e      	movs	r3, #14
    b806:	18fb      	adds	r3, r7, r3
    b808:	781b      	ldrb	r3, [r3, #0]
    b80a:	b25b      	sxtb	r3, r3
}
    b80c:	0018      	movs	r0, r3
    b80e:	46bd      	mov	sp, r7
    b810:	b005      	add	sp, #20
    b812:	bd90      	pop	{r4, r7, pc}
    b814:	20000214 	.word	0x20000214
    b818:	0000b2ed 	.word	0x0000b2ed
    b81c:	00019054 	.word	0x00019054
    b820:	00018ab8 	.word	0x00018ab8
    b824:	00016b49 	.word	0x00016b49
    b828:	00018af8 	.word	0x00018af8
    b82c:	00016c65 	.word	0x00016c65
    b830:	00016b7d 	.word	0x00016b7d
    b834:	00018b18 	.word	0x00018b18

0000b838 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
    b838:	b580      	push	{r7, lr}
    b83a:	b084      	sub	sp, #16
    b83c:	af00      	add	r7, sp, #0
    b83e:	0002      	movs	r2, r0
    b840:	1dfb      	adds	r3, r7, #7
    b842:	701a      	strb	r2, [r3, #0]
	uint8 rsp;
	sint8 result = N_OK;
    b844:	230f      	movs	r3, #15
    b846:	18fb      	adds	r3, r7, r3
    b848:	2201      	movs	r2, #1
    b84a:	701a      	strb	r2, [r3, #0]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    b84c:	1dfb      	adds	r3, r7, #7
    b84e:	781b      	ldrb	r3, [r3, #0]
    b850:	2bcf      	cmp	r3, #207	; 0xcf
    b852:	d007      	beq.n	b864 <spi_cmd_rsp+0x2c>
    b854:	1dfb      	adds	r3, r7, #7
    b856:	781b      	ldrb	r3, [r3, #0]
    b858:	2bc5      	cmp	r3, #197	; 0xc5
    b85a:	d003      	beq.n	b864 <spi_cmd_rsp+0x2c>
		 (cmd == CMD_TERMINATE) ||
    b85c:	1dfb      	adds	r3, r7, #7
    b85e:	781b      	ldrb	r3, [r3, #0]
    b860:	2bc6      	cmp	r3, #198	; 0xc6
    b862:	d10c      	bne.n	b87e <spi_cmd_rsp+0x46>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b864:	230d      	movs	r3, #13
    b866:	18fb      	adds	r3, r7, r3
    b868:	2101      	movs	r1, #1
    b86a:	0018      	movs	r0, r3
    b86c:	4b39      	ldr	r3, [pc, #228]	; (b954 <spi_cmd_rsp+0x11c>)
    b86e:	4798      	blx	r3
    b870:	1e03      	subs	r3, r0, #0
    b872:	d004      	beq.n	b87e <spi_cmd_rsp+0x46>
			result = N_FAIL;
    b874:	230f      	movs	r3, #15
    b876:	18fb      	adds	r3, r7, r3
    b878:	2200      	movs	r2, #0
    b87a:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    b87c:	e061      	b.n	b942 <spi_cmd_rsp+0x10a>
		}
	}

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
    b87e:	230e      	movs	r3, #14
    b880:	18fb      	adds	r3, r7, r3
    b882:	220a      	movs	r2, #10
    b884:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b886:	230d      	movs	r3, #13
    b888:	18fb      	adds	r3, r7, r3
    b88a:	2101      	movs	r1, #1
    b88c:	0018      	movs	r0, r3
    b88e:	4b31      	ldr	r3, [pc, #196]	; (b954 <spi_cmd_rsp+0x11c>)
    b890:	4798      	blx	r3
    b892:	1e03      	subs	r3, r0, #0
    b894:	d012      	beq.n	b8bc <spi_cmd_rsp+0x84>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    b896:	23b1      	movs	r3, #177	; 0xb1
    b898:	005a      	lsls	r2, r3, #1
    b89a:	492f      	ldr	r1, [pc, #188]	; (b958 <spi_cmd_rsp+0x120>)
    b89c:	4b2f      	ldr	r3, [pc, #188]	; (b95c <spi_cmd_rsp+0x124>)
    b89e:	0018      	movs	r0, r3
    b8a0:	4b2f      	ldr	r3, [pc, #188]	; (b960 <spi_cmd_rsp+0x128>)
    b8a2:	4798      	blx	r3
    b8a4:	4b2f      	ldr	r3, [pc, #188]	; (b964 <spi_cmd_rsp+0x12c>)
    b8a6:	0018      	movs	r0, r3
    b8a8:	4b2f      	ldr	r3, [pc, #188]	; (b968 <spi_cmd_rsp+0x130>)
    b8aa:	4798      	blx	r3
    b8ac:	200d      	movs	r0, #13
    b8ae:	4b2f      	ldr	r3, [pc, #188]	; (b96c <spi_cmd_rsp+0x134>)
    b8b0:	4798      	blx	r3
			result = N_FAIL;
    b8b2:	230f      	movs	r3, #15
    b8b4:	18fb      	adds	r3, r7, r3
    b8b6:	2200      	movs	r2, #0
    b8b8:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    b8ba:	e042      	b.n	b942 <spi_cmd_rsp+0x10a>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    b8bc:	230d      	movs	r3, #13
    b8be:	18fb      	adds	r3, r7, r3
    b8c0:	781b      	ldrb	r3, [r3, #0]
    b8c2:	1dfa      	adds	r2, r7, #7
    b8c4:	7812      	ldrb	r2, [r2, #0]
    b8c6:	429a      	cmp	r2, r3
    b8c8:	d00b      	beq.n	b8e2 <spi_cmd_rsp+0xaa>
    b8ca:	230e      	movs	r3, #14
    b8cc:	18fb      	adds	r3, r7, r3
    b8ce:	781b      	ldrb	r3, [r3, #0]
    b8d0:	b25b      	sxtb	r3, r3
    b8d2:	b2da      	uxtb	r2, r3
    b8d4:	3a01      	subs	r2, #1
    b8d6:	b2d1      	uxtb	r1, r2
    b8d8:	220e      	movs	r2, #14
    b8da:	18ba      	adds	r2, r7, r2
    b8dc:	7011      	strb	r1, [r2, #0]
    b8de:	2b00      	cmp	r3, #0
    b8e0:	dcd1      	bgt.n	b886 <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
    b8e2:	230e      	movs	r3, #14
    b8e4:	18fb      	adds	r3, r7, r3
    b8e6:	220a      	movs	r2, #10
    b8e8:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b8ea:	230d      	movs	r3, #13
    b8ec:	18fb      	adds	r3, r7, r3
    b8ee:	2101      	movs	r1, #1
    b8f0:	0018      	movs	r0, r3
    b8f2:	4b18      	ldr	r3, [pc, #96]	; (b954 <spi_cmd_rsp+0x11c>)
    b8f4:	4798      	blx	r3
    b8f6:	1e03      	subs	r3, r0, #0
    b8f8:	d012      	beq.n	b920 <spi_cmd_rsp+0xe8>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    b8fa:	23b8      	movs	r3, #184	; 0xb8
    b8fc:	005a      	lsls	r2, r3, #1
    b8fe:	4916      	ldr	r1, [pc, #88]	; (b958 <spi_cmd_rsp+0x120>)
    b900:	4b16      	ldr	r3, [pc, #88]	; (b95c <spi_cmd_rsp+0x124>)
    b902:	0018      	movs	r0, r3
    b904:	4b16      	ldr	r3, [pc, #88]	; (b960 <spi_cmd_rsp+0x128>)
    b906:	4798      	blx	r3
    b908:	4b16      	ldr	r3, [pc, #88]	; (b964 <spi_cmd_rsp+0x12c>)
    b90a:	0018      	movs	r0, r3
    b90c:	4b16      	ldr	r3, [pc, #88]	; (b968 <spi_cmd_rsp+0x130>)
    b90e:	4798      	blx	r3
    b910:	200d      	movs	r0, #13
    b912:	4b16      	ldr	r3, [pc, #88]	; (b96c <spi_cmd_rsp+0x134>)
    b914:	4798      	blx	r3
			result = N_FAIL;
    b916:	230f      	movs	r3, #15
    b918:	18fb      	adds	r3, r7, r3
    b91a:	2200      	movs	r2, #0
    b91c:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    b91e:	e010      	b.n	b942 <spi_cmd_rsp+0x10a>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    b920:	230d      	movs	r3, #13
    b922:	18fb      	adds	r3, r7, r3
    b924:	781b      	ldrb	r3, [r3, #0]
    b926:	2b00      	cmp	r3, #0
    b928:	d00b      	beq.n	b942 <spi_cmd_rsp+0x10a>
    b92a:	230e      	movs	r3, #14
    b92c:	18fb      	adds	r3, r7, r3
    b92e:	781b      	ldrb	r3, [r3, #0]
    b930:	b25b      	sxtb	r3, r3
    b932:	b2da      	uxtb	r2, r3
    b934:	3a01      	subs	r2, #1
    b936:	b2d1      	uxtb	r1, r2
    b938:	220e      	movs	r2, #14
    b93a:	18ba      	adds	r2, r7, r2
    b93c:	7011      	strb	r1, [r2, #0]
    b93e:	2b00      	cmp	r3, #0
    b940:	dcd3      	bgt.n	b8ea <spi_cmd_rsp+0xb2>

_fail_:

	return result;
    b942:	230f      	movs	r3, #15
    b944:	18fb      	adds	r3, r7, r3
    b946:	781b      	ldrb	r3, [r3, #0]
    b948:	b25b      	sxtb	r3, r3
}
    b94a:	0018      	movs	r0, r3
    b94c:	46bd      	mov	sp, r7
    b94e:	b004      	add	sp, #16
    b950:	bd80      	pop	{r7, pc}
    b952:	46c0      	nop			; (mov r8, r8)
    b954:	0000b2ed 	.word	0x0000b2ed
    b958:	00019064 	.word	0x00019064
    b95c:	00018ab8 	.word	0x00018ab8
    b960:	00016b49 	.word	0x00016b49
    b964:	00018b48 	.word	0x00018b48
    b968:	00016c65 	.word	0x00016c65
    b96c:	00016b7d 	.word	0x00016b7d

0000b970 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    b970:	b580      	push	{r7, lr}
    b972:	b086      	sub	sp, #24
    b974:	af00      	add	r7, sp, #0
    b976:	6078      	str	r0, [r7, #4]
    b978:	0008      	movs	r0, r1
    b97a:	0011      	movs	r1, r2
    b97c:	1cbb      	adds	r3, r7, #2
    b97e:	1c02      	adds	r2, r0, #0
    b980:	801a      	strh	r2, [r3, #0]
    b982:	1c7b      	adds	r3, r7, #1
    b984:	1c0a      	adds	r2, r1, #0
    b986:	701a      	strb	r2, [r3, #0]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
    b988:	2311      	movs	r3, #17
    b98a:	18fb      	adds	r3, r7, r3
    b98c:	2201      	movs	r2, #1
    b98e:	701a      	strb	r2, [r3, #0]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    b990:	2314      	movs	r3, #20
    b992:	18fb      	adds	r3, r7, r3
    b994:	2200      	movs	r2, #0
    b996:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    b998:	1cbb      	adds	r3, r7, #2
    b99a:	881a      	ldrh	r2, [r3, #0]
    b99c:	2380      	movs	r3, #128	; 0x80
    b99e:	019b      	lsls	r3, r3, #6
    b9a0:	429a      	cmp	r2, r3
    b9a2:	d805      	bhi.n	b9b0 <spi_data_read+0x40>
			nbytes = sz;
    b9a4:	2312      	movs	r3, #18
    b9a6:	18fb      	adds	r3, r7, r3
    b9a8:	1cba      	adds	r2, r7, #2
    b9aa:	8812      	ldrh	r2, [r2, #0]
    b9ac:	801a      	strh	r2, [r3, #0]
    b9ae:	e004      	b.n	b9ba <spi_data_read+0x4a>
		else
			nbytes = DATA_PKT_SZ;
    b9b0:	2312      	movs	r3, #18
    b9b2:	18fb      	adds	r3, r7, r3
    b9b4:	2280      	movs	r2, #128	; 0x80
    b9b6:	0192      	lsls	r2, r2, #6
    b9b8:	801a      	strh	r2, [r3, #0]

		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
    b9ba:	2316      	movs	r3, #22
    b9bc:	18fb      	adds	r3, r7, r3
    b9be:	220a      	movs	r2, #10
    b9c0:	801a      	strh	r2, [r3, #0]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b9c2:	230b      	movs	r3, #11
    b9c4:	18fb      	adds	r3, r7, r3
    b9c6:	2101      	movs	r1, #1
    b9c8:	0018      	movs	r0, r3
    b9ca:	4b5c      	ldr	r3, [pc, #368]	; (bb3c <spi_data_read+0x1cc>)
    b9cc:	4798      	blx	r3
    b9ce:	1e03      	subs	r3, r0, #0
    b9d0:	d011      	beq.n	b9f6 <spi_data_read+0x86>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    b9d2:	4a5b      	ldr	r2, [pc, #364]	; (bb40 <spi_data_read+0x1d0>)
    b9d4:	495b      	ldr	r1, [pc, #364]	; (bb44 <spi_data_read+0x1d4>)
    b9d6:	4b5c      	ldr	r3, [pc, #368]	; (bb48 <spi_data_read+0x1d8>)
    b9d8:	0018      	movs	r0, r3
    b9da:	4b5c      	ldr	r3, [pc, #368]	; (bb4c <spi_data_read+0x1dc>)
    b9dc:	4798      	blx	r3
    b9de:	4b5c      	ldr	r3, [pc, #368]	; (bb50 <spi_data_read+0x1e0>)
    b9e0:	0018      	movs	r0, r3
    b9e2:	4b5c      	ldr	r3, [pc, #368]	; (bb54 <spi_data_read+0x1e4>)
    b9e4:	4798      	blx	r3
    b9e6:	200d      	movs	r0, #13
    b9e8:	4b5b      	ldr	r3, [pc, #364]	; (bb58 <spi_data_read+0x1e8>)
    b9ea:	4798      	blx	r3
				result = N_FAIL;
    b9ec:	2311      	movs	r3, #17
    b9ee:	18fb      	adds	r3, r7, r3
    b9f0:	2200      	movs	r2, #0
    b9f2:	701a      	strb	r2, [r3, #0]
				break;
    b9f4:	e017      	b.n	ba26 <spi_data_read+0xb6>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    b9f6:	230b      	movs	r3, #11
    b9f8:	18fb      	adds	r3, r7, r3
    b9fa:	781b      	ldrb	r3, [r3, #0]
    b9fc:	091b      	lsrs	r3, r3, #4
    b9fe:	b2db      	uxtb	r3, r3
    ba00:	001a      	movs	r2, r3
    ba02:	230f      	movs	r3, #15
    ba04:	4013      	ands	r3, r2
    ba06:	2b0f      	cmp	r3, #15
    ba08:	d00c      	beq.n	ba24 <spi_data_read+0xb4>
				break;
		} while (retry--);
    ba0a:	2316      	movs	r3, #22
    ba0c:	18fb      	adds	r3, r7, r3
    ba0e:	2200      	movs	r2, #0
    ba10:	5e9b      	ldrsh	r3, [r3, r2]
    ba12:	b29a      	uxth	r2, r3
    ba14:	3a01      	subs	r2, #1
    ba16:	b291      	uxth	r1, r2
    ba18:	2216      	movs	r2, #22
    ba1a:	18ba      	adds	r2, r7, r2
    ba1c:	8011      	strh	r1, [r2, #0]
    ba1e:	2b00      	cmp	r3, #0
    ba20:	d1cf      	bne.n	b9c2 <spi_data_read+0x52>
    ba22:	e000      	b.n	ba26 <spi_data_read+0xb6>
				break;
    ba24:	46c0      	nop			; (mov r8, r8)

		if (result == N_FAIL)
    ba26:	2311      	movs	r3, #17
    ba28:	18fb      	adds	r3, r7, r3
    ba2a:	781b      	ldrb	r3, [r3, #0]
    ba2c:	b25b      	sxtb	r3, r3
    ba2e:	2b00      	cmp	r3, #0
    ba30:	d100      	bne.n	ba34 <spi_data_read+0xc4>
    ba32:	e079      	b.n	bb28 <spi_data_read+0x1b8>
			break;

		if (retry <= 0) {
    ba34:	2316      	movs	r3, #22
    ba36:	18fb      	adds	r3, r7, r3
    ba38:	2200      	movs	r2, #0
    ba3a:	5e9b      	ldrsh	r3, [r3, r2]
    ba3c:	2b00      	cmp	r3, #0
    ba3e:	dc16      	bgt.n	ba6e <spi_data_read+0xfe>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    ba40:	4a46      	ldr	r2, [pc, #280]	; (bb5c <spi_data_read+0x1ec>)
    ba42:	4940      	ldr	r1, [pc, #256]	; (bb44 <spi_data_read+0x1d4>)
    ba44:	4b40      	ldr	r3, [pc, #256]	; (bb48 <spi_data_read+0x1d8>)
    ba46:	0018      	movs	r0, r3
    ba48:	4b40      	ldr	r3, [pc, #256]	; (bb4c <spi_data_read+0x1dc>)
    ba4a:	4798      	blx	r3
    ba4c:	230b      	movs	r3, #11
    ba4e:	18fb      	adds	r3, r7, r3
    ba50:	781b      	ldrb	r3, [r3, #0]
    ba52:	001a      	movs	r2, r3
    ba54:	4b42      	ldr	r3, [pc, #264]	; (bb60 <spi_data_read+0x1f0>)
    ba56:	0011      	movs	r1, r2
    ba58:	0018      	movs	r0, r3
    ba5a:	4b3c      	ldr	r3, [pc, #240]	; (bb4c <spi_data_read+0x1dc>)
    ba5c:	4798      	blx	r3
    ba5e:	200d      	movs	r0, #13
    ba60:	4b3d      	ldr	r3, [pc, #244]	; (bb58 <spi_data_read+0x1e8>)
    ba62:	4798      	blx	r3
			result = N_FAIL;
    ba64:	2311      	movs	r3, #17
    ba66:	18fb      	adds	r3, r7, r3
    ba68:	2200      	movs	r2, #0
    ba6a:	701a      	strb	r2, [r3, #0]
			break;
    ba6c:	e05d      	b.n	bb2a <spi_data_read+0x1ba>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    ba6e:	2314      	movs	r3, #20
    ba70:	18fb      	adds	r3, r7, r3
    ba72:	2200      	movs	r2, #0
    ba74:	5e9b      	ldrsh	r3, [r3, r2]
    ba76:	687a      	ldr	r2, [r7, #4]
    ba78:	18d2      	adds	r2, r2, r3
    ba7a:	2312      	movs	r3, #18
    ba7c:	18fb      	adds	r3, r7, r3
    ba7e:	881b      	ldrh	r3, [r3, #0]
    ba80:	0019      	movs	r1, r3
    ba82:	0010      	movs	r0, r2
    ba84:	4b2d      	ldr	r3, [pc, #180]	; (bb3c <spi_data_read+0x1cc>)
    ba86:	4798      	blx	r3
    ba88:	1e03      	subs	r3, r0, #0
    ba8a:	d012      	beq.n	bab2 <spi_data_read+0x142>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    ba8c:	23c5      	movs	r3, #197	; 0xc5
    ba8e:	009a      	lsls	r2, r3, #2
    ba90:	492c      	ldr	r1, [pc, #176]	; (bb44 <spi_data_read+0x1d4>)
    ba92:	4b2d      	ldr	r3, [pc, #180]	; (bb48 <spi_data_read+0x1d8>)
    ba94:	0018      	movs	r0, r3
    ba96:	4b2d      	ldr	r3, [pc, #180]	; (bb4c <spi_data_read+0x1dc>)
    ba98:	4798      	blx	r3
    ba9a:	4b32      	ldr	r3, [pc, #200]	; (bb64 <spi_data_read+0x1f4>)
    ba9c:	0018      	movs	r0, r3
    ba9e:	4b2d      	ldr	r3, [pc, #180]	; (bb54 <spi_data_read+0x1e4>)
    baa0:	4798      	blx	r3
    baa2:	200d      	movs	r0, #13
    baa4:	4b2c      	ldr	r3, [pc, #176]	; (bb58 <spi_data_read+0x1e8>)
    baa6:	4798      	blx	r3
			result = N_FAIL;
    baa8:	2311      	movs	r3, #17
    baaa:	18fb      	adds	r3, r7, r3
    baac:	2200      	movs	r2, #0
    baae:	701a      	strb	r2, [r3, #0]
			break;
    bab0:	e03b      	b.n	bb2a <spi_data_read+0x1ba>
		}
		if(!clockless)
    bab2:	1c7b      	adds	r3, r7, #1
    bab4:	781b      	ldrb	r3, [r3, #0]
    bab6:	2b00      	cmp	r3, #0
    bab8:	d11d      	bne.n	baf6 <spi_data_read+0x186>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    baba:	4b2b      	ldr	r3, [pc, #172]	; (bb68 <spi_data_read+0x1f8>)
    babc:	781b      	ldrb	r3, [r3, #0]
    babe:	2b00      	cmp	r3, #0
    bac0:	d119      	bne.n	baf6 <spi_data_read+0x186>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    bac2:	230c      	movs	r3, #12
    bac4:	18fb      	adds	r3, r7, r3
    bac6:	2102      	movs	r1, #2
    bac8:	0018      	movs	r0, r3
    baca:	4b1c      	ldr	r3, [pc, #112]	; (bb3c <spi_data_read+0x1cc>)
    bacc:	4798      	blx	r3
    bace:	1e03      	subs	r3, r0, #0
    bad0:	d011      	beq.n	baf6 <spi_data_read+0x186>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    bad2:	4a26      	ldr	r2, [pc, #152]	; (bb6c <spi_data_read+0x1fc>)
    bad4:	491b      	ldr	r1, [pc, #108]	; (bb44 <spi_data_read+0x1d4>)
    bad6:	4b1c      	ldr	r3, [pc, #112]	; (bb48 <spi_data_read+0x1d8>)
    bad8:	0018      	movs	r0, r3
    bada:	4b1c      	ldr	r3, [pc, #112]	; (bb4c <spi_data_read+0x1dc>)
    badc:	4798      	blx	r3
    bade:	4b24      	ldr	r3, [pc, #144]	; (bb70 <spi_data_read+0x200>)
    bae0:	0018      	movs	r0, r3
    bae2:	4b1c      	ldr	r3, [pc, #112]	; (bb54 <spi_data_read+0x1e4>)
    bae4:	4798      	blx	r3
    bae6:	200d      	movs	r0, #13
    bae8:	4b1b      	ldr	r3, [pc, #108]	; (bb58 <spi_data_read+0x1e8>)
    baea:	4798      	blx	r3
					result = N_FAIL;
    baec:	2311      	movs	r3, #17
    baee:	18fb      	adds	r3, r7, r3
    baf0:	2200      	movs	r2, #0
    baf2:	701a      	strb	r2, [r3, #0]
					break;
    baf4:	e019      	b.n	bb2a <spi_data_read+0x1ba>
				}
			}
		}
		ix += nbytes;
    baf6:	2314      	movs	r3, #20
    baf8:	18fb      	adds	r3, r7, r3
    bafa:	881a      	ldrh	r2, [r3, #0]
    bafc:	2312      	movs	r3, #18
    bafe:	18fb      	adds	r3, r7, r3
    bb00:	881b      	ldrh	r3, [r3, #0]
    bb02:	18d3      	adds	r3, r2, r3
    bb04:	b29a      	uxth	r2, r3
    bb06:	2314      	movs	r3, #20
    bb08:	18fb      	adds	r3, r7, r3
    bb0a:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    bb0c:	2312      	movs	r3, #18
    bb0e:	18fb      	adds	r3, r7, r3
    bb10:	881a      	ldrh	r2, [r3, #0]
    bb12:	1cbb      	adds	r3, r7, #2
    bb14:	1cb9      	adds	r1, r7, #2
    bb16:	8809      	ldrh	r1, [r1, #0]
    bb18:	1a8a      	subs	r2, r1, r2
    bb1a:	801a      	strh	r2, [r3, #0]

	} while (sz);
    bb1c:	1cbb      	adds	r3, r7, #2
    bb1e:	881b      	ldrh	r3, [r3, #0]
    bb20:	2b00      	cmp	r3, #0
    bb22:	d000      	beq.n	bb26 <spi_data_read+0x1b6>
    bb24:	e738      	b.n	b998 <spi_data_read+0x28>
    bb26:	e000      	b.n	bb2a <spi_data_read+0x1ba>
			break;
    bb28:	46c0      	nop			; (mov r8, r8)

	return result;
    bb2a:	2311      	movs	r3, #17
    bb2c:	18fb      	adds	r3, r7, r3
    bb2e:	781b      	ldrb	r3, [r3, #0]
    bb30:	b25b      	sxtb	r3, r3
}
    bb32:	0018      	movs	r0, r3
    bb34:	46bd      	mov	sp, r7
    bb36:	b006      	add	sp, #24
    bb38:	bd80      	pop	{r7, pc}
    bb3a:	46c0      	nop			; (mov r8, r8)
    bb3c:	0000b2ed 	.word	0x0000b2ed
    bb40:	000002ff 	.word	0x000002ff
    bb44:	00019070 	.word	0x00019070
    bb48:	00018ab8 	.word	0x00018ab8
    bb4c:	00016b49 	.word	0x00016b49
    bb50:	00018b7c 	.word	0x00018b7c
    bb54:	00016c65 	.word	0x00016c65
    bb58:	00016b7d 	.word	0x00016b7d
    bb5c:	0000030b 	.word	0x0000030b
    bb60:	00018bb0 	.word	0x00018bb0
    bb64:	00018be0 	.word	0x00018be0
    bb68:	20000214 	.word	0x20000214
    bb6c:	0000031f 	.word	0x0000031f
    bb70:	00018c10 	.word	0x00018c10

0000bb74 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
    bb74:	b580      	push	{r7, lr}
    bb76:	b086      	sub	sp, #24
    bb78:	af00      	add	r7, sp, #0
    bb7a:	6078      	str	r0, [r7, #4]
    bb7c:	000a      	movs	r2, r1
    bb7e:	1cbb      	adds	r3, r7, #2
    bb80:	801a      	strh	r2, [r3, #0]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
    bb82:	2313      	movs	r3, #19
    bb84:	18fb      	adds	r3, r7, r3
    bb86:	2201      	movs	r2, #1
    bb88:	701a      	strb	r2, [r3, #0]
	uint8 cmd, order, crc[2] = {0};
    bb8a:	230c      	movs	r3, #12
    bb8c:	18fb      	adds	r3, r7, r3
    bb8e:	2200      	movs	r2, #0
    bb90:	801a      	strh	r2, [r3, #0]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    bb92:	2316      	movs	r3, #22
    bb94:	18fb      	adds	r3, r7, r3
    bb96:	2200      	movs	r2, #0
    bb98:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    bb9a:	1cbb      	adds	r3, r7, #2
    bb9c:	881a      	ldrh	r2, [r3, #0]
    bb9e:	2380      	movs	r3, #128	; 0x80
    bba0:	019b      	lsls	r3, r3, #6
    bba2:	429a      	cmp	r2, r3
    bba4:	d805      	bhi.n	bbb2 <spi_data_write+0x3e>
			nbytes = sz;
    bba6:	2314      	movs	r3, #20
    bba8:	18fb      	adds	r3, r7, r3
    bbaa:	1cba      	adds	r2, r7, #2
    bbac:	8812      	ldrh	r2, [r2, #0]
    bbae:	801a      	strh	r2, [r3, #0]
    bbb0:	e004      	b.n	bbbc <spi_data_write+0x48>
		else
			nbytes = DATA_PKT_SZ;
    bbb2:	2314      	movs	r3, #20
    bbb4:	18fb      	adds	r3, r7, r3
    bbb6:	2280      	movs	r2, #128	; 0x80
    bbb8:	0192      	lsls	r2, r2, #6
    bbba:	801a      	strh	r2, [r3, #0]

		/**
			Write command
		**/
		cmd = 0xf0;
    bbbc:	2311      	movs	r3, #17
    bbbe:	18fb      	adds	r3, r7, r3
    bbc0:	22f0      	movs	r2, #240	; 0xf0
    bbc2:	701a      	strb	r2, [r3, #0]
		if (ix == 0)  {
    bbc4:	2316      	movs	r3, #22
    bbc6:	18fb      	adds	r3, r7, r3
    bbc8:	2200      	movs	r2, #0
    bbca:	5e9b      	ldrsh	r3, [r3, r2]
    bbcc:	2b00      	cmp	r3, #0
    bbce:	d10f      	bne.n	bbf0 <spi_data_write+0x7c>
			if (sz <= DATA_PKT_SZ)
    bbd0:	1cbb      	adds	r3, r7, #2
    bbd2:	881a      	ldrh	r2, [r3, #0]
    bbd4:	2380      	movs	r3, #128	; 0x80
    bbd6:	019b      	lsls	r3, r3, #6
    bbd8:	429a      	cmp	r2, r3
    bbda:	d804      	bhi.n	bbe6 <spi_data_write+0x72>
				order = 0x3;
    bbdc:	2312      	movs	r3, #18
    bbde:	18fb      	adds	r3, r7, r3
    bbe0:	2203      	movs	r2, #3
    bbe2:	701a      	strb	r2, [r3, #0]
    bbe4:	e013      	b.n	bc0e <spi_data_write+0x9a>
			else
				order = 0x1;
    bbe6:	2312      	movs	r3, #18
    bbe8:	18fb      	adds	r3, r7, r3
    bbea:	2201      	movs	r2, #1
    bbec:	701a      	strb	r2, [r3, #0]
    bbee:	e00e      	b.n	bc0e <spi_data_write+0x9a>
		} else {
			if (sz <= DATA_PKT_SZ)
    bbf0:	1cbb      	adds	r3, r7, #2
    bbf2:	881a      	ldrh	r2, [r3, #0]
    bbf4:	2380      	movs	r3, #128	; 0x80
    bbf6:	019b      	lsls	r3, r3, #6
    bbf8:	429a      	cmp	r2, r3
    bbfa:	d804      	bhi.n	bc06 <spi_data_write+0x92>
				order = 0x3;
    bbfc:	2312      	movs	r3, #18
    bbfe:	18fb      	adds	r3, r7, r3
    bc00:	2203      	movs	r2, #3
    bc02:	701a      	strb	r2, [r3, #0]
    bc04:	e003      	b.n	bc0e <spi_data_write+0x9a>
			else
				order = 0x2;
    bc06:	2312      	movs	r3, #18
    bc08:	18fb      	adds	r3, r7, r3
    bc0a:	2202      	movs	r2, #2
    bc0c:	701a      	strb	r2, [r3, #0]
		}
		cmd |= order;
    bc0e:	2311      	movs	r3, #17
    bc10:	18fb      	adds	r3, r7, r3
    bc12:	781a      	ldrb	r2, [r3, #0]
    bc14:	2312      	movs	r3, #18
    bc16:	18fb      	adds	r3, r7, r3
    bc18:	781b      	ldrb	r3, [r3, #0]
    bc1a:	4313      	orrs	r3, r2
    bc1c:	b2da      	uxtb	r2, r3
    bc1e:	2311      	movs	r3, #17
    bc20:	18fb      	adds	r3, r7, r3
    bc22:	701a      	strb	r2, [r3, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    bc24:	2311      	movs	r3, #17
    bc26:	18fb      	adds	r3, r7, r3
    bc28:	2101      	movs	r1, #1
    bc2a:	0018      	movs	r0, r3
    bc2c:	4b3a      	ldr	r3, [pc, #232]	; (bd18 <spi_data_write+0x1a4>)
    bc2e:	4798      	blx	r3
    bc30:	1e03      	subs	r3, r0, #0
    bc32:	d012      	beq.n	bc5a <spi_data_write+0xe6>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    bc34:	23d4      	movs	r3, #212	; 0xd4
    bc36:	009a      	lsls	r2, r3, #2
    bc38:	4938      	ldr	r1, [pc, #224]	; (bd1c <spi_data_write+0x1a8>)
    bc3a:	4b39      	ldr	r3, [pc, #228]	; (bd20 <spi_data_write+0x1ac>)
    bc3c:	0018      	movs	r0, r3
    bc3e:	4b39      	ldr	r3, [pc, #228]	; (bd24 <spi_data_write+0x1b0>)
    bc40:	4798      	blx	r3
    bc42:	4b39      	ldr	r3, [pc, #228]	; (bd28 <spi_data_write+0x1b4>)
    bc44:	0018      	movs	r0, r3
    bc46:	4b39      	ldr	r3, [pc, #228]	; (bd2c <spi_data_write+0x1b8>)
    bc48:	4798      	blx	r3
    bc4a:	200d      	movs	r0, #13
    bc4c:	4b38      	ldr	r3, [pc, #224]	; (bd30 <spi_data_write+0x1bc>)
    bc4e:	4798      	blx	r3
			result = N_FAIL;
    bc50:	2313      	movs	r3, #19
    bc52:	18fb      	adds	r3, r7, r3
    bc54:	2200      	movs	r2, #0
    bc56:	701a      	strb	r2, [r3, #0]
			break;
    bc58:	e056      	b.n	bd08 <spi_data_write+0x194>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    bc5a:	2316      	movs	r3, #22
    bc5c:	18fb      	adds	r3, r7, r3
    bc5e:	2200      	movs	r2, #0
    bc60:	5e9b      	ldrsh	r3, [r3, r2]
    bc62:	687a      	ldr	r2, [r7, #4]
    bc64:	18d2      	adds	r2, r2, r3
    bc66:	2314      	movs	r3, #20
    bc68:	18fb      	adds	r3, r7, r3
    bc6a:	881b      	ldrh	r3, [r3, #0]
    bc6c:	0019      	movs	r1, r3
    bc6e:	0010      	movs	r0, r2
    bc70:	4b29      	ldr	r3, [pc, #164]	; (bd18 <spi_data_write+0x1a4>)
    bc72:	4798      	blx	r3
    bc74:	1e03      	subs	r3, r0, #0
    bc76:	d011      	beq.n	bc9c <spi_data_write+0x128>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    bc78:	4a2e      	ldr	r2, [pc, #184]	; (bd34 <spi_data_write+0x1c0>)
    bc7a:	4928      	ldr	r1, [pc, #160]	; (bd1c <spi_data_write+0x1a8>)
    bc7c:	4b28      	ldr	r3, [pc, #160]	; (bd20 <spi_data_write+0x1ac>)
    bc7e:	0018      	movs	r0, r3
    bc80:	4b28      	ldr	r3, [pc, #160]	; (bd24 <spi_data_write+0x1b0>)
    bc82:	4798      	blx	r3
    bc84:	4b2c      	ldr	r3, [pc, #176]	; (bd38 <spi_data_write+0x1c4>)
    bc86:	0018      	movs	r0, r3
    bc88:	4b28      	ldr	r3, [pc, #160]	; (bd2c <spi_data_write+0x1b8>)
    bc8a:	4798      	blx	r3
    bc8c:	200d      	movs	r0, #13
    bc8e:	4b28      	ldr	r3, [pc, #160]	; (bd30 <spi_data_write+0x1bc>)
    bc90:	4798      	blx	r3
			result = N_FAIL;
    bc92:	2313      	movs	r3, #19
    bc94:	18fb      	adds	r3, r7, r3
    bc96:	2200      	movs	r2, #0
    bc98:	701a      	strb	r2, [r3, #0]
			break;
    bc9a:	e035      	b.n	bd08 <spi_data_write+0x194>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    bc9c:	4b27      	ldr	r3, [pc, #156]	; (bd3c <spi_data_write+0x1c8>)
    bc9e:	781b      	ldrb	r3, [r3, #0]
    bca0:	2b00      	cmp	r3, #0
    bca2:	d119      	bne.n	bcd8 <spi_data_write+0x164>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    bca4:	230c      	movs	r3, #12
    bca6:	18fb      	adds	r3, r7, r3
    bca8:	2102      	movs	r1, #2
    bcaa:	0018      	movs	r0, r3
    bcac:	4b1a      	ldr	r3, [pc, #104]	; (bd18 <spi_data_write+0x1a4>)
    bcae:	4798      	blx	r3
    bcb0:	1e03      	subs	r3, r0, #0
    bcb2:	d011      	beq.n	bcd8 <spi_data_write+0x164>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    bcb4:	4a22      	ldr	r2, [pc, #136]	; (bd40 <spi_data_write+0x1cc>)
    bcb6:	4919      	ldr	r1, [pc, #100]	; (bd1c <spi_data_write+0x1a8>)
    bcb8:	4b19      	ldr	r3, [pc, #100]	; (bd20 <spi_data_write+0x1ac>)
    bcba:	0018      	movs	r0, r3
    bcbc:	4b19      	ldr	r3, [pc, #100]	; (bd24 <spi_data_write+0x1b0>)
    bcbe:	4798      	blx	r3
    bcc0:	4b20      	ldr	r3, [pc, #128]	; (bd44 <spi_data_write+0x1d0>)
    bcc2:	0018      	movs	r0, r3
    bcc4:	4b19      	ldr	r3, [pc, #100]	; (bd2c <spi_data_write+0x1b8>)
    bcc6:	4798      	blx	r3
    bcc8:	200d      	movs	r0, #13
    bcca:	4b19      	ldr	r3, [pc, #100]	; (bd30 <spi_data_write+0x1bc>)
    bccc:	4798      	blx	r3
				result = N_FAIL;
    bcce:	2313      	movs	r3, #19
    bcd0:	18fb      	adds	r3, r7, r3
    bcd2:	2200      	movs	r2, #0
    bcd4:	701a      	strb	r2, [r3, #0]
				break;
    bcd6:	e017      	b.n	bd08 <spi_data_write+0x194>
			}
		}

		ix += nbytes;
    bcd8:	2316      	movs	r3, #22
    bcda:	18fb      	adds	r3, r7, r3
    bcdc:	881a      	ldrh	r2, [r3, #0]
    bcde:	2314      	movs	r3, #20
    bce0:	18fb      	adds	r3, r7, r3
    bce2:	881b      	ldrh	r3, [r3, #0]
    bce4:	18d3      	adds	r3, r2, r3
    bce6:	b29a      	uxth	r2, r3
    bce8:	2316      	movs	r3, #22
    bcea:	18fb      	adds	r3, r7, r3
    bcec:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    bcee:	1cbb      	adds	r3, r7, #2
    bcf0:	1cb9      	adds	r1, r7, #2
    bcf2:	2214      	movs	r2, #20
    bcf4:	18ba      	adds	r2, r7, r2
    bcf6:	8809      	ldrh	r1, [r1, #0]
    bcf8:	8812      	ldrh	r2, [r2, #0]
    bcfa:	1a8a      	subs	r2, r1, r2
    bcfc:	801a      	strh	r2, [r3, #0]
	} while (sz);
    bcfe:	1cbb      	adds	r3, r7, #2
    bd00:	881b      	ldrh	r3, [r3, #0]
    bd02:	2b00      	cmp	r3, #0
    bd04:	d000      	beq.n	bd08 <spi_data_write+0x194>
    bd06:	e748      	b.n	bb9a <spi_data_write+0x26>


	return result;
    bd08:	2313      	movs	r3, #19
    bd0a:	18fb      	adds	r3, r7, r3
    bd0c:	781b      	ldrb	r3, [r3, #0]
    bd0e:	b25b      	sxtb	r3, r3
}
    bd10:	0018      	movs	r0, r3
    bd12:	46bd      	mov	sp, r7
    bd14:	b006      	add	sp, #24
    bd16:	bd80      	pop	{r7, pc}
    bd18:	0000b331 	.word	0x0000b331
    bd1c:	00019080 	.word	0x00019080
    bd20:	00018ab8 	.word	0x00018ab8
    bd24:	00016b49 	.word	0x00016b49
    bd28:	00018c44 	.word	0x00018c44
    bd2c:	00016c65 	.word	0x00016c65
    bd30:	00016b7d 	.word	0x00016b7d
    bd34:	00000359 	.word	0x00000359
    bd38:	00018c7c 	.word	0x00018c7c
    bd3c:	20000214 	.word	0x20000214
    bd40:	00000363 	.word	0x00000363
    bd44:	00018cb0 	.word	0x00018cb0

0000bd48 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    bd48:	b5b0      	push	{r4, r5, r7, lr}
    bd4a:	b086      	sub	sp, #24
    bd4c:	af02      	add	r7, sp, #8
    bd4e:	6078      	str	r0, [r7, #4]
    bd50:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
    bd52:	230f      	movs	r3, #15
    bd54:	18fb      	adds	r3, r7, r3
    bd56:	220a      	movs	r2, #10
    bd58:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    bd5a:	230e      	movs	r3, #14
    bd5c:	18fb      	adds	r3, r7, r3
    bd5e:	2201      	movs	r2, #1
    bd60:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_WRITE;
    bd62:	230d      	movs	r3, #13
    bd64:	18fb      	adds	r3, r7, r3
    bd66:	22c9      	movs	r2, #201	; 0xc9
    bd68:	701a      	strb	r2, [r3, #0]
	uint8 clockless = 0;
    bd6a:	230c      	movs	r3, #12
    bd6c:	18fb      	adds	r3, r7, r3
    bd6e:	2200      	movs	r2, #0
    bd70:	701a      	strb	r2, [r3, #0]
	
_RETRY_:	
	if (addr <= 0x30)
    bd72:	687b      	ldr	r3, [r7, #4]
    bd74:	2b30      	cmp	r3, #48	; 0x30
    bd76:	d808      	bhi.n	bd8a <spi_write_reg+0x42>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
    bd78:	230d      	movs	r3, #13
    bd7a:	18fb      	adds	r3, r7, r3
    bd7c:	22c3      	movs	r2, #195	; 0xc3
    bd7e:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    bd80:	230c      	movs	r3, #12
    bd82:	18fb      	adds	r3, r7, r3
    bd84:	2201      	movs	r2, #1
    bd86:	701a      	strb	r2, [r3, #0]
    bd88:	e007      	b.n	bd9a <spi_write_reg+0x52>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
    bd8a:	230d      	movs	r3, #13
    bd8c:	18fb      	adds	r3, r7, r3
    bd8e:	22c9      	movs	r2, #201	; 0xc9
    bd90:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    bd92:	230c      	movs	r3, #12
    bd94:	18fb      	adds	r3, r7, r3
    bd96:	2200      	movs	r2, #0
    bd98:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    bd9a:	230e      	movs	r3, #14
    bd9c:	18fc      	adds	r4, r7, r3
    bd9e:	683a      	ldr	r2, [r7, #0]
    bda0:	6879      	ldr	r1, [r7, #4]
    bda2:	230d      	movs	r3, #13
    bda4:	18fb      	adds	r3, r7, r3
    bda6:	7818      	ldrb	r0, [r3, #0]
    bda8:	230c      	movs	r3, #12
    bdaa:	18fb      	adds	r3, r7, r3
    bdac:	781b      	ldrb	r3, [r3, #0]
    bdae:	9300      	str	r3, [sp, #0]
    bdb0:	2304      	movs	r3, #4
    bdb2:	4d3c      	ldr	r5, [pc, #240]	; (bea4 <spi_write_reg+0x15c>)
    bdb4:	47a8      	blx	r5
    bdb6:	0003      	movs	r3, r0
    bdb8:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bdba:	230e      	movs	r3, #14
    bdbc:	18fb      	adds	r3, r7, r3
    bdbe:	781b      	ldrb	r3, [r3, #0]
    bdc0:	b25b      	sxtb	r3, r3
    bdc2:	2b01      	cmp	r3, #1
    bdc4:	d00f      	beq.n	bde6 <spi_write_reg+0x9e>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    bdc6:	4a38      	ldr	r2, [pc, #224]	; (bea8 <spi_write_reg+0x160>)
    bdc8:	4938      	ldr	r1, [pc, #224]	; (beac <spi_write_reg+0x164>)
    bdca:	4b39      	ldr	r3, [pc, #228]	; (beb0 <spi_write_reg+0x168>)
    bdcc:	0018      	movs	r0, r3
    bdce:	4b39      	ldr	r3, [pc, #228]	; (beb4 <spi_write_reg+0x16c>)
    bdd0:	4798      	blx	r3
    bdd2:	687a      	ldr	r2, [r7, #4]
    bdd4:	4b38      	ldr	r3, [pc, #224]	; (beb8 <spi_write_reg+0x170>)
    bdd6:	0011      	movs	r1, r2
    bdd8:	0018      	movs	r0, r3
    bdda:	4b36      	ldr	r3, [pc, #216]	; (beb4 <spi_write_reg+0x16c>)
    bddc:	4798      	blx	r3
    bdde:	200d      	movs	r0, #13
    bde0:	4b36      	ldr	r3, [pc, #216]	; (bebc <spi_write_reg+0x174>)
    bde2:	4798      	blx	r3
		goto _FAIL_;
    bde4:	e020      	b.n	be28 <spi_write_reg+0xe0>
	}

	result = spi_cmd_rsp(cmd);
    bde6:	230e      	movs	r3, #14
    bde8:	18fc      	adds	r4, r7, r3
    bdea:	230d      	movs	r3, #13
    bdec:	18fb      	adds	r3, r7, r3
    bdee:	781b      	ldrb	r3, [r3, #0]
    bdf0:	0018      	movs	r0, r3
    bdf2:	4b33      	ldr	r3, [pc, #204]	; (bec0 <spi_write_reg+0x178>)
    bdf4:	4798      	blx	r3
    bdf6:	0003      	movs	r3, r0
    bdf8:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bdfa:	230e      	movs	r3, #14
    bdfc:	18fb      	adds	r3, r7, r3
    bdfe:	781b      	ldrb	r3, [r3, #0]
    be00:	b25b      	sxtb	r3, r3
    be02:	2b01      	cmp	r3, #1
    be04:	d010      	beq.n	be28 <spi_write_reg+0xe0>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    be06:	23e7      	movs	r3, #231	; 0xe7
    be08:	009a      	lsls	r2, r3, #2
    be0a:	4928      	ldr	r1, [pc, #160]	; (beac <spi_write_reg+0x164>)
    be0c:	4b28      	ldr	r3, [pc, #160]	; (beb0 <spi_write_reg+0x168>)
    be0e:	0018      	movs	r0, r3
    be10:	4b28      	ldr	r3, [pc, #160]	; (beb4 <spi_write_reg+0x16c>)
    be12:	4798      	blx	r3
    be14:	687a      	ldr	r2, [r7, #4]
    be16:	4b2b      	ldr	r3, [pc, #172]	; (bec4 <spi_write_reg+0x17c>)
    be18:	0011      	movs	r1, r2
    be1a:	0018      	movs	r0, r3
    be1c:	4b25      	ldr	r3, [pc, #148]	; (beb4 <spi_write_reg+0x16c>)
    be1e:	4798      	blx	r3
    be20:	200d      	movs	r0, #13
    be22:	4b26      	ldr	r3, [pc, #152]	; (bebc <spi_write_reg+0x174>)
    be24:	4798      	blx	r3
		goto _FAIL_;
    be26:	46c0      	nop			; (mov r8, r8)
		goto _FAIL_;
	}

#endif
_FAIL_:
	if(result != N_OK)
    be28:	230e      	movs	r3, #14
    be2a:	18fb      	adds	r3, r7, r3
    be2c:	781b      	ldrb	r3, [r3, #0]
    be2e:	b25b      	sxtb	r3, r3
    be30:	2b01      	cmp	r3, #1
    be32:	d02e      	beq.n	be92 <spi_write_reg+0x14a>
	{
		nm_bsp_sleep(1);
    be34:	2001      	movs	r0, #1
    be36:	4b24      	ldr	r3, [pc, #144]	; (bec8 <spi_write_reg+0x180>)
    be38:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    be3a:	2300      	movs	r3, #0
    be3c:	9300      	str	r3, [sp, #0]
    be3e:	2300      	movs	r3, #0
    be40:	2200      	movs	r2, #0
    be42:	2100      	movs	r1, #0
    be44:	20cf      	movs	r0, #207	; 0xcf
    be46:	4c17      	ldr	r4, [pc, #92]	; (bea4 <spi_write_reg+0x15c>)
    be48:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    be4a:	20cf      	movs	r0, #207	; 0xcf
    be4c:	4b1c      	ldr	r3, [pc, #112]	; (bec0 <spi_write_reg+0x178>)
    be4e:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    be50:	4a1e      	ldr	r2, [pc, #120]	; (becc <spi_write_reg+0x184>)
    be52:	4916      	ldr	r1, [pc, #88]	; (beac <spi_write_reg+0x164>)
    be54:	4b16      	ldr	r3, [pc, #88]	; (beb0 <spi_write_reg+0x168>)
    be56:	0018      	movs	r0, r3
    be58:	4b16      	ldr	r3, [pc, #88]	; (beb4 <spi_write_reg+0x16c>)
    be5a:	4798      	blx	r3
    be5c:	230f      	movs	r3, #15
    be5e:	18fb      	adds	r3, r7, r3
    be60:	7819      	ldrb	r1, [r3, #0]
    be62:	683b      	ldr	r3, [r7, #0]
    be64:	687a      	ldr	r2, [r7, #4]
    be66:	481a      	ldr	r0, [pc, #104]	; (bed0 <spi_write_reg+0x188>)
    be68:	4c12      	ldr	r4, [pc, #72]	; (beb4 <spi_write_reg+0x16c>)
    be6a:	47a0      	blx	r4
    be6c:	200d      	movs	r0, #13
    be6e:	4b13      	ldr	r3, [pc, #76]	; (bebc <spi_write_reg+0x174>)
    be70:	4798      	blx	r3
		nm_bsp_sleep(1);
    be72:	2001      	movs	r0, #1
    be74:	4b14      	ldr	r3, [pc, #80]	; (bec8 <spi_write_reg+0x180>)
    be76:	4798      	blx	r3
		retry--;
    be78:	230f      	movs	r3, #15
    be7a:	18fb      	adds	r3, r7, r3
    be7c:	781a      	ldrb	r2, [r3, #0]
    be7e:	230f      	movs	r3, #15
    be80:	18fb      	adds	r3, r7, r3
    be82:	3a01      	subs	r2, #1
    be84:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    be86:	230f      	movs	r3, #15
    be88:	18fb      	adds	r3, r7, r3
    be8a:	781b      	ldrb	r3, [r3, #0]
    be8c:	2b00      	cmp	r3, #0
    be8e:	d000      	beq.n	be92 <spi_write_reg+0x14a>
    be90:	e76f      	b.n	bd72 <spi_write_reg+0x2a>
	}

	return result;
    be92:	230e      	movs	r3, #14
    be94:	18fb      	adds	r3, r7, r3
    be96:	781b      	ldrb	r3, [r3, #0]
    be98:	b25b      	sxtb	r3, r3
}
    be9a:	0018      	movs	r0, r3
    be9c:	46bd      	mov	sp, r7
    be9e:	b004      	add	sp, #16
    bea0:	bdb0      	pop	{r4, r5, r7, pc}
    bea2:	46c0      	nop			; (mov r8, r8)
    bea4:	0000b3f5 	.word	0x0000b3f5
    bea8:	00000396 	.word	0x00000396
    beac:	00019090 	.word	0x00019090
    beb0:	00018ab8 	.word	0x00018ab8
    beb4:	00016b49 	.word	0x00016b49
    beb8:	00018ce8 	.word	0x00018ce8
    bebc:	00016b7d 	.word	0x00016b7d
    bec0:	0000b839 	.word	0x0000b839
    bec4:	00018d14 	.word	0x00018d14
    bec8:	00008335 	.word	0x00008335
    becc:	000003af 	.word	0x000003af
    bed0:	00018d4c 	.word	0x00018d4c

0000bed4 <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
    bed4:	b5b0      	push	{r4, r5, r7, lr}
    bed6:	b088      	sub	sp, #32
    bed8:	af02      	add	r7, sp, #8
    beda:	60f8      	str	r0, [r7, #12]
    bedc:	60b9      	str	r1, [r7, #8]
    bede:	1dbb      	adds	r3, r7, #6
    bee0:	801a      	strh	r2, [r3, #0]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
    bee2:	2316      	movs	r3, #22
    bee4:	18fb      	adds	r3, r7, r3
    bee6:	220a      	movs	r2, #10
    bee8:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_WRITE;
    beea:	2315      	movs	r3, #21
    beec:	18fb      	adds	r3, r7, r3
    beee:	22c7      	movs	r2, #199	; 0xc7
    bef0:	701a      	strb	r2, [r3, #0]
	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
    bef2:	1dbb      	adds	r3, r7, #6
    bef4:	881b      	ldrh	r3, [r3, #0]
    bef6:	2b01      	cmp	r3, #1
    bef8:	d102      	bne.n	bf00 <nm_spi_write+0x2c>
		size = 2;
    befa:	1dbb      	adds	r3, r7, #6
    befc:	2202      	movs	r2, #2
    befe:	801a      	strh	r2, [r3, #0]

	result = spi_cmd(cmd, addr, 0, size,0);
    bf00:	1dbb      	adds	r3, r7, #6
    bf02:	881a      	ldrh	r2, [r3, #0]
    bf04:	2317      	movs	r3, #23
    bf06:	18fc      	adds	r4, r7, r3
    bf08:	68f9      	ldr	r1, [r7, #12]
    bf0a:	2315      	movs	r3, #21
    bf0c:	18fb      	adds	r3, r7, r3
    bf0e:	7818      	ldrb	r0, [r3, #0]
    bf10:	2300      	movs	r3, #0
    bf12:	9300      	str	r3, [sp, #0]
    bf14:	0013      	movs	r3, r2
    bf16:	2200      	movs	r2, #0
    bf18:	4d5b      	ldr	r5, [pc, #364]	; (c088 <nm_spi_write+0x1b4>)
    bf1a:	47a8      	blx	r5
    bf1c:	0003      	movs	r3, r0
    bf1e:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bf20:	2317      	movs	r3, #23
    bf22:	18fb      	adds	r3, r7, r3
    bf24:	781b      	ldrb	r3, [r3, #0]
    bf26:	b25b      	sxtb	r3, r3
    bf28:	2b01      	cmp	r3, #1
    bf2a:	d00f      	beq.n	bf4c <nm_spi_write+0x78>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    bf2c:	4a57      	ldr	r2, [pc, #348]	; (c08c <nm_spi_write+0x1b8>)
    bf2e:	4958      	ldr	r1, [pc, #352]	; (c090 <nm_spi_write+0x1bc>)
    bf30:	4b58      	ldr	r3, [pc, #352]	; (c094 <nm_spi_write+0x1c0>)
    bf32:	0018      	movs	r0, r3
    bf34:	4b58      	ldr	r3, [pc, #352]	; (c098 <nm_spi_write+0x1c4>)
    bf36:	4798      	blx	r3
    bf38:	68fa      	ldr	r2, [r7, #12]
    bf3a:	4b58      	ldr	r3, [pc, #352]	; (c09c <nm_spi_write+0x1c8>)
    bf3c:	0011      	movs	r1, r2
    bf3e:	0018      	movs	r0, r3
    bf40:	4b55      	ldr	r3, [pc, #340]	; (c098 <nm_spi_write+0x1c4>)
    bf42:	4798      	blx	r3
    bf44:	200d      	movs	r0, #13
    bf46:	4b56      	ldr	r3, [pc, #344]	; (c0a0 <nm_spi_write+0x1cc>)
    bf48:	4798      	blx	r3
		goto _FAIL_;
    bf4a:	e05f      	b.n	c00c <nm_spi_write+0x138>
	}

	result = spi_cmd_rsp(cmd);
    bf4c:	2317      	movs	r3, #23
    bf4e:	18fc      	adds	r4, r7, r3
    bf50:	2315      	movs	r3, #21
    bf52:	18fb      	adds	r3, r7, r3
    bf54:	781b      	ldrb	r3, [r3, #0]
    bf56:	0018      	movs	r0, r3
    bf58:	4b52      	ldr	r3, [pc, #328]	; (c0a4 <nm_spi_write+0x1d0>)
    bf5a:	4798      	blx	r3
    bf5c:	0003      	movs	r3, r0
    bf5e:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bf60:	2317      	movs	r3, #23
    bf62:	18fb      	adds	r3, r7, r3
    bf64:	781b      	ldrb	r3, [r3, #0]
    bf66:	b25b      	sxtb	r3, r3
    bf68:	2b01      	cmp	r3, #1
    bf6a:	d010      	beq.n	bf8e <nm_spi_write+0xba>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    bf6c:	23f4      	movs	r3, #244	; 0xf4
    bf6e:	009a      	lsls	r2, r3, #2
    bf70:	4947      	ldr	r1, [pc, #284]	; (c090 <nm_spi_write+0x1bc>)
    bf72:	4b48      	ldr	r3, [pc, #288]	; (c094 <nm_spi_write+0x1c0>)
    bf74:	0018      	movs	r0, r3
    bf76:	4b48      	ldr	r3, [pc, #288]	; (c098 <nm_spi_write+0x1c4>)
    bf78:	4798      	blx	r3
    bf7a:	68fa      	ldr	r2, [r7, #12]
    bf7c:	4b4a      	ldr	r3, [pc, #296]	; (c0a8 <nm_spi_write+0x1d4>)
    bf7e:	0011      	movs	r1, r2
    bf80:	0018      	movs	r0, r3
    bf82:	4b45      	ldr	r3, [pc, #276]	; (c098 <nm_spi_write+0x1c4>)
    bf84:	4798      	blx	r3
    bf86:	200d      	movs	r0, #13
    bf88:	4b45      	ldr	r3, [pc, #276]	; (c0a0 <nm_spi_write+0x1cc>)
    bf8a:	4798      	blx	r3
		goto _FAIL_;
    bf8c:	e03e      	b.n	c00c <nm_spi_write+0x138>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
    bf8e:	2317      	movs	r3, #23
    bf90:	18fc      	adds	r4, r7, r3
    bf92:	1dbb      	adds	r3, r7, #6
    bf94:	881a      	ldrh	r2, [r3, #0]
    bf96:	68bb      	ldr	r3, [r7, #8]
    bf98:	0011      	movs	r1, r2
    bf9a:	0018      	movs	r0, r3
    bf9c:	4b43      	ldr	r3, [pc, #268]	; (c0ac <nm_spi_write+0x1d8>)
    bf9e:	4798      	blx	r3
    bfa0:	0003      	movs	r3, r0
    bfa2:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bfa4:	2317      	movs	r3, #23
    bfa6:	18fb      	adds	r3, r7, r3
    bfa8:	781b      	ldrb	r3, [r3, #0]
    bfaa:	b25b      	sxtb	r3, r3
    bfac:	2b01      	cmp	r3, #1
    bfae:	d00e      	beq.n	bfce <nm_spi_write+0xfa>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    bfb0:	23f8      	movs	r3, #248	; 0xf8
    bfb2:	009a      	lsls	r2, r3, #2
    bfb4:	4936      	ldr	r1, [pc, #216]	; (c090 <nm_spi_write+0x1bc>)
    bfb6:	4b37      	ldr	r3, [pc, #220]	; (c094 <nm_spi_write+0x1c0>)
    bfb8:	0018      	movs	r0, r3
    bfba:	4b37      	ldr	r3, [pc, #220]	; (c098 <nm_spi_write+0x1c4>)
    bfbc:	4798      	blx	r3
    bfbe:	4b3c      	ldr	r3, [pc, #240]	; (c0b0 <nm_spi_write+0x1dc>)
    bfc0:	0018      	movs	r0, r3
    bfc2:	4b3c      	ldr	r3, [pc, #240]	; (c0b4 <nm_spi_write+0x1e0>)
    bfc4:	4798      	blx	r3
    bfc6:	200d      	movs	r0, #13
    bfc8:	4b35      	ldr	r3, [pc, #212]	; (c0a0 <nm_spi_write+0x1cc>)
    bfca:	4798      	blx	r3
		goto _FAIL_;
    bfcc:	e01e      	b.n	c00c <nm_spi_write+0x138>
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
    bfce:	2317      	movs	r3, #23
    bfd0:	18fc      	adds	r4, r7, r3
    bfd2:	2315      	movs	r3, #21
    bfd4:	18fb      	adds	r3, r7, r3
    bfd6:	781b      	ldrb	r3, [r3, #0]
    bfd8:	0018      	movs	r0, r3
    bfda:	4b37      	ldr	r3, [pc, #220]	; (c0b8 <nm_spi_write+0x1e4>)
    bfdc:	4798      	blx	r3
    bfde:	0003      	movs	r3, r0
    bfe0:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bfe2:	2317      	movs	r3, #23
    bfe4:	18fb      	adds	r3, r7, r3
    bfe6:	781b      	ldrb	r3, [r3, #0]
    bfe8:	b25b      	sxtb	r3, r3
    bfea:	2b01      	cmp	r3, #1
    bfec:	d00e      	beq.n	c00c <nm_spi_write+0x138>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    bfee:	23fa      	movs	r3, #250	; 0xfa
    bff0:	009a      	lsls	r2, r3, #2
    bff2:	4927      	ldr	r1, [pc, #156]	; (c090 <nm_spi_write+0x1bc>)
    bff4:	4b27      	ldr	r3, [pc, #156]	; (c094 <nm_spi_write+0x1c0>)
    bff6:	0018      	movs	r0, r3
    bff8:	4b27      	ldr	r3, [pc, #156]	; (c098 <nm_spi_write+0x1c4>)
    bffa:	4798      	blx	r3
    bffc:	4b2c      	ldr	r3, [pc, #176]	; (c0b0 <nm_spi_write+0x1dc>)
    bffe:	0018      	movs	r0, r3
    c000:	4b2c      	ldr	r3, [pc, #176]	; (c0b4 <nm_spi_write+0x1e0>)
    c002:	4798      	blx	r3
    c004:	200d      	movs	r0, #13
    c006:	4b26      	ldr	r3, [pc, #152]	; (c0a0 <nm_spi_write+0x1cc>)
    c008:	4798      	blx	r3
		goto _FAIL_;
    c00a:	46c0      	nop			; (mov r8, r8)
	}
	
_FAIL_:
	if(result != N_OK)
    c00c:	2317      	movs	r3, #23
    c00e:	18fb      	adds	r3, r7, r3
    c010:	781b      	ldrb	r3, [r3, #0]
    c012:	b25b      	sxtb	r3, r3
    c014:	2b01      	cmp	r3, #1
    c016:	d02f      	beq.n	c078 <nm_spi_write+0x1a4>
	{
		nm_bsp_sleep(1);
    c018:	2001      	movs	r0, #1
    c01a:	4b28      	ldr	r3, [pc, #160]	; (c0bc <nm_spi_write+0x1e8>)
    c01c:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c01e:	2300      	movs	r3, #0
    c020:	9300      	str	r3, [sp, #0]
    c022:	2300      	movs	r3, #0
    c024:	2200      	movs	r2, #0
    c026:	2100      	movs	r1, #0
    c028:	20cf      	movs	r0, #207	; 0xcf
    c02a:	4c17      	ldr	r4, [pc, #92]	; (c088 <nm_spi_write+0x1b4>)
    c02c:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    c02e:	20cf      	movs	r0, #207	; 0xcf
    c030:	4b1c      	ldr	r3, [pc, #112]	; (c0a4 <nm_spi_write+0x1d0>)
    c032:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    c034:	4a22      	ldr	r2, [pc, #136]	; (c0c0 <nm_spi_write+0x1ec>)
    c036:	4916      	ldr	r1, [pc, #88]	; (c090 <nm_spi_write+0x1bc>)
    c038:	4b16      	ldr	r3, [pc, #88]	; (c094 <nm_spi_write+0x1c0>)
    c03a:	0018      	movs	r0, r3
    c03c:	4b16      	ldr	r3, [pc, #88]	; (c098 <nm_spi_write+0x1c4>)
    c03e:	4798      	blx	r3
    c040:	2316      	movs	r3, #22
    c042:	18fb      	adds	r3, r7, r3
    c044:	7819      	ldrb	r1, [r3, #0]
    c046:	1dbb      	adds	r3, r7, #6
    c048:	881b      	ldrh	r3, [r3, #0]
    c04a:	68fa      	ldr	r2, [r7, #12]
    c04c:	481d      	ldr	r0, [pc, #116]	; (c0c4 <nm_spi_write+0x1f0>)
    c04e:	4c12      	ldr	r4, [pc, #72]	; (c098 <nm_spi_write+0x1c4>)
    c050:	47a0      	blx	r4
    c052:	200d      	movs	r0, #13
    c054:	4b12      	ldr	r3, [pc, #72]	; (c0a0 <nm_spi_write+0x1cc>)
    c056:	4798      	blx	r3
		nm_bsp_sleep(1);
    c058:	2001      	movs	r0, #1
    c05a:	4b18      	ldr	r3, [pc, #96]	; (c0bc <nm_spi_write+0x1e8>)
    c05c:	4798      	blx	r3
		retry--;
    c05e:	2316      	movs	r3, #22
    c060:	18fb      	adds	r3, r7, r3
    c062:	781a      	ldrb	r2, [r3, #0]
    c064:	2316      	movs	r3, #22
    c066:	18fb      	adds	r3, r7, r3
    c068:	3a01      	subs	r2, #1
    c06a:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    c06c:	2316      	movs	r3, #22
    c06e:	18fb      	adds	r3, r7, r3
    c070:	781b      	ldrb	r3, [r3, #0]
    c072:	2b00      	cmp	r3, #0
    c074:	d000      	beq.n	c078 <nm_spi_write+0x1a4>
    c076:	e73c      	b.n	bef2 <nm_spi_write+0x1e>
	}


	return result;
    c078:	2317      	movs	r3, #23
    c07a:	18fb      	adds	r3, r7, r3
    c07c:	781b      	ldrb	r3, [r3, #0]
    c07e:	b25b      	sxtb	r3, r3
}
    c080:	0018      	movs	r0, r3
    c082:	46bd      	mov	sp, r7
    c084:	b006      	add	sp, #24
    c086:	bdb0      	pop	{r4, r5, r7, pc}
    c088:	0000b3f5 	.word	0x0000b3f5
    c08c:	000003ca 	.word	0x000003ca
    c090:	000190a0 	.word	0x000190a0
    c094:	00018ab8 	.word	0x00018ab8
    c098:	00016b49 	.word	0x00016b49
    c09c:	00018d68 	.word	0x00018d68
    c0a0:	00016b7d 	.word	0x00016b7d
    c0a4:	0000b839 	.word	0x0000b839
    c0a8:	00018d98 	.word	0x00018d98
    c0ac:	0000bb75 	.word	0x0000bb75
    c0b0:	00018dd0 	.word	0x00018dd0
    c0b4:	00016c65 	.word	0x00016c65
    c0b8:	0000b739 	.word	0x0000b739
    c0bc:	00008335 	.word	0x00008335
    c0c0:	000003f2 	.word	0x000003f2
    c0c4:	00018df8 	.word	0x00018df8

0000c0c8 <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    c0c8:	b5b0      	push	{r4, r5, r7, lr}
    c0ca:	b086      	sub	sp, #24
    c0cc:	af02      	add	r7, sp, #8
    c0ce:	6078      	str	r0, [r7, #4]
    c0d0:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
    c0d2:	230f      	movs	r3, #15
    c0d4:	18fb      	adds	r3, r7, r3
    c0d6:	220a      	movs	r2, #10
    c0d8:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    c0da:	230e      	movs	r3, #14
    c0dc:	18fb      	adds	r3, r7, r3
    c0de:	2201      	movs	r2, #1
    c0e0:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_READ;
    c0e2:	230d      	movs	r3, #13
    c0e4:	18fb      	adds	r3, r7, r3
    c0e6:	22ca      	movs	r2, #202	; 0xca
    c0e8:	701a      	strb	r2, [r3, #0]
	uint8 tmp[4];
	uint8 clockless = 0;
    c0ea:	230c      	movs	r3, #12
    c0ec:	18fb      	adds	r3, r7, r3
    c0ee:	2200      	movs	r2, #0
    c0f0:	701a      	strb	r2, [r3, #0]

_RETRY_:

	if (addr <= 0xff)
    c0f2:	687b      	ldr	r3, [r7, #4]
    c0f4:	2bff      	cmp	r3, #255	; 0xff
    c0f6:	d808      	bhi.n	c10a <spi_read_reg+0x42>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
    c0f8:	230d      	movs	r3, #13
    c0fa:	18fb      	adds	r3, r7, r3
    c0fc:	22c4      	movs	r2, #196	; 0xc4
    c0fe:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    c100:	230c      	movs	r3, #12
    c102:	18fb      	adds	r3, r7, r3
    c104:	2201      	movs	r2, #1
    c106:	701a      	strb	r2, [r3, #0]
    c108:	e007      	b.n	c11a <spi_read_reg+0x52>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
    c10a:	230d      	movs	r3, #13
    c10c:	18fb      	adds	r3, r7, r3
    c10e:	22ca      	movs	r2, #202	; 0xca
    c110:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    c112:	230c      	movs	r3, #12
    c114:	18fb      	adds	r3, r7, r3
    c116:	2200      	movs	r2, #0
    c118:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    c11a:	230e      	movs	r3, #14
    c11c:	18fc      	adds	r4, r7, r3
    c11e:	6879      	ldr	r1, [r7, #4]
    c120:	230d      	movs	r3, #13
    c122:	18fb      	adds	r3, r7, r3
    c124:	7818      	ldrb	r0, [r3, #0]
    c126:	230c      	movs	r3, #12
    c128:	18fb      	adds	r3, r7, r3
    c12a:	781b      	ldrb	r3, [r3, #0]
    c12c:	9300      	str	r3, [sp, #0]
    c12e:	2304      	movs	r3, #4
    c130:	2200      	movs	r2, #0
    c132:	4d56      	ldr	r5, [pc, #344]	; (c28c <spi_read_reg+0x1c4>)
    c134:	47a8      	blx	r5
    c136:	0003      	movs	r3, r0
    c138:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c13a:	230e      	movs	r3, #14
    c13c:	18fb      	adds	r3, r7, r3
    c13e:	781b      	ldrb	r3, [r3, #0]
    c140:	b25b      	sxtb	r3, r3
    c142:	2b01      	cmp	r3, #1
    c144:	d00f      	beq.n	c166 <spi_read_reg+0x9e>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    c146:	4a52      	ldr	r2, [pc, #328]	; (c290 <spi_read_reg+0x1c8>)
    c148:	4952      	ldr	r1, [pc, #328]	; (c294 <spi_read_reg+0x1cc>)
    c14a:	4b53      	ldr	r3, [pc, #332]	; (c298 <spi_read_reg+0x1d0>)
    c14c:	0018      	movs	r0, r3
    c14e:	4b53      	ldr	r3, [pc, #332]	; (c29c <spi_read_reg+0x1d4>)
    c150:	4798      	blx	r3
    c152:	687a      	ldr	r2, [r7, #4]
    c154:	4b52      	ldr	r3, [pc, #328]	; (c2a0 <spi_read_reg+0x1d8>)
    c156:	0011      	movs	r1, r2
    c158:	0018      	movs	r0, r3
    c15a:	4b50      	ldr	r3, [pc, #320]	; (c29c <spi_read_reg+0x1d4>)
    c15c:	4798      	blx	r3
    c15e:	200d      	movs	r0, #13
    c160:	4b50      	ldr	r3, [pc, #320]	; (c2a4 <spi_read_reg+0x1dc>)
    c162:	4798      	blx	r3
		goto _FAIL_;
    c164:	e055      	b.n	c212 <spi_read_reg+0x14a>
	}

	result = spi_cmd_rsp(cmd);
    c166:	230e      	movs	r3, #14
    c168:	18fc      	adds	r4, r7, r3
    c16a:	230d      	movs	r3, #13
    c16c:	18fb      	adds	r3, r7, r3
    c16e:	781b      	ldrb	r3, [r3, #0]
    c170:	0018      	movs	r0, r3
    c172:	4b4d      	ldr	r3, [pc, #308]	; (c2a8 <spi_read_reg+0x1e0>)
    c174:	4798      	blx	r3
    c176:	0003      	movs	r3, r0
    c178:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c17a:	230e      	movs	r3, #14
    c17c:	18fb      	adds	r3, r7, r3
    c17e:	781b      	ldrb	r3, [r3, #0]
    c180:	b25b      	sxtb	r3, r3
    c182:	2b01      	cmp	r3, #1
    c184:	d00f      	beq.n	c1a6 <spi_read_reg+0xde>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    c186:	4a49      	ldr	r2, [pc, #292]	; (c2ac <spi_read_reg+0x1e4>)
    c188:	4942      	ldr	r1, [pc, #264]	; (c294 <spi_read_reg+0x1cc>)
    c18a:	4b43      	ldr	r3, [pc, #268]	; (c298 <spi_read_reg+0x1d0>)
    c18c:	0018      	movs	r0, r3
    c18e:	4b43      	ldr	r3, [pc, #268]	; (c29c <spi_read_reg+0x1d4>)
    c190:	4798      	blx	r3
    c192:	687a      	ldr	r2, [r7, #4]
    c194:	4b46      	ldr	r3, [pc, #280]	; (c2b0 <spi_read_reg+0x1e8>)
    c196:	0011      	movs	r1, r2
    c198:	0018      	movs	r0, r3
    c19a:	4b40      	ldr	r3, [pc, #256]	; (c29c <spi_read_reg+0x1d4>)
    c19c:	4798      	blx	r3
    c19e:	200d      	movs	r0, #13
    c1a0:	4b40      	ldr	r3, [pc, #256]	; (c2a4 <spi_read_reg+0x1dc>)
    c1a2:	4798      	blx	r3
		goto _FAIL_;
    c1a4:	e035      	b.n	c212 <spi_read_reg+0x14a>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    c1a6:	230e      	movs	r3, #14
    c1a8:	18fc      	adds	r4, r7, r3
    c1aa:	230c      	movs	r3, #12
    c1ac:	18fb      	adds	r3, r7, r3
    c1ae:	781a      	ldrb	r2, [r3, #0]
    c1b0:	2308      	movs	r3, #8
    c1b2:	18fb      	adds	r3, r7, r3
    c1b4:	2104      	movs	r1, #4
    c1b6:	0018      	movs	r0, r3
    c1b8:	4b3e      	ldr	r3, [pc, #248]	; (c2b4 <spi_read_reg+0x1ec>)
    c1ba:	4798      	blx	r3
    c1bc:	0003      	movs	r3, r0
    c1be:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c1c0:	230e      	movs	r3, #14
    c1c2:	18fb      	adds	r3, r7, r3
    c1c4:	781b      	ldrb	r3, [r3, #0]
    c1c6:	b25b      	sxtb	r3, r3
    c1c8:	2b01      	cmp	r3, #1
    c1ca:	d00d      	beq.n	c1e8 <spi_read_reg+0x120>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    c1cc:	4a3a      	ldr	r2, [pc, #232]	; (c2b8 <spi_read_reg+0x1f0>)
    c1ce:	4931      	ldr	r1, [pc, #196]	; (c294 <spi_read_reg+0x1cc>)
    c1d0:	4b31      	ldr	r3, [pc, #196]	; (c298 <spi_read_reg+0x1d0>)
    c1d2:	0018      	movs	r0, r3
    c1d4:	4b31      	ldr	r3, [pc, #196]	; (c29c <spi_read_reg+0x1d4>)
    c1d6:	4798      	blx	r3
    c1d8:	4b38      	ldr	r3, [pc, #224]	; (c2bc <spi_read_reg+0x1f4>)
    c1da:	0018      	movs	r0, r3
    c1dc:	4b38      	ldr	r3, [pc, #224]	; (c2c0 <spi_read_reg+0x1f8>)
    c1de:	4798      	blx	r3
    c1e0:	200d      	movs	r0, #13
    c1e2:	4b30      	ldr	r3, [pc, #192]	; (c2a4 <spi_read_reg+0x1dc>)
    c1e4:	4798      	blx	r3
		goto _FAIL_;
    c1e6:	e014      	b.n	c212 <spi_read_reg+0x14a>
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
    c1e8:	2308      	movs	r3, #8
    c1ea:	18fb      	adds	r3, r7, r3
    c1ec:	781b      	ldrb	r3, [r3, #0]
    c1ee:	001a      	movs	r2, r3
		((uint32)tmp[1] << 8) |
    c1f0:	2308      	movs	r3, #8
    c1f2:	18fb      	adds	r3, r7, r3
    c1f4:	785b      	ldrb	r3, [r3, #1]
    c1f6:	021b      	lsls	r3, r3, #8
	*u32data = tmp[0] |
    c1f8:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
    c1fa:	2308      	movs	r3, #8
    c1fc:	18fb      	adds	r3, r7, r3
    c1fe:	789b      	ldrb	r3, [r3, #2]
    c200:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
    c202:	431a      	orrs	r2, r3
		((uint32)tmp[3] << 24);
    c204:	2308      	movs	r3, #8
    c206:	18fb      	adds	r3, r7, r3
    c208:	78db      	ldrb	r3, [r3, #3]
    c20a:	061b      	lsls	r3, r3, #24
		((uint32)tmp[2] << 16) |
    c20c:	431a      	orrs	r2, r3
	*u32data = tmp[0] |
    c20e:	683b      	ldr	r3, [r7, #0]
    c210:	601a      	str	r2, [r3, #0]
		
_FAIL_:
	if(result != N_OK)
    c212:	230e      	movs	r3, #14
    c214:	18fb      	adds	r3, r7, r3
    c216:	781b      	ldrb	r3, [r3, #0]
    c218:	b25b      	sxtb	r3, r3
    c21a:	2b01      	cmp	r3, #1
    c21c:	d02e      	beq.n	c27c <spi_read_reg+0x1b4>
	{
		
		nm_bsp_sleep(1);
    c21e:	2001      	movs	r0, #1
    c220:	4b28      	ldr	r3, [pc, #160]	; (c2c4 <spi_read_reg+0x1fc>)
    c222:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c224:	2300      	movs	r3, #0
    c226:	9300      	str	r3, [sp, #0]
    c228:	2300      	movs	r3, #0
    c22a:	2200      	movs	r2, #0
    c22c:	2100      	movs	r1, #0
    c22e:	20cf      	movs	r0, #207	; 0xcf
    c230:	4c16      	ldr	r4, [pc, #88]	; (c28c <spi_read_reg+0x1c4>)
    c232:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    c234:	20cf      	movs	r0, #207	; 0xcf
    c236:	4b1c      	ldr	r3, [pc, #112]	; (c2a8 <spi_read_reg+0x1e0>)
    c238:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    c23a:	4a23      	ldr	r2, [pc, #140]	; (c2c8 <spi_read_reg+0x200>)
    c23c:	4915      	ldr	r1, [pc, #84]	; (c294 <spi_read_reg+0x1cc>)
    c23e:	4b16      	ldr	r3, [pc, #88]	; (c298 <spi_read_reg+0x1d0>)
    c240:	0018      	movs	r0, r3
    c242:	4b16      	ldr	r3, [pc, #88]	; (c29c <spi_read_reg+0x1d4>)
    c244:	4798      	blx	r3
    c246:	230f      	movs	r3, #15
    c248:	18fb      	adds	r3, r7, r3
    c24a:	7819      	ldrb	r1, [r3, #0]
    c24c:	687a      	ldr	r2, [r7, #4]
    c24e:	4b1f      	ldr	r3, [pc, #124]	; (c2cc <spi_read_reg+0x204>)
    c250:	0018      	movs	r0, r3
    c252:	4b12      	ldr	r3, [pc, #72]	; (c29c <spi_read_reg+0x1d4>)
    c254:	4798      	blx	r3
    c256:	200d      	movs	r0, #13
    c258:	4b12      	ldr	r3, [pc, #72]	; (c2a4 <spi_read_reg+0x1dc>)
    c25a:	4798      	blx	r3
		nm_bsp_sleep(1);
    c25c:	2001      	movs	r0, #1
    c25e:	4b19      	ldr	r3, [pc, #100]	; (c2c4 <spi_read_reg+0x1fc>)
    c260:	4798      	blx	r3
		retry--;
    c262:	230f      	movs	r3, #15
    c264:	18fb      	adds	r3, r7, r3
    c266:	781a      	ldrb	r2, [r3, #0]
    c268:	230f      	movs	r3, #15
    c26a:	18fb      	adds	r3, r7, r3
    c26c:	3a01      	subs	r2, #1
    c26e:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    c270:	230f      	movs	r3, #15
    c272:	18fb      	adds	r3, r7, r3
    c274:	781b      	ldrb	r3, [r3, #0]
    c276:	2b00      	cmp	r3, #0
    c278:	d000      	beq.n	c27c <spi_read_reg+0x1b4>
    c27a:	e73a      	b.n	c0f2 <spi_read_reg+0x2a>
	}
		
	return result;
    c27c:	230e      	movs	r3, #14
    c27e:	18fb      	adds	r3, r7, r3
    c280:	781b      	ldrb	r3, [r3, #0]
    c282:	b25b      	sxtb	r3, r3
}
    c284:	0018      	movs	r0, r3
    c286:	46bd      	mov	sp, r7
    c288:	b004      	add	sp, #16
    c28a:	bdb0      	pop	{r4, r5, r7, pc}
    c28c:	0000b3f5 	.word	0x0000b3f5
    c290:	00000417 	.word	0x00000417
    c294:	000190b0 	.word	0x000190b0
    c298:	00018ab8 	.word	0x00018ab8
    c29c:	00016b49 	.word	0x00016b49
    c2a0:	00018e14 	.word	0x00018e14
    c2a4:	00016b7d 	.word	0x00016b7d
    c2a8:	0000b839 	.word	0x0000b839
    c2ac:	0000041d 	.word	0x0000041d
    c2b0:	00018e40 	.word	0x00018e40
    c2b4:	0000b971 	.word	0x0000b971
    c2b8:	00000424 	.word	0x00000424
    c2bc:	00018e74 	.word	0x00018e74
    c2c0:	00016c65 	.word	0x00016c65
    c2c4:	00008335 	.word	0x00008335
    c2c8:	0000043c 	.word	0x0000043c
    c2cc:	00018e94 	.word	0x00018e94

0000c2d0 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
    c2d0:	b5b0      	push	{r4, r5, r7, lr}
    c2d2:	b088      	sub	sp, #32
    c2d4:	af02      	add	r7, sp, #8
    c2d6:	60f8      	str	r0, [r7, #12]
    c2d8:	60b9      	str	r1, [r7, #8]
    c2da:	1dbb      	adds	r3, r7, #6
    c2dc:	801a      	strh	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_READ;
    c2de:	2314      	movs	r3, #20
    c2e0:	18fb      	adds	r3, r7, r3
    c2e2:	22c8      	movs	r2, #200	; 0xc8
    c2e4:	701a      	strb	r2, [r3, #0]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
    c2e6:	2316      	movs	r3, #22
    c2e8:	18fb      	adds	r3, r7, r3
    c2ea:	220a      	movs	r2, #10
    c2ec:	701a      	strb	r2, [r3, #0]
#if defined USE_OLD_SPI_SW
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
    c2ee:	2315      	movs	r3, #21
    c2f0:	18fb      	adds	r3, r7, r3
    c2f2:	2200      	movs	r2, #0
    c2f4:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
    c2f6:	1dbb      	adds	r3, r7, #6
    c2f8:	881b      	ldrh	r3, [r3, #0]
    c2fa:	2b01      	cmp	r3, #1
    c2fc:	d106      	bne.n	c30c <nm_spi_read+0x3c>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
    c2fe:	1dbb      	adds	r3, r7, #6
    c300:	2202      	movs	r2, #2
    c302:	801a      	strh	r2, [r3, #0]
		single_byte_workaround = 1;
    c304:	2315      	movs	r3, #21
    c306:	18fb      	adds	r3, r7, r3
    c308:	2201      	movs	r2, #1
    c30a:	701a      	strb	r2, [r3, #0]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
    c30c:	1dbb      	adds	r3, r7, #6
    c30e:	881a      	ldrh	r2, [r3, #0]
    c310:	2317      	movs	r3, #23
    c312:	18fc      	adds	r4, r7, r3
    c314:	68f9      	ldr	r1, [r7, #12]
    c316:	2314      	movs	r3, #20
    c318:	18fb      	adds	r3, r7, r3
    c31a:	7818      	ldrb	r0, [r3, #0]
    c31c:	2300      	movs	r3, #0
    c31e:	9300      	str	r3, [sp, #0]
    c320:	0013      	movs	r3, r2
    c322:	2200      	movs	r2, #0
    c324:	4d56      	ldr	r5, [pc, #344]	; (c480 <nm_spi_read+0x1b0>)
    c326:	47a8      	blx	r5
    c328:	0003      	movs	r3, r0
    c32a:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c32c:	2317      	movs	r3, #23
    c32e:	18fb      	adds	r3, r7, r3
    c330:	781b      	ldrb	r3, [r3, #0]
    c332:	b25b      	sxtb	r3, r3
    c334:	2b01      	cmp	r3, #1
    c336:	d00f      	beq.n	c358 <nm_spi_read+0x88>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    c338:	4a52      	ldr	r2, [pc, #328]	; (c484 <nm_spi_read+0x1b4>)
    c33a:	4953      	ldr	r1, [pc, #332]	; (c488 <nm_spi_read+0x1b8>)
    c33c:	4b53      	ldr	r3, [pc, #332]	; (c48c <nm_spi_read+0x1bc>)
    c33e:	0018      	movs	r0, r3
    c340:	4b53      	ldr	r3, [pc, #332]	; (c490 <nm_spi_read+0x1c0>)
    c342:	4798      	blx	r3
    c344:	68fa      	ldr	r2, [r7, #12]
    c346:	4b53      	ldr	r3, [pc, #332]	; (c494 <nm_spi_read+0x1c4>)
    c348:	0011      	movs	r1, r2
    c34a:	0018      	movs	r0, r3
    c34c:	4b50      	ldr	r3, [pc, #320]	; (c490 <nm_spi_read+0x1c0>)
    c34e:	4798      	blx	r3
    c350:	200d      	movs	r0, #13
    c352:	4b51      	ldr	r3, [pc, #324]	; (c498 <nm_spi_read+0x1c8>)
    c354:	4798      	blx	r3
		goto _FAIL_;
    c356:	e055      	b.n	c404 <nm_spi_read+0x134>
	}

	result = spi_cmd_rsp(cmd);
    c358:	2317      	movs	r3, #23
    c35a:	18fc      	adds	r4, r7, r3
    c35c:	2314      	movs	r3, #20
    c35e:	18fb      	adds	r3, r7, r3
    c360:	781b      	ldrb	r3, [r3, #0]
    c362:	0018      	movs	r0, r3
    c364:	4b4d      	ldr	r3, [pc, #308]	; (c49c <nm_spi_read+0x1cc>)
    c366:	4798      	blx	r3
    c368:	0003      	movs	r3, r0
    c36a:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c36c:	2317      	movs	r3, #23
    c36e:	18fb      	adds	r3, r7, r3
    c370:	781b      	ldrb	r3, [r3, #0]
    c372:	b25b      	sxtb	r3, r3
    c374:	2b01      	cmp	r3, #1
    c376:	d00f      	beq.n	c398 <nm_spi_read+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    c378:	4a49      	ldr	r2, [pc, #292]	; (c4a0 <nm_spi_read+0x1d0>)
    c37a:	4943      	ldr	r1, [pc, #268]	; (c488 <nm_spi_read+0x1b8>)
    c37c:	4b43      	ldr	r3, [pc, #268]	; (c48c <nm_spi_read+0x1bc>)
    c37e:	0018      	movs	r0, r3
    c380:	4b43      	ldr	r3, [pc, #268]	; (c490 <nm_spi_read+0x1c0>)
    c382:	4798      	blx	r3
    c384:	68fa      	ldr	r2, [r7, #12]
    c386:	4b47      	ldr	r3, [pc, #284]	; (c4a4 <nm_spi_read+0x1d4>)
    c388:	0011      	movs	r1, r2
    c38a:	0018      	movs	r0, r3
    c38c:	4b40      	ldr	r3, [pc, #256]	; (c490 <nm_spi_read+0x1c0>)
    c38e:	4798      	blx	r3
    c390:	200d      	movs	r0, #13
    c392:	4b41      	ldr	r3, [pc, #260]	; (c498 <nm_spi_read+0x1c8>)
    c394:	4798      	blx	r3
		goto _FAIL_;
    c396:	e035      	b.n	c404 <nm_spi_read+0x134>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
    c398:	2315      	movs	r3, #21
    c39a:	18fb      	adds	r3, r7, r3
    c39c:	781b      	ldrb	r3, [r3, #0]
    c39e:	2b00      	cmp	r3, #0
    c3a0:	d011      	beq.n	c3c6 <nm_spi_read+0xf6>
	{
		result = spi_data_read(tmp, size,0);
    c3a2:	2317      	movs	r3, #23
    c3a4:	18fc      	adds	r4, r7, r3
    c3a6:	1dbb      	adds	r3, r7, #6
    c3a8:	8819      	ldrh	r1, [r3, #0]
    c3aa:	2310      	movs	r3, #16
    c3ac:	18fb      	adds	r3, r7, r3
    c3ae:	2200      	movs	r2, #0
    c3b0:	0018      	movs	r0, r3
    c3b2:	4b3d      	ldr	r3, [pc, #244]	; (c4a8 <nm_spi_read+0x1d8>)
    c3b4:	4798      	blx	r3
    c3b6:	0003      	movs	r3, r0
    c3b8:	7023      	strb	r3, [r4, #0]
		buf[0] = tmp[0];
    c3ba:	2310      	movs	r3, #16
    c3bc:	18fb      	adds	r3, r7, r3
    c3be:	781a      	ldrb	r2, [r3, #0]
    c3c0:	68bb      	ldr	r3, [r7, #8]
    c3c2:	701a      	strb	r2, [r3, #0]
    c3c4:	e00a      	b.n	c3dc <nm_spi_read+0x10c>
	}
	else
		result = spi_data_read(buf, size,0);
    c3c6:	2317      	movs	r3, #23
    c3c8:	18fc      	adds	r4, r7, r3
    c3ca:	1dbb      	adds	r3, r7, #6
    c3cc:	8819      	ldrh	r1, [r3, #0]
    c3ce:	68bb      	ldr	r3, [r7, #8]
    c3d0:	2200      	movs	r2, #0
    c3d2:	0018      	movs	r0, r3
    c3d4:	4b34      	ldr	r3, [pc, #208]	; (c4a8 <nm_spi_read+0x1d8>)
    c3d6:	4798      	blx	r3
    c3d8:	0003      	movs	r3, r0
    c3da:	7023      	strb	r3, [r4, #0]

	if (result != N_OK) {
    c3dc:	2317      	movs	r3, #23
    c3de:	18fb      	adds	r3, r7, r3
    c3e0:	781b      	ldrb	r3, [r3, #0]
    c3e2:	b25b      	sxtb	r3, r3
    c3e4:	2b01      	cmp	r3, #1
    c3e6:	d00d      	beq.n	c404 <nm_spi_read+0x134>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    c3e8:	4a30      	ldr	r2, [pc, #192]	; (c4ac <nm_spi_read+0x1dc>)
    c3ea:	4927      	ldr	r1, [pc, #156]	; (c488 <nm_spi_read+0x1b8>)
    c3ec:	4b27      	ldr	r3, [pc, #156]	; (c48c <nm_spi_read+0x1bc>)
    c3ee:	0018      	movs	r0, r3
    c3f0:	4b27      	ldr	r3, [pc, #156]	; (c490 <nm_spi_read+0x1c0>)
    c3f2:	4798      	blx	r3
    c3f4:	4b2e      	ldr	r3, [pc, #184]	; (c4b0 <nm_spi_read+0x1e0>)
    c3f6:	0018      	movs	r0, r3
    c3f8:	4b2e      	ldr	r3, [pc, #184]	; (c4b4 <nm_spi_read+0x1e4>)
    c3fa:	4798      	blx	r3
    c3fc:	200d      	movs	r0, #13
    c3fe:	4b26      	ldr	r3, [pc, #152]	; (c498 <nm_spi_read+0x1c8>)
    c400:	4798      	blx	r3
		goto _FAIL_;
    c402:	46c0      	nop			; (mov r8, r8)
		goto _FAIL_;
	}
#endif

_FAIL_:
	if(result != N_OK)
    c404:	2317      	movs	r3, #23
    c406:	18fb      	adds	r3, r7, r3
    c408:	781b      	ldrb	r3, [r3, #0]
    c40a:	b25b      	sxtb	r3, r3
    c40c:	2b01      	cmp	r3, #1
    c40e:	d02f      	beq.n	c470 <nm_spi_read+0x1a0>
	{
		nm_bsp_sleep(1);
    c410:	2001      	movs	r0, #1
    c412:	4b29      	ldr	r3, [pc, #164]	; (c4b8 <nm_spi_read+0x1e8>)
    c414:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c416:	2300      	movs	r3, #0
    c418:	9300      	str	r3, [sp, #0]
    c41a:	2300      	movs	r3, #0
    c41c:	2200      	movs	r2, #0
    c41e:	2100      	movs	r1, #0
    c420:	20cf      	movs	r0, #207	; 0xcf
    c422:	4c17      	ldr	r4, [pc, #92]	; (c480 <nm_spi_read+0x1b0>)
    c424:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    c426:	20cf      	movs	r0, #207	; 0xcf
    c428:	4b1c      	ldr	r3, [pc, #112]	; (c49c <nm_spi_read+0x1cc>)
    c42a:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    c42c:	4a23      	ldr	r2, [pc, #140]	; (c4bc <nm_spi_read+0x1ec>)
    c42e:	4916      	ldr	r1, [pc, #88]	; (c488 <nm_spi_read+0x1b8>)
    c430:	4b16      	ldr	r3, [pc, #88]	; (c48c <nm_spi_read+0x1bc>)
    c432:	0018      	movs	r0, r3
    c434:	4b16      	ldr	r3, [pc, #88]	; (c490 <nm_spi_read+0x1c0>)
    c436:	4798      	blx	r3
    c438:	2316      	movs	r3, #22
    c43a:	18fb      	adds	r3, r7, r3
    c43c:	7819      	ldrb	r1, [r3, #0]
    c43e:	1dbb      	adds	r3, r7, #6
    c440:	881b      	ldrh	r3, [r3, #0]
    c442:	68fa      	ldr	r2, [r7, #12]
    c444:	481e      	ldr	r0, [pc, #120]	; (c4c0 <nm_spi_read+0x1f0>)
    c446:	4c12      	ldr	r4, [pc, #72]	; (c490 <nm_spi_read+0x1c0>)
    c448:	47a0      	blx	r4
    c44a:	200d      	movs	r0, #13
    c44c:	4b12      	ldr	r3, [pc, #72]	; (c498 <nm_spi_read+0x1c8>)
    c44e:	4798      	blx	r3
		nm_bsp_sleep(1);
    c450:	2001      	movs	r0, #1
    c452:	4b19      	ldr	r3, [pc, #100]	; (c4b8 <nm_spi_read+0x1e8>)
    c454:	4798      	blx	r3
		retry--;
    c456:	2316      	movs	r3, #22
    c458:	18fb      	adds	r3, r7, r3
    c45a:	781a      	ldrb	r2, [r3, #0]
    c45c:	2316      	movs	r3, #22
    c45e:	18fb      	adds	r3, r7, r3
    c460:	3a01      	subs	r2, #1
    c462:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    c464:	2316      	movs	r3, #22
    c466:	18fb      	adds	r3, r7, r3
    c468:	781b      	ldrb	r3, [r3, #0]
    c46a:	2b00      	cmp	r3, #0
    c46c:	d000      	beq.n	c470 <nm_spi_read+0x1a0>
    c46e:	e742      	b.n	c2f6 <nm_spi_read+0x26>
	}

	return result;
    c470:	2317      	movs	r3, #23
    c472:	18fb      	adds	r3, r7, r3
    c474:	781b      	ldrb	r3, [r3, #0]
    c476:	b25b      	sxtb	r3, r3
}
    c478:	0018      	movs	r0, r3
    c47a:	46bd      	mov	sp, r7
    c47c:	b006      	add	sp, #24
    c47e:	bdb0      	pop	{r4, r5, r7, pc}
    c480:	0000b3f5 	.word	0x0000b3f5
    c484:	0000045d 	.word	0x0000045d
    c488:	000190c0 	.word	0x000190c0
    c48c:	00018ab8 	.word	0x00018ab8
    c490:	00016b49 	.word	0x00016b49
    c494:	00018eac 	.word	0x00018eac
    c498:	00016b7d 	.word	0x00016b7d
    c49c:	0000b839 	.word	0x0000b839
    c4a0:	00000463 	.word	0x00000463
    c4a4:	00018edc 	.word	0x00018edc
    c4a8:	0000b971 	.word	0x0000b971
    c4ac:	00000473 	.word	0x00000473
    c4b0:	00018f14 	.word	0x00018f14
    c4b4:	00016c65 	.word	0x00016c65
    c4b8:	00008335 	.word	0x00008335
    c4bc:	00000484 	.word	0x00000484
    c4c0:	00018df8 	.word	0x00018df8

0000c4c4 <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
    c4c4:	b580      	push	{r7, lr}
    c4c6:	b082      	sub	sp, #8
    c4c8:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    c4ca:	4b0c      	ldr	r3, [pc, #48]	; (c4fc <spi_init_pkt_sz+0x38>)
    c4cc:	0018      	movs	r0, r3
    c4ce:	4b0c      	ldr	r3, [pc, #48]	; (c500 <spi_init_pkt_sz+0x3c>)
    c4d0:	4798      	blx	r3
    c4d2:	0003      	movs	r3, r0
    c4d4:	607b      	str	r3, [r7, #4]
	val32 &= ~(0x7 << 4);
    c4d6:	687b      	ldr	r3, [r7, #4]
    c4d8:	2270      	movs	r2, #112	; 0x70
    c4da:	4393      	bics	r3, r2
    c4dc:	607b      	str	r3, [r7, #4]
	case 256:  val32 |= (0 << 4); break;
	case 512:  val32 |= (1 << 4); break;
	case 1024: val32 |= (2 << 4); break;
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;
    c4de:	687b      	ldr	r3, [r7, #4]
    c4e0:	2250      	movs	r2, #80	; 0x50
    c4e2:	4313      	orrs	r3, r2
    c4e4:	607b      	str	r3, [r7, #4]
    c4e6:	46c0      	nop			; (mov r8, r8)

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    c4e8:	687b      	ldr	r3, [r7, #4]
    c4ea:	4a04      	ldr	r2, [pc, #16]	; (c4fc <spi_init_pkt_sz+0x38>)
    c4ec:	0019      	movs	r1, r3
    c4ee:	0010      	movs	r0, r2
    c4f0:	4b04      	ldr	r3, [pc, #16]	; (c504 <spi_init_pkt_sz+0x40>)
    c4f2:	4798      	blx	r3
}
    c4f4:	46c0      	nop			; (mov r8, r8)
    c4f6:	46bd      	mov	sp, r7
    c4f8:	b002      	add	sp, #8
    c4fa:	bd80      	pop	{r7, pc}
    c4fc:	0000e824 	.word	0x0000e824
    c500:	0000c69d 	.word	0x0000c69d
    c504:	0000c711 	.word	0x0000c711

0000c508 <nm_spi_reset>:

sint8 nm_spi_reset(void)
{
    c508:	b590      	push	{r4, r7, lr}
    c50a:	b083      	sub	sp, #12
    c50c:	af02      	add	r7, sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c50e:	2300      	movs	r3, #0
    c510:	9300      	str	r3, [sp, #0]
    c512:	2300      	movs	r3, #0
    c514:	2200      	movs	r2, #0
    c516:	2100      	movs	r1, #0
    c518:	20cf      	movs	r0, #207	; 0xcf
    c51a:	4c05      	ldr	r4, [pc, #20]	; (c530 <nm_spi_reset+0x28>)
    c51c:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    c51e:	20cf      	movs	r0, #207	; 0xcf
    c520:	4b04      	ldr	r3, [pc, #16]	; (c534 <nm_spi_reset+0x2c>)
    c522:	4798      	blx	r3
	return M2M_SUCCESS;
    c524:	2300      	movs	r3, #0
}
    c526:	0018      	movs	r0, r3
    c528:	46bd      	mov	sp, r7
    c52a:	b001      	add	sp, #4
    c52c:	bd90      	pop	{r4, r7, pc}
    c52e:	46c0      	nop			; (mov r8, r8)
    c530:	0000b3f5 	.word	0x0000b3f5
    c534:	0000b839 	.word	0x0000b839

0000c538 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    c538:	b580      	push	{r7, lr}
    c53a:	b082      	sub	sp, #8
    c53c:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
    c53e:	2300      	movs	r3, #0
    c540:	603b      	str	r3, [r7, #0]
	

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    c542:	4b3e      	ldr	r3, [pc, #248]	; (c63c <nm_spi_init+0x104>)
    c544:	2200      	movs	r2, #0
    c546:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    c548:	003b      	movs	r3, r7
    c54a:	4a3d      	ldr	r2, [pc, #244]	; (c640 <nm_spi_init+0x108>)
    c54c:	0019      	movs	r1, r3
    c54e:	0010      	movs	r0, r2
    c550:	4b3c      	ldr	r3, [pc, #240]	; (c644 <nm_spi_init+0x10c>)
    c552:	4798      	blx	r3
    c554:	1e03      	subs	r3, r0, #0
    c556:	d126      	bne.n	c5a6 <nm_spi_init+0x6e>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    c558:	4b38      	ldr	r3, [pc, #224]	; (c63c <nm_spi_init+0x104>)
    c55a:	2201      	movs	r2, #1
    c55c:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    c55e:	4a3a      	ldr	r2, [pc, #232]	; (c648 <nm_spi_init+0x110>)
    c560:	493a      	ldr	r1, [pc, #232]	; (c64c <nm_spi_init+0x114>)
    c562:	4b3b      	ldr	r3, [pc, #236]	; (c650 <nm_spi_init+0x118>)
    c564:	0018      	movs	r0, r3
    c566:	4b3b      	ldr	r3, [pc, #236]	; (c654 <nm_spi_init+0x11c>)
    c568:	4798      	blx	r3
    c56a:	4b3b      	ldr	r3, [pc, #236]	; (c658 <nm_spi_init+0x120>)
    c56c:	0018      	movs	r0, r3
    c56e:	4b3b      	ldr	r3, [pc, #236]	; (c65c <nm_spi_init+0x124>)
    c570:	4798      	blx	r3
    c572:	200d      	movs	r0, #13
    c574:	4b3a      	ldr	r3, [pc, #232]	; (c660 <nm_spi_init+0x128>)
    c576:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    c578:	003b      	movs	r3, r7
    c57a:	4a31      	ldr	r2, [pc, #196]	; (c640 <nm_spi_init+0x108>)
    c57c:	0019      	movs	r1, r3
    c57e:	0010      	movs	r0, r2
    c580:	4b30      	ldr	r3, [pc, #192]	; (c644 <nm_spi_init+0x10c>)
    c582:	4798      	blx	r3
    c584:	1e03      	subs	r3, r0, #0
    c586:	d10e      	bne.n	c5a6 <nm_spi_init+0x6e>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    c588:	4a36      	ldr	r2, [pc, #216]	; (c664 <nm_spi_init+0x12c>)
    c58a:	4930      	ldr	r1, [pc, #192]	; (c64c <nm_spi_init+0x114>)
    c58c:	4b30      	ldr	r3, [pc, #192]	; (c650 <nm_spi_init+0x118>)
    c58e:	0018      	movs	r0, r3
    c590:	4b30      	ldr	r3, [pc, #192]	; (c654 <nm_spi_init+0x11c>)
    c592:	4798      	blx	r3
    c594:	4b34      	ldr	r3, [pc, #208]	; (c668 <nm_spi_init+0x130>)
    c596:	0018      	movs	r0, r3
    c598:	4b30      	ldr	r3, [pc, #192]	; (c65c <nm_spi_init+0x124>)
    c59a:	4798      	blx	r3
    c59c:	200d      	movs	r0, #13
    c59e:	4b30      	ldr	r3, [pc, #192]	; (c660 <nm_spi_init+0x128>)
    c5a0:	4798      	blx	r3
			return 0;
    c5a2:	2300      	movs	r3, #0
    c5a4:	e045      	b.n	c632 <nm_spi_init+0xfa>
		}
	}
	if(gu8Crc_off == 0)
    c5a6:	4b25      	ldr	r3, [pc, #148]	; (c63c <nm_spi_init+0x104>)
    c5a8:	781b      	ldrb	r3, [r3, #0]
    c5aa:	2b00      	cmp	r3, #0
    c5ac:	d125      	bne.n	c5fa <nm_spi_init+0xc2>
	{
		reg &= ~0xc;	/* disable crc checking */
    c5ae:	683b      	ldr	r3, [r7, #0]
    c5b0:	220c      	movs	r2, #12
    c5b2:	4393      	bics	r3, r2
    c5b4:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
    c5b6:	683b      	ldr	r3, [r7, #0]
    c5b8:	2270      	movs	r2, #112	; 0x70
    c5ba:	4393      	bics	r3, r2
    c5bc:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
    c5be:	683b      	ldr	r3, [r7, #0]
    c5c0:	2250      	movs	r2, #80	; 0x50
    c5c2:	4313      	orrs	r3, r2
    c5c4:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    c5c6:	683b      	ldr	r3, [r7, #0]
    c5c8:	4a1d      	ldr	r2, [pc, #116]	; (c640 <nm_spi_init+0x108>)
    c5ca:	0019      	movs	r1, r3
    c5cc:	0010      	movs	r0, r2
    c5ce:	4b27      	ldr	r3, [pc, #156]	; (c66c <nm_spi_init+0x134>)
    c5d0:	4798      	blx	r3
    c5d2:	1e03      	subs	r3, r0, #0
    c5d4:	d10e      	bne.n	c5f4 <nm_spi_init+0xbc>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    c5d6:	4a26      	ldr	r2, [pc, #152]	; (c670 <nm_spi_init+0x138>)
    c5d8:	491c      	ldr	r1, [pc, #112]	; (c64c <nm_spi_init+0x114>)
    c5da:	4b1d      	ldr	r3, [pc, #116]	; (c650 <nm_spi_init+0x118>)
    c5dc:	0018      	movs	r0, r3
    c5de:	4b1d      	ldr	r3, [pc, #116]	; (c654 <nm_spi_init+0x11c>)
    c5e0:	4798      	blx	r3
    c5e2:	4b24      	ldr	r3, [pc, #144]	; (c674 <nm_spi_init+0x13c>)
    c5e4:	0018      	movs	r0, r3
    c5e6:	4b1d      	ldr	r3, [pc, #116]	; (c65c <nm_spi_init+0x124>)
    c5e8:	4798      	blx	r3
    c5ea:	200d      	movs	r0, #13
    c5ec:	4b1c      	ldr	r3, [pc, #112]	; (c660 <nm_spi_init+0x128>)
    c5ee:	4798      	blx	r3
			return 0;
    c5f0:	2300      	movs	r3, #0
    c5f2:	e01e      	b.n	c632 <nm_spi_init+0xfa>
		}
		gu8Crc_off = 1;
    c5f4:	4b11      	ldr	r3, [pc, #68]	; (c63c <nm_spi_init+0x104>)
    c5f6:	2201      	movs	r2, #1
    c5f8:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    c5fa:	1d3a      	adds	r2, r7, #4
    c5fc:	2380      	movs	r3, #128	; 0x80
    c5fe:	015b      	lsls	r3, r3, #5
    c600:	0011      	movs	r1, r2
    c602:	0018      	movs	r0, r3
    c604:	4b0f      	ldr	r3, [pc, #60]	; (c644 <nm_spi_init+0x10c>)
    c606:	4798      	blx	r3
    c608:	1e03      	subs	r3, r0, #0
    c60a:	d10f      	bne.n	c62c <nm_spi_init+0xf4>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    c60c:	4a1a      	ldr	r2, [pc, #104]	; (c678 <nm_spi_init+0x140>)
    c60e:	490f      	ldr	r1, [pc, #60]	; (c64c <nm_spi_init+0x114>)
    c610:	4b0f      	ldr	r3, [pc, #60]	; (c650 <nm_spi_init+0x118>)
    c612:	0018      	movs	r0, r3
    c614:	4b0f      	ldr	r3, [pc, #60]	; (c654 <nm_spi_init+0x11c>)
    c616:	4798      	blx	r3
    c618:	4b18      	ldr	r3, [pc, #96]	; (c67c <nm_spi_init+0x144>)
    c61a:	0018      	movs	r0, r3
    c61c:	4b0f      	ldr	r3, [pc, #60]	; (c65c <nm_spi_init+0x124>)
    c61e:	4798      	blx	r3
    c620:	200d      	movs	r0, #13
    c622:	4b0f      	ldr	r3, [pc, #60]	; (c660 <nm_spi_init+0x128>)
    c624:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    c626:	2306      	movs	r3, #6
    c628:	425b      	negs	r3, r3
    c62a:	e002      	b.n	c632 <nm_spi_init+0xfa>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();
    c62c:	4b14      	ldr	r3, [pc, #80]	; (c680 <nm_spi_init+0x148>)
    c62e:	4798      	blx	r3


	return M2M_SUCCESS;
    c630:	2300      	movs	r3, #0
}
    c632:	0018      	movs	r0, r3
    c634:	46bd      	mov	sp, r7
    c636:	b002      	add	sp, #8
    c638:	bd80      	pop	{r7, pc}
    c63a:	46c0      	nop			; (mov r8, r8)
    c63c:	20000214 	.word	0x20000214
    c640:	0000e824 	.word	0x0000e824
    c644:	0000c0c9 	.word	0x0000c0c9
    c648:	000004c7 	.word	0x000004c7
    c64c:	000190cc 	.word	0x000190cc
    c650:	00018ab8 	.word	0x00018ab8
    c654:	00016b49 	.word	0x00016b49
    c658:	00018f3c 	.word	0x00018f3c
    c65c:	00016c65 	.word	0x00016c65
    c660:	00016b7d 	.word	0x00016b7d
    c664:	000004ca 	.word	0x000004ca
    c668:	00018f8c 	.word	0x00018f8c
    c66c:	0000bd49 	.word	0x0000bd49
    c670:	000004d4 	.word	0x000004d4
    c674:	00018fb8 	.word	0x00018fb8
    c678:	000004de 	.word	0x000004de
    c67c:	00018fec 	.word	0x00018fec
    c680:	0000c4c5 	.word	0x0000c4c5

0000c684 <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
    c684:	b580      	push	{r7, lr}
    c686:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
    c688:	4b03      	ldr	r3, [pc, #12]	; (c698 <nm_spi_deinit+0x14>)
    c68a:	2200      	movs	r2, #0
    c68c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
    c68e:	2300      	movs	r3, #0
}
    c690:	0018      	movs	r0, r3
    c692:	46bd      	mov	sp, r7
    c694:	bd80      	pop	{r7, pc}
    c696:	46c0      	nop			; (mov r8, r8)
    c698:	20000214 	.word	0x20000214

0000c69c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    c69c:	b580      	push	{r7, lr}
    c69e:	b084      	sub	sp, #16
    c6a0:	af00      	add	r7, sp, #0
    c6a2:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    c6a4:	230c      	movs	r3, #12
    c6a6:	18fa      	adds	r2, r7, r3
    c6a8:	687b      	ldr	r3, [r7, #4]
    c6aa:	0011      	movs	r1, r2
    c6ac:	0018      	movs	r0, r3
    c6ae:	4b03      	ldr	r3, [pc, #12]	; (c6bc <nm_spi_read_reg+0x20>)
    c6b0:	4798      	blx	r3

	return u32Val;
    c6b2:	68fb      	ldr	r3, [r7, #12]
}
    c6b4:	0018      	movs	r0, r3
    c6b6:	46bd      	mov	sp, r7
    c6b8:	b004      	add	sp, #16
    c6ba:	bd80      	pop	{r7, pc}
    c6bc:	0000c0c9 	.word	0x0000c0c9

0000c6c0 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    c6c0:	b590      	push	{r4, r7, lr}
    c6c2:	b085      	sub	sp, #20
    c6c4:	af00      	add	r7, sp, #0
    c6c6:	6078      	str	r0, [r7, #4]
    c6c8:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    c6ca:	230f      	movs	r3, #15
    c6cc:	18fc      	adds	r4, r7, r3
    c6ce:	683a      	ldr	r2, [r7, #0]
    c6d0:	687b      	ldr	r3, [r7, #4]
    c6d2:	0011      	movs	r1, r2
    c6d4:	0018      	movs	r0, r3
    c6d6:	4b0d      	ldr	r3, [pc, #52]	; (c70c <nm_spi_read_reg_with_ret+0x4c>)
    c6d8:	4798      	blx	r3
    c6da:	0003      	movs	r3, r0
    c6dc:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c6de:	230f      	movs	r3, #15
    c6e0:	18fb      	adds	r3, r7, r3
    c6e2:	781b      	ldrb	r3, [r3, #0]
    c6e4:	b25b      	sxtb	r3, r3
    c6e6:	2b01      	cmp	r3, #1
    c6e8:	d104      	bne.n	c6f4 <nm_spi_read_reg_with_ret+0x34>
    c6ea:	230f      	movs	r3, #15
    c6ec:	18fb      	adds	r3, r7, r3
    c6ee:	2200      	movs	r2, #0
    c6f0:	701a      	strb	r2, [r3, #0]
    c6f2:	e003      	b.n	c6fc <nm_spi_read_reg_with_ret+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c6f4:	230f      	movs	r3, #15
    c6f6:	18fb      	adds	r3, r7, r3
    c6f8:	22fa      	movs	r2, #250	; 0xfa
    c6fa:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c6fc:	230f      	movs	r3, #15
    c6fe:	18fb      	adds	r3, r7, r3
    c700:	781b      	ldrb	r3, [r3, #0]
    c702:	b25b      	sxtb	r3, r3
}
    c704:	0018      	movs	r0, r3
    c706:	46bd      	mov	sp, r7
    c708:	b005      	add	sp, #20
    c70a:	bd90      	pop	{r4, r7, pc}
    c70c:	0000c0c9 	.word	0x0000c0c9

0000c710 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    c710:	b590      	push	{r4, r7, lr}
    c712:	b085      	sub	sp, #20
    c714:	af00      	add	r7, sp, #0
    c716:	6078      	str	r0, [r7, #4]
    c718:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    c71a:	230f      	movs	r3, #15
    c71c:	18fc      	adds	r4, r7, r3
    c71e:	683a      	ldr	r2, [r7, #0]
    c720:	687b      	ldr	r3, [r7, #4]
    c722:	0011      	movs	r1, r2
    c724:	0018      	movs	r0, r3
    c726:	4b0d      	ldr	r3, [pc, #52]	; (c75c <nm_spi_write_reg+0x4c>)
    c728:	4798      	blx	r3
    c72a:	0003      	movs	r3, r0
    c72c:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c72e:	230f      	movs	r3, #15
    c730:	18fb      	adds	r3, r7, r3
    c732:	781b      	ldrb	r3, [r3, #0]
    c734:	b25b      	sxtb	r3, r3
    c736:	2b01      	cmp	r3, #1
    c738:	d104      	bne.n	c744 <nm_spi_write_reg+0x34>
    c73a:	230f      	movs	r3, #15
    c73c:	18fb      	adds	r3, r7, r3
    c73e:	2200      	movs	r2, #0
    c740:	701a      	strb	r2, [r3, #0]
    c742:	e003      	b.n	c74c <nm_spi_write_reg+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c744:	230f      	movs	r3, #15
    c746:	18fb      	adds	r3, r7, r3
    c748:	22fa      	movs	r2, #250	; 0xfa
    c74a:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c74c:	230f      	movs	r3, #15
    c74e:	18fb      	adds	r3, r7, r3
    c750:	781b      	ldrb	r3, [r3, #0]
    c752:	b25b      	sxtb	r3, r3
}
    c754:	0018      	movs	r0, r3
    c756:	46bd      	mov	sp, r7
    c758:	b005      	add	sp, #20
    c75a:	bd90      	pop	{r4, r7, pc}
    c75c:	0000bd49 	.word	0x0000bd49

0000c760 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    c760:	b590      	push	{r4, r7, lr}
    c762:	b087      	sub	sp, #28
    c764:	af00      	add	r7, sp, #0
    c766:	60f8      	str	r0, [r7, #12]
    c768:	60b9      	str	r1, [r7, #8]
    c76a:	1dbb      	adds	r3, r7, #6
    c76c:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
    c76e:	2317      	movs	r3, #23
    c770:	18fc      	adds	r4, r7, r3
    c772:	1dbb      	adds	r3, r7, #6
    c774:	881a      	ldrh	r2, [r3, #0]
    c776:	68b9      	ldr	r1, [r7, #8]
    c778:	68fb      	ldr	r3, [r7, #12]
    c77a:	0018      	movs	r0, r3
    c77c:	4b0d      	ldr	r3, [pc, #52]	; (c7b4 <nm_spi_read_block+0x54>)
    c77e:	4798      	blx	r3
    c780:	0003      	movs	r3, r0
    c782:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c784:	2317      	movs	r3, #23
    c786:	18fb      	adds	r3, r7, r3
    c788:	781b      	ldrb	r3, [r3, #0]
    c78a:	b25b      	sxtb	r3, r3
    c78c:	2b01      	cmp	r3, #1
    c78e:	d104      	bne.n	c79a <nm_spi_read_block+0x3a>
    c790:	2317      	movs	r3, #23
    c792:	18fb      	adds	r3, r7, r3
    c794:	2200      	movs	r2, #0
    c796:	701a      	strb	r2, [r3, #0]
    c798:	e003      	b.n	c7a2 <nm_spi_read_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c79a:	2317      	movs	r3, #23
    c79c:	18fb      	adds	r3, r7, r3
    c79e:	22fa      	movs	r2, #250	; 0xfa
    c7a0:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c7a2:	2317      	movs	r3, #23
    c7a4:	18fb      	adds	r3, r7, r3
    c7a6:	781b      	ldrb	r3, [r3, #0]
    c7a8:	b25b      	sxtb	r3, r3
}
    c7aa:	0018      	movs	r0, r3
    c7ac:	46bd      	mov	sp, r7
    c7ae:	b007      	add	sp, #28
    c7b0:	bd90      	pop	{r4, r7, pc}
    c7b2:	46c0      	nop			; (mov r8, r8)
    c7b4:	0000c2d1 	.word	0x0000c2d1

0000c7b8 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    c7b8:	b590      	push	{r4, r7, lr}
    c7ba:	b087      	sub	sp, #28
    c7bc:	af00      	add	r7, sp, #0
    c7be:	60f8      	str	r0, [r7, #12]
    c7c0:	60b9      	str	r1, [r7, #8]
    c7c2:	1dbb      	adds	r3, r7, #6
    c7c4:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
    c7c6:	2317      	movs	r3, #23
    c7c8:	18fc      	adds	r4, r7, r3
    c7ca:	1dbb      	adds	r3, r7, #6
    c7cc:	881a      	ldrh	r2, [r3, #0]
    c7ce:	68b9      	ldr	r1, [r7, #8]
    c7d0:	68fb      	ldr	r3, [r7, #12]
    c7d2:	0018      	movs	r0, r3
    c7d4:	4b0d      	ldr	r3, [pc, #52]	; (c80c <nm_spi_write_block+0x54>)
    c7d6:	4798      	blx	r3
    c7d8:	0003      	movs	r3, r0
    c7da:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c7dc:	2317      	movs	r3, #23
    c7de:	18fb      	adds	r3, r7, r3
    c7e0:	781b      	ldrb	r3, [r3, #0]
    c7e2:	b25b      	sxtb	r3, r3
    c7e4:	2b01      	cmp	r3, #1
    c7e6:	d104      	bne.n	c7f2 <nm_spi_write_block+0x3a>
    c7e8:	2317      	movs	r3, #23
    c7ea:	18fb      	adds	r3, r7, r3
    c7ec:	2200      	movs	r2, #0
    c7ee:	701a      	strb	r2, [r3, #0]
    c7f0:	e003      	b.n	c7fa <nm_spi_write_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c7f2:	2317      	movs	r3, #23
    c7f4:	18fb      	adds	r3, r7, r3
    c7f6:	22fa      	movs	r2, #250	; 0xfa
    c7f8:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c7fa:	2317      	movs	r3, #23
    c7fc:	18fb      	adds	r3, r7, r3
    c7fe:	781b      	ldrb	r3, [r3, #0]
    c800:	b25b      	sxtb	r3, r3
}
    c802:	0018      	movs	r0, r3
    c804:	46bd      	mov	sp, r7
    c806:	b007      	add	sp, #28
    c808:	bd90      	pop	{r4, r7, pc}
    c80a:	46c0      	nop			; (mov r8, r8)
    c80c:	0000bed5 	.word	0x0000bed5

0000c810 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    c810:	b590      	push	{r4, r7, lr}
    c812:	b089      	sub	sp, #36	; 0x24
    c814:	af00      	add	r7, sp, #0
    c816:	60b9      	str	r1, [r7, #8]
    c818:	0011      	movs	r1, r2
    c81a:	607b      	str	r3, [r7, #4]
    c81c:	230f      	movs	r3, #15
    c81e:	18fb      	adds	r3, r7, r3
    c820:	1c02      	adds	r2, r0, #0
    c822:	701a      	strb	r2, [r3, #0]
    c824:	230e      	movs	r3, #14
    c826:	18fb      	adds	r3, r7, r3
    c828:	1c0a      	adds	r2, r1, #0
    c82a:	701a      	strb	r2, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    c82c:	2330      	movs	r3, #48	; 0x30
    c82e:	18fb      	adds	r3, r7, r3
    c830:	881b      	ldrh	r3, [r3, #0]
    c832:	2b00      	cmp	r3, #0
    c834:	d100      	bne.n	c838 <Socket_ReadSocketData+0x28>
    c836:	e0d6      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
    c838:	230f      	movs	r3, #15
    c83a:	18fb      	adds	r3, r7, r3
    c83c:	2200      	movs	r2, #0
    c83e:	569a      	ldrsb	r2, [r3, r2]
    c840:	4b6b      	ldr	r3, [pc, #428]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c842:	0112      	lsls	r2, r2, #4
    c844:	58d3      	ldr	r3, [r2, r3]
    c846:	2b00      	cmp	r3, #0
    c848:	d100      	bne.n	c84c <Socket_ReadSocketData+0x3c>
    c84a:	e0cc      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
    c84c:	230f      	movs	r3, #15
    c84e:	18fb      	adds	r3, r7, r3
    c850:	781b      	ldrb	r3, [r3, #0]
    c852:	b25b      	sxtb	r3, r3
    c854:	4a66      	ldr	r2, [pc, #408]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c856:	011b      	lsls	r3, r3, #4
    c858:	18d3      	adds	r3, r2, r3
    c85a:	3304      	adds	r3, #4
    c85c:	881b      	ldrh	r3, [r3, #0]
    c85e:	b29b      	uxth	r3, r3
    c860:	2b00      	cmp	r3, #0
    c862:	d100      	bne.n	c866 <Socket_ReadSocketData+0x56>
    c864:	e0bf      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
    c866:	230f      	movs	r3, #15
    c868:	18fb      	adds	r3, r7, r3
    c86a:	781b      	ldrb	r3, [r3, #0]
    c86c:	b25b      	sxtb	r3, r3
    c86e:	4a60      	ldr	r2, [pc, #384]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c870:	011b      	lsls	r3, r3, #4
    c872:	18d3      	adds	r3, r2, r3
    c874:	330a      	adds	r3, #10
    c876:	781b      	ldrb	r3, [r3, #0]
    c878:	b2db      	uxtb	r3, r3
    c87a:	2b01      	cmp	r3, #1
    c87c:	d000      	beq.n	c880 <Socket_ReadSocketData+0x70>
    c87e:	e0b2      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
	{
		uint32	u32Address = u32StartAddress;
    c880:	687b      	ldr	r3, [r7, #4]
    c882:	61fb      	str	r3, [r7, #28]
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    c884:	68bb      	ldr	r3, [r7, #8]
    c886:	2230      	movs	r2, #48	; 0x30
    c888:	18ba      	adds	r2, r7, r2
    c88a:	8812      	ldrh	r2, [r2, #0]
    c88c:	80da      	strh	r2, [r3, #6]
		do
		{
			u8SetRxDone = 1;
    c88e:	2319      	movs	r3, #25
    c890:	18fb      	adds	r3, r7, r3
    c892:	2201      	movs	r2, #1
    c894:	701a      	strb	r2, [r3, #0]
			u16Read = u16ReadCount;
    c896:	231a      	movs	r3, #26
    c898:	18fb      	adds	r3, r7, r3
    c89a:	2230      	movs	r2, #48	; 0x30
    c89c:	18ba      	adds	r2, r7, r2
    c89e:	8812      	ldrh	r2, [r2, #0]
    c8a0:	801a      	strh	r2, [r3, #0]
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    c8a2:	230f      	movs	r3, #15
    c8a4:	18fb      	adds	r3, r7, r3
    c8a6:	781b      	ldrb	r3, [r3, #0]
    c8a8:	b25b      	sxtb	r3, r3
    c8aa:	4a51      	ldr	r2, [pc, #324]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c8ac:	011b      	lsls	r3, r3, #4
    c8ae:	18d3      	adds	r3, r2, r3
    c8b0:	3304      	adds	r3, #4
    c8b2:	881b      	ldrh	r3, [r3, #0]
    c8b4:	b29b      	uxth	r3, r3
    c8b6:	221a      	movs	r2, #26
    c8b8:	18ba      	adds	r2, r7, r2
    c8ba:	8812      	ldrh	r2, [r2, #0]
    c8bc:	1ad3      	subs	r3, r2, r3
    c8be:	b29a      	uxth	r2, r3
    c8c0:	2316      	movs	r3, #22
    c8c2:	18fb      	adds	r3, r7, r3
    c8c4:	801a      	strh	r2, [r3, #0]
			if(s16Diff > 0)
    c8c6:	2316      	movs	r3, #22
    c8c8:	18fb      	adds	r3, r7, r3
    c8ca:	2200      	movs	r2, #0
    c8cc:	5e9b      	ldrsh	r3, [r3, r2]
    c8ce:	2b00      	cmp	r3, #0
    c8d0:	dd0f      	ble.n	c8f2 <Socket_ReadSocketData+0xe2>
			{
				u8SetRxDone = 0;
    c8d2:	2319      	movs	r3, #25
    c8d4:	18fb      	adds	r3, r7, r3
    c8d6:	2200      	movs	r2, #0
    c8d8:	701a      	strb	r2, [r3, #0]
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    c8da:	230f      	movs	r3, #15
    c8dc:	18fb      	adds	r3, r7, r3
    c8de:	2200      	movs	r2, #0
    c8e0:	569a      	ldrsb	r2, [r3, r2]
    c8e2:	231a      	movs	r3, #26
    c8e4:	18fb      	adds	r3, r7, r3
    c8e6:	4942      	ldr	r1, [pc, #264]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c8e8:	0112      	lsls	r2, r2, #4
    c8ea:	188a      	adds	r2, r1, r2
    c8ec:	3204      	adds	r2, #4
    c8ee:	8812      	ldrh	r2, [r2, #0]
    c8f0:	801a      	strh	r2, [r3, #0]
			}
			
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    c8f2:	230f      	movs	r3, #15
    c8f4:	18fb      	adds	r3, r7, r3
    c8f6:	2200      	movs	r2, #0
    c8f8:	569a      	ldrsb	r2, [r3, r2]
    c8fa:	4b3d      	ldr	r3, [pc, #244]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c8fc:	0112      	lsls	r2, r2, #4
    c8fe:	58d1      	ldr	r1, [r2, r3]
    c900:	2319      	movs	r3, #25
    c902:	18fb      	adds	r3, r7, r3
    c904:	781c      	ldrb	r4, [r3, #0]
    c906:	231a      	movs	r3, #26
    c908:	18fb      	adds	r3, r7, r3
    c90a:	881a      	ldrh	r2, [r3, #0]
    c90c:	69f8      	ldr	r0, [r7, #28]
    c90e:	0023      	movs	r3, r4
    c910:	4c38      	ldr	r4, [pc, #224]	; (c9f4 <Socket_ReadSocketData+0x1e4>)
    c912:	47a0      	blx	r4
    c914:	1e03      	subs	r3, r0, #0
    c916:	d14f      	bne.n	c9b8 <Socket_ReadSocketData+0x1a8>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    c918:	230f      	movs	r3, #15
    c91a:	18fb      	adds	r3, r7, r3
    c91c:	2200      	movs	r2, #0
    c91e:	569a      	ldrsb	r2, [r3, r2]
    c920:	4b33      	ldr	r3, [pc, #204]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c922:	0112      	lsls	r2, r2, #4
    c924:	58d2      	ldr	r2, [r2, r3]
    c926:	68bb      	ldr	r3, [r7, #8]
    c928:	601a      	str	r2, [r3, #0]
				pstrRecv->s16BufferSize		= u16Read;
    c92a:	231a      	movs	r3, #26
    c92c:	18fb      	adds	r3, r7, r3
    c92e:	2200      	movs	r2, #0
    c930:	5e9a      	ldrsh	r2, [r3, r2]
    c932:	68bb      	ldr	r3, [r7, #8]
    c934:	809a      	strh	r2, [r3, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    c936:	68bb      	ldr	r3, [r7, #8]
    c938:	88da      	ldrh	r2, [r3, #6]
    c93a:	231a      	movs	r3, #26
    c93c:	18fb      	adds	r3, r7, r3
    c93e:	881b      	ldrh	r3, [r3, #0]
    c940:	1ad3      	subs	r3, r2, r3
    c942:	b29a      	uxth	r2, r3
    c944:	68bb      	ldr	r3, [r7, #8]
    c946:	80da      	strh	r2, [r3, #6]

				if (gpfAppSocketCb)
    c948:	4b2b      	ldr	r3, [pc, #172]	; (c9f8 <Socket_ReadSocketData+0x1e8>)
    c94a:	681b      	ldr	r3, [r3, #0]
    c94c:	2b00      	cmp	r3, #0
    c94e:	d00b      	beq.n	c968 <Socket_ReadSocketData+0x158>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    c950:	4b29      	ldr	r3, [pc, #164]	; (c9f8 <Socket_ReadSocketData+0x1e8>)
    c952:	681b      	ldr	r3, [r3, #0]
    c954:	68bc      	ldr	r4, [r7, #8]
    c956:	220e      	movs	r2, #14
    c958:	18ba      	adds	r2, r7, r2
    c95a:	7811      	ldrb	r1, [r2, #0]
    c95c:	220f      	movs	r2, #15
    c95e:	18ba      	adds	r2, r7, r2
    c960:	2000      	movs	r0, #0
    c962:	5610      	ldrsb	r0, [r2, r0]
    c964:	0022      	movs	r2, r4
    c966:	4798      	blx	r3

				u16ReadCount -= u16Read;
    c968:	2330      	movs	r3, #48	; 0x30
    c96a:	18f9      	adds	r1, r7, r3
    c96c:	2330      	movs	r3, #48	; 0x30
    c96e:	18fa      	adds	r2, r7, r3
    c970:	231a      	movs	r3, #26
    c972:	18fb      	adds	r3, r7, r3
    c974:	8812      	ldrh	r2, [r2, #0]
    c976:	881b      	ldrh	r3, [r3, #0]
    c978:	1ad3      	subs	r3, r2, r3
    c97a:	800b      	strh	r3, [r1, #0]
				u32Address += u16Read;
    c97c:	231a      	movs	r3, #26
    c97e:	18fb      	adds	r3, r7, r3
    c980:	881b      	ldrh	r3, [r3, #0]
    c982:	69fa      	ldr	r2, [r7, #28]
    c984:	18d3      	adds	r3, r2, r3
    c986:	61fb      	str	r3, [r7, #28]

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    c988:	230f      	movs	r3, #15
    c98a:	18fb      	adds	r3, r7, r3
    c98c:	781b      	ldrb	r3, [r3, #0]
    c98e:	b25b      	sxtb	r3, r3
    c990:	4a17      	ldr	r2, [pc, #92]	; (c9f0 <Socket_ReadSocketData+0x1e0>)
    c992:	011b      	lsls	r3, r3, #4
    c994:	18d3      	adds	r3, r2, r3
    c996:	330a      	adds	r3, #10
    c998:	781b      	ldrb	r3, [r3, #0]
    c99a:	b2db      	uxtb	r3, r3
    c99c:	2b00      	cmp	r3, #0
    c99e:	d11b      	bne.n	c9d8 <Socket_ReadSocketData+0x1c8>
    c9a0:	2330      	movs	r3, #48	; 0x30
    c9a2:	18fb      	adds	r3, r7, r3
    c9a4:	881b      	ldrh	r3, [r3, #0]
    c9a6:	2b00      	cmp	r3, #0
    c9a8:	d016      	beq.n	c9d8 <Socket_ReadSocketData+0x1c8>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    c9aa:	2301      	movs	r3, #1
    c9ac:	2200      	movs	r2, #0
    c9ae:	2100      	movs	r1, #0
    c9b0:	2000      	movs	r0, #0
    c9b2:	4c10      	ldr	r4, [pc, #64]	; (c9f4 <Socket_ReadSocketData+0x1e4>)
    c9b4:	47a0      	blx	r4
						M2M_DBG("hif_receive Success\n");
					else
						M2M_DBG("hif_receive Fail\n");
					break;
    c9b6:	e016      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    c9b8:	4b10      	ldr	r3, [pc, #64]	; (c9fc <Socket_ReadSocketData+0x1ec>)
    c9ba:	0018      	movs	r0, r3
    c9bc:	4b10      	ldr	r3, [pc, #64]	; (ca00 <Socket_ReadSocketData+0x1f0>)
    c9be:	4798      	blx	r3
    c9c0:	2330      	movs	r3, #48	; 0x30
    c9c2:	18fb      	adds	r3, r7, r3
    c9c4:	881a      	ldrh	r2, [r3, #0]
    c9c6:	4b0f      	ldr	r3, [pc, #60]	; (ca04 <Socket_ReadSocketData+0x1f4>)
    c9c8:	0011      	movs	r1, r2
    c9ca:	0018      	movs	r0, r3
    c9cc:	4b0c      	ldr	r3, [pc, #48]	; (ca00 <Socket_ReadSocketData+0x1f0>)
    c9ce:	4798      	blx	r3
    c9d0:	200d      	movs	r0, #13
    c9d2:	4b0d      	ldr	r3, [pc, #52]	; (ca08 <Socket_ReadSocketData+0x1f8>)
    c9d4:	4798      	blx	r3
				break;
    c9d6:	e006      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
			}
		}while(u16ReadCount != 0);
    c9d8:	2330      	movs	r3, #48	; 0x30
    c9da:	18fb      	adds	r3, r7, r3
    c9dc:	881b      	ldrh	r3, [r3, #0]
    c9de:	2b00      	cmp	r3, #0
    c9e0:	d000      	beq.n	c9e4 <Socket_ReadSocketData+0x1d4>
    c9e2:	e754      	b.n	c88e <Socket_ReadSocketData+0x7e>
	}
}
    c9e4:	e7ff      	b.n	c9e6 <Socket_ReadSocketData+0x1d6>
    c9e6:	46c0      	nop			; (mov r8, r8)
    c9e8:	46bd      	mov	sp, r7
    c9ea:	b009      	add	sp, #36	; 0x24
    c9ec:	bd90      	pop	{r4, r7, pc}
    c9ee:	46c0      	nop			; (mov r8, r8)
    c9f0:	2000040c 	.word	0x2000040c
    c9f4:	00009779 	.word	0x00009779
    c9f8:	200004bc 	.word	0x200004bc
    c9fc:	000190d8 	.word	0x000190d8
    ca00:	00016b49 	.word	0x00016b49
    ca04:	000190e4 	.word	0x000190e4
    ca08:	00016b7d 	.word	0x00016b7d

0000ca0c <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    ca0c:	b590      	push	{r4, r7, lr}
    ca0e:	b0bb      	sub	sp, #236	; 0xec
    ca10:	af02      	add	r7, sp, #8
    ca12:	603a      	str	r2, [r7, #0]
    ca14:	1dfb      	adds	r3, r7, #7
    ca16:	1c02      	adds	r2, r0, #0
    ca18:	701a      	strb	r2, [r3, #0]
    ca1a:	1d3b      	adds	r3, r7, #4
    ca1c:	1c0a      	adds	r2, r1, #0
    ca1e:	801a      	strh	r2, [r3, #0]
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    ca20:	1dfb      	adds	r3, r7, #7
    ca22:	781b      	ldrb	r3, [r3, #0]
    ca24:	2b41      	cmp	r3, #65	; 0x41
    ca26:	d003      	beq.n	ca30 <m2m_ip_cb+0x24>
    ca28:	1dfb      	adds	r3, r7, #7
    ca2a:	781b      	ldrb	r3, [r3, #0]
    ca2c:	2b54      	cmp	r3, #84	; 0x54
    ca2e:	d120      	bne.n	ca72 <m2m_ip_cb+0x66>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    ca30:	23cc      	movs	r3, #204	; 0xcc
    ca32:	18f9      	adds	r1, r7, r3
    ca34:	6838      	ldr	r0, [r7, #0]
    ca36:	2300      	movs	r3, #0
    ca38:	2204      	movs	r2, #4
    ca3a:	4c98      	ldr	r4, [pc, #608]	; (cc9c <m2m_ip_cb+0x290>)
    ca3c:	47a0      	blx	r4
    ca3e:	1e03      	subs	r3, r0, #0
    ca40:	d000      	beq.n	ca44 <m2m_ip_cb+0x38>
    ca42:	e275      	b.n	cf30 <m2m_ip_cb+0x524>
		{
			strBind.status = strBindReply.s8Status;
    ca44:	23cc      	movs	r3, #204	; 0xcc
    ca46:	18fb      	adds	r3, r7, r3
    ca48:	2201      	movs	r2, #1
    ca4a:	569a      	ldrsb	r2, [r3, r2]
    ca4c:	23c8      	movs	r3, #200	; 0xc8
    ca4e:	18fb      	adds	r3, r7, r3
    ca50:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    ca52:	4b93      	ldr	r3, [pc, #588]	; (cca0 <m2m_ip_cb+0x294>)
    ca54:	681b      	ldr	r3, [r3, #0]
    ca56:	2b00      	cmp	r3, #0
    ca58:	d100      	bne.n	ca5c <m2m_ip_cb+0x50>
    ca5a:	e269      	b.n	cf30 <m2m_ip_cb+0x524>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    ca5c:	4b90      	ldr	r3, [pc, #576]	; (cca0 <m2m_ip_cb+0x294>)
    ca5e:	681b      	ldr	r3, [r3, #0]
    ca60:	22cc      	movs	r2, #204	; 0xcc
    ca62:	18ba      	adds	r2, r7, r2
    ca64:	2000      	movs	r0, #0
    ca66:	5610      	ldrsb	r0, [r2, r0]
    ca68:	22c8      	movs	r2, #200	; 0xc8
    ca6a:	18ba      	adds	r2, r7, r2
    ca6c:	2101      	movs	r1, #1
    ca6e:	4798      	blx	r3
	{
    ca70:	e25e      	b.n	cf30 <m2m_ip_cb+0x524>
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    ca72:	1dfb      	adds	r3, r7, #7
    ca74:	781b      	ldrb	r3, [r3, #0]
    ca76:	2b42      	cmp	r3, #66	; 0x42
    ca78:	d120      	bne.n	cabc <m2m_ip_cb+0xb0>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    ca7a:	23c4      	movs	r3, #196	; 0xc4
    ca7c:	18f9      	adds	r1, r7, r3
    ca7e:	6838      	ldr	r0, [r7, #0]
    ca80:	2300      	movs	r3, #0
    ca82:	2204      	movs	r2, #4
    ca84:	4c85      	ldr	r4, [pc, #532]	; (cc9c <m2m_ip_cb+0x290>)
    ca86:	47a0      	blx	r4
    ca88:	1e03      	subs	r3, r0, #0
    ca8a:	d000      	beq.n	ca8e <m2m_ip_cb+0x82>
    ca8c:	e257      	b.n	cf3e <m2m_ip_cb+0x532>
		{
			strListen.status = strListenReply.s8Status;
    ca8e:	23c4      	movs	r3, #196	; 0xc4
    ca90:	18fb      	adds	r3, r7, r3
    ca92:	2201      	movs	r2, #1
    ca94:	569a      	ldrsb	r2, [r3, r2]
    ca96:	23c0      	movs	r3, #192	; 0xc0
    ca98:	18fb      	adds	r3, r7, r3
    ca9a:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    ca9c:	4b80      	ldr	r3, [pc, #512]	; (cca0 <m2m_ip_cb+0x294>)
    ca9e:	681b      	ldr	r3, [r3, #0]
    caa0:	2b00      	cmp	r3, #0
    caa2:	d100      	bne.n	caa6 <m2m_ip_cb+0x9a>
    caa4:	e24b      	b.n	cf3e <m2m_ip_cb+0x532>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    caa6:	4b7e      	ldr	r3, [pc, #504]	; (cca0 <m2m_ip_cb+0x294>)
    caa8:	681b      	ldr	r3, [r3, #0]
    caaa:	22c4      	movs	r2, #196	; 0xc4
    caac:	18ba      	adds	r2, r7, r2
    caae:	2000      	movs	r0, #0
    cab0:	5610      	ldrsb	r0, [r2, r0]
    cab2:	22c0      	movs	r2, #192	; 0xc0
    cab4:	18ba      	adds	r2, r7, r2
    cab6:	2102      	movs	r1, #2
    cab8:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    caba:	e240      	b.n	cf3e <m2m_ip_cb+0x532>
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    cabc:	1dfb      	adds	r3, r7, #7
    cabe:	781b      	ldrb	r3, [r3, #0]
    cac0:	2b43      	cmp	r3, #67	; 0x43
    cac2:	d000      	beq.n	cac6 <m2m_ip_cb+0xba>
    cac4:	e086      	b.n	cbd4 <m2m_ip_cb+0x1c8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    cac6:	23b4      	movs	r3, #180	; 0xb4
    cac8:	18f9      	adds	r1, r7, r3
    caca:	6838      	ldr	r0, [r7, #0]
    cacc:	2300      	movs	r3, #0
    cace:	220c      	movs	r2, #12
    cad0:	4c72      	ldr	r4, [pc, #456]	; (cc9c <m2m_ip_cb+0x290>)
    cad2:	47a0      	blx	r4
    cad4:	1e03      	subs	r3, r0, #0
    cad6:	d000      	beq.n	cada <m2m_ip_cb+0xce>
    cad8:	e231      	b.n	cf3e <m2m_ip_cb+0x532>
			if(strAcceptReply.sConnectedSock >= 0)
    cada:	23b4      	movs	r3, #180	; 0xb4
    cadc:	18fb      	adds	r3, r7, r3
    cade:	7a5b      	ldrb	r3, [r3, #9]
    cae0:	b25b      	sxtb	r3, r3
    cae2:	2b00      	cmp	r3, #0
    cae4:	db4f      	blt.n	cb86 <m2m_ip_cb+0x17a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    cae6:	23b4      	movs	r3, #180	; 0xb4
    cae8:	18fb      	adds	r3, r7, r3
    caea:	7a5b      	ldrb	r3, [r3, #9]
    caec:	b25b      	sxtb	r3, r3
    caee:	0018      	movs	r0, r3
    caf0:	23b4      	movs	r3, #180	; 0xb4
    caf2:	18fb      	adds	r3, r7, r3
    caf4:	7a1b      	ldrb	r3, [r3, #8]
    caf6:	b25b      	sxtb	r3, r3
    caf8:	4a6a      	ldr	r2, [pc, #424]	; (cca4 <m2m_ip_cb+0x298>)
    cafa:	011b      	lsls	r3, r3, #4
    cafc:	18d3      	adds	r3, r2, r3
    cafe:	330b      	adds	r3, #11
    cb00:	781b      	ldrb	r3, [r3, #0]
    cb02:	b2d9      	uxtb	r1, r3
    cb04:	4a67      	ldr	r2, [pc, #412]	; (cca4 <m2m_ip_cb+0x298>)
    cb06:	0103      	lsls	r3, r0, #4
    cb08:	18d3      	adds	r3, r2, r3
    cb0a:	330b      	adds	r3, #11
    cb0c:	1c0a      	adds	r2, r1, #0
    cb0e:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    cb10:	23b4      	movs	r3, #180	; 0xb4
    cb12:	18fb      	adds	r3, r7, r3
    cb14:	7a5b      	ldrb	r3, [r3, #9]
    cb16:	b25b      	sxtb	r3, r3
    cb18:	4a62      	ldr	r2, [pc, #392]	; (cca4 <m2m_ip_cb+0x298>)
    cb1a:	011b      	lsls	r3, r3, #4
    cb1c:	18d3      	adds	r3, r2, r3
    cb1e:	330a      	adds	r3, #10
    cb20:	2201      	movs	r2, #1
    cb22:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    cb24:	23b4      	movs	r3, #180	; 0xb4
    cb26:	18fb      	adds	r3, r7, r3
    cb28:	7a5b      	ldrb	r3, [r3, #9]
    cb2a:	b25b      	sxtb	r3, r3
    cb2c:	0018      	movs	r0, r3
    cb2e:	23b4      	movs	r3, #180	; 0xb4
    cb30:	18fb      	adds	r3, r7, r3
    cb32:	895b      	ldrh	r3, [r3, #10]
    cb34:	3b08      	subs	r3, #8
    cb36:	b299      	uxth	r1, r3
    cb38:	4a5a      	ldr	r2, [pc, #360]	; (cca4 <m2m_ip_cb+0x298>)
    cb3a:	0103      	lsls	r3, r0, #4
    cb3c:	18d3      	adds	r3, r2, r3
    cb3e:	3308      	adds	r3, #8
    cb40:	1c0a      	adds	r2, r1, #0
    cb42:	801a      	strh	r2, [r3, #0]
				++gu16SessionID;
    cb44:	4b58      	ldr	r3, [pc, #352]	; (cca8 <m2m_ip_cb+0x29c>)
    cb46:	881b      	ldrh	r3, [r3, #0]
    cb48:	b29b      	uxth	r3, r3
    cb4a:	3301      	adds	r3, #1
    cb4c:	b29a      	uxth	r2, r3
    cb4e:	4b56      	ldr	r3, [pc, #344]	; (cca8 <m2m_ip_cb+0x29c>)
    cb50:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    cb52:	4b55      	ldr	r3, [pc, #340]	; (cca8 <m2m_ip_cb+0x29c>)
    cb54:	881b      	ldrh	r3, [r3, #0]
    cb56:	b29b      	uxth	r3, r3
    cb58:	2b00      	cmp	r3, #0
    cb5a:	d106      	bne.n	cb6a <m2m_ip_cb+0x15e>
					++gu16SessionID;
    cb5c:	4b52      	ldr	r3, [pc, #328]	; (cca8 <m2m_ip_cb+0x29c>)
    cb5e:	881b      	ldrh	r3, [r3, #0]
    cb60:	b29b      	uxth	r3, r3
    cb62:	3301      	adds	r3, #1
    cb64:	b29a      	uxth	r2, r3
    cb66:	4b50      	ldr	r3, [pc, #320]	; (cca8 <m2m_ip_cb+0x29c>)
    cb68:	801a      	strh	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    cb6a:	23b4      	movs	r3, #180	; 0xb4
    cb6c:	18fb      	adds	r3, r7, r3
    cb6e:	7a5b      	ldrb	r3, [r3, #9]
    cb70:	b25b      	sxtb	r3, r3
    cb72:	0018      	movs	r0, r3
    cb74:	4b4c      	ldr	r3, [pc, #304]	; (cca8 <m2m_ip_cb+0x29c>)
    cb76:	881b      	ldrh	r3, [r3, #0]
    cb78:	b299      	uxth	r1, r3
    cb7a:	4a4a      	ldr	r2, [pc, #296]	; (cca4 <m2m_ip_cb+0x298>)
    cb7c:	0103      	lsls	r3, r0, #4
    cb7e:	18d3      	adds	r3, r2, r3
    cb80:	3306      	adds	r3, #6
    cb82:	1c0a      	adds	r2, r1, #0
    cb84:	801a      	strh	r2, [r3, #0]
			strAccept.sock = strAcceptReply.sConnectedSock;
    cb86:	23b4      	movs	r3, #180	; 0xb4
    cb88:	18fb      	adds	r3, r7, r3
    cb8a:	2209      	movs	r2, #9
    cb8c:	569a      	ldrsb	r2, [r3, r2]
    cb8e:	23a0      	movs	r3, #160	; 0xa0
    cb90:	18fb      	adds	r3, r7, r3
    cb92:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    cb94:	23a0      	movs	r3, #160	; 0xa0
    cb96:	18fb      	adds	r3, r7, r3
    cb98:	2202      	movs	r2, #2
    cb9a:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    cb9c:	23b4      	movs	r3, #180	; 0xb4
    cb9e:	18fb      	adds	r3, r7, r3
    cba0:	885a      	ldrh	r2, [r3, #2]
    cba2:	23a0      	movs	r3, #160	; 0xa0
    cba4:	18fb      	adds	r3, r7, r3
    cba6:	80da      	strh	r2, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    cba8:	23b4      	movs	r3, #180	; 0xb4
    cbaa:	18fb      	adds	r3, r7, r3
    cbac:	685a      	ldr	r2, [r3, #4]
    cbae:	23a0      	movs	r3, #160	; 0xa0
    cbb0:	18fb      	adds	r3, r7, r3
    cbb2:	609a      	str	r2, [r3, #8]
			if(gpfAppSocketCb)
    cbb4:	4b3a      	ldr	r3, [pc, #232]	; (cca0 <m2m_ip_cb+0x294>)
    cbb6:	681b      	ldr	r3, [r3, #0]
    cbb8:	2b00      	cmp	r3, #0
    cbba:	d100      	bne.n	cbbe <m2m_ip_cb+0x1b2>
    cbbc:	e1bf      	b.n	cf3e <m2m_ip_cb+0x532>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    cbbe:	4b38      	ldr	r3, [pc, #224]	; (cca0 <m2m_ip_cb+0x294>)
    cbc0:	681b      	ldr	r3, [r3, #0]
    cbc2:	22b4      	movs	r2, #180	; 0xb4
    cbc4:	18ba      	adds	r2, r7, r2
    cbc6:	2008      	movs	r0, #8
    cbc8:	5610      	ldrsb	r0, [r2, r0]
    cbca:	22a0      	movs	r2, #160	; 0xa0
    cbcc:	18ba      	adds	r2, r7, r2
    cbce:	2104      	movs	r1, #4
    cbd0:	4798      	blx	r3
}
    cbd2:	e1b4      	b.n	cf3e <m2m_ip_cb+0x532>
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    cbd4:	1dfb      	adds	r3, r7, #7
    cbd6:	781b      	ldrb	r3, [r3, #0]
    cbd8:	2b44      	cmp	r3, #68	; 0x44
    cbda:	d003      	beq.n	cbe4 <m2m_ip_cb+0x1d8>
    cbdc:	1dfb      	adds	r3, r7, #7
    cbde:	781b      	ldrb	r3, [r3, #0]
    cbe0:	2b4b      	cmp	r3, #75	; 0x4b
    cbe2:	d13d      	bne.n	cc60 <m2m_ip_cb+0x254>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    cbe4:	239c      	movs	r3, #156	; 0x9c
    cbe6:	18f9      	adds	r1, r7, r3
    cbe8:	6838      	ldr	r0, [r7, #0]
    cbea:	2300      	movs	r3, #0
    cbec:	2204      	movs	r2, #4
    cbee:	4c2b      	ldr	r4, [pc, #172]	; (cc9c <m2m_ip_cb+0x290>)
    cbf0:	47a0      	blx	r4
    cbf2:	1e03      	subs	r3, r0, #0
    cbf4:	d000      	beq.n	cbf8 <m2m_ip_cb+0x1ec>
    cbf6:	e19d      	b.n	cf34 <m2m_ip_cb+0x528>
			strConnMsg.sock		= strConnectReply.sock;
    cbf8:	239c      	movs	r3, #156	; 0x9c
    cbfa:	18fb      	adds	r3, r7, r3
    cbfc:	2200      	movs	r2, #0
    cbfe:	569a      	ldrsb	r2, [r3, r2]
    cc00:	2398      	movs	r3, #152	; 0x98
    cc02:	18fb      	adds	r3, r7, r3
    cc04:	701a      	strb	r2, [r3, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    cc06:	239c      	movs	r3, #156	; 0x9c
    cc08:	18fb      	adds	r3, r7, r3
    cc0a:	2201      	movs	r2, #1
    cc0c:	569a      	ldrsb	r2, [r3, r2]
    cc0e:	2398      	movs	r3, #152	; 0x98
    cc10:	18fb      	adds	r3, r7, r3
    cc12:	705a      	strb	r2, [r3, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    cc14:	239c      	movs	r3, #156	; 0x9c
    cc16:	18fb      	adds	r3, r7, r3
    cc18:	785b      	ldrb	r3, [r3, #1]
    cc1a:	b25b      	sxtb	r3, r3
    cc1c:	2b00      	cmp	r3, #0
    cc1e:	d10f      	bne.n	cc40 <m2m_ip_cb+0x234>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    cc20:	239c      	movs	r3, #156	; 0x9c
    cc22:	18fb      	adds	r3, r7, r3
    cc24:	781b      	ldrb	r3, [r3, #0]
    cc26:	b25b      	sxtb	r3, r3
    cc28:	0018      	movs	r0, r3
    cc2a:	239c      	movs	r3, #156	; 0x9c
    cc2c:	18fb      	adds	r3, r7, r3
    cc2e:	885b      	ldrh	r3, [r3, #2]
    cc30:	3b08      	subs	r3, #8
    cc32:	b299      	uxth	r1, r3
    cc34:	4a1b      	ldr	r2, [pc, #108]	; (cca4 <m2m_ip_cb+0x298>)
    cc36:	0103      	lsls	r3, r0, #4
    cc38:	18d3      	adds	r3, r2, r3
    cc3a:	3308      	adds	r3, #8
    cc3c:	1c0a      	adds	r2, r1, #0
    cc3e:	801a      	strh	r2, [r3, #0]
			if(gpfAppSocketCb)
    cc40:	4b17      	ldr	r3, [pc, #92]	; (cca0 <m2m_ip_cb+0x294>)
    cc42:	681b      	ldr	r3, [r3, #0]
    cc44:	2b00      	cmp	r3, #0
    cc46:	d100      	bne.n	cc4a <m2m_ip_cb+0x23e>
    cc48:	e174      	b.n	cf34 <m2m_ip_cb+0x528>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    cc4a:	4b15      	ldr	r3, [pc, #84]	; (cca0 <m2m_ip_cb+0x294>)
    cc4c:	681b      	ldr	r3, [r3, #0]
    cc4e:	229c      	movs	r2, #156	; 0x9c
    cc50:	18ba      	adds	r2, r7, r2
    cc52:	2000      	movs	r0, #0
    cc54:	5610      	ldrsb	r0, [r2, r0]
    cc56:	2298      	movs	r2, #152	; 0x98
    cc58:	18ba      	adds	r2, r7, r2
    cc5a:	2105      	movs	r1, #5
    cc5c:	4798      	blx	r3
	{
    cc5e:	e169      	b.n	cf34 <m2m_ip_cb+0x528>
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    cc60:	1dfb      	adds	r3, r7, #7
    cc62:	781b      	ldrb	r3, [r3, #0]
    cc64:	2b4a      	cmp	r3, #74	; 0x4a
    cc66:	d123      	bne.n	ccb0 <m2m_ip_cb+0x2a4>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    cc68:	230c      	movs	r3, #12
    cc6a:	18f9      	adds	r1, r7, r3
    cc6c:	6838      	ldr	r0, [r7, #0]
    cc6e:	2300      	movs	r3, #0
    cc70:	2244      	movs	r2, #68	; 0x44
    cc72:	4c0a      	ldr	r4, [pc, #40]	; (cc9c <m2m_ip_cb+0x290>)
    cc74:	47a0      	blx	r4
    cc76:	1e03      	subs	r3, r0, #0
    cc78:	d000      	beq.n	cc7c <m2m_ip_cb+0x270>
    cc7a:	e160      	b.n	cf3e <m2m_ip_cb+0x532>
			if(gpfAppResolveCb)
    cc7c:	4b0b      	ldr	r3, [pc, #44]	; (ccac <m2m_ip_cb+0x2a0>)
    cc7e:	681b      	ldr	r3, [r3, #0]
    cc80:	2b00      	cmp	r3, #0
    cc82:	d100      	bne.n	cc86 <m2m_ip_cb+0x27a>
    cc84:	e15b      	b.n	cf3e <m2m_ip_cb+0x532>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    cc86:	4b09      	ldr	r3, [pc, #36]	; (ccac <m2m_ip_cb+0x2a0>)
    cc88:	681a      	ldr	r2, [r3, #0]
    cc8a:	230c      	movs	r3, #12
    cc8c:	18fb      	adds	r3, r7, r3
    cc8e:	6c19      	ldr	r1, [r3, #64]	; 0x40
    cc90:	230c      	movs	r3, #12
    cc92:	18fb      	adds	r3, r7, r3
    cc94:	0018      	movs	r0, r3
    cc96:	4790      	blx	r2
}
    cc98:	e151      	b.n	cf3e <m2m_ip_cb+0x532>
    cc9a:	46c0      	nop			; (mov r8, r8)
    cc9c:	00009779 	.word	0x00009779
    cca0:	200004bc 	.word	0x200004bc
    cca4:	2000040c 	.word	0x2000040c
    cca8:	20000216 	.word	0x20000216
    ccac:	200004c4 	.word	0x200004c4
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    ccb0:	1dfb      	adds	r3, r7, #7
    ccb2:	781b      	ldrb	r3, [r3, #0]
    ccb4:	2b46      	cmp	r3, #70	; 0x46
    ccb6:	d008      	beq.n	ccca <m2m_ip_cb+0x2be>
    ccb8:	1dfb      	adds	r3, r7, #7
    ccba:	781b      	ldrb	r3, [r3, #0]
    ccbc:	2b48      	cmp	r3, #72	; 0x48
    ccbe:	d004      	beq.n	ccca <m2m_ip_cb+0x2be>
    ccc0:	1dfb      	adds	r3, r7, #7
    ccc2:	781b      	ldrb	r3, [r3, #0]
    ccc4:	2b4d      	cmp	r3, #77	; 0x4d
    ccc6:	d000      	beq.n	ccca <m2m_ip_cb+0x2be>
    ccc8:	e0b4      	b.n	ce34 <m2m_ip_cb+0x428>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    ccca:	23df      	movs	r3, #223	; 0xdf
    cccc:	18fb      	adds	r3, r7, r3
    ccce:	2206      	movs	r2, #6
    ccd0:	701a      	strb	r2, [r3, #0]
		if(u8OpCode == SOCKET_CMD_RECVFROM)
    ccd2:	1dfb      	adds	r3, r7, #7
    ccd4:	781b      	ldrb	r3, [r3, #0]
    ccd6:	2b48      	cmp	r3, #72	; 0x48
    ccd8:	d103      	bne.n	cce2 <m2m_ip_cb+0x2d6>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    ccda:	23df      	movs	r3, #223	; 0xdf
    ccdc:	18fb      	adds	r3, r7, r3
    ccde:	2209      	movs	r2, #9
    cce0:	701a      	strb	r2, [r3, #0]
		u16ReadSize = sizeof(tstrRecvReply);
    cce2:	23d8      	movs	r3, #216	; 0xd8
    cce4:	18fb      	adds	r3, r7, r3
    cce6:	2210      	movs	r2, #16
    cce8:	801a      	strh	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    ccea:	23d8      	movs	r3, #216	; 0xd8
    ccec:	18fb      	adds	r3, r7, r3
    ccee:	881a      	ldrh	r2, [r3, #0]
    ccf0:	2388      	movs	r3, #136	; 0x88
    ccf2:	18f9      	adds	r1, r7, r3
    ccf4:	6838      	ldr	r0, [r7, #0]
    ccf6:	2300      	movs	r3, #0
    ccf8:	4c93      	ldr	r4, [pc, #588]	; (cf48 <m2m_ip_cb+0x53c>)
    ccfa:	47a0      	blx	r4
    ccfc:	1e03      	subs	r3, r0, #0
    ccfe:	d000      	beq.n	cd02 <m2m_ip_cb+0x2f6>
    cd00:	e11a      	b.n	cf38 <m2m_ip_cb+0x52c>
			uint16 u16SessionID = 0;
    cd02:	23d6      	movs	r3, #214	; 0xd6
    cd04:	18fb      	adds	r3, r7, r3
    cd06:	2200      	movs	r2, #0
    cd08:	801a      	strh	r2, [r3, #0]
			sock			= strRecvReply.sock;
    cd0a:	23d5      	movs	r3, #213	; 0xd5
    cd0c:	18fb      	adds	r3, r7, r3
    cd0e:	2288      	movs	r2, #136	; 0x88
    cd10:	18ba      	adds	r2, r7, r2
    cd12:	7b12      	ldrb	r2, [r2, #12]
    cd14:	701a      	strb	r2, [r3, #0]
			u16SessionID = strRecvReply.u16SessionID;
    cd16:	23d6      	movs	r3, #214	; 0xd6
    cd18:	18fb      	adds	r3, r7, r3
    cd1a:	2288      	movs	r2, #136	; 0x88
    cd1c:	18ba      	adds	r2, r7, r2
    cd1e:	89d2      	ldrh	r2, [r2, #14]
    cd20:	801a      	strh	r2, [r3, #0]
			gastrSockets[sock].bIsRecvPending = 0;
    cd22:	23d5      	movs	r3, #213	; 0xd5
    cd24:	18fb      	adds	r3, r7, r3
    cd26:	781b      	ldrb	r3, [r3, #0]
    cd28:	b25b      	sxtb	r3, r3
    cd2a:	4a88      	ldr	r2, [pc, #544]	; (cf4c <m2m_ip_cb+0x540>)
    cd2c:	011b      	lsls	r3, r3, #4
    cd2e:	18d3      	adds	r3, r2, r3
    cd30:	330c      	adds	r3, #12
    cd32:	2200      	movs	r2, #0
    cd34:	701a      	strb	r2, [r3, #0]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    cd36:	23d2      	movs	r3, #210	; 0xd2
    cd38:	18fb      	adds	r3, r7, r3
    cd3a:	2288      	movs	r2, #136	; 0x88
    cd3c:	18ba      	adds	r2, r7, r2
    cd3e:	8912      	ldrh	r2, [r2, #8]
    cd40:	801a      	strh	r2, [r3, #0]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    cd42:	23d0      	movs	r3, #208	; 0xd0
    cd44:	18fb      	adds	r3, r7, r3
    cd46:	2288      	movs	r2, #136	; 0x88
    cd48:	18ba      	adds	r2, r7, r2
    cd4a:	8952      	ldrh	r2, [r2, #10]
    cd4c:	801a      	strh	r2, [r3, #0]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    cd4e:	2388      	movs	r3, #136	; 0x88
    cd50:	18fb      	adds	r3, r7, r3
    cd52:	885a      	ldrh	r2, [r3, #2]
    cd54:	2370      	movs	r3, #112	; 0x70
    cd56:	18fb      	adds	r3, r7, r3
    cd58:	815a      	strh	r2, [r3, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    cd5a:	2388      	movs	r3, #136	; 0x88
    cd5c:	18fb      	adds	r3, r7, r3
    cd5e:	685a      	ldr	r2, [r3, #4]
    cd60:	2370      	movs	r3, #112	; 0x70
    cd62:	18fb      	adds	r3, r7, r3
    cd64:	60da      	str	r2, [r3, #12]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    cd66:	23d5      	movs	r3, #213	; 0xd5
    cd68:	18fb      	adds	r3, r7, r3
    cd6a:	781b      	ldrb	r3, [r3, #0]
    cd6c:	b25b      	sxtb	r3, r3
    cd6e:	4a77      	ldr	r2, [pc, #476]	; (cf4c <m2m_ip_cb+0x540>)
    cd70:	011b      	lsls	r3, r3, #4
    cd72:	18d3      	adds	r3, r2, r3
    cd74:	3306      	adds	r3, #6
    cd76:	881b      	ldrh	r3, [r3, #0]
    cd78:	b29b      	uxth	r3, r3
    cd7a:	22d6      	movs	r2, #214	; 0xd6
    cd7c:	18ba      	adds	r2, r7, r2
    cd7e:	8812      	ldrh	r2, [r2, #0]
    cd80:	429a      	cmp	r2, r3
    cd82:	d148      	bne.n	ce16 <m2m_ip_cb+0x40a>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    cd84:	23d2      	movs	r3, #210	; 0xd2
    cd86:	18fb      	adds	r3, r7, r3
    cd88:	2200      	movs	r2, #0
    cd8a:	5e9b      	ldrsh	r3, [r3, r2]
    cd8c:	2b00      	cmp	r3, #0
    cd8e:	dd25      	ble.n	cddc <m2m_ip_cb+0x3d0>
    cd90:	23d2      	movs	r3, #210	; 0xd2
    cd92:	18fb      	adds	r3, r7, r3
    cd94:	2200      	movs	r2, #0
    cd96:	5e9a      	ldrsh	r2, [r3, r2]
    cd98:	1d3b      	adds	r3, r7, #4
    cd9a:	881b      	ldrh	r3, [r3, #0]
    cd9c:	429a      	cmp	r2, r3
    cd9e:	da1d      	bge.n	cddc <m2m_ip_cb+0x3d0>
					u32Address += u16DataOffset;
    cda0:	23d0      	movs	r3, #208	; 0xd0
    cda2:	18fb      	adds	r3, r7, r3
    cda4:	881b      	ldrh	r3, [r3, #0]
    cda6:	683a      	ldr	r2, [r7, #0]
    cda8:	18d3      	adds	r3, r2, r3
    cdaa:	603b      	str	r3, [r7, #0]
					u16ReadSize = (uint16)s16RecvStatus;
    cdac:	23d8      	movs	r3, #216	; 0xd8
    cdae:	18fb      	adds	r3, r7, r3
    cdb0:	22d2      	movs	r2, #210	; 0xd2
    cdb2:	18ba      	adds	r2, r7, r2
    cdb4:	8812      	ldrh	r2, [r2, #0]
    cdb6:	801a      	strh	r2, [r3, #0]
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    cdb8:	683c      	ldr	r4, [r7, #0]
    cdba:	23df      	movs	r3, #223	; 0xdf
    cdbc:	18fb      	adds	r3, r7, r3
    cdbe:	781a      	ldrb	r2, [r3, #0]
    cdc0:	2370      	movs	r3, #112	; 0x70
    cdc2:	18f9      	adds	r1, r7, r3
    cdc4:	23d5      	movs	r3, #213	; 0xd5
    cdc6:	18fb      	adds	r3, r7, r3
    cdc8:	2000      	movs	r0, #0
    cdca:	5618      	ldrsb	r0, [r3, r0]
    cdcc:	23d8      	movs	r3, #216	; 0xd8
    cdce:	18fb      	adds	r3, r7, r3
    cdd0:	881b      	ldrh	r3, [r3, #0]
    cdd2:	9300      	str	r3, [sp, #0]
    cdd4:	0023      	movs	r3, r4
    cdd6:	4c5e      	ldr	r4, [pc, #376]	; (cf50 <m2m_ip_cb+0x544>)
    cdd8:	47a0      	blx	r4
	{
    cdda:	e0ad      	b.n	cf38 <m2m_ip_cb+0x52c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    cddc:	2370      	movs	r3, #112	; 0x70
    cdde:	18fb      	adds	r3, r7, r3
    cde0:	22d2      	movs	r2, #210	; 0xd2
    cde2:	18ba      	adds	r2, r7, r2
    cde4:	8812      	ldrh	r2, [r2, #0]
    cde6:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    cde8:	2370      	movs	r3, #112	; 0x70
    cdea:	18fb      	adds	r3, r7, r3
    cdec:	2200      	movs	r2, #0
    cdee:	601a      	str	r2, [r3, #0]
					if(gpfAppSocketCb)
    cdf0:	4b58      	ldr	r3, [pc, #352]	; (cf54 <m2m_ip_cb+0x548>)
    cdf2:	681b      	ldr	r3, [r3, #0]
    cdf4:	2b00      	cmp	r3, #0
    cdf6:	d100      	bne.n	cdfa <m2m_ip_cb+0x3ee>
    cdf8:	e09e      	b.n	cf38 <m2m_ip_cb+0x52c>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    cdfa:	4b56      	ldr	r3, [pc, #344]	; (cf54 <m2m_ip_cb+0x548>)
    cdfc:	681b      	ldr	r3, [r3, #0]
    cdfe:	2270      	movs	r2, #112	; 0x70
    ce00:	18bc      	adds	r4, r7, r2
    ce02:	22df      	movs	r2, #223	; 0xdf
    ce04:	18ba      	adds	r2, r7, r2
    ce06:	7811      	ldrb	r1, [r2, #0]
    ce08:	22d5      	movs	r2, #213	; 0xd5
    ce0a:	18ba      	adds	r2, r7, r2
    ce0c:	2000      	movs	r0, #0
    ce0e:	5610      	ldrsb	r0, [r2, r0]
    ce10:	0022      	movs	r2, r4
    ce12:	4798      	blx	r3
	{
    ce14:	e090      	b.n	cf38 <m2m_ip_cb+0x52c>
				if(u16ReadSize < u16BufferSize)
    ce16:	23d8      	movs	r3, #216	; 0xd8
    ce18:	18fa      	adds	r2, r7, r3
    ce1a:	1d3b      	adds	r3, r7, #4
    ce1c:	8812      	ldrh	r2, [r2, #0]
    ce1e:	881b      	ldrh	r3, [r3, #0]
    ce20:	429a      	cmp	r2, r3
    ce22:	d300      	bcc.n	ce26 <m2m_ip_cb+0x41a>
    ce24:	e088      	b.n	cf38 <m2m_ip_cb+0x52c>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    ce26:	2301      	movs	r3, #1
    ce28:	2200      	movs	r2, #0
    ce2a:	2100      	movs	r1, #0
    ce2c:	2000      	movs	r0, #0
    ce2e:	4c46      	ldr	r4, [pc, #280]	; (cf48 <m2m_ip_cb+0x53c>)
    ce30:	47a0      	blx	r4
	{
    ce32:	e081      	b.n	cf38 <m2m_ip_cb+0x52c>
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    ce34:	1dfb      	adds	r3, r7, #7
    ce36:	781b      	ldrb	r3, [r3, #0]
    ce38:	2b45      	cmp	r3, #69	; 0x45
    ce3a:	d007      	beq.n	ce4c <m2m_ip_cb+0x440>
    ce3c:	1dfb      	adds	r3, r7, #7
    ce3e:	781b      	ldrb	r3, [r3, #0]
    ce40:	2b47      	cmp	r3, #71	; 0x47
    ce42:	d003      	beq.n	ce4c <m2m_ip_cb+0x440>
    ce44:	1dfb      	adds	r3, r7, #7
    ce46:	781b      	ldrb	r3, [r3, #0]
    ce48:	2b4c      	cmp	r3, #76	; 0x4c
    ce4a:	d14c      	bne.n	cee6 <m2m_ip_cb+0x4da>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    ce4c:	23de      	movs	r3, #222	; 0xde
    ce4e:	18fb      	adds	r3, r7, r3
    ce50:	2207      	movs	r2, #7
    ce52:	701a      	strb	r2, [r3, #0]
		if(u8OpCode == SOCKET_CMD_SENDTO)
    ce54:	1dfb      	adds	r3, r7, #7
    ce56:	781b      	ldrb	r3, [r3, #0]
    ce58:	2b47      	cmp	r3, #71	; 0x47
    ce5a:	d103      	bne.n	ce64 <m2m_ip_cb+0x458>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    ce5c:	23de      	movs	r3, #222	; 0xde
    ce5e:	18fb      	adds	r3, r7, r3
    ce60:	2208      	movs	r2, #8
    ce62:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    ce64:	2364      	movs	r3, #100	; 0x64
    ce66:	18f9      	adds	r1, r7, r3
    ce68:	6838      	ldr	r0, [r7, #0]
    ce6a:	2300      	movs	r3, #0
    ce6c:	2208      	movs	r2, #8
    ce6e:	4c36      	ldr	r4, [pc, #216]	; (cf48 <m2m_ip_cb+0x53c>)
    ce70:	47a0      	blx	r4
    ce72:	1e03      	subs	r3, r0, #0
    ce74:	d162      	bne.n	cf3c <m2m_ip_cb+0x530>
			uint16 u16SessionID = 0;
    ce76:	23dc      	movs	r3, #220	; 0xdc
    ce78:	18fb      	adds	r3, r7, r3
    ce7a:	2200      	movs	r2, #0
    ce7c:	801a      	strh	r2, [r3, #0]
			sock = strReply.sock;
    ce7e:	23db      	movs	r3, #219	; 0xdb
    ce80:	18fb      	adds	r3, r7, r3
    ce82:	2264      	movs	r2, #100	; 0x64
    ce84:	18ba      	adds	r2, r7, r2
    ce86:	7812      	ldrb	r2, [r2, #0]
    ce88:	701a      	strb	r2, [r3, #0]
			u16SessionID = strReply.u16SessionID;
    ce8a:	23dc      	movs	r3, #220	; 0xdc
    ce8c:	18fb      	adds	r3, r7, r3
    ce8e:	2264      	movs	r2, #100	; 0x64
    ce90:	18ba      	adds	r2, r7, r2
    ce92:	8892      	ldrh	r2, [r2, #4]
    ce94:	801a      	strh	r2, [r3, #0]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    ce96:	2364      	movs	r3, #100	; 0x64
    ce98:	18fb      	adds	r3, r7, r3
    ce9a:	2202      	movs	r2, #2
    ce9c:	5e9a      	ldrsh	r2, [r3, r2]
    ce9e:	236e      	movs	r3, #110	; 0x6e
    cea0:	18fb      	adds	r3, r7, r3
    cea2:	801a      	strh	r2, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    cea4:	23db      	movs	r3, #219	; 0xdb
    cea6:	18fb      	adds	r3, r7, r3
    cea8:	781b      	ldrb	r3, [r3, #0]
    ceaa:	b25b      	sxtb	r3, r3
    ceac:	4a27      	ldr	r2, [pc, #156]	; (cf4c <m2m_ip_cb+0x540>)
    ceae:	011b      	lsls	r3, r3, #4
    ceb0:	18d3      	adds	r3, r2, r3
    ceb2:	3306      	adds	r3, #6
    ceb4:	881b      	ldrh	r3, [r3, #0]
    ceb6:	b29b      	uxth	r3, r3
    ceb8:	22dc      	movs	r2, #220	; 0xdc
    ceba:	18ba      	adds	r2, r7, r2
    cebc:	8812      	ldrh	r2, [r2, #0]
    cebe:	429a      	cmp	r2, r3
    cec0:	d13c      	bne.n	cf3c <m2m_ip_cb+0x530>
				if(gpfAppSocketCb)
    cec2:	4b24      	ldr	r3, [pc, #144]	; (cf54 <m2m_ip_cb+0x548>)
    cec4:	681b      	ldr	r3, [r3, #0]
    cec6:	2b00      	cmp	r3, #0
    cec8:	d038      	beq.n	cf3c <m2m_ip_cb+0x530>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    ceca:	4b22      	ldr	r3, [pc, #136]	; (cf54 <m2m_ip_cb+0x548>)
    cecc:	681b      	ldr	r3, [r3, #0]
    cece:	226e      	movs	r2, #110	; 0x6e
    ced0:	18bc      	adds	r4, r7, r2
    ced2:	22de      	movs	r2, #222	; 0xde
    ced4:	18ba      	adds	r2, r7, r2
    ced6:	7811      	ldrb	r1, [r2, #0]
    ced8:	22db      	movs	r2, #219	; 0xdb
    ceda:	18ba      	adds	r2, r7, r2
    cedc:	2000      	movs	r0, #0
    cede:	5610      	ldrsb	r0, [r2, r0]
    cee0:	0022      	movs	r2, r4
    cee2:	4798      	blx	r3
	{
    cee4:	e02a      	b.n	cf3c <m2m_ip_cb+0x530>
	else if(u8OpCode == SOCKET_CMD_PING)
    cee6:	1dfb      	adds	r3, r7, #7
    cee8:	781b      	ldrb	r3, [r3, #0]
    ceea:	2b52      	cmp	r3, #82	; 0x52
    ceec:	d127      	bne.n	cf3e <m2m_ip_cb+0x532>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    ceee:	2350      	movs	r3, #80	; 0x50
    cef0:	18f9      	adds	r1, r7, r3
    cef2:	6838      	ldr	r0, [r7, #0]
    cef4:	2301      	movs	r3, #1
    cef6:	2214      	movs	r2, #20
    cef8:	4c13      	ldr	r4, [pc, #76]	; (cf48 <m2m_ip_cb+0x53c>)
    cefa:	47a0      	blx	r4
    cefc:	1e03      	subs	r3, r0, #0
    cefe:	d11e      	bne.n	cf3e <m2m_ip_cb+0x532>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    cf00:	2350      	movs	r3, #80	; 0x50
    cf02:	18fb      	adds	r3, r7, r3
    cf04:	685b      	ldr	r3, [r3, #4]
    cf06:	001a      	movs	r2, r3
    cf08:	4b13      	ldr	r3, [pc, #76]	; (cf58 <m2m_ip_cb+0x54c>)
    cf0a:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    cf0c:	4b12      	ldr	r3, [pc, #72]	; (cf58 <m2m_ip_cb+0x54c>)
    cf0e:	681b      	ldr	r3, [r3, #0]
    cf10:	2b00      	cmp	r3, #0
    cf12:	d014      	beq.n	cf3e <m2m_ip_cb+0x532>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    cf14:	4b10      	ldr	r3, [pc, #64]	; (cf58 <m2m_ip_cb+0x54c>)
    cf16:	681c      	ldr	r4, [r3, #0]
    cf18:	2350      	movs	r3, #80	; 0x50
    cf1a:	18fb      	adds	r3, r7, r3
    cf1c:	6818      	ldr	r0, [r3, #0]
    cf1e:	2350      	movs	r3, #80	; 0x50
    cf20:	18fb      	adds	r3, r7, r3
    cf22:	6899      	ldr	r1, [r3, #8]
    cf24:	2350      	movs	r3, #80	; 0x50
    cf26:	18fb      	adds	r3, r7, r3
    cf28:	7c1b      	ldrb	r3, [r3, #16]
    cf2a:	001a      	movs	r2, r3
    cf2c:	47a0      	blx	r4
}
    cf2e:	e006      	b.n	cf3e <m2m_ip_cb+0x532>
	{
    cf30:	46c0      	nop			; (mov r8, r8)
    cf32:	e004      	b.n	cf3e <m2m_ip_cb+0x532>
	{
    cf34:	46c0      	nop			; (mov r8, r8)
    cf36:	e002      	b.n	cf3e <m2m_ip_cb+0x532>
	{
    cf38:	46c0      	nop			; (mov r8, r8)
    cf3a:	e000      	b.n	cf3e <m2m_ip_cb+0x532>
	{
    cf3c:	46c0      	nop			; (mov r8, r8)
}
    cf3e:	46c0      	nop			; (mov r8, r8)
    cf40:	46bd      	mov	sp, r7
    cf42:	b039      	add	sp, #228	; 0xe4
    cf44:	bd90      	pop	{r4, r7, pc}
    cf46:	46c0      	nop			; (mov r8, r8)
    cf48:	00009779 	.word	0x00009779
    cf4c:	2000040c 	.word	0x2000040c
    cf50:	0000c811 	.word	0x0000c811
    cf54:	200004bc 	.word	0x200004bc
    cf58:	200004c0 	.word	0x200004c0

0000cf5c <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    cf5c:	b580      	push	{r7, lr}
    cf5e:	af00      	add	r7, sp, #0
	if(gbSocketInit == 0)
    cf60:	4b0c      	ldr	r3, [pc, #48]	; (cf94 <socketInit+0x38>)
    cf62:	781b      	ldrb	r3, [r3, #0]
    cf64:	b2db      	uxtb	r3, r3
    cf66:	2b00      	cmp	r3, #0
    cf68:	d110      	bne.n	cf8c <socketInit+0x30>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    cf6a:	4b0b      	ldr	r3, [pc, #44]	; (cf98 <socketInit+0x3c>)
    cf6c:	22b0      	movs	r2, #176	; 0xb0
    cf6e:	2100      	movs	r1, #0
    cf70:	0018      	movs	r0, r3
    cf72:	4b0a      	ldr	r3, [pc, #40]	; (cf9c <socketInit+0x40>)
    cf74:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    cf76:	4b0a      	ldr	r3, [pc, #40]	; (cfa0 <socketInit+0x44>)
    cf78:	0019      	movs	r1, r3
    cf7a:	2002      	movs	r0, #2
    cf7c:	4b09      	ldr	r3, [pc, #36]	; (cfa4 <socketInit+0x48>)
    cf7e:	4798      	blx	r3
		gbSocketInit	= 1;
    cf80:	4b04      	ldr	r3, [pc, #16]	; (cf94 <socketInit+0x38>)
    cf82:	2201      	movs	r2, #1
    cf84:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    cf86:	4b08      	ldr	r3, [pc, #32]	; (cfa8 <socketInit+0x4c>)
    cf88:	2200      	movs	r2, #0
    cf8a:	801a      	strh	r2, [r3, #0]
	}
}
    cf8c:	46c0      	nop			; (mov r8, r8)
    cf8e:	46bd      	mov	sp, r7
    cf90:	bd80      	pop	{r7, pc}
    cf92:	46c0      	nop			; (mov r8, r8)
    cf94:	20000218 	.word	0x20000218
    cf98:	2000040c 	.word	0x2000040c
    cf9c:	00008c25 	.word	0x00008c25
    cfa0:	0000ca0d 	.word	0x0000ca0d
    cfa4:	000098f9 	.word	0x000098f9
    cfa8:	20000216 	.word	0x20000216

0000cfac <registerSocketCallback>:

Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
    cfac:	b580      	push	{r7, lr}
    cfae:	b082      	sub	sp, #8
    cfb0:	af00      	add	r7, sp, #0
    cfb2:	6078      	str	r0, [r7, #4]
    cfb4:	6039      	str	r1, [r7, #0]
	gpfAppSocketCb = pfAppSocketCb;
    cfb6:	4b05      	ldr	r3, [pc, #20]	; (cfcc <registerSocketCallback+0x20>)
    cfb8:	687a      	ldr	r2, [r7, #4]
    cfba:	601a      	str	r2, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    cfbc:	4b04      	ldr	r3, [pc, #16]	; (cfd0 <registerSocketCallback+0x24>)
    cfbe:	683a      	ldr	r2, [r7, #0]
    cfc0:	601a      	str	r2, [r3, #0]
}
    cfc2:	46c0      	nop			; (mov r8, r8)
    cfc4:	46bd      	mov	sp, r7
    cfc6:	b002      	add	sp, #8
    cfc8:	bd80      	pop	{r7, pc}
    cfca:	46c0      	nop			; (mov r8, r8)
    cfcc:	200004bc 	.word	0x200004bc
    cfd0:	200004c4 	.word	0x200004c4

0000cfd4 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    cfd4:	b590      	push	{r4, r7, lr}
    cfd6:	b08d      	sub	sp, #52	; 0x34
    cfd8:	af04      	add	r7, sp, #16
    cfda:	0004      	movs	r4, r0
    cfdc:	0008      	movs	r0, r1
    cfde:	0011      	movs	r1, r2
    cfe0:	1dbb      	adds	r3, r7, #6
    cfe2:	1c22      	adds	r2, r4, #0
    cfe4:	801a      	strh	r2, [r3, #0]
    cfe6:	1d7b      	adds	r3, r7, #5
    cfe8:	1c02      	adds	r2, r0, #0
    cfea:	701a      	strb	r2, [r3, #0]
    cfec:	1d3b      	adds	r3, r7, #4
    cfee:	1c0a      	adds	r2, r1, #0
    cff0:	701a      	strb	r2, [r3, #0]
	SOCKET					sock = -1;
    cff2:	231f      	movs	r3, #31
    cff4:	18fb      	adds	r3, r7, r3
    cff6:	22ff      	movs	r2, #255	; 0xff
    cff8:	701a      	strb	r2, [r3, #0]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    cffa:	1dbb      	adds	r3, r7, #6
    cffc:	881b      	ldrh	r3, [r3, #0]
    cffe:	2b02      	cmp	r3, #2
    d000:	d000      	beq.n	d004 <socket+0x30>
    d002:	e0cd      	b.n	d1a0 <socket+0x1cc>
	{
		if(u8Type == SOCK_STREAM)
    d004:	1d7b      	adds	r3, r7, #5
    d006:	781b      	ldrb	r3, [r3, #0]
    d008:	2b01      	cmp	r3, #1
    d00a:	d135      	bne.n	d078 <socket+0xa4>
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    d00c:	231e      	movs	r3, #30
    d00e:	18fb      	adds	r3, r7, r3
    d010:	2200      	movs	r2, #0
    d012:	701a      	strb	r2, [r3, #0]
    d014:	e02a      	b.n	d06c <socket+0x98>
			{
				u8SockID	= u8NextTcpSock;
    d016:	2317      	movs	r3, #23
    d018:	18fb      	adds	r3, r7, r3
    d01a:	4a65      	ldr	r2, [pc, #404]	; (d1b0 <socket+0x1dc>)
    d01c:	7812      	ldrb	r2, [r2, #0]
    d01e:	701a      	strb	r2, [r3, #0]
				pstrSock	= &gastrSockets[u8NextTcpSock];
    d020:	4b63      	ldr	r3, [pc, #396]	; (d1b0 <socket+0x1dc>)
    d022:	781b      	ldrb	r3, [r3, #0]
    d024:	b2db      	uxtb	r3, r3
    d026:	011a      	lsls	r2, r3, #4
    d028:	4b62      	ldr	r3, [pc, #392]	; (d1b4 <socket+0x1e0>)
    d02a:	18d3      	adds	r3, r2, r3
    d02c:	61bb      	str	r3, [r7, #24]
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    d02e:	4b60      	ldr	r3, [pc, #384]	; (d1b0 <socket+0x1dc>)
    d030:	781b      	ldrb	r3, [r3, #0]
    d032:	b2db      	uxtb	r3, r3
    d034:	1c5a      	adds	r2, r3, #1
    d036:	4b60      	ldr	r3, [pc, #384]	; (d1b8 <socket+0x1e4>)
    d038:	2107      	movs	r1, #7
    d03a:	0010      	movs	r0, r2
    d03c:	4798      	blx	r3
    d03e:	000b      	movs	r3, r1
    d040:	b2da      	uxtb	r2, r3
    d042:	4b5b      	ldr	r3, [pc, #364]	; (d1b0 <socket+0x1dc>)
    d044:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    d046:	69bb      	ldr	r3, [r7, #24]
    d048:	7a9b      	ldrb	r3, [r3, #10]
    d04a:	b2db      	uxtb	r3, r3
    d04c:	2b00      	cmp	r3, #0
    d04e:	d106      	bne.n	d05e <socket+0x8a>
				{
					sock = (SOCKET)u8SockID;
    d050:	231f      	movs	r3, #31
    d052:	18fb      	adds	r3, r7, r3
    d054:	2217      	movs	r2, #23
    d056:	18ba      	adds	r2, r7, r2
    d058:	7812      	ldrb	r2, [r2, #0]
    d05a:	701a      	strb	r2, [r3, #0]
					break;
    d05c:	e04c      	b.n	d0f8 <socket+0x124>
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    d05e:	231e      	movs	r3, #30
    d060:	18fb      	adds	r3, r7, r3
    d062:	781a      	ldrb	r2, [r3, #0]
    d064:	231e      	movs	r3, #30
    d066:	18fb      	adds	r3, r7, r3
    d068:	3201      	adds	r2, #1
    d06a:	701a      	strb	r2, [r3, #0]
    d06c:	231e      	movs	r3, #30
    d06e:	18fb      	adds	r3, r7, r3
    d070:	781b      	ldrb	r3, [r3, #0]
    d072:	2b06      	cmp	r3, #6
    d074:	d9cf      	bls.n	d016 <socket+0x42>
    d076:	e03f      	b.n	d0f8 <socket+0x124>
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    d078:	1d7b      	adds	r3, r7, #5
    d07a:	781b      	ldrb	r3, [r3, #0]
    d07c:	2b02      	cmp	r3, #2
    d07e:	d13b      	bne.n	d0f8 <socket+0x124>
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
    d080:	4b4e      	ldr	r3, [pc, #312]	; (d1bc <socket+0x1e8>)
    d082:	613b      	str	r3, [r7, #16]
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    d084:	231e      	movs	r3, #30
    d086:	18fb      	adds	r3, r7, r3
    d088:	2200      	movs	r2, #0
    d08a:	701a      	strb	r2, [r3, #0]
    d08c:	e02f      	b.n	d0ee <socket+0x11a>
			{
				u8SockID		= u8NextUdpSock;
    d08e:	2317      	movs	r3, #23
    d090:	18fb      	adds	r3, r7, r3
    d092:	4a4b      	ldr	r2, [pc, #300]	; (d1c0 <socket+0x1ec>)
    d094:	7812      	ldrb	r2, [r2, #0]
    d096:	701a      	strb	r2, [r3, #0]
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    d098:	4b49      	ldr	r3, [pc, #292]	; (d1c0 <socket+0x1ec>)
    d09a:	781b      	ldrb	r3, [r3, #0]
    d09c:	b2db      	uxtb	r3, r3
    d09e:	011b      	lsls	r3, r3, #4
    d0a0:	693a      	ldr	r2, [r7, #16]
    d0a2:	18d3      	adds	r3, r2, r3
    d0a4:	61bb      	str	r3, [r7, #24]
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    d0a6:	4b46      	ldr	r3, [pc, #280]	; (d1c0 <socket+0x1ec>)
    d0a8:	781b      	ldrb	r3, [r3, #0]
    d0aa:	b2db      	uxtb	r3, r3
    d0ac:	3301      	adds	r3, #1
    d0ae:	4a45      	ldr	r2, [pc, #276]	; (d1c4 <socket+0x1f0>)
    d0b0:	4013      	ands	r3, r2
    d0b2:	d504      	bpl.n	d0be <socket+0xea>
    d0b4:	3b01      	subs	r3, #1
    d0b6:	2204      	movs	r2, #4
    d0b8:	4252      	negs	r2, r2
    d0ba:	4313      	orrs	r3, r2
    d0bc:	3301      	adds	r3, #1
    d0be:	b2da      	uxtb	r2, r3
    d0c0:	4b3f      	ldr	r3, [pc, #252]	; (d1c0 <socket+0x1ec>)
    d0c2:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    d0c4:	69bb      	ldr	r3, [r7, #24]
    d0c6:	7a9b      	ldrb	r3, [r3, #10]
    d0c8:	b2db      	uxtb	r3, r3
    d0ca:	2b00      	cmp	r3, #0
    d0cc:	d108      	bne.n	d0e0 <socket+0x10c>
				{
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    d0ce:	2317      	movs	r3, #23
    d0d0:	18fb      	adds	r3, r7, r3
    d0d2:	781b      	ldrb	r3, [r3, #0]
    d0d4:	3307      	adds	r3, #7
    d0d6:	b2da      	uxtb	r2, r3
    d0d8:	231f      	movs	r3, #31
    d0da:	18fb      	adds	r3, r7, r3
    d0dc:	701a      	strb	r2, [r3, #0]
					break;
    d0de:	e00b      	b.n	d0f8 <socket+0x124>
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    d0e0:	231e      	movs	r3, #30
    d0e2:	18fb      	adds	r3, r7, r3
    d0e4:	781a      	ldrb	r2, [r3, #0]
    d0e6:	231e      	movs	r3, #30
    d0e8:	18fb      	adds	r3, r7, r3
    d0ea:	3201      	adds	r2, #1
    d0ec:	701a      	strb	r2, [r3, #0]
    d0ee:	231e      	movs	r3, #30
    d0f0:	18fb      	adds	r3, r7, r3
    d0f2:	781b      	ldrb	r3, [r3, #0]
    d0f4:	2b03      	cmp	r3, #3
    d0f6:	d9ca      	bls.n	d08e <socket+0xba>
				}
			}
		}

		if(sock >= 0)
    d0f8:	231f      	movs	r3, #31
    d0fa:	18fb      	adds	r3, r7, r3
    d0fc:	781b      	ldrb	r3, [r3, #0]
    d0fe:	2b7f      	cmp	r3, #127	; 0x7f
    d100:	d84e      	bhi.n	d1a0 <socket+0x1cc>
		{
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    d102:	69bb      	ldr	r3, [r7, #24]
    d104:	2210      	movs	r2, #16
    d106:	2100      	movs	r1, #0
    d108:	0018      	movs	r0, r3
    d10a:	4b2f      	ldr	r3, [pc, #188]	; (d1c8 <socket+0x1f4>)
    d10c:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    d10e:	69bb      	ldr	r3, [r7, #24]
    d110:	2201      	movs	r2, #1
    d112:	729a      	strb	r2, [r3, #10]

			/* The session ID is used to distinguish different socket connections
				by comparing the assigned session ID to the one reported by the firmware*/
			++gu16SessionID;
    d114:	4b2d      	ldr	r3, [pc, #180]	; (d1cc <socket+0x1f8>)
    d116:	881b      	ldrh	r3, [r3, #0]
    d118:	b29b      	uxth	r3, r3
    d11a:	3301      	adds	r3, #1
    d11c:	b29a      	uxth	r2, r3
    d11e:	4b2b      	ldr	r3, [pc, #172]	; (d1cc <socket+0x1f8>)
    d120:	801a      	strh	r2, [r3, #0]
			if(gu16SessionID == 0)
    d122:	4b2a      	ldr	r3, [pc, #168]	; (d1cc <socket+0x1f8>)
    d124:	881b      	ldrh	r3, [r3, #0]
    d126:	b29b      	uxth	r3, r3
    d128:	2b00      	cmp	r3, #0
    d12a:	d106      	bne.n	d13a <socket+0x166>
				++gu16SessionID;
    d12c:	4b27      	ldr	r3, [pc, #156]	; (d1cc <socket+0x1f8>)
    d12e:	881b      	ldrh	r3, [r3, #0]
    d130:	b29b      	uxth	r3, r3
    d132:	3301      	adds	r3, #1
    d134:	b29a      	uxth	r2, r3
    d136:	4b25      	ldr	r3, [pc, #148]	; (d1cc <socket+0x1f8>)
    d138:	801a      	strh	r2, [r3, #0]
				
			pstrSock->u16SessionID = gu16SessionID;
    d13a:	4b24      	ldr	r3, [pc, #144]	; (d1cc <socket+0x1f8>)
    d13c:	881b      	ldrh	r3, [r3, #0]
    d13e:	b29a      	uxth	r2, r3
    d140:	69bb      	ldr	r3, [r7, #24]
    d142:	80da      	strh	r2, [r3, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    d144:	4b22      	ldr	r3, [pc, #136]	; (d1d0 <socket+0x1fc>)
    d146:	0018      	movs	r0, r3
    d148:	4b22      	ldr	r3, [pc, #136]	; (d1d4 <socket+0x200>)
    d14a:	4798      	blx	r3
    d14c:	231f      	movs	r3, #31
    d14e:	18fb      	adds	r3, r7, r3
    d150:	2100      	movs	r1, #0
    d152:	5659      	ldrsb	r1, [r3, r1]
    d154:	4b1d      	ldr	r3, [pc, #116]	; (d1cc <socket+0x1f8>)
    d156:	881b      	ldrh	r3, [r3, #0]
    d158:	b29b      	uxth	r3, r3
    d15a:	001a      	movs	r2, r3
    d15c:	4b1e      	ldr	r3, [pc, #120]	; (d1d8 <socket+0x204>)
    d15e:	0018      	movs	r0, r3
    d160:	4b1c      	ldr	r3, [pc, #112]	; (d1d4 <socket+0x200>)
    d162:	4798      	blx	r3
    d164:	200d      	movs	r0, #13
    d166:	4b1d      	ldr	r3, [pc, #116]	; (d1dc <socket+0x208>)
    d168:	4798      	blx	r3

			if(u8Flags & SOCKET_FLAGS_SSL)
    d16a:	1d3b      	adds	r3, r7, #4
    d16c:	781b      	ldrb	r3, [r3, #0]
    d16e:	2201      	movs	r2, #1
    d170:	4013      	ands	r3, r2
    d172:	d015      	beq.n	d1a0 <socket+0x1cc>
			{
				tstrSSLSocketCreateCmd	strSSLCreate;
				strSSLCreate.sslSock = sock;
    d174:	230c      	movs	r3, #12
    d176:	18fb      	adds	r3, r7, r3
    d178:	221f      	movs	r2, #31
    d17a:	18ba      	adds	r2, r7, r2
    d17c:	7812      	ldrb	r2, [r2, #0]
    d17e:	701a      	strb	r2, [r3, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    d180:	69bb      	ldr	r3, [r7, #24]
    d182:	2221      	movs	r2, #33	; 0x21
    d184:	72da      	strb	r2, [r3, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    d186:	230c      	movs	r3, #12
    d188:	18fa      	adds	r2, r7, r3
    d18a:	2300      	movs	r3, #0
    d18c:	9302      	str	r3, [sp, #8]
    d18e:	2300      	movs	r3, #0
    d190:	9301      	str	r3, [sp, #4]
    d192:	2300      	movs	r3, #0
    d194:	9300      	str	r3, [sp, #0]
    d196:	2304      	movs	r3, #4
    d198:	2150      	movs	r1, #80	; 0x50
    d19a:	2002      	movs	r0, #2
    d19c:	4c10      	ldr	r4, [pc, #64]	; (d1e0 <socket+0x20c>)
    d19e:	47a0      	blx	r4
			}
		}
	}
	return sock;
    d1a0:	231f      	movs	r3, #31
    d1a2:	18fb      	adds	r3, r7, r3
    d1a4:	781b      	ldrb	r3, [r3, #0]
    d1a6:	b25b      	sxtb	r3, r3
}
    d1a8:	0018      	movs	r0, r3
    d1aa:	46bd      	mov	sp, r7
    d1ac:	b009      	add	sp, #36	; 0x24
    d1ae:	bd90      	pop	{r4, r7, pc}
    d1b0:	20000219 	.word	0x20000219
    d1b4:	2000040c 	.word	0x2000040c
    d1b8:	000168d5 	.word	0x000168d5
    d1bc:	2000047c 	.word	0x2000047c
    d1c0:	2000021a 	.word	0x2000021a
    d1c4:	80000003 	.word	0x80000003
    d1c8:	00008c25 	.word	0x00008c25
    d1cc:	20000216 	.word	0x20000216
    d1d0:	000190d8 	.word	0x000190d8
    d1d4:	00016b49 	.word	0x00016b49
    d1d8:	000190f8 	.word	0x000190f8
    d1dc:	00016b7d 	.word	0x00016b7d
    d1e0:	00008e85 	.word	0x00008e85

0000d1e4 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    d1e4:	b5b0      	push	{r4, r5, r7, lr}
    d1e6:	b08a      	sub	sp, #40	; 0x28
    d1e8:	af04      	add	r7, sp, #16
    d1ea:	6039      	str	r1, [r7, #0]
    d1ec:	0011      	movs	r1, r2
    d1ee:	1dfb      	adds	r3, r7, #7
    d1f0:	1c02      	adds	r2, r0, #0
    d1f2:	701a      	strb	r2, [r3, #0]
    d1f4:	1dbb      	adds	r3, r7, #6
    d1f6:	1c0a      	adds	r2, r1, #0
    d1f8:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    d1fa:	2317      	movs	r3, #23
    d1fc:	18fb      	adds	r3, r7, r3
    d1fe:	22fa      	movs	r2, #250	; 0xfa
    d200:	701a      	strb	r2, [r3, #0]
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    d202:	1dfb      	adds	r3, r7, #7
    d204:	781b      	ldrb	r3, [r3, #0]
    d206:	2b7f      	cmp	r3, #127	; 0x7f
    d208:	d867      	bhi.n	d2da <connect+0xf6>
    d20a:	683b      	ldr	r3, [r7, #0]
    d20c:	2b00      	cmp	r3, #0
    d20e:	d064      	beq.n	d2da <connect+0xf6>
    d210:	1dfb      	adds	r3, r7, #7
    d212:	781b      	ldrb	r3, [r3, #0]
    d214:	b25b      	sxtb	r3, r3
    d216:	4a35      	ldr	r2, [pc, #212]	; (d2ec <connect+0x108>)
    d218:	011b      	lsls	r3, r3, #4
    d21a:	18d3      	adds	r3, r2, r3
    d21c:	330a      	adds	r3, #10
    d21e:	781b      	ldrb	r3, [r3, #0]
    d220:	b2db      	uxtb	r3, r3
    d222:	2b01      	cmp	r3, #1
    d224:	d159      	bne.n	d2da <connect+0xf6>
    d226:	1dbb      	adds	r3, r7, #6
    d228:	781b      	ldrb	r3, [r3, #0]
    d22a:	2b00      	cmp	r3, #0
    d22c:	d055      	beq.n	d2da <connect+0xf6>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    d22e:	2316      	movs	r3, #22
    d230:	18fb      	adds	r3, r7, r3
    d232:	2244      	movs	r2, #68	; 0x44
    d234:	701a      	strb	r2, [r3, #0]
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    d236:	1dfb      	adds	r3, r7, #7
    d238:	781b      	ldrb	r3, [r3, #0]
    d23a:	b25b      	sxtb	r3, r3
    d23c:	4a2b      	ldr	r2, [pc, #172]	; (d2ec <connect+0x108>)
    d23e:	011b      	lsls	r3, r3, #4
    d240:	18d3      	adds	r3, r2, r3
    d242:	330b      	adds	r3, #11
    d244:	781b      	ldrb	r3, [r3, #0]
    d246:	b2db      	uxtb	r3, r3
    d248:	001a      	movs	r2, r3
    d24a:	2301      	movs	r3, #1
    d24c:	4013      	ands	r3, r2
    d24e:	d00f      	beq.n	d270 <connect+0x8c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    d250:	2316      	movs	r3, #22
    d252:	18fb      	adds	r3, r7, r3
    d254:	224b      	movs	r2, #75	; 0x4b
    d256:	701a      	strb	r2, [r3, #0]
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    d258:	1dfb      	adds	r3, r7, #7
    d25a:	781b      	ldrb	r3, [r3, #0]
    d25c:	b25b      	sxtb	r3, r3
    d25e:	4a23      	ldr	r2, [pc, #140]	; (d2ec <connect+0x108>)
    d260:	011b      	lsls	r3, r3, #4
    d262:	18d3      	adds	r3, r2, r3
    d264:	330b      	adds	r3, #11
    d266:	781b      	ldrb	r3, [r3, #0]
    d268:	b2da      	uxtb	r2, r3
    d26a:	2308      	movs	r3, #8
    d26c:	18fb      	adds	r3, r7, r3
    d26e:	725a      	strb	r2, [r3, #9]
		}
		strConnect.sock = sock;
    d270:	2308      	movs	r3, #8
    d272:	18fb      	adds	r3, r7, r3
    d274:	1dfa      	adds	r2, r7, #7
    d276:	7812      	ldrb	r2, [r2, #0]
    d278:	721a      	strb	r2, [r3, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    d27a:	6839      	ldr	r1, [r7, #0]
    d27c:	2308      	movs	r3, #8
    d27e:	18fb      	adds	r3, r7, r3
    d280:	2208      	movs	r2, #8
    d282:	0018      	movs	r0, r3
    d284:	4b1a      	ldr	r3, [pc, #104]	; (d2f0 <connect+0x10c>)
    d286:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    d288:	1dfb      	adds	r3, r7, #7
    d28a:	781b      	ldrb	r3, [r3, #0]
    d28c:	b25b      	sxtb	r3, r3
    d28e:	4a17      	ldr	r2, [pc, #92]	; (d2ec <connect+0x108>)
    d290:	011b      	lsls	r3, r3, #4
    d292:	18d3      	adds	r3, r2, r3
    d294:	3306      	adds	r3, #6
    d296:	881b      	ldrh	r3, [r3, #0]
    d298:	b29a      	uxth	r2, r3
    d29a:	2308      	movs	r3, #8
    d29c:	18fb      	adds	r3, r7, r3
    d29e:	815a      	strh	r2, [r3, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    d2a0:	2317      	movs	r3, #23
    d2a2:	18fc      	adds	r4, r7, r3
    d2a4:	2308      	movs	r3, #8
    d2a6:	18fa      	adds	r2, r7, r3
    d2a8:	2316      	movs	r3, #22
    d2aa:	18fb      	adds	r3, r7, r3
    d2ac:	7819      	ldrb	r1, [r3, #0]
    d2ae:	2300      	movs	r3, #0
    d2b0:	9302      	str	r3, [sp, #8]
    d2b2:	2300      	movs	r3, #0
    d2b4:	9301      	str	r3, [sp, #4]
    d2b6:	2300      	movs	r3, #0
    d2b8:	9300      	str	r3, [sp, #0]
    d2ba:	230c      	movs	r3, #12
    d2bc:	2002      	movs	r0, #2
    d2be:	4d0d      	ldr	r5, [pc, #52]	; (d2f4 <connect+0x110>)
    d2c0:	47a8      	blx	r5
    d2c2:	0003      	movs	r3, r0
    d2c4:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    d2c6:	2317      	movs	r3, #23
    d2c8:	18fb      	adds	r3, r7, r3
    d2ca:	781b      	ldrb	r3, [r3, #0]
    d2cc:	b25b      	sxtb	r3, r3
    d2ce:	2b00      	cmp	r3, #0
    d2d0:	d003      	beq.n	d2da <connect+0xf6>
		{
			s8Ret = SOCK_ERR_INVALID;
    d2d2:	2317      	movs	r3, #23
    d2d4:	18fb      	adds	r3, r7, r3
    d2d6:	22f7      	movs	r2, #247	; 0xf7
    d2d8:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Ret;
    d2da:	2317      	movs	r3, #23
    d2dc:	18fb      	adds	r3, r7, r3
    d2de:	781b      	ldrb	r3, [r3, #0]
    d2e0:	b25b      	sxtb	r3, r3
}
    d2e2:	0018      	movs	r0, r3
    d2e4:	46bd      	mov	sp, r7
    d2e6:	b006      	add	sp, #24
    d2e8:	bdb0      	pop	{r4, r5, r7, pc}
    d2ea:	46c0      	nop			; (mov r8, r8)
    d2ec:	2000040c 	.word	0x2000040c
    d2f0:	00008be9 	.word	0x00008be9
    d2f4:	00008e85 	.word	0x00008e85

0000d2f8 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    d2f8:	b590      	push	{r4, r7, lr}
    d2fa:	b08f      	sub	sp, #60	; 0x3c
    d2fc:	af04      	add	r7, sp, #16
    d2fe:	0004      	movs	r4, r0
    d300:	60b9      	str	r1, [r7, #8]
    d302:	0010      	movs	r0, r2
    d304:	0019      	movs	r1, r3
    d306:	230f      	movs	r3, #15
    d308:	18fb      	adds	r3, r7, r3
    d30a:	1c22      	adds	r2, r4, #0
    d30c:	701a      	strb	r2, [r3, #0]
    d30e:	230c      	movs	r3, #12
    d310:	18fb      	adds	r3, r7, r3
    d312:	1c02      	adds	r2, r0, #0
    d314:	801a      	strh	r2, [r3, #0]
    d316:	1dbb      	adds	r3, r7, #6
    d318:	1c0a      	adds	r2, r1, #0
    d31a:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    d31c:	2326      	movs	r3, #38	; 0x26
    d31e:	18fb      	adds	r3, r7, r3
    d320:	2206      	movs	r2, #6
    d322:	4252      	negs	r2, r2
    d324:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    d326:	230f      	movs	r3, #15
    d328:	18fb      	adds	r3, r7, r3
    d32a:	781b      	ldrb	r3, [r3, #0]
    d32c:	2b7f      	cmp	r3, #127	; 0x7f
    d32e:	d900      	bls.n	d332 <send+0x3a>
    d330:	e087      	b.n	d442 <send+0x14a>
    d332:	68bb      	ldr	r3, [r7, #8]
    d334:	2b00      	cmp	r3, #0
    d336:	d100      	bne.n	d33a <send+0x42>
    d338:	e083      	b.n	d442 <send+0x14a>
    d33a:	230c      	movs	r3, #12
    d33c:	18fb      	adds	r3, r7, r3
    d33e:	881a      	ldrh	r2, [r3, #0]
    d340:	23af      	movs	r3, #175	; 0xaf
    d342:	00db      	lsls	r3, r3, #3
    d344:	429a      	cmp	r2, r3
    d346:	d900      	bls.n	d34a <send+0x52>
    d348:	e07b      	b.n	d442 <send+0x14a>
    d34a:	230f      	movs	r3, #15
    d34c:	18fb      	adds	r3, r7, r3
    d34e:	781b      	ldrb	r3, [r3, #0]
    d350:	b25b      	sxtb	r3, r3
    d352:	4a40      	ldr	r2, [pc, #256]	; (d454 <send+0x15c>)
    d354:	011b      	lsls	r3, r3, #4
    d356:	18d3      	adds	r3, r2, r3
    d358:	330a      	adds	r3, #10
    d35a:	781b      	ldrb	r3, [r3, #0]
    d35c:	b2db      	uxtb	r3, r3
    d35e:	2b01      	cmp	r3, #1
    d360:	d16f      	bne.n	d442 <send+0x14a>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    d362:	2323      	movs	r3, #35	; 0x23
    d364:	18fb      	adds	r3, r7, r3
    d366:	2245      	movs	r2, #69	; 0x45
    d368:	701a      	strb	r2, [r3, #0]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    d36a:	2324      	movs	r3, #36	; 0x24
    d36c:	18fb      	adds	r3, r7, r3
    d36e:	2250      	movs	r2, #80	; 0x50
    d370:	801a      	strh	r2, [r3, #0]

		strSend.sock			= sock;
    d372:	2310      	movs	r3, #16
    d374:	18fb      	adds	r3, r7, r3
    d376:	220f      	movs	r2, #15
    d378:	18ba      	adds	r2, r7, r2
    d37a:	7812      	ldrb	r2, [r2, #0]
    d37c:	701a      	strb	r2, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    d37e:	2310      	movs	r3, #16
    d380:	18fb      	adds	r3, r7, r3
    d382:	220c      	movs	r2, #12
    d384:	18ba      	adds	r2, r7, r2
    d386:	8812      	ldrh	r2, [r2, #0]
    d388:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    d38a:	230f      	movs	r3, #15
    d38c:	18fb      	adds	r3, r7, r3
    d38e:	781b      	ldrb	r3, [r3, #0]
    d390:	b25b      	sxtb	r3, r3
    d392:	4a30      	ldr	r2, [pc, #192]	; (d454 <send+0x15c>)
    d394:	011b      	lsls	r3, r3, #4
    d396:	18d3      	adds	r3, r2, r3
    d398:	3306      	adds	r3, #6
    d39a:	881b      	ldrh	r3, [r3, #0]
    d39c:	b29a      	uxth	r2, r3
    d39e:	2310      	movs	r3, #16
    d3a0:	18fb      	adds	r3, r7, r3
    d3a2:	819a      	strh	r2, [r3, #12]

		if(sock >= TCP_SOCK_MAX)
    d3a4:	230f      	movs	r3, #15
    d3a6:	18fb      	adds	r3, r7, r3
    d3a8:	781b      	ldrb	r3, [r3, #0]
    d3aa:	b25b      	sxtb	r3, r3
    d3ac:	2b06      	cmp	r3, #6
    d3ae:	dd03      	ble.n	d3b8 <send+0xc0>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    d3b0:	2324      	movs	r3, #36	; 0x24
    d3b2:	18fb      	adds	r3, r7, r3
    d3b4:	2244      	movs	r2, #68	; 0x44
    d3b6:	801a      	strh	r2, [r3, #0]
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    d3b8:	230f      	movs	r3, #15
    d3ba:	18fb      	adds	r3, r7, r3
    d3bc:	781b      	ldrb	r3, [r3, #0]
    d3be:	b25b      	sxtb	r3, r3
    d3c0:	4a24      	ldr	r2, [pc, #144]	; (d454 <send+0x15c>)
    d3c2:	011b      	lsls	r3, r3, #4
    d3c4:	18d3      	adds	r3, r2, r3
    d3c6:	330b      	adds	r3, #11
    d3c8:	781b      	ldrb	r3, [r3, #0]
    d3ca:	b2db      	uxtb	r3, r3
    d3cc:	001a      	movs	r2, r3
    d3ce:	2301      	movs	r3, #1
    d3d0:	4013      	ands	r3, r2
    d3d2:	d00f      	beq.n	d3f4 <send+0xfc>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    d3d4:	2323      	movs	r3, #35	; 0x23
    d3d6:	18fb      	adds	r3, r7, r3
    d3d8:	224c      	movs	r2, #76	; 0x4c
    d3da:	701a      	strb	r2, [r3, #0]
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    d3dc:	230f      	movs	r3, #15
    d3de:	18fb      	adds	r3, r7, r3
    d3e0:	2200      	movs	r2, #0
    d3e2:	569a      	ldrsb	r2, [r3, r2]
    d3e4:	2324      	movs	r3, #36	; 0x24
    d3e6:	18fb      	adds	r3, r7, r3
    d3e8:	491a      	ldr	r1, [pc, #104]	; (d454 <send+0x15c>)
    d3ea:	0112      	lsls	r2, r2, #4
    d3ec:	188a      	adds	r2, r1, r2
    d3ee:	3208      	adds	r2, #8
    d3f0:	8812      	ldrh	r2, [r2, #0]
    d3f2:	801a      	strh	r2, [r3, #0]
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    d3f4:	2323      	movs	r3, #35	; 0x23
    d3f6:	18fb      	adds	r3, r7, r3
    d3f8:	781b      	ldrb	r3, [r3, #0]
    d3fa:	2280      	movs	r2, #128	; 0x80
    d3fc:	4252      	negs	r2, r2
    d3fe:	4313      	orrs	r3, r2
    d400:	b2d9      	uxtb	r1, r3
    d402:	2310      	movs	r3, #16
    d404:	18fa      	adds	r2, r7, r3
    d406:	2324      	movs	r3, #36	; 0x24
    d408:	18fb      	adds	r3, r7, r3
    d40a:	881b      	ldrh	r3, [r3, #0]
    d40c:	9302      	str	r3, [sp, #8]
    d40e:	230c      	movs	r3, #12
    d410:	18fb      	adds	r3, r7, r3
    d412:	881b      	ldrh	r3, [r3, #0]
    d414:	9301      	str	r3, [sp, #4]
    d416:	68bb      	ldr	r3, [r7, #8]
    d418:	9300      	str	r3, [sp, #0]
    d41a:	2310      	movs	r3, #16
    d41c:	2002      	movs	r0, #2
    d41e:	4c0e      	ldr	r4, [pc, #56]	; (d458 <send+0x160>)
    d420:	47a0      	blx	r4
    d422:	0003      	movs	r3, r0
    d424:	001a      	movs	r2, r3
    d426:	2326      	movs	r3, #38	; 0x26
    d428:	18fb      	adds	r3, r7, r3
    d42a:	801a      	strh	r2, [r3, #0]
		if(s16Ret != SOCK_ERR_NO_ERROR)
    d42c:	2326      	movs	r3, #38	; 0x26
    d42e:	18fb      	adds	r3, r7, r3
    d430:	2200      	movs	r2, #0
    d432:	5e9b      	ldrsh	r3, [r3, r2]
    d434:	2b00      	cmp	r3, #0
    d436:	d004      	beq.n	d442 <send+0x14a>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    d438:	2326      	movs	r3, #38	; 0x26
    d43a:	18fb      	adds	r3, r7, r3
    d43c:	220e      	movs	r2, #14
    d43e:	4252      	negs	r2, r2
    d440:	801a      	strh	r2, [r3, #0]
		}
	}
	return s16Ret;
    d442:	2326      	movs	r3, #38	; 0x26
    d444:	18fb      	adds	r3, r7, r3
    d446:	2200      	movs	r2, #0
    d448:	5e9b      	ldrsh	r3, [r3, r2]
}
    d44a:	0018      	movs	r0, r3
    d44c:	46bd      	mov	sp, r7
    d44e:	b00b      	add	sp, #44	; 0x2c
    d450:	bd90      	pop	{r4, r7, pc}
    d452:	46c0      	nop			; (mov r8, r8)
    d454:	2000040c 	.word	0x2000040c
    d458:	00008e85 	.word	0x00008e85

0000d45c <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    d45c:	b590      	push	{r4, r7, lr}
    d45e:	b08d      	sub	sp, #52	; 0x34
    d460:	af04      	add	r7, sp, #16
    d462:	60b9      	str	r1, [r7, #8]
    d464:	0011      	movs	r1, r2
    d466:	607b      	str	r3, [r7, #4]
    d468:	230f      	movs	r3, #15
    d46a:	18fb      	adds	r3, r7, r3
    d46c:	1c02      	adds	r2, r0, #0
    d46e:	701a      	strb	r2, [r3, #0]
    d470:	230c      	movs	r3, #12
    d472:	18fb      	adds	r3, r7, r3
    d474:	1c0a      	adds	r2, r1, #0
    d476:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    d478:	231e      	movs	r3, #30
    d47a:	18fb      	adds	r3, r7, r3
    d47c:	2206      	movs	r2, #6
    d47e:	4252      	negs	r2, r2
    d480:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    d482:	230f      	movs	r3, #15
    d484:	18fb      	adds	r3, r7, r3
    d486:	781b      	ldrb	r3, [r3, #0]
    d488:	2b7f      	cmp	r3, #127	; 0x7f
    d48a:	d900      	bls.n	d48e <recv+0x32>
    d48c:	e099      	b.n	d5c2 <recv+0x166>
    d48e:	68bb      	ldr	r3, [r7, #8]
    d490:	2b00      	cmp	r3, #0
    d492:	d100      	bne.n	d496 <recv+0x3a>
    d494:	e095      	b.n	d5c2 <recv+0x166>
    d496:	230c      	movs	r3, #12
    d498:	18fb      	adds	r3, r7, r3
    d49a:	881b      	ldrh	r3, [r3, #0]
    d49c:	2b00      	cmp	r3, #0
    d49e:	d100      	bne.n	d4a2 <recv+0x46>
    d4a0:	e08f      	b.n	d5c2 <recv+0x166>
    d4a2:	230f      	movs	r3, #15
    d4a4:	18fb      	adds	r3, r7, r3
    d4a6:	781b      	ldrb	r3, [r3, #0]
    d4a8:	b25b      	sxtb	r3, r3
    d4aa:	4a4a      	ldr	r2, [pc, #296]	; (d5d4 <recv+0x178>)
    d4ac:	011b      	lsls	r3, r3, #4
    d4ae:	18d3      	adds	r3, r2, r3
    d4b0:	330a      	adds	r3, #10
    d4b2:	781b      	ldrb	r3, [r3, #0]
    d4b4:	b2db      	uxtb	r3, r3
    d4b6:	2b01      	cmp	r3, #1
    d4b8:	d000      	beq.n	d4bc <recv+0x60>
    d4ba:	e082      	b.n	d5c2 <recv+0x166>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    d4bc:	231e      	movs	r3, #30
    d4be:	18fb      	adds	r3, r7, r3
    d4c0:	2200      	movs	r2, #0
    d4c2:	801a      	strh	r2, [r3, #0]
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    d4c4:	230f      	movs	r3, #15
    d4c6:	18fb      	adds	r3, r7, r3
    d4c8:	2200      	movs	r2, #0
    d4ca:	569a      	ldrsb	r2, [r3, r2]
    d4cc:	4b41      	ldr	r3, [pc, #260]	; (d5d4 <recv+0x178>)
    d4ce:	0112      	lsls	r2, r2, #4
    d4d0:	68b9      	ldr	r1, [r7, #8]
    d4d2:	50d1      	str	r1, [r2, r3]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    d4d4:	230f      	movs	r3, #15
    d4d6:	18fb      	adds	r3, r7, r3
    d4d8:	781b      	ldrb	r3, [r3, #0]
    d4da:	b25b      	sxtb	r3, r3
    d4dc:	4a3d      	ldr	r2, [pc, #244]	; (d5d4 <recv+0x178>)
    d4de:	011b      	lsls	r3, r3, #4
    d4e0:	18d3      	adds	r3, r2, r3
    d4e2:	3304      	adds	r3, #4
    d4e4:	220c      	movs	r2, #12
    d4e6:	18ba      	adds	r2, r7, r2
    d4e8:	8812      	ldrh	r2, [r2, #0]
    d4ea:	801a      	strh	r2, [r3, #0]

		if(!gastrSockets[sock].bIsRecvPending)
    d4ec:	230f      	movs	r3, #15
    d4ee:	18fb      	adds	r3, r7, r3
    d4f0:	781b      	ldrb	r3, [r3, #0]
    d4f2:	b25b      	sxtb	r3, r3
    d4f4:	4a37      	ldr	r2, [pc, #220]	; (d5d4 <recv+0x178>)
    d4f6:	011b      	lsls	r3, r3, #4
    d4f8:	18d3      	adds	r3, r2, r3
    d4fa:	330c      	adds	r3, #12
    d4fc:	781b      	ldrb	r3, [r3, #0]
    d4fe:	b2db      	uxtb	r3, r3
    d500:	2b00      	cmp	r3, #0
    d502:	d15e      	bne.n	d5c2 <recv+0x166>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    d504:	231d      	movs	r3, #29
    d506:	18fb      	adds	r3, r7, r3
    d508:	2246      	movs	r2, #70	; 0x46
    d50a:	701a      	strb	r2, [r3, #0]

			gastrSockets[sock].bIsRecvPending = 1;
    d50c:	230f      	movs	r3, #15
    d50e:	18fb      	adds	r3, r7, r3
    d510:	781b      	ldrb	r3, [r3, #0]
    d512:	b25b      	sxtb	r3, r3
    d514:	4a2f      	ldr	r2, [pc, #188]	; (d5d4 <recv+0x178>)
    d516:	011b      	lsls	r3, r3, #4
    d518:	18d3      	adds	r3, r2, r3
    d51a:	330c      	adds	r3, #12
    d51c:	2201      	movs	r2, #1
    d51e:	701a      	strb	r2, [r3, #0]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    d520:	230f      	movs	r3, #15
    d522:	18fb      	adds	r3, r7, r3
    d524:	781b      	ldrb	r3, [r3, #0]
    d526:	b25b      	sxtb	r3, r3
    d528:	4a2a      	ldr	r2, [pc, #168]	; (d5d4 <recv+0x178>)
    d52a:	011b      	lsls	r3, r3, #4
    d52c:	18d3      	adds	r3, r2, r3
    d52e:	330b      	adds	r3, #11
    d530:	781b      	ldrb	r3, [r3, #0]
    d532:	b2db      	uxtb	r3, r3
    d534:	001a      	movs	r2, r3
    d536:	2301      	movs	r3, #1
    d538:	4013      	ands	r3, r2
    d53a:	d003      	beq.n	d544 <recv+0xe8>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    d53c:	231d      	movs	r3, #29
    d53e:	18fb      	adds	r3, r7, r3
    d540:	224d      	movs	r2, #77	; 0x4d
    d542:	701a      	strb	r2, [r3, #0]
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    d544:	687b      	ldr	r3, [r7, #4]
    d546:	2b00      	cmp	r3, #0
    d548:	d105      	bne.n	d556 <recv+0xfa>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    d54a:	2314      	movs	r3, #20
    d54c:	18fb      	adds	r3, r7, r3
    d54e:	2201      	movs	r2, #1
    d550:	4252      	negs	r2, r2
    d552:	601a      	str	r2, [r3, #0]
    d554:	e003      	b.n	d55e <recv+0x102>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    d556:	2314      	movs	r3, #20
    d558:	18fb      	adds	r3, r7, r3
    d55a:	687a      	ldr	r2, [r7, #4]
    d55c:	601a      	str	r2, [r3, #0]
			strRecv.sock = sock;
    d55e:	2314      	movs	r3, #20
    d560:	18fb      	adds	r3, r7, r3
    d562:	220f      	movs	r2, #15
    d564:	18ba      	adds	r2, r7, r2
    d566:	7812      	ldrb	r2, [r2, #0]
    d568:	711a      	strb	r2, [r3, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    d56a:	230f      	movs	r3, #15
    d56c:	18fb      	adds	r3, r7, r3
    d56e:	781b      	ldrb	r3, [r3, #0]
    d570:	b25b      	sxtb	r3, r3
    d572:	4a18      	ldr	r2, [pc, #96]	; (d5d4 <recv+0x178>)
    d574:	011b      	lsls	r3, r3, #4
    d576:	18d3      	adds	r3, r2, r3
    d578:	3306      	adds	r3, #6
    d57a:	881b      	ldrh	r3, [r3, #0]
    d57c:	b29a      	uxth	r2, r3
    d57e:	2314      	movs	r3, #20
    d580:	18fb      	adds	r3, r7, r3
    d582:	80da      	strh	r2, [r3, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    d584:	2314      	movs	r3, #20
    d586:	18fa      	adds	r2, r7, r3
    d588:	231d      	movs	r3, #29
    d58a:	18fb      	adds	r3, r7, r3
    d58c:	7819      	ldrb	r1, [r3, #0]
    d58e:	2300      	movs	r3, #0
    d590:	9302      	str	r3, [sp, #8]
    d592:	2300      	movs	r3, #0
    d594:	9301      	str	r3, [sp, #4]
    d596:	2300      	movs	r3, #0
    d598:	9300      	str	r3, [sp, #0]
    d59a:	2308      	movs	r3, #8
    d59c:	2002      	movs	r0, #2
    d59e:	4c0e      	ldr	r4, [pc, #56]	; (d5d8 <recv+0x17c>)
    d5a0:	47a0      	blx	r4
    d5a2:	0003      	movs	r3, r0
    d5a4:	001a      	movs	r2, r3
    d5a6:	231e      	movs	r3, #30
    d5a8:	18fb      	adds	r3, r7, r3
    d5aa:	801a      	strh	r2, [r3, #0]
			if(s16Ret != SOCK_ERR_NO_ERROR)
    d5ac:	231e      	movs	r3, #30
    d5ae:	18fb      	adds	r3, r7, r3
    d5b0:	2200      	movs	r2, #0
    d5b2:	5e9b      	ldrsh	r3, [r3, r2]
    d5b4:	2b00      	cmp	r3, #0
    d5b6:	d004      	beq.n	d5c2 <recv+0x166>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    d5b8:	231e      	movs	r3, #30
    d5ba:	18fb      	adds	r3, r7, r3
    d5bc:	220e      	movs	r2, #14
    d5be:	4252      	negs	r2, r2
    d5c0:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	return s16Ret;
    d5c2:	231e      	movs	r3, #30
    d5c4:	18fb      	adds	r3, r7, r3
    d5c6:	2200      	movs	r2, #0
    d5c8:	5e9b      	ldrsh	r3, [r3, r2]
}
    d5ca:	0018      	movs	r0, r3
    d5cc:	46bd      	mov	sp, r7
    d5ce:	b009      	add	sp, #36	; 0x24
    d5d0:	bd90      	pop	{r4, r7, pc}
    d5d2:	46c0      	nop			; (mov r8, r8)
    d5d4:	2000040c 	.word	0x2000040c
    d5d8:	00008e85 	.word	0x00008e85

0000d5dc <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    d5dc:	b5b0      	push	{r4, r5, r7, lr}
    d5de:	b088      	sub	sp, #32
    d5e0:	af04      	add	r7, sp, #16
    d5e2:	0002      	movs	r2, r0
    d5e4:	1dfb      	adds	r3, r7, #7
    d5e6:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    d5e8:	230f      	movs	r3, #15
    d5ea:	18fb      	adds	r3, r7, r3
    d5ec:	22fa      	movs	r2, #250	; 0xfa
    d5ee:	701a      	strb	r2, [r3, #0]
    M2M_INFO("Sock to delete <%d>\n", sock);
    d5f0:	4b42      	ldr	r3, [pc, #264]	; (d6fc <close+0x120>)
    d5f2:	0018      	movs	r0, r3
    d5f4:	4b42      	ldr	r3, [pc, #264]	; (d700 <close+0x124>)
    d5f6:	4798      	blx	r3
    d5f8:	1dfb      	adds	r3, r7, #7
    d5fa:	2200      	movs	r2, #0
    d5fc:	569a      	ldrsb	r2, [r3, r2]
    d5fe:	4b41      	ldr	r3, [pc, #260]	; (d704 <close+0x128>)
    d600:	0011      	movs	r1, r2
    d602:	0018      	movs	r0, r3
    d604:	4b3e      	ldr	r3, [pc, #248]	; (d700 <close+0x124>)
    d606:	4798      	blx	r3
    d608:	200d      	movs	r0, #13
    d60a:	4b3f      	ldr	r3, [pc, #252]	; (d708 <close+0x12c>)
    d60c:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    d60e:	1dfb      	adds	r3, r7, #7
    d610:	781b      	ldrb	r3, [r3, #0]
    d612:	2b7f      	cmp	r3, #127	; 0x7f
    d614:	d86a      	bhi.n	d6ec <close+0x110>
    d616:	1dfb      	adds	r3, r7, #7
    d618:	781b      	ldrb	r3, [r3, #0]
    d61a:	b25b      	sxtb	r3, r3
    d61c:	4a3b      	ldr	r2, [pc, #236]	; (d70c <close+0x130>)
    d61e:	011b      	lsls	r3, r3, #4
    d620:	18d3      	adds	r3, r2, r3
    d622:	330a      	adds	r3, #10
    d624:	781b      	ldrb	r3, [r3, #0]
    d626:	b2db      	uxtb	r3, r3
    d628:	2b01      	cmp	r3, #1
    d62a:	d15f      	bne.n	d6ec <close+0x110>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    d62c:	230e      	movs	r3, #14
    d62e:	18fb      	adds	r3, r7, r3
    d630:	2249      	movs	r2, #73	; 0x49
    d632:	701a      	strb	r2, [r3, #0]
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    d634:	2308      	movs	r3, #8
    d636:	18fb      	adds	r3, r7, r3
    d638:	1dfa      	adds	r2, r7, #7
    d63a:	7812      	ldrb	r2, [r2, #0]
    d63c:	701a      	strb	r2, [r3, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    d63e:	1dfb      	adds	r3, r7, #7
    d640:	781b      	ldrb	r3, [r3, #0]
    d642:	b25b      	sxtb	r3, r3
    d644:	4a31      	ldr	r2, [pc, #196]	; (d70c <close+0x130>)
    d646:	011b      	lsls	r3, r3, #4
    d648:	18d3      	adds	r3, r2, r3
    d64a:	3306      	adds	r3, #6
    d64c:	881b      	ldrh	r3, [r3, #0]
    d64e:	b29a      	uxth	r2, r3
    d650:	2308      	movs	r3, #8
    d652:	18fb      	adds	r3, r7, r3
    d654:	805a      	strh	r2, [r3, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    d656:	1dfb      	adds	r3, r7, #7
    d658:	781b      	ldrb	r3, [r3, #0]
    d65a:	b25b      	sxtb	r3, r3
    d65c:	4a2b      	ldr	r2, [pc, #172]	; (d70c <close+0x130>)
    d65e:	011b      	lsls	r3, r3, #4
    d660:	18d3      	adds	r3, r2, r3
    d662:	330a      	adds	r3, #10
    d664:	2200      	movs	r2, #0
    d666:	701a      	strb	r2, [r3, #0]
		gastrSockets[sock].u16SessionID =0;
    d668:	1dfb      	adds	r3, r7, #7
    d66a:	781b      	ldrb	r3, [r3, #0]
    d66c:	b25b      	sxtb	r3, r3
    d66e:	4a27      	ldr	r2, [pc, #156]	; (d70c <close+0x130>)
    d670:	011b      	lsls	r3, r3, #4
    d672:	18d3      	adds	r3, r2, r3
    d674:	3306      	adds	r3, #6
    d676:	2200      	movs	r2, #0
    d678:	801a      	strh	r2, [r3, #0]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    d67a:	1dfb      	adds	r3, r7, #7
    d67c:	781b      	ldrb	r3, [r3, #0]
    d67e:	b25b      	sxtb	r3, r3
    d680:	4a22      	ldr	r2, [pc, #136]	; (d70c <close+0x130>)
    d682:	011b      	lsls	r3, r3, #4
    d684:	18d3      	adds	r3, r2, r3
    d686:	330b      	adds	r3, #11
    d688:	781b      	ldrb	r3, [r3, #0]
    d68a:	b2db      	uxtb	r3, r3
    d68c:	001a      	movs	r2, r3
    d68e:	2301      	movs	r3, #1
    d690:	4013      	ands	r3, r2
    d692:	d003      	beq.n	d69c <close+0xc0>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    d694:	230e      	movs	r3, #14
    d696:	18fb      	adds	r3, r7, r3
    d698:	224e      	movs	r2, #78	; 0x4e
    d69a:	701a      	strb	r2, [r3, #0]
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    d69c:	230f      	movs	r3, #15
    d69e:	18fc      	adds	r4, r7, r3
    d6a0:	2308      	movs	r3, #8
    d6a2:	18fa      	adds	r2, r7, r3
    d6a4:	230e      	movs	r3, #14
    d6a6:	18fb      	adds	r3, r7, r3
    d6a8:	7819      	ldrb	r1, [r3, #0]
    d6aa:	2300      	movs	r3, #0
    d6ac:	9302      	str	r3, [sp, #8]
    d6ae:	2300      	movs	r3, #0
    d6b0:	9301      	str	r3, [sp, #4]
    d6b2:	2300      	movs	r3, #0
    d6b4:	9300      	str	r3, [sp, #0]
    d6b6:	2304      	movs	r3, #4
    d6b8:	2002      	movs	r0, #2
    d6ba:	4d15      	ldr	r5, [pc, #84]	; (d710 <close+0x134>)
    d6bc:	47a8      	blx	r5
    d6be:	0003      	movs	r3, r0
    d6c0:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    d6c2:	230f      	movs	r3, #15
    d6c4:	18fb      	adds	r3, r7, r3
    d6c6:	781b      	ldrb	r3, [r3, #0]
    d6c8:	b25b      	sxtb	r3, r3
    d6ca:	2b00      	cmp	r3, #0
    d6cc:	d003      	beq.n	d6d6 <close+0xfa>
		{
			s8Ret = SOCK_ERR_INVALID;
    d6ce:	230f      	movs	r3, #15
    d6d0:	18fb      	adds	r3, r7, r3
    d6d2:	22f7      	movs	r2, #247	; 0xf7
    d6d4:	701a      	strb	r2, [r3, #0]
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    d6d6:	1dfb      	adds	r3, r7, #7
    d6d8:	781b      	ldrb	r3, [r3, #0]
    d6da:	b25b      	sxtb	r3, r3
    d6dc:	011a      	lsls	r2, r3, #4
    d6de:	4b0b      	ldr	r3, [pc, #44]	; (d70c <close+0x130>)
    d6e0:	18d3      	adds	r3, r2, r3
    d6e2:	2210      	movs	r2, #16
    d6e4:	2100      	movs	r1, #0
    d6e6:	0018      	movs	r0, r3
    d6e8:	4b0a      	ldr	r3, [pc, #40]	; (d714 <close+0x138>)
    d6ea:	4798      	blx	r3
	}
	return s8Ret;
    d6ec:	230f      	movs	r3, #15
    d6ee:	18fb      	adds	r3, r7, r3
    d6f0:	781b      	ldrb	r3, [r3, #0]
    d6f2:	b25b      	sxtb	r3, r3
}
    d6f4:	0018      	movs	r0, r3
    d6f6:	46bd      	mov	sp, r7
    d6f8:	b004      	add	sp, #16
    d6fa:	bdb0      	pop	{r4, r5, r7, pc}
    d6fc:	000190d8 	.word	0x000190d8
    d700:	00016b49 	.word	0x00016b49
    d704:	00019114 	.word	0x00019114
    d708:	00016b7d 	.word	0x00016b7d
    d70c:	2000040c 	.word	0x2000040c
    d710:	00008e85 	.word	0x00008e85
    d714:	00008c25 	.word	0x00008c25

0000d718 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    d718:	b580      	push	{r7, lr}
    d71a:	b086      	sub	sp, #24
    d71c:	af00      	add	r7, sp, #0
    d71e:	6078      	str	r0, [r7, #4]
	uint8	tmp;
	uint32	u32IP = 0;
    d720:	2300      	movs	r3, #0
    d722:	613b      	str	r3, [r7, #16]
	uint8	au8IP[4];
	uint8 	c;
	uint8	i, j;

	tmp = 0;
    d724:	2317      	movs	r3, #23
    d726:	18fb      	adds	r3, r7, r3
    d728:	2200      	movs	r2, #0
    d72a:	701a      	strb	r2, [r3, #0]

	for(i = 0; i < 4; ++i)
    d72c:	2316      	movs	r3, #22
    d72e:	18fb      	adds	r3, r7, r3
    d730:	2200      	movs	r2, #0
    d732:	701a      	strb	r2, [r3, #0]
    d734:	e060      	b.n	d7f8 <nmi_inet_addr+0xe0>
	{
		j = 0;
    d736:	2315      	movs	r3, #21
    d738:	18fb      	adds	r3, r7, r3
    d73a:	2200      	movs	r2, #0
    d73c:	701a      	strb	r2, [r3, #0]
		do
		{
			c = *pcIpAddr;
    d73e:	2314      	movs	r3, #20
    d740:	18fb      	adds	r3, r7, r3
    d742:	687a      	ldr	r2, [r7, #4]
    d744:	7812      	ldrb	r2, [r2, #0]
    d746:	701a      	strb	r2, [r3, #0]
			++j;
    d748:	2315      	movs	r3, #21
    d74a:	18fb      	adds	r3, r7, r3
    d74c:	2215      	movs	r2, #21
    d74e:	18ba      	adds	r2, r7, r2
    d750:	7812      	ldrb	r2, [r2, #0]
    d752:	3201      	adds	r2, #1
    d754:	701a      	strb	r2, [r3, #0]
			if(j > 4)
    d756:	2315      	movs	r3, #21
    d758:	18fb      	adds	r3, r7, r3
    d75a:	781b      	ldrb	r3, [r3, #0]
    d75c:	2b04      	cmp	r3, #4
    d75e:	d901      	bls.n	d764 <nmi_inet_addr+0x4c>
			{
				return 0;
    d760:	2300      	movs	r3, #0
    d762:	e057      	b.n	d814 <nmi_inet_addr+0xfc>
			}
			if(c == '.' || c == 0)
    d764:	2314      	movs	r3, #20
    d766:	18fb      	adds	r3, r7, r3
    d768:	781b      	ldrb	r3, [r3, #0]
    d76a:	2b2e      	cmp	r3, #46	; 0x2e
    d76c:	d004      	beq.n	d778 <nmi_inet_addr+0x60>
    d76e:	2314      	movs	r3, #20
    d770:	18fb      	adds	r3, r7, r3
    d772:	781b      	ldrb	r3, [r3, #0]
    d774:	2b00      	cmp	r3, #0
    d776:	d10d      	bne.n	d794 <nmi_inet_addr+0x7c>
			{
				au8IP[i] = tmp;
    d778:	2316      	movs	r3, #22
    d77a:	18fb      	adds	r3, r7, r3
    d77c:	781b      	ldrb	r3, [r3, #0]
    d77e:	220c      	movs	r2, #12
    d780:	18ba      	adds	r2, r7, r2
    d782:	2117      	movs	r1, #23
    d784:	1879      	adds	r1, r7, r1
    d786:	7809      	ldrb	r1, [r1, #0]
    d788:	54d1      	strb	r1, [r2, r3]
				tmp = 0;
    d78a:	2317      	movs	r3, #23
    d78c:	18fb      	adds	r3, r7, r3
    d78e:	2200      	movs	r2, #0
    d790:	701a      	strb	r2, [r3, #0]
    d792:	e01d      	b.n	d7d0 <nmi_inet_addr+0xb8>
			}
			else if(c >= '0' && c <= '9')
    d794:	2314      	movs	r3, #20
    d796:	18fb      	adds	r3, r7, r3
    d798:	781b      	ldrb	r3, [r3, #0]
    d79a:	2b2f      	cmp	r3, #47	; 0x2f
    d79c:	d916      	bls.n	d7cc <nmi_inet_addr+0xb4>
    d79e:	2314      	movs	r3, #20
    d7a0:	18fb      	adds	r3, r7, r3
    d7a2:	781b      	ldrb	r3, [r3, #0]
    d7a4:	2b39      	cmp	r3, #57	; 0x39
    d7a6:	d811      	bhi.n	d7cc <nmi_inet_addr+0xb4>
			{
				tmp = (tmp * 10) + (c - '0');
    d7a8:	2317      	movs	r3, #23
    d7aa:	18fb      	adds	r3, r7, r3
    d7ac:	781b      	ldrb	r3, [r3, #0]
    d7ae:	1c1a      	adds	r2, r3, #0
    d7b0:	0092      	lsls	r2, r2, #2
    d7b2:	18d3      	adds	r3, r2, r3
    d7b4:	18db      	adds	r3, r3, r3
    d7b6:	b2da      	uxtb	r2, r3
    d7b8:	2314      	movs	r3, #20
    d7ba:	18fb      	adds	r3, r7, r3
    d7bc:	781b      	ldrb	r3, [r3, #0]
    d7be:	18d3      	adds	r3, r2, r3
    d7c0:	b2da      	uxtb	r2, r3
    d7c2:	2317      	movs	r3, #23
    d7c4:	18fb      	adds	r3, r7, r3
    d7c6:	3a30      	subs	r2, #48	; 0x30
    d7c8:	701a      	strb	r2, [r3, #0]
    d7ca:	e001      	b.n	d7d0 <nmi_inet_addr+0xb8>
			}
			else
			{
				return 0;
    d7cc:	2300      	movs	r3, #0
    d7ce:	e021      	b.n	d814 <nmi_inet_addr+0xfc>
			}
			++pcIpAddr;
    d7d0:	687b      	ldr	r3, [r7, #4]
    d7d2:	3301      	adds	r3, #1
    d7d4:	607b      	str	r3, [r7, #4]
		} while(c != '.' && c != 0);
    d7d6:	2314      	movs	r3, #20
    d7d8:	18fb      	adds	r3, r7, r3
    d7da:	781b      	ldrb	r3, [r3, #0]
    d7dc:	2b2e      	cmp	r3, #46	; 0x2e
    d7de:	d004      	beq.n	d7ea <nmi_inet_addr+0xd2>
    d7e0:	2314      	movs	r3, #20
    d7e2:	18fb      	adds	r3, r7, r3
    d7e4:	781b      	ldrb	r3, [r3, #0]
    d7e6:	2b00      	cmp	r3, #0
    d7e8:	d1a9      	bne.n	d73e <nmi_inet_addr+0x26>
	for(i = 0; i < 4; ++i)
    d7ea:	2316      	movs	r3, #22
    d7ec:	18fb      	adds	r3, r7, r3
    d7ee:	2216      	movs	r2, #22
    d7f0:	18ba      	adds	r2, r7, r2
    d7f2:	7812      	ldrb	r2, [r2, #0]
    d7f4:	3201      	adds	r2, #1
    d7f6:	701a      	strb	r2, [r3, #0]
    d7f8:	2316      	movs	r3, #22
    d7fa:	18fb      	adds	r3, r7, r3
    d7fc:	781b      	ldrb	r3, [r3, #0]
    d7fe:	2b03      	cmp	r3, #3
    d800:	d999      	bls.n	d736 <nmi_inet_addr+0x1e>
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    d802:	230c      	movs	r3, #12
    d804:	18f9      	adds	r1, r7, r3
    d806:	2310      	movs	r3, #16
    d808:	18fb      	adds	r3, r7, r3
    d80a:	2204      	movs	r2, #4
    d80c:	0018      	movs	r0, r3
    d80e:	4b03      	ldr	r3, [pc, #12]	; (d81c <nmi_inet_addr+0x104>)
    d810:	4798      	blx	r3
	return u32IP;
    d812:	693b      	ldr	r3, [r7, #16]
}
    d814:	0018      	movs	r0, r3
    d816:	46bd      	mov	sp, r7
    d818:	b006      	add	sp, #24
    d81a:	bd80      	pop	{r7, pc}
    d81c:	00008be9 	.word	0x00008be9

0000d820 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    d820:	b5b0      	push	{r4, r5, r7, lr}
    d822:	b088      	sub	sp, #32
    d824:	af04      	add	r7, sp, #16
    d826:	6078      	str	r0, [r7, #4]
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    d828:	230f      	movs	r3, #15
    d82a:	18fb      	adds	r3, r7, r3
    d82c:	22fa      	movs	r2, #250	; 0xfa
    d82e:	701a      	strb	r2, [r3, #0]
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    d830:	687b      	ldr	r3, [r7, #4]
    d832:	0018      	movs	r0, r3
    d834:	4b14      	ldr	r3, [pc, #80]	; (d888 <gethostbyname+0x68>)
    d836:	4798      	blx	r3
    d838:	0003      	movs	r3, r0
    d83a:	001a      	movs	r2, r3
    d83c:	230e      	movs	r3, #14
    d83e:	18fb      	adds	r3, r7, r3
    d840:	701a      	strb	r2, [r3, #0]
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    d842:	230e      	movs	r3, #14
    d844:	18fb      	adds	r3, r7, r3
    d846:	781b      	ldrb	r3, [r3, #0]
    d848:	2b40      	cmp	r3, #64	; 0x40
    d84a:	d815      	bhi.n	d878 <gethostbyname+0x58>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    d84c:	230e      	movs	r3, #14
    d84e:	18fb      	adds	r3, r7, r3
    d850:	781b      	ldrb	r3, [r3, #0]
    d852:	b29b      	uxth	r3, r3
    d854:	3301      	adds	r3, #1
    d856:	b299      	uxth	r1, r3
    d858:	230f      	movs	r3, #15
    d85a:	18fc      	adds	r4, r7, r3
    d85c:	687a      	ldr	r2, [r7, #4]
    d85e:	2300      	movs	r3, #0
    d860:	9302      	str	r3, [sp, #8]
    d862:	2300      	movs	r3, #0
    d864:	9301      	str	r3, [sp, #4]
    d866:	2300      	movs	r3, #0
    d868:	9300      	str	r3, [sp, #0]
    d86a:	000b      	movs	r3, r1
    d86c:	214a      	movs	r1, #74	; 0x4a
    d86e:	2002      	movs	r0, #2
    d870:	4d06      	ldr	r5, [pc, #24]	; (d88c <gethostbyname+0x6c>)
    d872:	47a8      	blx	r5
    d874:	0003      	movs	r3, r0
    d876:	7023      	strb	r3, [r4, #0]
	}
	return s8Err;
    d878:	230f      	movs	r3, #15
    d87a:	18fb      	adds	r3, r7, r3
    d87c:	781b      	ldrb	r3, [r3, #0]
    d87e:	b25b      	sxtb	r3, r3
}
    d880:	0018      	movs	r0, r3
    d882:	46bd      	mov	sp, r7
    d884:	b004      	add	sp, #16
    d886:	bdb0      	pop	{r4, r5, r7, pc}
    d888:	00008c63 	.word	0x00008c63
    d88c:	00008e85 	.word	0x00008e85

0000d890 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
    d890:	b580      	push	{r7, lr}
    d892:	b082      	sub	sp, #8
    d894:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    d896:	003b      	movs	r3, r7
    d898:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
    d89a:	687b      	ldr	r3, [r7, #4]
    d89c:	22b9      	movs	r2, #185	; 0xb9
    d89e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    d8a0:	4b13      	ldr	r3, [pc, #76]	; (d8f0 <spi_flash_enter_low_power_mode+0x60>)
    d8a2:	2100      	movs	r1, #0
    d8a4:	0018      	movs	r0, r3
    d8a6:	4b13      	ldr	r3, [pc, #76]	; (d8f4 <spi_flash_enter_low_power_mode+0x64>)
    d8a8:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    d8aa:	687b      	ldr	r3, [r7, #4]
    d8ac:	781b      	ldrb	r3, [r3, #0]
    d8ae:	001a      	movs	r2, r3
    d8b0:	4b11      	ldr	r3, [pc, #68]	; (d8f8 <spi_flash_enter_low_power_mode+0x68>)
    d8b2:	0011      	movs	r1, r2
    d8b4:	0018      	movs	r0, r3
    d8b6:	4b0f      	ldr	r3, [pc, #60]	; (d8f4 <spi_flash_enter_low_power_mode+0x64>)
    d8b8:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    d8ba:	4b10      	ldr	r3, [pc, #64]	; (d8fc <spi_flash_enter_low_power_mode+0x6c>)
    d8bc:	2101      	movs	r1, #1
    d8be:	0018      	movs	r0, r3
    d8c0:	4b0c      	ldr	r3, [pc, #48]	; (d8f4 <spi_flash_enter_low_power_mode+0x64>)
    d8c2:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    d8c4:	4b0e      	ldr	r3, [pc, #56]	; (d900 <spi_flash_enter_low_power_mode+0x70>)
    d8c6:	2100      	movs	r1, #0
    d8c8:	0018      	movs	r0, r3
    d8ca:	4b0a      	ldr	r3, [pc, #40]	; (d8f4 <spi_flash_enter_low_power_mode+0x64>)
    d8cc:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    d8ce:	4b0d      	ldr	r3, [pc, #52]	; (d904 <spi_flash_enter_low_power_mode+0x74>)
    d8d0:	2181      	movs	r1, #129	; 0x81
    d8d2:	0018      	movs	r0, r3
    d8d4:	4b07      	ldr	r3, [pc, #28]	; (d8f4 <spi_flash_enter_low_power_mode+0x64>)
    d8d6:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    d8d8:	46c0      	nop			; (mov r8, r8)
    d8da:	4b0b      	ldr	r3, [pc, #44]	; (d908 <spi_flash_enter_low_power_mode+0x78>)
    d8dc:	0018      	movs	r0, r3
    d8de:	4b0b      	ldr	r3, [pc, #44]	; (d90c <spi_flash_enter_low_power_mode+0x7c>)
    d8e0:	4798      	blx	r3
    d8e2:	0003      	movs	r3, r0
    d8e4:	2b01      	cmp	r3, #1
    d8e6:	d1f8      	bne.n	d8da <spi_flash_enter_low_power_mode+0x4a>
}
    d8e8:	46c0      	nop			; (mov r8, r8)
    d8ea:	46bd      	mov	sp, r7
    d8ec:	b002      	add	sp, #8
    d8ee:	bd80      	pop	{r7, pc}
    d8f0:	00010208 	.word	0x00010208
    d8f4:	0000ac85 	.word	0x0000ac85
    d8f8:	0001020c 	.word	0x0001020c
    d8fc:	00010214 	.word	0x00010214
    d900:	0001021c 	.word	0x0001021c
    d904:	00010204 	.word	0x00010204
    d908:	00010218 	.word	0x00010218
    d90c:	0000ac41 	.word	0x0000ac41

0000d910 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
    d910:	b580      	push	{r7, lr}
    d912:	b082      	sub	sp, #8
    d914:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    d916:	003b      	movs	r3, r7
    d918:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
    d91a:	687b      	ldr	r3, [r7, #4]
    d91c:	22ab      	movs	r2, #171	; 0xab
    d91e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    d920:	4b13      	ldr	r3, [pc, #76]	; (d970 <spi_flash_leave_low_power_mode+0x60>)
    d922:	2100      	movs	r1, #0
    d924:	0018      	movs	r0, r3
    d926:	4b13      	ldr	r3, [pc, #76]	; (d974 <spi_flash_leave_low_power_mode+0x64>)
    d928:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    d92a:	687b      	ldr	r3, [r7, #4]
    d92c:	781b      	ldrb	r3, [r3, #0]
    d92e:	001a      	movs	r2, r3
    d930:	4b11      	ldr	r3, [pc, #68]	; (d978 <spi_flash_leave_low_power_mode+0x68>)
    d932:	0011      	movs	r1, r2
    d934:	0018      	movs	r0, r3
    d936:	4b0f      	ldr	r3, [pc, #60]	; (d974 <spi_flash_leave_low_power_mode+0x64>)
    d938:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    d93a:	4b10      	ldr	r3, [pc, #64]	; (d97c <spi_flash_leave_low_power_mode+0x6c>)
    d93c:	2101      	movs	r1, #1
    d93e:	0018      	movs	r0, r3
    d940:	4b0c      	ldr	r3, [pc, #48]	; (d974 <spi_flash_leave_low_power_mode+0x64>)
    d942:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    d944:	4b0e      	ldr	r3, [pc, #56]	; (d980 <spi_flash_leave_low_power_mode+0x70>)
    d946:	2100      	movs	r1, #0
    d948:	0018      	movs	r0, r3
    d94a:	4b0a      	ldr	r3, [pc, #40]	; (d974 <spi_flash_leave_low_power_mode+0x64>)
    d94c:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    d94e:	4b0d      	ldr	r3, [pc, #52]	; (d984 <spi_flash_leave_low_power_mode+0x74>)
    d950:	2181      	movs	r1, #129	; 0x81
    d952:	0018      	movs	r0, r3
    d954:	4b07      	ldr	r3, [pc, #28]	; (d974 <spi_flash_leave_low_power_mode+0x64>)
    d956:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    d958:	46c0      	nop			; (mov r8, r8)
    d95a:	4b0b      	ldr	r3, [pc, #44]	; (d988 <spi_flash_leave_low_power_mode+0x78>)
    d95c:	0018      	movs	r0, r3
    d95e:	4b0b      	ldr	r3, [pc, #44]	; (d98c <spi_flash_leave_low_power_mode+0x7c>)
    d960:	4798      	blx	r3
    d962:	0003      	movs	r3, r0
    d964:	2b01      	cmp	r3, #1
    d966:	d1f8      	bne.n	d95a <spi_flash_leave_low_power_mode+0x4a>
}
    d968:	46c0      	nop			; (mov r8, r8)
    d96a:	46bd      	mov	sp, r7
    d96c:	b002      	add	sp, #8
    d96e:	bd80      	pop	{r7, pc}
    d970:	00010208 	.word	0x00010208
    d974:	0000ac85 	.word	0x0000ac85
    d978:	0001020c 	.word	0x0001020c
    d97c:	00010214 	.word	0x00010214
    d980:	0001021c 	.word	0x0001021c
    d984:	00010204 	.word	0x00010204
    d988:	00010218 	.word	0x00010218
    d98c:	0000ac41 	.word	0x0000ac41

0000d990 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    d990:	b590      	push	{r4, r7, lr}
    d992:	b085      	sub	sp, #20
    d994:	af00      	add	r7, sp, #0
    d996:	0002      	movs	r2, r0
    d998:	1dfb      	adds	r3, r7, #7
    d99a:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = M2M_SUCCESS;
    d99c:	230f      	movs	r3, #15
    d99e:	18fb      	adds	r3, r7, r3
    d9a0:	2200      	movs	r2, #0
    d9a2:	701a      	strb	r2, [r3, #0]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    d9a4:	4b24      	ldr	r3, [pc, #144]	; (da38 <spi_flash_enable+0xa8>)
    d9a6:	4798      	blx	r3
    d9a8:	0003      	movs	r3, r0
    d9aa:	051b      	lsls	r3, r3, #20
    d9ac:	0d1b      	lsrs	r3, r3, #20
    d9ae:	4a23      	ldr	r2, [pc, #140]	; (da3c <spi_flash_enable+0xac>)
    d9b0:	4293      	cmp	r3, r2
    d9b2:	d938      	bls.n	da26 <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    d9b4:	230f      	movs	r3, #15
    d9b6:	18fc      	adds	r4, r7, r3
    d9b8:	2308      	movs	r3, #8
    d9ba:	18fb      	adds	r3, r7, r3
    d9bc:	4a20      	ldr	r2, [pc, #128]	; (da40 <spi_flash_enable+0xb0>)
    d9be:	0019      	movs	r1, r3
    d9c0:	0010      	movs	r0, r2
    d9c2:	4b20      	ldr	r3, [pc, #128]	; (da44 <spi_flash_enable+0xb4>)
    d9c4:	4798      	blx	r3
    d9c6:	0003      	movs	r3, r0
    d9c8:	7023      	strb	r3, [r4, #0]
		if(s8Ret != M2M_SUCCESS) {
    d9ca:	230f      	movs	r3, #15
    d9cc:	18fb      	adds	r3, r7, r3
    d9ce:	781b      	ldrb	r3, [r3, #0]
    d9d0:	b25b      	sxtb	r3, r3
    d9d2:	2b00      	cmp	r3, #0
    d9d4:	d126      	bne.n	da24 <spi_flash_enable+0x94>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
    d9d6:	68bb      	ldr	r3, [r7, #8]
    d9d8:	4a1b      	ldr	r2, [pc, #108]	; (da48 <spi_flash_enable+0xb8>)
    d9da:	4013      	ands	r3, r2
    d9dc:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
    d9de:	68bb      	ldr	r3, [r7, #8]
    d9e0:	4a1a      	ldr	r2, [pc, #104]	; (da4c <spi_flash_enable+0xbc>)
    d9e2:	4313      	orrs	r3, r2
    d9e4:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    d9e6:	68bb      	ldr	r3, [r7, #8]
    d9e8:	4a15      	ldr	r2, [pc, #84]	; (da40 <spi_flash_enable+0xb0>)
    d9ea:	0019      	movs	r1, r3
    d9ec:	0010      	movs	r0, r2
    d9ee:	4b18      	ldr	r3, [pc, #96]	; (da50 <spi_flash_enable+0xc0>)
    d9f0:	4798      	blx	r3
		if(enable) {
    d9f2:	1dfb      	adds	r3, r7, #7
    d9f4:	781b      	ldrb	r3, [r3, #0]
    d9f6:	2b00      	cmp	r3, #0
    d9f8:	d002      	beq.n	da00 <spi_flash_enable+0x70>
			spi_flash_leave_low_power_mode();
    d9fa:	4b16      	ldr	r3, [pc, #88]	; (da54 <spi_flash_enable+0xc4>)
    d9fc:	4798      	blx	r3
    d9fe:	e001      	b.n	da04 <spi_flash_enable+0x74>
		} else {
			spi_flash_enter_low_power_mode();
    da00:	4b15      	ldr	r3, [pc, #84]	; (da58 <spi_flash_enable+0xc8>)
    da02:	4798      	blx	r3
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
    da04:	68bb      	ldr	r3, [r7, #8]
    da06:	4a10      	ldr	r2, [pc, #64]	; (da48 <spi_flash_enable+0xb8>)
    da08:	4013      	ands	r3, r2
    da0a:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
    da0c:	68bb      	ldr	r3, [r7, #8]
    da0e:	2280      	movs	r2, #128	; 0x80
    da10:	0252      	lsls	r2, r2, #9
    da12:	4313      	orrs	r3, r2
    da14:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    da16:	68bb      	ldr	r3, [r7, #8]
    da18:	4a09      	ldr	r2, [pc, #36]	; (da40 <spi_flash_enable+0xb0>)
    da1a:	0019      	movs	r1, r3
    da1c:	0010      	movs	r0, r2
    da1e:	4b0c      	ldr	r3, [pc, #48]	; (da50 <spi_flash_enable+0xc0>)
    da20:	4798      	blx	r3
    da22:	e000      	b.n	da26 <spi_flash_enable+0x96>
			goto ERR1;
    da24:	46c0      	nop			; (mov r8, r8)
	}
ERR1:
	return s8Ret;
    da26:	230f      	movs	r3, #15
    da28:	18fb      	adds	r3, r7, r3
    da2a:	781b      	ldrb	r3, [r3, #0]
    da2c:	b25b      	sxtb	r3, r3
}
    da2e:	0018      	movs	r0, r3
    da30:	46bd      	mov	sp, r7
    da32:	b005      	add	sp, #20
    da34:	bd90      	pop	{r4, r7, pc}
    da36:	46c0      	nop			; (mov r8, r8)
    da38:	0000a565 	.word	0x0000a565
    da3c:	0000039f 	.word	0x0000039f
    da40:	00001410 	.word	0x00001410
    da44:	0000ac61 	.word	0x0000ac61
    da48:	f8888fff 	.word	0xf8888fff
    da4c:	01111000 	.word	0x01111000
    da50:	0000ac85 	.word	0x0000ac85
    da54:	0000d911 	.word	0x0000d911
    da58:	0000d891 	.word	0x0000d891

0000da5c <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    da5c:	b580      	push	{r7, lr}
    da5e:	b084      	sub	sp, #16
    da60:	af00      	add	r7, sp, #0
    da62:	0002      	movs	r2, r0
    da64:	1dfb      	adds	r3, r7, #7
    da66:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    da68:	230f      	movs	r3, #15
    da6a:	18fb      	adds	r3, r7, r3
    da6c:	1dfa      	adds	r2, r7, #7
    da6e:	7812      	ldrb	r2, [r2, #0]
    da70:	0952      	lsrs	r2, r2, #5
    da72:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    da74:	230f      	movs	r3, #15
    da76:	18fb      	adds	r3, r7, r3
    da78:	781b      	ldrb	r3, [r3, #0]
    da7a:	2b00      	cmp	r3, #0
    da7c:	d10c      	bne.n	da98 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    da7e:	4b09      	ldr	r3, [pc, #36]	; (daa4 <_extint_get_eic_from_channel+0x48>)
    da80:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    da82:	230f      	movs	r3, #15
    da84:	18fb      	adds	r3, r7, r3
    da86:	781b      	ldrb	r3, [r3, #0]
    da88:	009b      	lsls	r3, r3, #2
    da8a:	2210      	movs	r2, #16
    da8c:	4694      	mov	ip, r2
    da8e:	44bc      	add	ip, r7
    da90:	4463      	add	r3, ip
    da92:	3b08      	subs	r3, #8
    da94:	681b      	ldr	r3, [r3, #0]
    da96:	e000      	b.n	da9a <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    da98:	2300      	movs	r3, #0
	}
}
    da9a:	0018      	movs	r0, r3
    da9c:	46bd      	mov	sp, r7
    da9e:	b004      	add	sp, #16
    daa0:	bd80      	pop	{r7, pc}
    daa2:	46c0      	nop			; (mov r8, r8)
    daa4:	40001800 	.word	0x40001800

0000daa8 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    daa8:	b580      	push	{r7, lr}
    daaa:	b084      	sub	sp, #16
    daac:	af00      	add	r7, sp, #0
    daae:	0002      	movs	r2, r0
    dab0:	1dfb      	adds	r3, r7, #7
    dab2:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    dab4:	1dfb      	adds	r3, r7, #7
    dab6:	781b      	ldrb	r3, [r3, #0]
    dab8:	0018      	movs	r0, r3
    daba:	4b0b      	ldr	r3, [pc, #44]	; (dae8 <extint_chan_is_detected+0x40>)
    dabc:	4798      	blx	r3
    dabe:	0003      	movs	r3, r0
    dac0:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    dac2:	1dfb      	adds	r3, r7, #7
    dac4:	781b      	ldrb	r3, [r3, #0]
    dac6:	221f      	movs	r2, #31
    dac8:	4013      	ands	r3, r2
    daca:	2201      	movs	r2, #1
    dacc:	409a      	lsls	r2, r3
    dace:	0013      	movs	r3, r2
    dad0:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    dad2:	68fb      	ldr	r3, [r7, #12]
    dad4:	691b      	ldr	r3, [r3, #16]
    dad6:	68ba      	ldr	r2, [r7, #8]
    dad8:	4013      	ands	r3, r2
    dada:	1e5a      	subs	r2, r3, #1
    dadc:	4193      	sbcs	r3, r2
    dade:	b2db      	uxtb	r3, r3
}
    dae0:	0018      	movs	r0, r3
    dae2:	46bd      	mov	sp, r7
    dae4:	b004      	add	sp, #16
    dae6:	bd80      	pop	{r7, pc}
    dae8:	0000da5d 	.word	0x0000da5d

0000daec <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    daec:	b580      	push	{r7, lr}
    daee:	b084      	sub	sp, #16
    daf0:	af00      	add	r7, sp, #0
    daf2:	0002      	movs	r2, r0
    daf4:	1dfb      	adds	r3, r7, #7
    daf6:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    daf8:	1dfb      	adds	r3, r7, #7
    dafa:	781b      	ldrb	r3, [r3, #0]
    dafc:	0018      	movs	r0, r3
    dafe:	4b09      	ldr	r3, [pc, #36]	; (db24 <extint_chan_clear_detected+0x38>)
    db00:	4798      	blx	r3
    db02:	0003      	movs	r3, r0
    db04:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    db06:	1dfb      	adds	r3, r7, #7
    db08:	781b      	ldrb	r3, [r3, #0]
    db0a:	221f      	movs	r2, #31
    db0c:	4013      	ands	r3, r2
    db0e:	2201      	movs	r2, #1
    db10:	409a      	lsls	r2, r3
    db12:	0013      	movs	r3, r2
    db14:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    db16:	68fb      	ldr	r3, [r7, #12]
    db18:	68ba      	ldr	r2, [r7, #8]
    db1a:	611a      	str	r2, [r3, #16]
}
    db1c:	46c0      	nop			; (mov r8, r8)
    db1e:	46bd      	mov	sp, r7
    db20:	b004      	add	sp, #16
    db22:	bd80      	pop	{r7, pc}
    db24:	0000da5d 	.word	0x0000da5d

0000db28 <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
    db28:	b580      	push	{r7, lr}
    db2a:	b082      	sub	sp, #8
    db2c:	af00      	add	r7, sp, #0
    db2e:	6078      	str	r0, [r7, #4]
    db30:	0008      	movs	r0, r1
    db32:	0011      	movs	r1, r2
    db34:	1cfb      	adds	r3, r7, #3
    db36:	1c02      	adds	r2, r0, #0
    db38:	701a      	strb	r2, [r3, #0]
    db3a:	1cbb      	adds	r3, r7, #2
    db3c:	1c0a      	adds	r2, r1, #0
    db3e:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    db40:	1cbb      	adds	r3, r7, #2
    db42:	781b      	ldrb	r3, [r3, #0]
    db44:	2b00      	cmp	r3, #0
    db46:	d001      	beq.n	db4c <extint_register_callback+0x24>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    db48:	2317      	movs	r3, #23
    db4a:	e019      	b.n	db80 <extint_register_callback+0x58>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    db4c:	1cfb      	adds	r3, r7, #3
    db4e:	781a      	ldrb	r2, [r3, #0]
    db50:	4b0d      	ldr	r3, [pc, #52]	; (db88 <extint_register_callback+0x60>)
    db52:	0092      	lsls	r2, r2, #2
    db54:	58d3      	ldr	r3, [r2, r3]
    db56:	2b00      	cmp	r3, #0
    db58:	d107      	bne.n	db6a <extint_register_callback+0x42>
		_extint_dev.callbacks[channel] = callback;
    db5a:	1cfb      	adds	r3, r7, #3
    db5c:	781a      	ldrb	r2, [r3, #0]
    db5e:	4b0a      	ldr	r3, [pc, #40]	; (db88 <extint_register_callback+0x60>)
    db60:	0092      	lsls	r2, r2, #2
    db62:	6879      	ldr	r1, [r7, #4]
    db64:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    db66:	2300      	movs	r3, #0
    db68:	e00a      	b.n	db80 <extint_register_callback+0x58>
	} else if (_extint_dev.callbacks[channel] == callback) {
    db6a:	1cfb      	adds	r3, r7, #3
    db6c:	781a      	ldrb	r2, [r3, #0]
    db6e:	4b06      	ldr	r3, [pc, #24]	; (db88 <extint_register_callback+0x60>)
    db70:	0092      	lsls	r2, r2, #2
    db72:	58d2      	ldr	r2, [r2, r3]
    db74:	687b      	ldr	r3, [r7, #4]
    db76:	429a      	cmp	r2, r3
    db78:	d101      	bne.n	db7e <extint_register_callback+0x56>
		return STATUS_OK;
    db7a:	2300      	movs	r3, #0
    db7c:	e000      	b.n	db80 <extint_register_callback+0x58>
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    db7e:	231d      	movs	r3, #29
}
    db80:	0018      	movs	r0, r3
    db82:	46bd      	mov	sp, r7
    db84:	b002      	add	sp, #8
    db86:	bd80      	pop	{r7, pc}
    db88:	200004cc 	.word	0x200004cc

0000db8c <extint_chan_enable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    db8c:	b580      	push	{r7, lr}
    db8e:	b084      	sub	sp, #16
    db90:	af00      	add	r7, sp, #0
    db92:	0002      	movs	r2, r0
    db94:	1dfb      	adds	r3, r7, #7
    db96:	701a      	strb	r2, [r3, #0]
    db98:	1dbb      	adds	r3, r7, #6
    db9a:	1c0a      	adds	r2, r1, #0
    db9c:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    db9e:	1dbb      	adds	r3, r7, #6
    dba0:	781b      	ldrb	r3, [r3, #0]
    dba2:	2b00      	cmp	r3, #0
    dba4:	d10e      	bne.n	dbc4 <extint_chan_enable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    dba6:	1dfb      	adds	r3, r7, #7
    dba8:	781b      	ldrb	r3, [r3, #0]
    dbaa:	0018      	movs	r0, r3
    dbac:	4b08      	ldr	r3, [pc, #32]	; (dbd0 <extint_chan_enable_callback+0x44>)
    dbae:	4798      	blx	r3
    dbb0:	0003      	movs	r3, r0
    dbb2:	60fb      	str	r3, [r7, #12]

		eic->INTENSET.reg = (1UL << channel);
    dbb4:	1dfb      	adds	r3, r7, #7
    dbb6:	781b      	ldrb	r3, [r3, #0]
    dbb8:	2201      	movs	r2, #1
    dbba:	409a      	lsls	r2, r3
    dbbc:	68fb      	ldr	r3, [r7, #12]
    dbbe:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    dbc0:	2300      	movs	r3, #0
    dbc2:	e000      	b.n	dbc6 <extint_chan_enable_callback+0x3a>
		return STATUS_ERR_INVALID_ARG;
    dbc4:	2317      	movs	r3, #23
}
    dbc6:	0018      	movs	r0, r3
    dbc8:	46bd      	mov	sp, r7
    dbca:	b004      	add	sp, #16
    dbcc:	bd80      	pop	{r7, pc}
    dbce:	46c0      	nop			; (mov r8, r8)
    dbd0:	0000da5d 	.word	0x0000da5d

0000dbd4 <extint_chan_disable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    dbd4:	b580      	push	{r7, lr}
    dbd6:	b084      	sub	sp, #16
    dbd8:	af00      	add	r7, sp, #0
    dbda:	0002      	movs	r2, r0
    dbdc:	1dfb      	adds	r3, r7, #7
    dbde:	701a      	strb	r2, [r3, #0]
    dbe0:	1dbb      	adds	r3, r7, #6
    dbe2:	1c0a      	adds	r2, r1, #0
    dbe4:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    dbe6:	1dbb      	adds	r3, r7, #6
    dbe8:	781b      	ldrb	r3, [r3, #0]
    dbea:	2b00      	cmp	r3, #0
    dbec:	d10e      	bne.n	dc0c <extint_chan_disable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    dbee:	1dfb      	adds	r3, r7, #7
    dbf0:	781b      	ldrb	r3, [r3, #0]
    dbf2:	0018      	movs	r0, r3
    dbf4:	4b08      	ldr	r3, [pc, #32]	; (dc18 <extint_chan_disable_callback+0x44>)
    dbf6:	4798      	blx	r3
    dbf8:	0003      	movs	r3, r0
    dbfa:	60fb      	str	r3, [r7, #12]

		eic->INTENCLR.reg = (1UL << channel);
    dbfc:	1dfb      	adds	r3, r7, #7
    dbfe:	781b      	ldrb	r3, [r3, #0]
    dc00:	2201      	movs	r2, #1
    dc02:	409a      	lsls	r2, r3
    dc04:	68fb      	ldr	r3, [r7, #12]
    dc06:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    dc08:	2300      	movs	r3, #0
    dc0a:	e000      	b.n	dc0e <extint_chan_disable_callback+0x3a>
		return STATUS_ERR_INVALID_ARG;
    dc0c:	2317      	movs	r3, #23
}
    dc0e:	0018      	movs	r0, r3
    dc10:	46bd      	mov	sp, r7
    dc12:	b004      	add	sp, #16
    dc14:	bd80      	pop	{r7, pc}
    dc16:	46c0      	nop			; (mov r8, r8)
    dc18:	0000da5d 	.word	0x0000da5d

0000dc1c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    dc1c:	b580      	push	{r7, lr}
    dc1e:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    dc20:	4b15      	ldr	r3, [pc, #84]	; (dc78 <EIC_Handler+0x5c>)
    dc22:	2200      	movs	r2, #0
    dc24:	701a      	strb	r2, [r3, #0]
    dc26:	e020      	b.n	dc6a <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    dc28:	4b13      	ldr	r3, [pc, #76]	; (dc78 <EIC_Handler+0x5c>)
    dc2a:	781b      	ldrb	r3, [r3, #0]
    dc2c:	0018      	movs	r0, r3
    dc2e:	4b13      	ldr	r3, [pc, #76]	; (dc7c <EIC_Handler+0x60>)
    dc30:	4798      	blx	r3
    dc32:	1e03      	subs	r3, r0, #0
    dc34:	d013      	beq.n	dc5e <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    dc36:	4b10      	ldr	r3, [pc, #64]	; (dc78 <EIC_Handler+0x5c>)
    dc38:	781b      	ldrb	r3, [r3, #0]
    dc3a:	0018      	movs	r0, r3
    dc3c:	4b10      	ldr	r3, [pc, #64]	; (dc80 <EIC_Handler+0x64>)
    dc3e:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    dc40:	4b0d      	ldr	r3, [pc, #52]	; (dc78 <EIC_Handler+0x5c>)
    dc42:	781b      	ldrb	r3, [r3, #0]
    dc44:	001a      	movs	r2, r3
    dc46:	4b0f      	ldr	r3, [pc, #60]	; (dc84 <EIC_Handler+0x68>)
    dc48:	0092      	lsls	r2, r2, #2
    dc4a:	58d3      	ldr	r3, [r2, r3]
    dc4c:	2b00      	cmp	r3, #0
    dc4e:	d006      	beq.n	dc5e <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    dc50:	4b09      	ldr	r3, [pc, #36]	; (dc78 <EIC_Handler+0x5c>)
    dc52:	781b      	ldrb	r3, [r3, #0]
    dc54:	001a      	movs	r2, r3
    dc56:	4b0b      	ldr	r3, [pc, #44]	; (dc84 <EIC_Handler+0x68>)
    dc58:	0092      	lsls	r2, r2, #2
    dc5a:	58d3      	ldr	r3, [r2, r3]
    dc5c:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    dc5e:	4b06      	ldr	r3, [pc, #24]	; (dc78 <EIC_Handler+0x5c>)
    dc60:	781b      	ldrb	r3, [r3, #0]
    dc62:	3301      	adds	r3, #1
    dc64:	b2da      	uxtb	r2, r3
    dc66:	4b04      	ldr	r3, [pc, #16]	; (dc78 <EIC_Handler+0x5c>)
    dc68:	701a      	strb	r2, [r3, #0]
    dc6a:	4b03      	ldr	r3, [pc, #12]	; (dc78 <EIC_Handler+0x5c>)
    dc6c:	781b      	ldrb	r3, [r3, #0]
    dc6e:	2b0f      	cmp	r3, #15
    dc70:	d9da      	bls.n	dc28 <EIC_Handler+0xc>
			}
		}
	}
}
    dc72:	46c0      	nop			; (mov r8, r8)
    dc74:	46bd      	mov	sp, r7
    dc76:	bd80      	pop	{r7, pc}
    dc78:	200004c8 	.word	0x200004c8
    dc7c:	0000daa9 	.word	0x0000daa9
    dc80:	0000daed 	.word	0x0000daed
    dc84:	200004cc 	.word	0x200004cc

0000dc88 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    dc88:	b580      	push	{r7, lr}
    dc8a:	b082      	sub	sp, #8
    dc8c:	af00      	add	r7, sp, #0
    dc8e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    dc90:	687b      	ldr	r3, [r7, #4]
    dc92:	2200      	movs	r2, #0
    dc94:	701a      	strb	r2, [r3, #0]
}
    dc96:	46c0      	nop			; (mov r8, r8)
    dc98:	46bd      	mov	sp, r7
    dc9a:	b002      	add	sp, #8
    dc9c:	bd80      	pop	{r7, pc}
	...

0000dca0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    dca0:	b580      	push	{r7, lr}
    dca2:	b082      	sub	sp, #8
    dca4:	af00      	add	r7, sp, #0
    dca6:	0002      	movs	r2, r0
    dca8:	6039      	str	r1, [r7, #0]
    dcaa:	1dfb      	adds	r3, r7, #7
    dcac:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    dcae:	1dfb      	adds	r3, r7, #7
    dcb0:	781b      	ldrb	r3, [r3, #0]
    dcb2:	2b01      	cmp	r3, #1
    dcb4:	d00a      	beq.n	dccc <system_apb_clock_set_mask+0x2c>
    dcb6:	2b02      	cmp	r3, #2
    dcb8:	d00f      	beq.n	dcda <system_apb_clock_set_mask+0x3a>
    dcba:	2b00      	cmp	r3, #0
    dcbc:	d114      	bne.n	dce8 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    dcbe:	4b0e      	ldr	r3, [pc, #56]	; (dcf8 <system_apb_clock_set_mask+0x58>)
    dcc0:	4a0d      	ldr	r2, [pc, #52]	; (dcf8 <system_apb_clock_set_mask+0x58>)
    dcc2:	6991      	ldr	r1, [r2, #24]
    dcc4:	683a      	ldr	r2, [r7, #0]
    dcc6:	430a      	orrs	r2, r1
    dcc8:	619a      	str	r2, [r3, #24]
			break;
    dcca:	e00f      	b.n	dcec <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    dccc:	4b0a      	ldr	r3, [pc, #40]	; (dcf8 <system_apb_clock_set_mask+0x58>)
    dcce:	4a0a      	ldr	r2, [pc, #40]	; (dcf8 <system_apb_clock_set_mask+0x58>)
    dcd0:	69d1      	ldr	r1, [r2, #28]
    dcd2:	683a      	ldr	r2, [r7, #0]
    dcd4:	430a      	orrs	r2, r1
    dcd6:	61da      	str	r2, [r3, #28]
			break;
    dcd8:	e008      	b.n	dcec <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    dcda:	4b07      	ldr	r3, [pc, #28]	; (dcf8 <system_apb_clock_set_mask+0x58>)
    dcdc:	4a06      	ldr	r2, [pc, #24]	; (dcf8 <system_apb_clock_set_mask+0x58>)
    dcde:	6a11      	ldr	r1, [r2, #32]
    dce0:	683a      	ldr	r2, [r7, #0]
    dce2:	430a      	orrs	r2, r1
    dce4:	621a      	str	r2, [r3, #32]
			break;
    dce6:	e001      	b.n	dcec <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    dce8:	2317      	movs	r3, #23
    dcea:	e000      	b.n	dcee <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    dcec:	2300      	movs	r3, #0
}
    dcee:	0018      	movs	r0, r3
    dcf0:	46bd      	mov	sp, r7
    dcf2:	b002      	add	sp, #8
    dcf4:	bd80      	pop	{r7, pc}
    dcf6:	46c0      	nop			; (mov r8, r8)
    dcf8:	40000400 	.word	0x40000400

0000dcfc <system_pinmux_get_config_defaults>:
{
    dcfc:	b580      	push	{r7, lr}
    dcfe:	b082      	sub	sp, #8
    dd00:	af00      	add	r7, sp, #0
    dd02:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    dd04:	687b      	ldr	r3, [r7, #4]
    dd06:	2280      	movs	r2, #128	; 0x80
    dd08:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    dd0a:	687b      	ldr	r3, [r7, #4]
    dd0c:	2200      	movs	r2, #0
    dd0e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    dd10:	687b      	ldr	r3, [r7, #4]
    dd12:	2201      	movs	r2, #1
    dd14:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    dd16:	687b      	ldr	r3, [r7, #4]
    dd18:	2200      	movs	r2, #0
    dd1a:	70da      	strb	r2, [r3, #3]
}
    dd1c:	46c0      	nop			; (mov r8, r8)
    dd1e:	46bd      	mov	sp, r7
    dd20:	b002      	add	sp, #8
    dd22:	bd80      	pop	{r7, pc}

0000dd24 <system_interrupt_enable>:
{
    dd24:	b580      	push	{r7, lr}
    dd26:	b082      	sub	sp, #8
    dd28:	af00      	add	r7, sp, #0
    dd2a:	0002      	movs	r2, r0
    dd2c:	1dfb      	adds	r3, r7, #7
    dd2e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    dd30:	4b06      	ldr	r3, [pc, #24]	; (dd4c <system_interrupt_enable+0x28>)
    dd32:	1dfa      	adds	r2, r7, #7
    dd34:	7812      	ldrb	r2, [r2, #0]
    dd36:	0011      	movs	r1, r2
    dd38:	221f      	movs	r2, #31
    dd3a:	400a      	ands	r2, r1
    dd3c:	2101      	movs	r1, #1
    dd3e:	4091      	lsls	r1, r2
    dd40:	000a      	movs	r2, r1
    dd42:	601a      	str	r2, [r3, #0]
}
    dd44:	46c0      	nop			; (mov r8, r8)
    dd46:	46bd      	mov	sp, r7
    dd48:	b002      	add	sp, #8
    dd4a:	bd80      	pop	{r7, pc}
    dd4c:	e000e100 	.word	0xe000e100

0000dd50 <_extint_get_eic_from_channel>:
{
    dd50:	b580      	push	{r7, lr}
    dd52:	b084      	sub	sp, #16
    dd54:	af00      	add	r7, sp, #0
    dd56:	0002      	movs	r2, r0
    dd58:	1dfb      	adds	r3, r7, #7
    dd5a:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    dd5c:	230f      	movs	r3, #15
    dd5e:	18fb      	adds	r3, r7, r3
    dd60:	1dfa      	adds	r2, r7, #7
    dd62:	7812      	ldrb	r2, [r2, #0]
    dd64:	0952      	lsrs	r2, r2, #5
    dd66:	701a      	strb	r2, [r3, #0]
	if (eic_index < EIC_INST_NUM) {
    dd68:	230f      	movs	r3, #15
    dd6a:	18fb      	adds	r3, r7, r3
    dd6c:	781b      	ldrb	r3, [r3, #0]
    dd6e:	2b00      	cmp	r3, #0
    dd70:	d10c      	bne.n	dd8c <_extint_get_eic_from_channel+0x3c>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    dd72:	4b09      	ldr	r3, [pc, #36]	; (dd98 <_extint_get_eic_from_channel+0x48>)
    dd74:	60bb      	str	r3, [r7, #8]
		return eics[eic_index];
    dd76:	230f      	movs	r3, #15
    dd78:	18fb      	adds	r3, r7, r3
    dd7a:	781b      	ldrb	r3, [r3, #0]
    dd7c:	009b      	lsls	r3, r3, #2
    dd7e:	2210      	movs	r2, #16
    dd80:	4694      	mov	ip, r2
    dd82:	44bc      	add	ip, r7
    dd84:	4463      	add	r3, ip
    dd86:	3b08      	subs	r3, #8
    dd88:	681b      	ldr	r3, [r3, #0]
    dd8a:	e000      	b.n	dd8e <_extint_get_eic_from_channel+0x3e>
		return NULL;
    dd8c:	2300      	movs	r3, #0
}
    dd8e:	0018      	movs	r0, r3
    dd90:	46bd      	mov	sp, r7
    dd92:	b004      	add	sp, #16
    dd94:	bd80      	pop	{r7, pc}
    dd96:	46c0      	nop			; (mov r8, r8)
    dd98:	40001800 	.word	0x40001800

0000dd9c <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    dd9c:	b580      	push	{r7, lr}
    dd9e:	b082      	sub	sp, #8
    dda0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    dda2:	4b0f      	ldr	r3, [pc, #60]	; (dde0 <extint_is_syncing+0x44>)
    dda4:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    dda6:	2300      	movs	r3, #0
    dda8:	607b      	str	r3, [r7, #4]
    ddaa:	e011      	b.n	ddd0 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    ddac:	687b      	ldr	r3, [r7, #4]
    ddae:	009b      	lsls	r3, r3, #2
    ddb0:	2208      	movs	r2, #8
    ddb2:	4694      	mov	ip, r2
    ddb4:	44bc      	add	ip, r7
    ddb6:	4463      	add	r3, ip
    ddb8:	3b08      	subs	r3, #8
    ddba:	681b      	ldr	r3, [r3, #0]
    ddbc:	785b      	ldrb	r3, [r3, #1]
    ddbe:	b2db      	uxtb	r3, r3
    ddc0:	b25b      	sxtb	r3, r3
    ddc2:	2b00      	cmp	r3, #0
    ddc4:	da01      	bge.n	ddca <extint_is_syncing+0x2e>
			return true;
    ddc6:	2301      	movs	r3, #1
    ddc8:	e006      	b.n	ddd8 <extint_is_syncing+0x3c>
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    ddca:	687b      	ldr	r3, [r7, #4]
    ddcc:	3301      	adds	r3, #1
    ddce:	607b      	str	r3, [r7, #4]
    ddd0:	687b      	ldr	r3, [r7, #4]
    ddd2:	2b00      	cmp	r3, #0
    ddd4:	d0ea      	beq.n	ddac <extint_is_syncing+0x10>
		}
	}
	return false;
    ddd6:	2300      	movs	r3, #0
}
    ddd8:	0018      	movs	r0, r3
    ddda:	46bd      	mov	sp, r7
    dddc:	b002      	add	sp, #8
    ddde:	bd80      	pop	{r7, pc}
    dde0:	40001800 	.word	0x40001800

0000dde4 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    dde4:	b580      	push	{r7, lr}
    dde6:	b084      	sub	sp, #16
    dde8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    ddea:	4b2d      	ldr	r3, [pc, #180]	; (dea0 <_system_extint_init+0xbc>)
    ddec:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    ddee:	2140      	movs	r1, #64	; 0x40
    ddf0:	2000      	movs	r0, #0
    ddf2:	4b2c      	ldr	r3, [pc, #176]	; (dea4 <_system_extint_init+0xc0>)
    ddf4:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    ddf6:	003b      	movs	r3, r7
    ddf8:	0018      	movs	r0, r3
    ddfa:	4b2b      	ldr	r3, [pc, #172]	; (dea8 <_system_extint_init+0xc4>)
    ddfc:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    ddfe:	003b      	movs	r3, r7
    de00:	2200      	movs	r2, #0
    de02:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    de04:	003b      	movs	r3, r7
    de06:	0019      	movs	r1, r3
    de08:	2005      	movs	r0, #5
    de0a:	4b28      	ldr	r3, [pc, #160]	; (deac <_system_extint_init+0xc8>)
    de0c:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    de0e:	2005      	movs	r0, #5
    de10:	4b27      	ldr	r3, [pc, #156]	; (deb0 <_system_extint_init+0xcc>)
    de12:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    de14:	2300      	movs	r3, #0
    de16:	60fb      	str	r3, [r7, #12]
    de18:	e018      	b.n	de4c <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    de1a:	68fb      	ldr	r3, [r7, #12]
    de1c:	009b      	lsls	r3, r3, #2
    de1e:	2210      	movs	r2, #16
    de20:	4694      	mov	ip, r2
    de22:	44bc      	add	ip, r7
    de24:	4463      	add	r3, ip
    de26:	3b0c      	subs	r3, #12
    de28:	681a      	ldr	r2, [r3, #0]
    de2a:	68fb      	ldr	r3, [r7, #12]
    de2c:	009b      	lsls	r3, r3, #2
    de2e:	2110      	movs	r1, #16
    de30:	468c      	mov	ip, r1
    de32:	44bc      	add	ip, r7
    de34:	4463      	add	r3, ip
    de36:	3b0c      	subs	r3, #12
    de38:	681b      	ldr	r3, [r3, #0]
    de3a:	781b      	ldrb	r3, [r3, #0]
    de3c:	b2db      	uxtb	r3, r3
    de3e:	2101      	movs	r1, #1
    de40:	430b      	orrs	r3, r1
    de42:	b2db      	uxtb	r3, r3
    de44:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    de46:	68fb      	ldr	r3, [r7, #12]
    de48:	3301      	adds	r3, #1
    de4a:	60fb      	str	r3, [r7, #12]
    de4c:	68fb      	ldr	r3, [r7, #12]
    de4e:	2b00      	cmp	r3, #0
    de50:	d0e3      	beq.n	de1a <_system_extint_init+0x36>
	}

	while (extint_is_syncing()) {
    de52:	46c0      	nop			; (mov r8, r8)
    de54:	4b17      	ldr	r3, [pc, #92]	; (deb4 <_system_extint_init+0xd0>)
    de56:	4798      	blx	r3
    de58:	1e03      	subs	r3, r0, #0
    de5a:	d1fb      	bne.n	de54 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    de5c:	230b      	movs	r3, #11
    de5e:	18fb      	adds	r3, r7, r3
    de60:	2200      	movs	r2, #0
    de62:	701a      	strb	r2, [r3, #0]
    de64:	e00d      	b.n	de82 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    de66:	230b      	movs	r3, #11
    de68:	18fb      	adds	r3, r7, r3
    de6a:	781a      	ldrb	r2, [r3, #0]
    de6c:	4b12      	ldr	r3, [pc, #72]	; (deb8 <_system_extint_init+0xd4>)
    de6e:	0092      	lsls	r2, r2, #2
    de70:	2100      	movs	r1, #0
    de72:	50d1      	str	r1, [r2, r3]
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    de74:	230b      	movs	r3, #11
    de76:	18fb      	adds	r3, r7, r3
    de78:	781a      	ldrb	r2, [r3, #0]
    de7a:	230b      	movs	r3, #11
    de7c:	18fb      	adds	r3, r7, r3
    de7e:	3201      	adds	r2, #1
    de80:	701a      	strb	r2, [r3, #0]
    de82:	230b      	movs	r3, #11
    de84:	18fb      	adds	r3, r7, r3
    de86:	781b      	ldrb	r3, [r3, #0]
    de88:	2b0f      	cmp	r3, #15
    de8a:	d9ec      	bls.n	de66 <_system_extint_init+0x82>
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    de8c:	2004      	movs	r0, #4
    de8e:	4b0b      	ldr	r3, [pc, #44]	; (debc <_system_extint_init+0xd8>)
    de90:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    de92:	4b0b      	ldr	r3, [pc, #44]	; (dec0 <_system_extint_init+0xdc>)
    de94:	4798      	blx	r3
}
    de96:	46c0      	nop			; (mov r8, r8)
    de98:	46bd      	mov	sp, r7
    de9a:	b004      	add	sp, #16
    de9c:	bd80      	pop	{r7, pc}
    de9e:	46c0      	nop			; (mov r8, r8)
    dea0:	40001800 	.word	0x40001800
    dea4:	0000dca1 	.word	0x0000dca1
    dea8:	0000dc89 	.word	0x0000dc89
    deac:	00014f95 	.word	0x00014f95
    deb0:	00014fd9 	.word	0x00014fd9
    deb4:	0000dd9d 	.word	0x0000dd9d
    deb8:	200004cc 	.word	0x200004cc
    debc:	0000dd25 	.word	0x0000dd25
    dec0:	0000dec5 	.word	0x0000dec5

0000dec4 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    dec4:	b580      	push	{r7, lr}
    dec6:	b082      	sub	sp, #8
    dec8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    deca:	4b15      	ldr	r3, [pc, #84]	; (df20 <_extint_enable+0x5c>)
    decc:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    dece:	2300      	movs	r3, #0
    ded0:	607b      	str	r3, [r7, #4]
    ded2:	e018      	b.n	df06 <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    ded4:	687b      	ldr	r3, [r7, #4]
    ded6:	009b      	lsls	r3, r3, #2
    ded8:	2208      	movs	r2, #8
    deda:	4694      	mov	ip, r2
    dedc:	44bc      	add	ip, r7
    dede:	4463      	add	r3, ip
    dee0:	3b08      	subs	r3, #8
    dee2:	681a      	ldr	r2, [r3, #0]
    dee4:	687b      	ldr	r3, [r7, #4]
    dee6:	009b      	lsls	r3, r3, #2
    dee8:	2108      	movs	r1, #8
    deea:	468c      	mov	ip, r1
    deec:	44bc      	add	ip, r7
    deee:	4463      	add	r3, ip
    def0:	3b08      	subs	r3, #8
    def2:	681b      	ldr	r3, [r3, #0]
    def4:	781b      	ldrb	r3, [r3, #0]
    def6:	b2db      	uxtb	r3, r3
    def8:	2102      	movs	r1, #2
    defa:	430b      	orrs	r3, r1
    defc:	b2db      	uxtb	r3, r3
    defe:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    df00:	687b      	ldr	r3, [r7, #4]
    df02:	3301      	adds	r3, #1
    df04:	607b      	str	r3, [r7, #4]
    df06:	687b      	ldr	r3, [r7, #4]
    df08:	2b00      	cmp	r3, #0
    df0a:	d0e3      	beq.n	ded4 <_extint_enable+0x10>
	}

	while (extint_is_syncing()) {
    df0c:	46c0      	nop			; (mov r8, r8)
    df0e:	4b05      	ldr	r3, [pc, #20]	; (df24 <_extint_enable+0x60>)
    df10:	4798      	blx	r3
    df12:	1e03      	subs	r3, r0, #0
    df14:	d1fb      	bne.n	df0e <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    df16:	46c0      	nop			; (mov r8, r8)
    df18:	46bd      	mov	sp, r7
    df1a:	b002      	add	sp, #8
    df1c:	bd80      	pop	{r7, pc}
    df1e:	46c0      	nop			; (mov r8, r8)
    df20:	40001800 	.word	0x40001800
    df24:	0000dd9d 	.word	0x0000dd9d

0000df28 <extint_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void extint_chan_get_config_defaults(
		struct extint_chan_conf *const config)
{
    df28:	b580      	push	{r7, lr}
    df2a:	b082      	sub	sp, #8
    df2c:	af00      	add	r7, sp, #0
    df2e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    df30:	687b      	ldr	r3, [r7, #4]
    df32:	2200      	movs	r2, #0
    df34:	601a      	str	r2, [r3, #0]
	config->gpio_pin_mux        = 0;
    df36:	687b      	ldr	r3, [r7, #4]
    df38:	2200      	movs	r2, #0
    df3a:	605a      	str	r2, [r3, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    df3c:	687b      	ldr	r3, [r7, #4]
    df3e:	2201      	movs	r2, #1
    df40:	721a      	strb	r2, [r3, #8]
	config->wake_if_sleeping    = true;
    df42:	687b      	ldr	r3, [r7, #4]
    df44:	2201      	movs	r2, #1
    df46:	725a      	strb	r2, [r3, #9]
	config->filter_input_signal = false;
    df48:	687b      	ldr	r3, [r7, #4]
    df4a:	2200      	movs	r2, #0
    df4c:	729a      	strb	r2, [r3, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    df4e:	687b      	ldr	r3, [r7, #4]
    df50:	2202      	movs	r2, #2
    df52:	72da      	strb	r2, [r3, #11]
}
    df54:	46c0      	nop			; (mov r8, r8)
    df56:	46bd      	mov	sp, r7
    df58:	b002      	add	sp, #8
    df5a:	bd80      	pop	{r7, pc}

0000df5c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    df5c:	b580      	push	{r7, lr}
    df5e:	b086      	sub	sp, #24
    df60:	af00      	add	r7, sp, #0
    df62:	0002      	movs	r2, r0
    df64:	6039      	str	r1, [r7, #0]
    df66:	1dfb      	adds	r3, r7, #7
    df68:	701a      	strb	r2, [r3, #0]
	Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) &&
		_extint_is_gclk_required(config->filter_input_signal,
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    df6a:	2308      	movs	r3, #8
    df6c:	18fb      	adds	r3, r7, r3
    df6e:	0018      	movs	r0, r3
    df70:	4b36      	ldr	r3, [pc, #216]	; (e04c <extint_chan_set_config+0xf0>)
    df72:	4798      	blx	r3

	pinmux_config.mux_position = config->gpio_pin_mux;
    df74:	683b      	ldr	r3, [r7, #0]
    df76:	685b      	ldr	r3, [r3, #4]
    df78:	b2da      	uxtb	r2, r3
    df7a:	2308      	movs	r3, #8
    df7c:	18fb      	adds	r3, r7, r3
    df7e:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    df80:	2308      	movs	r3, #8
    df82:	18fb      	adds	r3, r7, r3
    df84:	2200      	movs	r2, #0
    df86:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    df88:	683b      	ldr	r3, [r7, #0]
    df8a:	7a1a      	ldrb	r2, [r3, #8]
    df8c:	2308      	movs	r3, #8
    df8e:	18fb      	adds	r3, r7, r3
    df90:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    df92:	683b      	ldr	r3, [r7, #0]
    df94:	681b      	ldr	r3, [r3, #0]
    df96:	b2db      	uxtb	r3, r3
    df98:	2208      	movs	r2, #8
    df9a:	18ba      	adds	r2, r7, r2
    df9c:	0011      	movs	r1, r2
    df9e:	0018      	movs	r0, r3
    dfa0:	4b2b      	ldr	r3, [pc, #172]	; (e050 <extint_chan_set_config+0xf4>)
    dfa2:	4798      	blx	r3

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);
    dfa4:	1dfb      	adds	r3, r7, #7
    dfa6:	781b      	ldrb	r3, [r3, #0]
    dfa8:	0018      	movs	r0, r3
    dfaa:	4b2a      	ldr	r3, [pc, #168]	; (e054 <extint_chan_set_config+0xf8>)
    dfac:	4798      	blx	r3
    dfae:	0003      	movs	r3, r0
    dfb0:	613b      	str	r3, [r7, #16]

	uint32_t config_pos = (4 * (channel % 8));
    dfb2:	1dfb      	adds	r3, r7, #7
    dfb4:	781b      	ldrb	r3, [r3, #0]
    dfb6:	2207      	movs	r2, #7
    dfb8:	4013      	ands	r3, r2
    dfba:	009b      	lsls	r3, r3, #2
    dfbc:	60fb      	str	r3, [r7, #12]
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    dfbe:	683b      	ldr	r3, [r7, #0]
    dfc0:	7adb      	ldrb	r3, [r3, #11]
    dfc2:	617b      	str	r3, [r7, #20]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    dfc4:	683b      	ldr	r3, [r7, #0]
    dfc6:	7a9b      	ldrb	r3, [r3, #10]
    dfc8:	2b00      	cmp	r3, #0
    dfca:	d003      	beq.n	dfd4 <extint_chan_set_config+0x78>
		new_config |= EIC_CONFIG_FILTEN0;
    dfcc:	697b      	ldr	r3, [r7, #20]
    dfce:	2208      	movs	r2, #8
    dfd0:	4313      	orrs	r3, r2
    dfd2:	617b      	str	r3, [r7, #20]
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    dfd4:	1dfb      	adds	r3, r7, #7
    dfd6:	781b      	ldrb	r3, [r3, #0]
    dfd8:	08db      	lsrs	r3, r3, #3
    dfda:	b2db      	uxtb	r3, r3
    dfdc:	0018      	movs	r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    dfde:	1dfb      	adds	r3, r7, #7
    dfe0:	781b      	ldrb	r3, [r3, #0]
    dfe2:	08db      	lsrs	r3, r3, #3
    dfe4:	b2db      	uxtb	r3, r3
    dfe6:	001a      	movs	r2, r3
    dfe8:	693b      	ldr	r3, [r7, #16]
    dfea:	3206      	adds	r2, #6
    dfec:	0092      	lsls	r2, r2, #2
    dfee:	58d3      	ldr	r3, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    dff0:	210f      	movs	r1, #15
    dff2:	68fa      	ldr	r2, [r7, #12]
    dff4:	4091      	lsls	r1, r2
    dff6:	000a      	movs	r2, r1
    dff8:	43d2      	mvns	r2, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    dffa:	401a      	ands	r2, r3
			(new_config << config_pos);
    dffc:	6979      	ldr	r1, [r7, #20]
    dffe:	68fb      	ldr	r3, [r7, #12]
    e000:	4099      	lsls	r1, r3
    e002:	000b      	movs	r3, r1
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    e004:	431a      	orrs	r2, r3
    e006:	0011      	movs	r1, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    e008:	693b      	ldr	r3, [r7, #16]
    e00a:	1d82      	adds	r2, r0, #6
    e00c:	0092      	lsls	r2, r2, #2
    e00e:	50d1      	str	r1, [r2, r3]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    e010:	683b      	ldr	r3, [r7, #0]
    e012:	7a5b      	ldrb	r3, [r3, #9]
    e014:	2b00      	cmp	r3, #0
    e016:	d00a      	beq.n	e02e <extint_chan_set_config+0xd2>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    e018:	693b      	ldr	r3, [r7, #16]
    e01a:	695a      	ldr	r2, [r3, #20]
    e01c:	1dfb      	adds	r3, r7, #7
    e01e:	781b      	ldrb	r3, [r3, #0]
    e020:	2101      	movs	r1, #1
    e022:	4099      	lsls	r1, r3
    e024:	000b      	movs	r3, r1
    e026:	431a      	orrs	r2, r3
    e028:	693b      	ldr	r3, [r7, #16]
    e02a:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
    e02c:	e00a      	b.n	e044 <extint_chan_set_config+0xe8>
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    e02e:	693b      	ldr	r3, [r7, #16]
    e030:	695b      	ldr	r3, [r3, #20]
    e032:	1dfa      	adds	r2, r7, #7
    e034:	7812      	ldrb	r2, [r2, #0]
    e036:	2101      	movs	r1, #1
    e038:	4091      	lsls	r1, r2
    e03a:	000a      	movs	r2, r1
    e03c:	43d2      	mvns	r2, r2
    e03e:	401a      	ands	r2, r3
    e040:	693b      	ldr	r3, [r7, #16]
    e042:	615a      	str	r2, [r3, #20]
}
    e044:	46c0      	nop			; (mov r8, r8)
    e046:	46bd      	mov	sp, r7
    e048:	b006      	add	sp, #24
    e04a:	bd80      	pop	{r7, pc}
    e04c:	0000dcfd 	.word	0x0000dcfd
    e050:	00015281 	.word	0x00015281
    e054:	0000dd51 	.word	0x0000dd51

0000e058 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    e058:	b580      	push	{r7, lr}
    e05a:	b086      	sub	sp, #24
    e05c:	af00      	add	r7, sp, #0
    e05e:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    e060:	4b28      	ldr	r3, [pc, #160]	; (e104 <_rtc_interrupt_handler+0xac>)
    e062:	687a      	ldr	r2, [r7, #4]
    e064:	0092      	lsls	r2, r2, #2
    e066:	58d3      	ldr	r3, [r2, r3]
    e068:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    e06a:	697b      	ldr	r3, [r7, #20]
    e06c:	681b      	ldr	r3, [r3, #0]
    e06e:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    e070:	230e      	movs	r3, #14
    e072:	18fb      	adds	r3, r7, r3
    e074:	697a      	ldr	r2, [r7, #20]
    e076:	8a52      	ldrh	r2, [r2, #18]
    e078:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    e07a:	697b      	ldr	r3, [r7, #20]
    e07c:	8a1b      	ldrh	r3, [r3, #16]
    e07e:	b29a      	uxth	r2, r3
    e080:	230e      	movs	r3, #14
    e082:	18fb      	adds	r3, r7, r3
    e084:	210e      	movs	r1, #14
    e086:	1879      	adds	r1, r7, r1
    e088:	8809      	ldrh	r1, [r1, #0]
    e08a:	400a      	ands	r2, r1
    e08c:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    e08e:	693b      	ldr	r3, [r7, #16]
    e090:	7a1b      	ldrb	r3, [r3, #8]
    e092:	b2da      	uxtb	r2, r3
    e094:	230c      	movs	r3, #12
    e096:	18fb      	adds	r3, r7, r3
    e098:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    e09a:	693b      	ldr	r3, [r7, #16]
    e09c:	79db      	ldrb	r3, [r3, #7]
    e09e:	b2db      	uxtb	r3, r3
    e0a0:	b29a      	uxth	r2, r3
    e0a2:	230c      	movs	r3, #12
    e0a4:	18fb      	adds	r3, r7, r3
    e0a6:	210c      	movs	r1, #12
    e0a8:	1879      	adds	r1, r7, r1
    e0aa:	8809      	ldrh	r1, [r1, #0]
    e0ac:	400a      	ands	r2, r1
    e0ae:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    e0b0:	230c      	movs	r3, #12
    e0b2:	18fb      	adds	r3, r7, r3
    e0b4:	881b      	ldrh	r3, [r3, #0]
    e0b6:	2280      	movs	r2, #128	; 0x80
    e0b8:	4013      	ands	r3, r2
    e0ba:	d00c      	beq.n	e0d6 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    e0bc:	230e      	movs	r3, #14
    e0be:	18fb      	adds	r3, r7, r3
    e0c0:	881b      	ldrh	r3, [r3, #0]
    e0c2:	2202      	movs	r2, #2
    e0c4:	4013      	ands	r3, r2
    e0c6:	d002      	beq.n	e0ce <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    e0c8:	697b      	ldr	r3, [r7, #20]
    e0ca:	68db      	ldr	r3, [r3, #12]
    e0cc:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    e0ce:	693b      	ldr	r3, [r7, #16]
    e0d0:	2280      	movs	r2, #128	; 0x80
    e0d2:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    e0d4:	e011      	b.n	e0fa <_rtc_interrupt_handler+0xa2>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    e0d6:	230c      	movs	r3, #12
    e0d8:	18fb      	adds	r3, r7, r3
    e0da:	881b      	ldrh	r3, [r3, #0]
    e0dc:	2201      	movs	r2, #1
    e0de:	4013      	ands	r3, r2
    e0e0:	d00b      	beq.n	e0fa <_rtc_interrupt_handler+0xa2>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    e0e2:	230e      	movs	r3, #14
    e0e4:	18fb      	adds	r3, r7, r3
    e0e6:	881b      	ldrh	r3, [r3, #0]
    e0e8:	2201      	movs	r2, #1
    e0ea:	4013      	ands	r3, r2
    e0ec:	d002      	beq.n	e0f4 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    e0ee:	697b      	ldr	r3, [r7, #20]
    e0f0:	689b      	ldr	r3, [r3, #8]
    e0f2:	4798      	blx	r3
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    e0f4:	693b      	ldr	r3, [r7, #16]
    e0f6:	2201      	movs	r2, #1
    e0f8:	721a      	strb	r2, [r3, #8]
}
    e0fa:	46c0      	nop			; (mov r8, r8)
    e0fc:	46bd      	mov	sp, r7
    e0fe:	b006      	add	sp, #24
    e100:	bd80      	pop	{r7, pc}
    e102:	46c0      	nop			; (mov r8, r8)
    e104:	2000050c 	.word	0x2000050c

0000e108 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    e108:	b580      	push	{r7, lr}
    e10a:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    e10c:	2000      	movs	r0, #0
    e10e:	4b02      	ldr	r3, [pc, #8]	; (e118 <RTC_Handler+0x10>)
    e110:	4798      	blx	r3
}
    e112:	46c0      	nop			; (mov r8, r8)
    e114:	46bd      	mov	sp, r7
    e116:	bd80      	pop	{r7, pc}
    e118:	0000e059 	.word	0x0000e059

0000e11c <system_gclk_chan_get_config_defaults>:
{
    e11c:	b580      	push	{r7, lr}
    e11e:	b082      	sub	sp, #8
    e120:	af00      	add	r7, sp, #0
    e122:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    e124:	687b      	ldr	r3, [r7, #4]
    e126:	2200      	movs	r2, #0
    e128:	701a      	strb	r2, [r3, #0]
}
    e12a:	46c0      	nop			; (mov r8, r8)
    e12c:	46bd      	mov	sp, r7
    e12e:	b002      	add	sp, #8
    e130:	bd80      	pop	{r7, pc}
	...

0000e134 <system_apb_clock_set_mask>:
{
    e134:	b580      	push	{r7, lr}
    e136:	b082      	sub	sp, #8
    e138:	af00      	add	r7, sp, #0
    e13a:	0002      	movs	r2, r0
    e13c:	6039      	str	r1, [r7, #0]
    e13e:	1dfb      	adds	r3, r7, #7
    e140:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    e142:	1dfb      	adds	r3, r7, #7
    e144:	781b      	ldrb	r3, [r3, #0]
    e146:	2b01      	cmp	r3, #1
    e148:	d00a      	beq.n	e160 <system_apb_clock_set_mask+0x2c>
    e14a:	2b02      	cmp	r3, #2
    e14c:	d00f      	beq.n	e16e <system_apb_clock_set_mask+0x3a>
    e14e:	2b00      	cmp	r3, #0
    e150:	d114      	bne.n	e17c <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    e152:	4b0e      	ldr	r3, [pc, #56]	; (e18c <system_apb_clock_set_mask+0x58>)
    e154:	4a0d      	ldr	r2, [pc, #52]	; (e18c <system_apb_clock_set_mask+0x58>)
    e156:	6991      	ldr	r1, [r2, #24]
    e158:	683a      	ldr	r2, [r7, #0]
    e15a:	430a      	orrs	r2, r1
    e15c:	619a      	str	r2, [r3, #24]
			break;
    e15e:	e00f      	b.n	e180 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    e160:	4b0a      	ldr	r3, [pc, #40]	; (e18c <system_apb_clock_set_mask+0x58>)
    e162:	4a0a      	ldr	r2, [pc, #40]	; (e18c <system_apb_clock_set_mask+0x58>)
    e164:	69d1      	ldr	r1, [r2, #28]
    e166:	683a      	ldr	r2, [r7, #0]
    e168:	430a      	orrs	r2, r1
    e16a:	61da      	str	r2, [r3, #28]
			break;
    e16c:	e008      	b.n	e180 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    e16e:	4b07      	ldr	r3, [pc, #28]	; (e18c <system_apb_clock_set_mask+0x58>)
    e170:	4a06      	ldr	r2, [pc, #24]	; (e18c <system_apb_clock_set_mask+0x58>)
    e172:	6a11      	ldr	r1, [r2, #32]
    e174:	683a      	ldr	r2, [r7, #0]
    e176:	430a      	orrs	r2, r1
    e178:	621a      	str	r2, [r3, #32]
			break;
    e17a:	e001      	b.n	e180 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    e17c:	2317      	movs	r3, #23
    e17e:	e000      	b.n	e182 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    e180:	2300      	movs	r3, #0
}
    e182:	0018      	movs	r0, r3
    e184:	46bd      	mov	sp, r7
    e186:	b002      	add	sp, #8
    e188:	bd80      	pop	{r7, pc}
    e18a:	46c0      	nop			; (mov r8, r8)
    e18c:	40000400 	.word	0x40000400

0000e190 <system_pinmux_get_config_defaults>:
{
    e190:	b580      	push	{r7, lr}
    e192:	b082      	sub	sp, #8
    e194:	af00      	add	r7, sp, #0
    e196:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    e198:	687b      	ldr	r3, [r7, #4]
    e19a:	2280      	movs	r2, #128	; 0x80
    e19c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    e19e:	687b      	ldr	r3, [r7, #4]
    e1a0:	2200      	movs	r2, #0
    e1a2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    e1a4:	687b      	ldr	r3, [r7, #4]
    e1a6:	2201      	movs	r2, #1
    e1a8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    e1aa:	687b      	ldr	r3, [r7, #4]
    e1ac:	2200      	movs	r2, #0
    e1ae:	70da      	strb	r2, [r3, #3]
}
    e1b0:	46c0      	nop			; (mov r8, r8)
    e1b2:	46bd      	mov	sp, r7
    e1b4:	b002      	add	sp, #8
    e1b6:	bd80      	pop	{r7, pc}

0000e1b8 <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    e1b8:	b580      	push	{r7, lr}
    e1ba:	b084      	sub	sp, #16
    e1bc:	af00      	add	r7, sp, #0
    e1be:	6078      	str	r0, [r7, #4]
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    e1c0:	2300      	movs	r3, #0
    e1c2:	60fb      	str	r3, [r7, #12]
    e1c4:	e00c      	b.n	e1e0 <_tcc_get_inst_index+0x28>
		if (hw == tcc_modules[i]) {
    e1c6:	4b0a      	ldr	r3, [pc, #40]	; (e1f0 <_tcc_get_inst_index+0x38>)
    e1c8:	68fa      	ldr	r2, [r7, #12]
    e1ca:	0092      	lsls	r2, r2, #2
    e1cc:	58d2      	ldr	r2, [r2, r3]
    e1ce:	687b      	ldr	r3, [r7, #4]
    e1d0:	429a      	cmp	r2, r3
    e1d2:	d102      	bne.n	e1da <_tcc_get_inst_index+0x22>
			return i;
    e1d4:	68fb      	ldr	r3, [r7, #12]
    e1d6:	b2db      	uxtb	r3, r3
    e1d8:	e006      	b.n	e1e8 <_tcc_get_inst_index+0x30>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    e1da:	68fb      	ldr	r3, [r7, #12]
    e1dc:	3301      	adds	r3, #1
    e1de:	60fb      	str	r3, [r7, #12]
    e1e0:	68fb      	ldr	r3, [r7, #12]
    e1e2:	2b02      	cmp	r3, #2
    e1e4:	d9ef      	bls.n	e1c6 <_tcc_get_inst_index+0xe>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    e1e6:	2300      	movs	r3, #0
}
    e1e8:	0018      	movs	r0, r3
    e1ea:	46bd      	mov	sp, r7
    e1ec:	b004      	add	sp, #16
    e1ee:	bd80      	pop	{r7, pc}
    e1f0:	00019188 	.word	0x00019188

0000e1f4 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    e1f4:	b590      	push	{r4, r7, lr}
    e1f6:	b085      	sub	sp, #20
    e1f8:	af00      	add	r7, sp, #0
    e1fa:	6078      	str	r0, [r7, #4]
    e1fc:	6039      	str	r1, [r7, #0]
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    e1fe:	230f      	movs	r3, #15
    e200:	18fc      	adds	r4, r7, r3
    e202:	683b      	ldr	r3, [r7, #0]
    e204:	0018      	movs	r0, r3
    e206:	4bad      	ldr	r3, [pc, #692]	; (e4bc <tcc_get_config_defaults+0x2c8>)
    e208:	4798      	blx	r3
    e20a:	0003      	movs	r3, r0
    e20c:	7023      	strb	r3, [r4, #0]

	/* Base counter defaults */
	config->counter.count                  = 0;
    e20e:	687b      	ldr	r3, [r7, #4]
    e210:	2200      	movs	r2, #0
    e212:	601a      	str	r2, [r3, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    e214:	230f      	movs	r3, #15
    e216:	18fb      	adds	r3, r7, r3
    e218:	781a      	ldrb	r2, [r3, #0]
    e21a:	4ba9      	ldr	r3, [pc, #676]	; (e4c0 <tcc_get_config_defaults+0x2cc>)
    e21c:	0092      	lsls	r2, r2, #2
    e21e:	58d2      	ldr	r2, [r2, r3]
    e220:	687b      	ldr	r3, [r7, #4]
    e222:	605a      	str	r2, [r3, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    e224:	687b      	ldr	r3, [r7, #4]
    e226:	2200      	movs	r2, #0
    e228:	729a      	strb	r2, [r3, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    e22a:	687b      	ldr	r3, [r7, #4]
    e22c:	2200      	movs	r2, #0
    e22e:	72da      	strb	r2, [r3, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    e230:	687b      	ldr	r3, [r7, #4]
    e232:	2200      	movs	r2, #0
    e234:	731a      	strb	r2, [r3, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    e236:	687b      	ldr	r3, [r7, #4]
    e238:	2200      	movs	r2, #0
    e23a:	725a      	strb	r2, [r3, #9]
	config->counter.oneshot                = false;
    e23c:	687b      	ldr	r3, [r7, #4]
    e23e:	2200      	movs	r2, #0
    e240:	721a      	strb	r2, [r3, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    e242:	687b      	ldr	r3, [r7, #4]
    e244:	2200      	movs	r2, #0
    e246:	61da      	str	r2, [r3, #28]
    e248:	687b      	ldr	r3, [r7, #4]
    e24a:	2200      	movs	r2, #0
    e24c:	621a      	str	r2, [r3, #32]
    e24e:	687b      	ldr	r3, [r7, #4]
    e250:	2200      	movs	r2, #0
    e252:	625a      	str	r2, [r3, #36]	; 0x24
    e254:	687b      	ldr	r3, [r7, #4]
    e256:	2200      	movs	r2, #0
    e258:	629a      	str	r2, [r3, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    e25a:	687b      	ldr	r3, [r7, #4]
    e25c:	2200      	movs	r2, #0
    e25e:	751a      	strb	r2, [r3, #20]
    e260:	687b      	ldr	r3, [r7, #4]
    e262:	2200      	movs	r2, #0
    e264:	755a      	strb	r2, [r3, #21]
    e266:	687b      	ldr	r3, [r7, #4]
    e268:	2200      	movs	r2, #0
    e26a:	759a      	strb	r2, [r3, #22]
    e26c:	687b      	ldr	r3, [r7, #4]
    e26e:	2200      	movs	r2, #0
    e270:	75da      	strb	r2, [r3, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    e272:	687b      	ldr	r3, [r7, #4]
    e274:	2200      	movs	r2, #0
    e276:	761a      	strb	r2, [r3, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    e278:	687b      	ldr	r3, [r7, #4]
    e27a:	2200      	movs	r2, #0
    e27c:	765a      	strb	r2, [r3, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    e27e:	687b      	ldr	r3, [r7, #4]
    e280:	2200      	movs	r2, #0
    e282:	741a      	strb	r2, [r3, #16]
    e284:	687b      	ldr	r3, [r7, #4]
    e286:	2200      	movs	r2, #0
    e288:	745a      	strb	r2, [r3, #17]
    e28a:	687b      	ldr	r3, [r7, #4]
    e28c:	2200      	movs	r2, #0
    e28e:	749a      	strb	r2, [r3, #18]
    e290:	687b      	ldr	r3, [r7, #4]
    e292:	2200      	movs	r2, #0
    e294:	74da      	strb	r2, [r3, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    e296:	687b      	ldr	r3, [r7, #4]
    e298:	222c      	movs	r2, #44	; 0x2c
    e29a:	2100      	movs	r1, #0
    e29c:	5499      	strb	r1, [r3, r2]
    e29e:	687b      	ldr	r3, [r7, #4]
    e2a0:	222d      	movs	r2, #45	; 0x2d
    e2a2:	2100      	movs	r1, #0
    e2a4:	5499      	strb	r1, [r3, r2]
    e2a6:	687b      	ldr	r3, [r7, #4]
    e2a8:	222e      	movs	r2, #46	; 0x2e
    e2aa:	2100      	movs	r1, #0
    e2ac:	5499      	strb	r1, [r3, r2]
    e2ae:	687b      	ldr	r3, [r7, #4]
    e2b0:	222f      	movs	r2, #47	; 0x2f
    e2b2:	2100      	movs	r1, #0
    e2b4:	5499      	strb	r1, [r3, r2]
    e2b6:	687b      	ldr	r3, [r7, #4]
    e2b8:	2230      	movs	r2, #48	; 0x30
    e2ba:	2100      	movs	r1, #0
    e2bc:	5499      	strb	r1, [r3, r2]
    e2be:	687b      	ldr	r3, [r7, #4]
    e2c0:	2231      	movs	r2, #49	; 0x31
    e2c2:	2100      	movs	r1, #0
    e2c4:	5499      	strb	r1, [r3, r2]
    e2c6:	687b      	ldr	r3, [r7, #4]
    e2c8:	2232      	movs	r2, #50	; 0x32
    e2ca:	2100      	movs	r1, #0
    e2cc:	5499      	strb	r1, [r3, r2]
    e2ce:	687b      	ldr	r3, [r7, #4]
    e2d0:	2233      	movs	r2, #51	; 0x33
    e2d2:	2100      	movs	r1, #0
    e2d4:	5499      	strb	r1, [r3, r2]
    e2d6:	687b      	ldr	r3, [r7, #4]
    e2d8:	2234      	movs	r2, #52	; 0x34
    e2da:	2100      	movs	r1, #0
    e2dc:	5499      	strb	r1, [r3, r2]
    e2de:	687b      	ldr	r3, [r7, #4]
    e2e0:	2235      	movs	r2, #53	; 0x35
    e2e2:	2100      	movs	r1, #0
    e2e4:	5499      	strb	r1, [r3, r2]
    e2e6:	687b      	ldr	r3, [r7, #4]
    e2e8:	2236      	movs	r2, #54	; 0x36
    e2ea:	2100      	movs	r1, #0
    e2ec:	5499      	strb	r1, [r3, r2]
    e2ee:	687b      	ldr	r3, [r7, #4]
    e2f0:	2237      	movs	r2, #55	; 0x37
    e2f2:	2100      	movs	r1, #0
    e2f4:	5499      	strb	r1, [r3, r2]
    e2f6:	687b      	ldr	r3, [r7, #4]
    e2f8:	2238      	movs	r2, #56	; 0x38
    e2fa:	2100      	movs	r1, #0
    e2fc:	5499      	strb	r1, [r3, r2]
    e2fe:	687b      	ldr	r3, [r7, #4]
    e300:	2239      	movs	r2, #57	; 0x39
    e302:	2100      	movs	r1, #0
    e304:	5499      	strb	r1, [r3, r2]
    e306:	687b      	ldr	r3, [r7, #4]
    e308:	223a      	movs	r2, #58	; 0x3a
    e30a:	2100      	movs	r1, #0
    e30c:	5499      	strb	r1, [r3, r2]
    e30e:	687b      	ldr	r3, [r7, #4]
    e310:	223b      	movs	r2, #59	; 0x3b
    e312:	2100      	movs	r1, #0
    e314:	5499      	strb	r1, [r3, r2]
    e316:	687b      	ldr	r3, [r7, #4]
    e318:	223c      	movs	r2, #60	; 0x3c
    e31a:	2100      	movs	r1, #0
    e31c:	5499      	strb	r1, [r3, r2]
    e31e:	687b      	ldr	r3, [r7, #4]
    e320:	223d      	movs	r2, #61	; 0x3d
    e322:	2100      	movs	r1, #0
    e324:	5499      	strb	r1, [r3, r2]
    e326:	687b      	ldr	r3, [r7, #4]
    e328:	223e      	movs	r2, #62	; 0x3e
    e32a:	2100      	movs	r1, #0
    e32c:	5499      	strb	r1, [r3, r2]
    e32e:	687b      	ldr	r3, [r7, #4]
    e330:	223f      	movs	r2, #63	; 0x3f
    e332:	2100      	movs	r1, #0
    e334:	5499      	strb	r1, [r3, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    e336:	687b      	ldr	r3, [r7, #4]
    e338:	2240      	movs	r2, #64	; 0x40
    e33a:	2100      	movs	r1, #0
    e33c:	5499      	strb	r1, [r3, r2]
    e33e:	687b      	ldr	r3, [r7, #4]
    e340:	2241      	movs	r2, #65	; 0x41
    e342:	2100      	movs	r1, #0
    e344:	5499      	strb	r1, [r3, r2]
    e346:	687b      	ldr	r3, [r7, #4]
    e348:	2242      	movs	r2, #66	; 0x42
    e34a:	2100      	movs	r1, #0
    e34c:	5499      	strb	r1, [r3, r2]
    e34e:	687b      	ldr	r3, [r7, #4]
    e350:	2243      	movs	r2, #67	; 0x43
    e352:	2100      	movs	r1, #0
    e354:	5499      	strb	r1, [r3, r2]
    e356:	687b      	ldr	r3, [r7, #4]
    e358:	2244      	movs	r2, #68	; 0x44
    e35a:	2100      	movs	r1, #0
    e35c:	5499      	strb	r1, [r3, r2]
    e35e:	687b      	ldr	r3, [r7, #4]
    e360:	2245      	movs	r2, #69	; 0x45
    e362:	2100      	movs	r1, #0
    e364:	5499      	strb	r1, [r3, r2]
    e366:	687b      	ldr	r3, [r7, #4]
    e368:	2246      	movs	r2, #70	; 0x46
    e36a:	2100      	movs	r1, #0
    e36c:	5499      	strb	r1, [r3, r2]
    e36e:	687b      	ldr	r3, [r7, #4]
    e370:	2247      	movs	r2, #71	; 0x47
    e372:	2100      	movs	r1, #0
    e374:	5499      	strb	r1, [r3, r2]
    e376:	687b      	ldr	r3, [r7, #4]
    e378:	2248      	movs	r2, #72	; 0x48
    e37a:	2100      	movs	r1, #0
    e37c:	5499      	strb	r1, [r3, r2]
    e37e:	687b      	ldr	r3, [r7, #4]
    e380:	2249      	movs	r2, #73	; 0x49
    e382:	2100      	movs	r1, #0
    e384:	5499      	strb	r1, [r3, r2]
    e386:	687b      	ldr	r3, [r7, #4]
    e388:	224a      	movs	r2, #74	; 0x4a
    e38a:	2100      	movs	r1, #0
    e38c:	5499      	strb	r1, [r3, r2]
    e38e:	687b      	ldr	r3, [r7, #4]
    e390:	224b      	movs	r2, #75	; 0x4b
    e392:	2100      	movs	r1, #0
    e394:	5499      	strb	r1, [r3, r2]
    e396:	687b      	ldr	r3, [r7, #4]
    e398:	224c      	movs	r2, #76	; 0x4c
    e39a:	2100      	movs	r1, #0
    e39c:	5499      	strb	r1, [r3, r2]
    e39e:	687b      	ldr	r3, [r7, #4]
    e3a0:	224d      	movs	r2, #77	; 0x4d
    e3a2:	2100      	movs	r1, #0
    e3a4:	5499      	strb	r1, [r3, r2]
    e3a6:	687b      	ldr	r3, [r7, #4]
    e3a8:	224e      	movs	r2, #78	; 0x4e
    e3aa:	2100      	movs	r1, #0
    e3ac:	5499      	strb	r1, [r3, r2]
    e3ae:	687b      	ldr	r3, [r7, #4]
    e3b0:	224f      	movs	r2, #79	; 0x4f
    e3b2:	2100      	movs	r1, #0
    e3b4:	5499      	strb	r1, [r3, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    e3b6:	687b      	ldr	r3, [r7, #4]
    e3b8:	2250      	movs	r2, #80	; 0x50
    e3ba:	2100      	movs	r1, #0
    e3bc:	5499      	strb	r1, [r3, r2]
    e3be:	687b      	ldr	r3, [r7, #4]
    e3c0:	2251      	movs	r2, #81	; 0x51
    e3c2:	2100      	movs	r1, #0
    e3c4:	5499      	strb	r1, [r3, r2]
    e3c6:	687b      	ldr	r3, [r7, #4]
    e3c8:	2252      	movs	r2, #82	; 0x52
    e3ca:	2100      	movs	r1, #0
    e3cc:	5499      	strb	r1, [r3, r2]
    e3ce:	687b      	ldr	r3, [r7, #4]
    e3d0:	2253      	movs	r2, #83	; 0x53
    e3d2:	2100      	movs	r1, #0
    e3d4:	5499      	strb	r1, [r3, r2]
    e3d6:	687b      	ldr	r3, [r7, #4]
    e3d8:	2254      	movs	r2, #84	; 0x54
    e3da:	2100      	movs	r1, #0
    e3dc:	5499      	strb	r1, [r3, r2]
    e3de:	687b      	ldr	r3, [r7, #4]
    e3e0:	2255      	movs	r2, #85	; 0x55
    e3e2:	2100      	movs	r1, #0
    e3e4:	5499      	strb	r1, [r3, r2]
    e3e6:	687b      	ldr	r3, [r7, #4]
    e3e8:	2256      	movs	r2, #86	; 0x56
    e3ea:	2100      	movs	r1, #0
    e3ec:	5499      	strb	r1, [r3, r2]
    e3ee:	687b      	ldr	r3, [r7, #4]
    e3f0:	2257      	movs	r2, #87	; 0x57
    e3f2:	2100      	movs	r1, #0
    e3f4:	5499      	strb	r1, [r3, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    e3f6:	687b      	ldr	r3, [r7, #4]
    e3f8:	2298      	movs	r2, #152	; 0x98
    e3fa:	2100      	movs	r1, #0
    e3fc:	5499      	strb	r1, [r3, r2]
    e3fe:	687b      	ldr	r3, [r7, #4]
    e400:	2200      	movs	r2, #0
    e402:	659a      	str	r2, [r3, #88]	; 0x58
    e404:	687b      	ldr	r3, [r7, #4]
    e406:	2200      	movs	r2, #0
    e408:	679a      	str	r2, [r3, #120]	; 0x78
    e40a:	687b      	ldr	r3, [r7, #4]
    e40c:	2299      	movs	r2, #153	; 0x99
    e40e:	2100      	movs	r1, #0
    e410:	5499      	strb	r1, [r3, r2]
    e412:	687b      	ldr	r3, [r7, #4]
    e414:	2200      	movs	r2, #0
    e416:	65da      	str	r2, [r3, #92]	; 0x5c
    e418:	687b      	ldr	r3, [r7, #4]
    e41a:	2200      	movs	r2, #0
    e41c:	67da      	str	r2, [r3, #124]	; 0x7c
    e41e:	687b      	ldr	r3, [r7, #4]
    e420:	229a      	movs	r2, #154	; 0x9a
    e422:	2100      	movs	r1, #0
    e424:	5499      	strb	r1, [r3, r2]
    e426:	687b      	ldr	r3, [r7, #4]
    e428:	2200      	movs	r2, #0
    e42a:	661a      	str	r2, [r3, #96]	; 0x60
    e42c:	687b      	ldr	r3, [r7, #4]
    e42e:	2280      	movs	r2, #128	; 0x80
    e430:	2100      	movs	r1, #0
    e432:	5099      	str	r1, [r3, r2]
    e434:	687b      	ldr	r3, [r7, #4]
    e436:	229b      	movs	r2, #155	; 0x9b
    e438:	2100      	movs	r1, #0
    e43a:	5499      	strb	r1, [r3, r2]
    e43c:	687b      	ldr	r3, [r7, #4]
    e43e:	2200      	movs	r2, #0
    e440:	665a      	str	r2, [r3, #100]	; 0x64
    e442:	687b      	ldr	r3, [r7, #4]
    e444:	2284      	movs	r2, #132	; 0x84
    e446:	2100      	movs	r1, #0
    e448:	5099      	str	r1, [r3, r2]
    e44a:	687b      	ldr	r3, [r7, #4]
    e44c:	229c      	movs	r2, #156	; 0x9c
    e44e:	2100      	movs	r1, #0
    e450:	5499      	strb	r1, [r3, r2]
    e452:	687b      	ldr	r3, [r7, #4]
    e454:	2200      	movs	r2, #0
    e456:	669a      	str	r2, [r3, #104]	; 0x68
    e458:	687b      	ldr	r3, [r7, #4]
    e45a:	2288      	movs	r2, #136	; 0x88
    e45c:	2100      	movs	r1, #0
    e45e:	5099      	str	r1, [r3, r2]
    e460:	687b      	ldr	r3, [r7, #4]
    e462:	229d      	movs	r2, #157	; 0x9d
    e464:	2100      	movs	r1, #0
    e466:	5499      	strb	r1, [r3, r2]
    e468:	687b      	ldr	r3, [r7, #4]
    e46a:	2200      	movs	r2, #0
    e46c:	66da      	str	r2, [r3, #108]	; 0x6c
    e46e:	687b      	ldr	r3, [r7, #4]
    e470:	228c      	movs	r2, #140	; 0x8c
    e472:	2100      	movs	r1, #0
    e474:	5099      	str	r1, [r3, r2]
    e476:	687b      	ldr	r3, [r7, #4]
    e478:	229e      	movs	r2, #158	; 0x9e
    e47a:	2100      	movs	r1, #0
    e47c:	5499      	strb	r1, [r3, r2]
    e47e:	687b      	ldr	r3, [r7, #4]
    e480:	2200      	movs	r2, #0
    e482:	671a      	str	r2, [r3, #112]	; 0x70
    e484:	687b      	ldr	r3, [r7, #4]
    e486:	2290      	movs	r2, #144	; 0x90
    e488:	2100      	movs	r1, #0
    e48a:	5099      	str	r1, [r3, r2]
    e48c:	687b      	ldr	r3, [r7, #4]
    e48e:	229f      	movs	r2, #159	; 0x9f
    e490:	2100      	movs	r1, #0
    e492:	5499      	strb	r1, [r3, r2]
    e494:	687b      	ldr	r3, [r7, #4]
    e496:	2200      	movs	r2, #0
    e498:	675a      	str	r2, [r3, #116]	; 0x74
    e49a:	687b      	ldr	r3, [r7, #4]
    e49c:	2294      	movs	r2, #148	; 0x94
    e49e:	2100      	movs	r1, #0
    e4a0:	5099      	str	r1, [r3, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    e4a2:	687b      	ldr	r3, [r7, #4]
    e4a4:	22a0      	movs	r2, #160	; 0xa0
    e4a6:	2101      	movs	r1, #1
    e4a8:	5499      	strb	r1, [r3, r2]
	config->run_in_standby            = false;
    e4aa:	687b      	ldr	r3, [r7, #4]
    e4ac:	22a1      	movs	r2, #161	; 0xa1
    e4ae:	2100      	movs	r1, #0
    e4b0:	5499      	strb	r1, [r3, r2]
}
    e4b2:	46c0      	nop			; (mov r8, r8)
    e4b4:	46bd      	mov	sp, r7
    e4b6:	b005      	add	sp, #20
    e4b8:	bd90      	pop	{r4, r7, pc}
    e4ba:	46c0      	nop			; (mov r8, r8)
    e4bc:	0000e1b9 	.word	0x0000e1b9
    e4c0:	000191a4 	.word	0x000191a4

0000e4c4 <_tcc_build_ctrla>:
 */
static inline enum status_code _tcc_build_ctrla(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e4c4:	b580      	push	{r7, lr}
    e4c6:	b086      	sub	sp, #24
    e4c8:	af00      	add	r7, sp, #0
    e4ca:	60b9      	str	r1, [r7, #8]
    e4cc:	607a      	str	r2, [r7, #4]
    e4ce:	230f      	movs	r3, #15
    e4d0:	18fb      	adds	r3, r7, r3
    e4d2:	1c02      	adds	r2, r0, #0
    e4d4:	701a      	strb	r2, [r3, #0]
	uint32_t ctrla = 0;
    e4d6:	2300      	movs	r3, #0
    e4d8:	617b      	str	r3, [r7, #20]

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e4da:	2300      	movs	r3, #0
    e4dc:	613b      	str	r3, [r7, #16]
    e4de:	e01d      	b.n	e51c <_tcc_build_ctrla+0x58>
		if (config->capture.channel_function[i] ==
    e4e0:	68ba      	ldr	r2, [r7, #8]
    e4e2:	693b      	ldr	r3, [r7, #16]
    e4e4:	18d3      	adds	r3, r2, r3
    e4e6:	3310      	adds	r3, #16
    e4e8:	781b      	ldrb	r3, [r3, #0]
    e4ea:	2b01      	cmp	r3, #1
    e4ec:	d113      	bne.n	e516 <_tcc_build_ctrla+0x52>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    e4ee:	230f      	movs	r3, #15
    e4f0:	18fb      	adds	r3, r7, r3
    e4f2:	781b      	ldrb	r3, [r3, #0]
    e4f4:	4a1b      	ldr	r2, [pc, #108]	; (e564 <_tcc_build_ctrla+0xa0>)
    e4f6:	5cd3      	ldrb	r3, [r2, r3]
    e4f8:	001a      	movs	r2, r3
    e4fa:	693b      	ldr	r3, [r7, #16]
    e4fc:	429a      	cmp	r2, r3
    e4fe:	da01      	bge.n	e504 <_tcc_build_ctrla+0x40>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    e500:	2317      	movs	r3, #23
    e502:	e02a      	b.n	e55a <_tcc_build_ctrla+0x96>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    e504:	2380      	movs	r3, #128	; 0x80
    e506:	045a      	lsls	r2, r3, #17
    e508:	693b      	ldr	r3, [r7, #16]
    e50a:	409a      	lsls	r2, r3
    e50c:	0013      	movs	r3, r2
    e50e:	001a      	movs	r2, r3
    e510:	697b      	ldr	r3, [r7, #20]
    e512:	4313      	orrs	r3, r2
    e514:	617b      	str	r3, [r7, #20]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e516:	693b      	ldr	r3, [r7, #16]
    e518:	3301      	adds	r3, #1
    e51a:	613b      	str	r3, [r7, #16]
    e51c:	693b      	ldr	r3, [r7, #16]
    e51e:	2b03      	cmp	r3, #3
    e520:	ddde      	ble.n	e4e0 <_tcc_build_ctrla+0x1c>
		}
	}

	if (config->run_in_standby) {
    e522:	68bb      	ldr	r3, [r7, #8]
    e524:	22a1      	movs	r2, #161	; 0xa1
    e526:	5c9b      	ldrb	r3, [r3, r2]
    e528:	2b00      	cmp	r3, #0
    e52a:	d004      	beq.n	e536 <_tcc_build_ctrla+0x72>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    e52c:	697b      	ldr	r3, [r7, #20]
    e52e:	2280      	movs	r2, #128	; 0x80
    e530:	0112      	lsls	r2, r2, #4
    e532:	4313      	orrs	r3, r2
    e534:	617b      	str	r3, [r7, #20]
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    e536:	68bb      	ldr	r3, [r7, #8]
    e538:	7b1b      	ldrb	r3, [r3, #12]
    e53a:	031b      	lsls	r3, r3, #12
    e53c:	001a      	movs	r2, r3
    e53e:	697b      	ldr	r3, [r7, #20]
    e540:	4313      	orrs	r3, r2
    e542:	617b      	str	r3, [r7, #20]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    e544:	68bb      	ldr	r3, [r7, #8]
    e546:	7adb      	ldrb	r3, [r3, #11]
    e548:	021b      	lsls	r3, r3, #8
    e54a:	001a      	movs	r2, r3
    e54c:	697b      	ldr	r3, [r7, #20]
    e54e:	4313      	orrs	r3, r2
    e550:	617b      	str	r3, [r7, #20]

	*value_buffer = ctrla;
    e552:	687b      	ldr	r3, [r7, #4]
    e554:	697a      	ldr	r2, [r7, #20]
    e556:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    e558:	2300      	movs	r3, #0
}
    e55a:	0018      	movs	r0, r3
    e55c:	46bd      	mov	sp, r7
    e55e:	b006      	add	sp, #24
    e560:	bd80      	pop	{r7, pc}
    e562:	46c0      	nop			; (mov r8, r8)
    e564:	000191b0 	.word	0x000191b0

0000e568 <_tcc_build_ctrlb>:
 */
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
    e568:	b580      	push	{r7, lr}
    e56a:	b086      	sub	sp, #24
    e56c:	af00      	add	r7, sp, #0
    e56e:	60b9      	str	r1, [r7, #8]
    e570:	607a      	str	r2, [r7, #4]
    e572:	230f      	movs	r3, #15
    e574:	18fb      	adds	r3, r7, r3
    e576:	1c02      	adds	r2, r0, #0
    e578:	701a      	strb	r2, [r3, #0]
	uint8_t ctrlb = 0;
    e57a:	2317      	movs	r3, #23
    e57c:	18fb      	adds	r3, r7, r3
    e57e:	2200      	movs	r2, #0
    e580:	701a      	strb	r2, [r3, #0]

	if (config->counter.oneshot) {
    e582:	68bb      	ldr	r3, [r7, #8]
    e584:	7a1b      	ldrb	r3, [r3, #8]
    e586:	2b00      	cmp	r3, #0
    e588:	d007      	beq.n	e59a <_tcc_build_ctrlb+0x32>
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    e58a:	2317      	movs	r3, #23
    e58c:	18fb      	adds	r3, r7, r3
    e58e:	2217      	movs	r2, #23
    e590:	18ba      	adds	r2, r7, r2
    e592:	7812      	ldrb	r2, [r2, #0]
    e594:	2104      	movs	r1, #4
    e596:	430a      	orrs	r2, r1
    e598:	701a      	strb	r2, [r3, #0]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    e59a:	68bb      	ldr	r3, [r7, #8]
    e59c:	7a5b      	ldrb	r3, [r3, #9]
    e59e:	2b01      	cmp	r3, #1
    e5a0:	d107      	bne.n	e5b2 <_tcc_build_ctrlb+0x4a>
		ctrlb |= TCC_CTRLBSET_DIR;
    e5a2:	2317      	movs	r3, #23
    e5a4:	18fb      	adds	r3, r7, r3
    e5a6:	2217      	movs	r2, #23
    e5a8:	18ba      	adds	r2, r7, r2
    e5aa:	7812      	ldrb	r2, [r2, #0]
    e5ac:	2101      	movs	r1, #1
    e5ae:	430a      	orrs	r2, r1
    e5b0:	701a      	strb	r2, [r3, #0]
	}

	*value_buffer = ctrlb;
    e5b2:	687b      	ldr	r3, [r7, #4]
    e5b4:	2217      	movs	r2, #23
    e5b6:	18ba      	adds	r2, r7, r2
    e5b8:	7812      	ldrb	r2, [r2, #0]
    e5ba:	701a      	strb	r2, [r3, #0]
}
    e5bc:	46c0      	nop			; (mov r8, r8)
    e5be:	46bd      	mov	sp, r7
    e5c0:	b006      	add	sp, #24
    e5c2:	bd80      	pop	{r7, pc}

0000e5c4 <_tcc_build_faults>:
 */
static inline enum status_code _tcc_build_faults(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e5c4:	b580      	push	{r7, lr}
    e5c6:	b088      	sub	sp, #32
    e5c8:	af00      	add	r7, sp, #0
    e5ca:	60b9      	str	r1, [r7, #8]
    e5cc:	607a      	str	r2, [r7, #4]
    e5ce:	230f      	movs	r3, #15
    e5d0:	18fb      	adds	r3, r7, r3
    e5d2:	1c02      	adds	r2, r0, #0
    e5d4:	701a      	strb	r2, [r3, #0]
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    e5d6:	230f      	movs	r3, #15
    e5d8:	18fb      	adds	r3, r7, r3
    e5da:	781a      	ldrb	r2, [r3, #0]
    e5dc:	231b      	movs	r3, #27
    e5de:	18fb      	adds	r3, r7, r3
    e5e0:	493e      	ldr	r1, [pc, #248]	; (e6dc <_tcc_build_faults+0x118>)
    e5e2:	5c8a      	ldrb	r2, [r1, r2]
    e5e4:	701a      	strb	r2, [r3, #0]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    e5e6:	2300      	movs	r3, #0
    e5e8:	61fb      	str	r3, [r7, #28]
    e5ea:	e06e      	b.n	e6ca <_tcc_build_faults+0x106>
		cfg = (struct tcc_recoverable_fault_config *)
    e5ec:	69fa      	ldr	r2, [r7, #28]
    e5ee:	0013      	movs	r3, r2
    e5f0:	009b      	lsls	r3, r3, #2
    e5f2:	189b      	adds	r3, r3, r2
    e5f4:	005b      	lsls	r3, r3, #1
    e5f6:	3328      	adds	r3, #40	; 0x28
    e5f8:	68ba      	ldr	r2, [r7, #8]
    e5fa:	18d3      	adds	r3, r2, r3
    e5fc:	3304      	adds	r3, #4
    e5fe:	617b      	str	r3, [r7, #20]
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    e600:	697b      	ldr	r3, [r7, #20]
    e602:	7a5b      	ldrb	r3, [r3, #9]
    e604:	221b      	movs	r2, #27
    e606:	18ba      	adds	r2, r7, r2
    e608:	7812      	ldrb	r2, [r2, #0]
    e60a:	429a      	cmp	r2, r3
    e60c:	d801      	bhi.n	e612 <_tcc_build_faults+0x4e>
			return STATUS_ERR_INVALID_ARG;
    e60e:	2317      	movs	r3, #23
    e610:	e05f      	b.n	e6d2 <_tcc_build_faults+0x10e>
		}
		if (cfg->filter_value > 0xF) {
    e612:	697b      	ldr	r3, [r7, #20]
    e614:	781b      	ldrb	r3, [r3, #0]
    e616:	2b0f      	cmp	r3, #15
    e618:	d901      	bls.n	e61e <_tcc_build_faults+0x5a>
			return STATUS_ERR_INVALID_ARG;
    e61a:	2317      	movs	r3, #23
    e61c:	e059      	b.n	e6d2 <_tcc_build_faults+0x10e>
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    e61e:	697b      	ldr	r3, [r7, #20]
    e620:	781b      	ldrb	r3, [r3, #0]
    e622:	061b      	lsls	r3, r3, #24
    e624:	001a      	movs	r2, r3
    e626:	23f0      	movs	r3, #240	; 0xf0
    e628:	051b      	lsls	r3, r3, #20
    e62a:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    e62c:	697b      	ldr	r3, [r7, #20]
    e62e:	785b      	ldrb	r3, [r3, #1]
    e630:	041b      	lsls	r3, r3, #16
    e632:	0019      	movs	r1, r3
    e634:	23ff      	movs	r3, #255	; 0xff
    e636:	041b      	lsls	r3, r3, #16
    e638:	400b      	ands	r3, r1
    e63a:	431a      	orrs	r2, r3
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    e63c:	697b      	ldr	r3, [r7, #20]
    e63e:	789b      	ldrb	r3, [r3, #2]
    e640:	2b00      	cmp	r3, #0
    e642:	d001      	beq.n	e648 <_tcc_build_faults+0x84>
    e644:	2380      	movs	r3, #128	; 0x80
    e646:	e000      	b.n	e64a <_tcc_build_faults+0x86>
    e648:	2300      	movs	r3, #0
    e64a:	431a      	orrs	r2, r3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    e64c:	697b      	ldr	r3, [r7, #20]
    e64e:	78db      	ldrb	r3, [r3, #3]
    e650:	2b00      	cmp	r3, #0
    e652:	d001      	beq.n	e658 <_tcc_build_faults+0x94>
    e654:	2308      	movs	r3, #8
    e656:	e000      	b.n	e65a <_tcc_build_faults+0x96>
    e658:	2300      	movs	r3, #0
    e65a:	431a      	orrs	r2, r3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    e65c:	697b      	ldr	r3, [r7, #20]
    e65e:	791b      	ldrb	r3, [r3, #4]
    e660:	2b00      	cmp	r3, #0
    e662:	d001      	beq.n	e668 <_tcc_build_faults+0xa4>
    e664:	2310      	movs	r3, #16
    e666:	e000      	b.n	e66a <_tcc_build_faults+0xa6>
    e668:	2300      	movs	r3, #0
    e66a:	431a      	orrs	r2, r3
				| TCC_FCTRLA_SRC(cfg->source)
    e66c:	697b      	ldr	r3, [r7, #20]
    e66e:	795b      	ldrb	r3, [r3, #5]
    e670:	0019      	movs	r1, r3
    e672:	2303      	movs	r3, #3
    e674:	400b      	ands	r3, r1
    e676:	431a      	orrs	r2, r3
				| TCC_FCTRLA_BLANK(cfg->blanking)
    e678:	697b      	ldr	r3, [r7, #20]
    e67a:	799b      	ldrb	r3, [r3, #6]
    e67c:	015b      	lsls	r3, r3, #5
    e67e:	0019      	movs	r1, r3
    e680:	2360      	movs	r3, #96	; 0x60
    e682:	400b      	ands	r3, r1
    e684:	431a      	orrs	r2, r3
				| TCC_FCTRLA_HALT(cfg->halt_action)
    e686:	697b      	ldr	r3, [r7, #20]
    e688:	79db      	ldrb	r3, [r3, #7]
    e68a:	021b      	lsls	r3, r3, #8
    e68c:	0019      	movs	r1, r3
    e68e:	23c0      	movs	r3, #192	; 0xc0
    e690:	009b      	lsls	r3, r3, #2
    e692:	400b      	ands	r3, r1
    e694:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    e696:	697b      	ldr	r3, [r7, #20]
    e698:	7a1b      	ldrb	r3, [r3, #8]
    e69a:	031b      	lsls	r3, r3, #12
    e69c:	0019      	movs	r1, r3
    e69e:	23e0      	movs	r3, #224	; 0xe0
    e6a0:	01db      	lsls	r3, r3, #7
    e6a2:	400b      	ands	r3, r1
    e6a4:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    e6a6:	697b      	ldr	r3, [r7, #20]
    e6a8:	7a5b      	ldrb	r3, [r3, #9]
    e6aa:	029b      	lsls	r3, r3, #10
    e6ac:	0019      	movs	r1, r3
    e6ae:	23c0      	movs	r3, #192	; 0xc0
    e6b0:	011b      	lsls	r3, r3, #4
    e6b2:	400b      	ands	r3, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    e6b4:	4313      	orrs	r3, r2
    e6b6:	613b      	str	r3, [r7, #16]
		value_buffer[i] = fault;
    e6b8:	69fb      	ldr	r3, [r7, #28]
    e6ba:	009b      	lsls	r3, r3, #2
    e6bc:	687a      	ldr	r2, [r7, #4]
    e6be:	18d3      	adds	r3, r2, r3
    e6c0:	693a      	ldr	r2, [r7, #16]
    e6c2:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    e6c4:	69fb      	ldr	r3, [r7, #28]
    e6c6:	3301      	adds	r3, #1
    e6c8:	61fb      	str	r3, [r7, #28]
    e6ca:	69fb      	ldr	r3, [r7, #28]
    e6cc:	2b01      	cmp	r3, #1
    e6ce:	dd8d      	ble.n	e5ec <_tcc_build_faults+0x28>
	}
	return STATUS_OK;
    e6d0:	2300      	movs	r3, #0
}
    e6d2:	0018      	movs	r0, r3
    e6d4:	46bd      	mov	sp, r7
    e6d6:	b008      	add	sp, #32
    e6d8:	bd80      	pop	{r7, pc}
    e6da:	46c0      	nop			; (mov r8, r8)
    e6dc:	000191b0 	.word	0x000191b0

0000e6e0 <_tcc_build_drvctrl>:
 */
static inline enum status_code _tcc_build_drvctrl(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e6e0:	b580      	push	{r7, lr}
    e6e2:	b088      	sub	sp, #32
    e6e4:	af00      	add	r7, sp, #0
    e6e6:	60b9      	str	r1, [r7, #8]
    e6e8:	607a      	str	r2, [r7, #4]
    e6ea:	230f      	movs	r3, #15
    e6ec:	18fb      	adds	r3, r7, r3
    e6ee:	1c02      	adds	r2, r0, #0
    e6f0:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    e6f2:	230f      	movs	r3, #15
    e6f4:	18fb      	adds	r3, r7, r3
    e6f6:	781a      	ldrb	r2, [r3, #0]
    e6f8:	2317      	movs	r3, #23
    e6fa:	18fb      	adds	r3, r7, r3
    e6fc:	492d      	ldr	r1, [pc, #180]	; (e7b4 <_tcc_build_drvctrl+0xd4>)
    e6fe:	5c8a      	ldrb	r2, [r1, r2]
    e700:	701a      	strb	r2, [r3, #0]
	uint32_t drvctrl;

	drvctrl = 0;
    e702:	2300      	movs	r3, #0
    e704:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e706:	2300      	movs	r3, #0
    e708:	61fb      	str	r3, [r7, #28]
    e70a:	e048      	b.n	e79e <_tcc_build_drvctrl+0xbe>
		if (config->wave_ext.invert[i]) {
    e70c:	68ba      	ldr	r2, [r7, #8]
    e70e:	2150      	movs	r1, #80	; 0x50
    e710:	69fb      	ldr	r3, [r7, #28]
    e712:	18d3      	adds	r3, r2, r3
    e714:	185b      	adds	r3, r3, r1
    e716:	781b      	ldrb	r3, [r3, #0]
    e718:	2b00      	cmp	r3, #0
    e71a:	d010      	beq.n	e73e <_tcc_build_drvctrl+0x5e>
			if (i >= ow_num) {
    e71c:	2317      	movs	r3, #23
    e71e:	18fb      	adds	r3, r7, r3
    e720:	781a      	ldrb	r2, [r3, #0]
    e722:	69fb      	ldr	r3, [r7, #28]
    e724:	429a      	cmp	r2, r3
    e726:	d801      	bhi.n	e72c <_tcc_build_drvctrl+0x4c>
				return STATUS_ERR_INVALID_ARG;
    e728:	2317      	movs	r3, #23
    e72a:	e03f      	b.n	e7ac <_tcc_build_drvctrl+0xcc>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    e72c:	2380      	movs	r3, #128	; 0x80
    e72e:	025a      	lsls	r2, r3, #9
    e730:	69fb      	ldr	r3, [r7, #28]
    e732:	409a      	lsls	r2, r3
    e734:	0013      	movs	r3, r2
    e736:	001a      	movs	r2, r3
    e738:	69bb      	ldr	r3, [r7, #24]
    e73a:	4313      	orrs	r3, r2
    e73c:	61bb      	str	r3, [r7, #24]
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    e73e:	68ba      	ldr	r2, [r7, #8]
    e740:	69fb      	ldr	r3, [r7, #28]
    e742:	331c      	adds	r3, #28
    e744:	005b      	lsls	r3, r3, #1
    e746:	18d3      	adds	r3, r2, r3
    e748:	3309      	adds	r3, #9
    e74a:	781b      	ldrb	r3, [r3, #0]
    e74c:	2b00      	cmp	r3, #0
    e74e:	d023      	beq.n	e798 <_tcc_build_drvctrl+0xb8>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    e750:	2317      	movs	r3, #23
    e752:	18fb      	adds	r3, r7, r3
    e754:	781a      	ldrb	r2, [r3, #0]
    e756:	69fb      	ldr	r3, [r7, #28]
    e758:	429a      	cmp	r2, r3
    e75a:	d801      	bhi.n	e760 <_tcc_build_drvctrl+0x80>
				return STATUS_ERR_INVALID_ARG;
    e75c:	2317      	movs	r3, #23
    e75e:	e025      	b.n	e7ac <_tcc_build_drvctrl+0xcc>
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    e760:	68ba      	ldr	r2, [r7, #8]
    e762:	69fb      	ldr	r3, [r7, #28]
    e764:	331c      	adds	r3, #28
    e766:	005b      	lsls	r3, r3, #1
    e768:	18d3      	adds	r3, r2, r3
    e76a:	3309      	adds	r3, #9
    e76c:	781b      	ldrb	r3, [r3, #0]
    e76e:	2b02      	cmp	r3, #2
    e770:	d10a      	bne.n	e788 <_tcc_build_drvctrl+0xa8>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    e772:	2302      	movs	r3, #2
    e774:	33ff      	adds	r3, #255	; 0xff
    e776:	001a      	movs	r2, r3
    e778:	69fb      	ldr	r3, [r7, #28]
    e77a:	409a      	lsls	r2, r3
    e77c:	0013      	movs	r3, r2
    e77e:	001a      	movs	r2, r3
    e780:	69bb      	ldr	r3, [r7, #24]
    e782:	4313      	orrs	r3, r2
    e784:	61bb      	str	r3, [r7, #24]
    e786:	e007      	b.n	e798 <_tcc_build_drvctrl+0xb8>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    e788:	2201      	movs	r2, #1
    e78a:	69fb      	ldr	r3, [r7, #28]
    e78c:	409a      	lsls	r2, r3
    e78e:	0013      	movs	r3, r2
    e790:	001a      	movs	r2, r3
    e792:	69bb      	ldr	r3, [r7, #24]
    e794:	4313      	orrs	r3, r2
    e796:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e798:	69fb      	ldr	r3, [r7, #28]
    e79a:	3301      	adds	r3, #1
    e79c:	61fb      	str	r3, [r7, #28]
    e79e:	69fb      	ldr	r3, [r7, #28]
    e7a0:	2b07      	cmp	r3, #7
    e7a2:	d9b3      	bls.n	e70c <_tcc_build_drvctrl+0x2c>
			}
		}
	}
	*value_buffer = drvctrl;
    e7a4:	687b      	ldr	r3, [r7, #4]
    e7a6:	69ba      	ldr	r2, [r7, #24]
    e7a8:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    e7aa:	2300      	movs	r3, #0
}
    e7ac:	0018      	movs	r0, r3
    e7ae:	46bd      	mov	sp, r7
    e7b0:	b008      	add	sp, #32
    e7b2:	bd80      	pop	{r7, pc}
    e7b4:	000191b4 	.word	0x000191b4

0000e7b8 <_tcc_build_waves>:
 */
static inline enum status_code _tcc_build_waves(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e7b8:	b580      	push	{r7, lr}
    e7ba:	b088      	sub	sp, #32
    e7bc:	af00      	add	r7, sp, #0
    e7be:	60b9      	str	r1, [r7, #8]
    e7c0:	607a      	str	r2, [r7, #4]
    e7c2:	230f      	movs	r3, #15
    e7c4:	18fb      	adds	r3, r7, r3
    e7c6:	1c02      	adds	r2, r0, #0
    e7c8:	701a      	strb	r2, [r3, #0]
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    e7ca:	230f      	movs	r3, #15
    e7cc:	18fb      	adds	r3, r7, r3
    e7ce:	781a      	ldrb	r2, [r3, #0]
    e7d0:	2317      	movs	r3, #23
    e7d2:	18fb      	adds	r3, r7, r3
    e7d4:	491d      	ldr	r1, [pc, #116]	; (e84c <_tcc_build_waves+0x94>)
    e7d6:	5c8a      	ldrb	r2, [r1, r2]
    e7d8:	701a      	strb	r2, [r3, #0]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;
    e7da:	68bb      	ldr	r3, [r7, #8]
    e7dc:	3310      	adds	r3, #16
    e7de:	613b      	str	r3, [r7, #16]

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    e7e0:	693b      	ldr	r3, [r7, #16]
    e7e2:	7a5b      	ldrb	r3, [r3, #9]
    e7e4:	011b      	lsls	r3, r3, #4
    e7e6:	001a      	movs	r2, r3
    e7e8:	2330      	movs	r3, #48	; 0x30
    e7ea:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    e7ec:	693b      	ldr	r3, [r7, #16]
    e7ee:	7a1b      	ldrb	r3, [r3, #8]
    e7f0:	0019      	movs	r1, r3
    e7f2:	2307      	movs	r3, #7
    e7f4:	400b      	ands	r3, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    e7f6:	4313      	orrs	r3, r2
    e7f8:	61bb      	str	r3, [r7, #24]

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    e7fa:	2300      	movs	r3, #0
    e7fc:	61fb      	str	r3, [r7, #28]
    e7fe:	e01a      	b.n	e836 <_tcc_build_waves+0x7e>
		if (wav_cfg->wave_polarity[n]) {
    e800:	693a      	ldr	r2, [r7, #16]
    e802:	69fb      	ldr	r3, [r7, #28]
    e804:	18d3      	adds	r3, r2, r3
    e806:	3304      	adds	r3, #4
    e808:	781b      	ldrb	r3, [r3, #0]
    e80a:	2b00      	cmp	r3, #0
    e80c:	d010      	beq.n	e830 <_tcc_build_waves+0x78>
			if (n >= cc_num) {
    e80e:	2317      	movs	r3, #23
    e810:	18fb      	adds	r3, r7, r3
    e812:	781a      	ldrb	r2, [r3, #0]
    e814:	69fb      	ldr	r3, [r7, #28]
    e816:	429a      	cmp	r2, r3
    e818:	dc01      	bgt.n	e81e <_tcc_build_waves+0x66>
				return STATUS_ERR_INVALID_ARG;
    e81a:	2317      	movs	r3, #23
    e81c:	e012      	b.n	e844 <_tcc_build_waves+0x8c>
			}
			wave |= (TCC_WAVE_POL0 << n);
    e81e:	2380      	movs	r3, #128	; 0x80
    e820:	025a      	lsls	r2, r3, #9
    e822:	69fb      	ldr	r3, [r7, #28]
    e824:	409a      	lsls	r2, r3
    e826:	0013      	movs	r3, r2
    e828:	001a      	movs	r2, r3
    e82a:	69bb      	ldr	r3, [r7, #24]
    e82c:	4313      	orrs	r3, r2
    e82e:	61bb      	str	r3, [r7, #24]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    e830:	69fb      	ldr	r3, [r7, #28]
    e832:	3301      	adds	r3, #1
    e834:	61fb      	str	r3, [r7, #28]
    e836:	69fb      	ldr	r3, [r7, #28]
    e838:	2b03      	cmp	r3, #3
    e83a:	dde1      	ble.n	e800 <_tcc_build_waves+0x48>
		}
	}

	value_buffer[0] = wave;
    e83c:	687b      	ldr	r3, [r7, #4]
    e83e:	69ba      	ldr	r2, [r7, #24]
    e840:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    e842:	2300      	movs	r3, #0
}
    e844:	0018      	movs	r0, r3
    e846:	46bd      	mov	sp, r7
    e848:	b008      	add	sp, #32
    e84a:	bd80      	pop	{r7, pc}
    e84c:	000191b0 	.word	0x000191b0

0000e850 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    e850:	b590      	push	{r4, r7, lr}
    e852:	b091      	sub	sp, #68	; 0x44
    e854:	af00      	add	r7, sp, #0
    e856:	60f8      	str	r0, [r7, #12]
    e858:	60b9      	str	r1, [r7, #8]
    e85a:	607a      	str	r2, [r7, #4]
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    e85c:	233b      	movs	r3, #59	; 0x3b
    e85e:	18fc      	adds	r4, r7, r3
    e860:	68bb      	ldr	r3, [r7, #8]
    e862:	0018      	movs	r0, r3
    e864:	4bc4      	ldr	r3, [pc, #784]	; (eb78 <tcc_init+0x328>)
    e866:	4798      	blx	r3
    e868:	0003      	movs	r3, r0
    e86a:	7023      	strb	r3, [r4, #0]

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    e86c:	233b      	movs	r3, #59	; 0x3b
    e86e:	18fb      	adds	r3, r7, r3
    e870:	781a      	ldrb	r2, [r3, #0]
    e872:	4bc2      	ldr	r3, [pc, #776]	; (eb7c <tcc_init+0x32c>)
    e874:	0092      	lsls	r2, r2, #2
    e876:	58d3      	ldr	r3, [r2, r3]
    e878:	0019      	movs	r1, r3
    e87a:	2002      	movs	r0, #2
    e87c:	4bc0      	ldr	r3, [pc, #768]	; (eb80 <tcc_init+0x330>)
    e87e:	4798      	blx	r3
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    e880:	68bb      	ldr	r3, [r7, #8]
    e882:	681b      	ldr	r3, [r3, #0]
    e884:	2202      	movs	r2, #2
    e886:	4013      	ands	r3, r2
    e888:	d001      	beq.n	e88e <tcc_init+0x3e>
		return STATUS_ERR_DENIED;
    e88a:	231c      	movs	r3, #28
    e88c:	e1be      	b.n	ec0c <tcc_init+0x3bc>
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    e88e:	68bb      	ldr	r3, [r7, #8]
    e890:	681b      	ldr	r3, [r3, #0]
    e892:	2201      	movs	r2, #1
    e894:	4013      	ands	r3, r2
    e896:	d001      	beq.n	e89c <tcc_init+0x4c>
		return STATUS_ERR_DENIED;
    e898:	231c      	movs	r3, #28
    e89a:	e1b7      	b.n	ec0c <tcc_init+0x3bc>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    e89c:	233b      	movs	r3, #59	; 0x3b
    e89e:	18fb      	adds	r3, r7, r3
    e8a0:	781a      	ldrb	r2, [r3, #0]
    e8a2:	4bb8      	ldr	r3, [pc, #736]	; (eb84 <tcc_init+0x334>)
    e8a4:	0092      	lsls	r2, r2, #2
    e8a6:	58d3      	ldr	r3, [r2, r3]
    e8a8:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check all counter values */
	if ((config->counter.count > count_max)
    e8aa:	687b      	ldr	r3, [r7, #4]
    e8ac:	681a      	ldr	r2, [r3, #0]
    e8ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    e8b0:	429a      	cmp	r2, r3
    e8b2:	d804      	bhi.n	e8be <tcc_init+0x6e>
		|| (config->counter.period > count_max)
    e8b4:	687b      	ldr	r3, [r7, #4]
    e8b6:	685a      	ldr	r2, [r3, #4]
    e8b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    e8ba:	429a      	cmp	r2, r3
    e8bc:	d901      	bls.n	e8c2 <tcc_init+0x72>
		) {
		return STATUS_ERR_INVALID_ARG;
    e8be:	2317      	movs	r3, #23
    e8c0:	e1a4      	b.n	ec0c <tcc_init+0x3bc>
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e8c2:	2300      	movs	r3, #0
    e8c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    e8c6:	e00e      	b.n	e8e6 <tcc_init+0x96>
		if ((config->compare.match[i] > count_max)
    e8c8:	687a      	ldr	r2, [r7, #4]
    e8ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8cc:	3306      	adds	r3, #6
    e8ce:	009b      	lsls	r3, r3, #2
    e8d0:	18d3      	adds	r3, r2, r3
    e8d2:	3304      	adds	r3, #4
    e8d4:	681a      	ldr	r2, [r3, #0]
    e8d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    e8d8:	429a      	cmp	r2, r3
    e8da:	d901      	bls.n	e8e0 <tcc_init+0x90>
			) {
			return STATUS_ERR_INVALID_ARG;
    e8dc:	2317      	movs	r3, #23
    e8de:	e195      	b.n	ec0c <tcc_init+0x3bc>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e8e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8e2:	3301      	adds	r3, #1
    e8e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    e8e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8e8:	2b03      	cmp	r3, #3
    e8ea:	dded      	ble.n	e8c8 <tcc_init+0x78>
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e8ec:	2300      	movs	r3, #0
    e8ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    e8f0:	e019      	b.n	e926 <tcc_init+0xd6>
		if (!config->pins.enable_wave_out_pin[i]) {
    e8f2:	687a      	ldr	r2, [r7, #4]
    e8f4:	2198      	movs	r1, #152	; 0x98
    e8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8f8:	18d3      	adds	r3, r2, r3
    e8fa:	185b      	adds	r3, r3, r1
    e8fc:	781b      	ldrb	r3, [r3, #0]
    e8fe:	2201      	movs	r2, #1
    e900:	4053      	eors	r3, r2
    e902:	b2db      	uxtb	r3, r3
    e904:	2b00      	cmp	r3, #0
    e906:	d10a      	bne.n	e91e <tcc_init+0xce>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    e908:	233b      	movs	r3, #59	; 0x3b
    e90a:	18fb      	adds	r3, r7, r3
    e90c:	781b      	ldrb	r3, [r3, #0]
    e90e:	4a9e      	ldr	r2, [pc, #632]	; (eb88 <tcc_init+0x338>)
    e910:	5cd3      	ldrb	r3, [r2, r3]
    e912:	001a      	movs	r2, r3
    e914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e916:	429a      	cmp	r2, r3
    e918:	dc02      	bgt.n	e920 <tcc_init+0xd0>
			return STATUS_ERR_INVALID_ARG;
    e91a:	2317      	movs	r3, #23
    e91c:	e176      	b.n	ec0c <tcc_init+0x3bc>
			continue;
    e91e:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e922:	3301      	adds	r3, #1
    e924:	63fb      	str	r3, [r7, #60]	; 0x3c
    e926:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e928:	2b07      	cmp	r3, #7
    e92a:	dde2      	ble.n	e8f2 <tcc_init+0xa2>
		}
	}

	/* CTRLA settings */
	uint32_t ctrla = 0;
    e92c:	2300      	movs	r3, #0
    e92e:	62fb      	str	r3, [r7, #44]	; 0x2c
	status = _tcc_build_ctrla(module_index, config, &ctrla);
    e930:	2333      	movs	r3, #51	; 0x33
    e932:	18fc      	adds	r4, r7, r3
    e934:	232c      	movs	r3, #44	; 0x2c
    e936:	18fa      	adds	r2, r7, r3
    e938:	6879      	ldr	r1, [r7, #4]
    e93a:	233b      	movs	r3, #59	; 0x3b
    e93c:	18fb      	adds	r3, r7, r3
    e93e:	781b      	ldrb	r3, [r3, #0]
    e940:	0018      	movs	r0, r3
    e942:	4b92      	ldr	r3, [pc, #584]	; (eb8c <tcc_init+0x33c>)
    e944:	4798      	blx	r3
    e946:	0003      	movs	r3, r0
    e948:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e94a:	2333      	movs	r3, #51	; 0x33
    e94c:	18fb      	adds	r3, r7, r3
    e94e:	781b      	ldrb	r3, [r3, #0]
    e950:	2b00      	cmp	r3, #0
    e952:	d003      	beq.n	e95c <tcc_init+0x10c>
		return status;
    e954:	2333      	movs	r3, #51	; 0x33
    e956:	18fb      	adds	r3, r7, r3
    e958:	781b      	ldrb	r3, [r3, #0]
    e95a:	e157      	b.n	ec0c <tcc_init+0x3bc>
	}

	/* CTRLB settings */
	uint8_t ctrlb;
	_tcc_build_ctrlb(module_index, config, &ctrlb);
    e95c:	232b      	movs	r3, #43	; 0x2b
    e95e:	18fa      	adds	r2, r7, r3
    e960:	6879      	ldr	r1, [r7, #4]
    e962:	233b      	movs	r3, #59	; 0x3b
    e964:	18fb      	adds	r3, r7, r3
    e966:	781b      	ldrb	r3, [r3, #0]
    e968:	0018      	movs	r0, r3
    e96a:	4b89      	ldr	r3, [pc, #548]	; (eb90 <tcc_init+0x340>)
    e96c:	4798      	blx	r3

	/* FAULTs settings */
	uint32_t faults[TCC_NUM_FAULTS];

	status = _tcc_build_faults(module_index, config, faults);
    e96e:	2333      	movs	r3, #51	; 0x33
    e970:	18fc      	adds	r4, r7, r3
    e972:	2320      	movs	r3, #32
    e974:	18fa      	adds	r2, r7, r3
    e976:	6879      	ldr	r1, [r7, #4]
    e978:	233b      	movs	r3, #59	; 0x3b
    e97a:	18fb      	adds	r3, r7, r3
    e97c:	781b      	ldrb	r3, [r3, #0]
    e97e:	0018      	movs	r0, r3
    e980:	4b84      	ldr	r3, [pc, #528]	; (eb94 <tcc_init+0x344>)
    e982:	4798      	blx	r3
    e984:	0003      	movs	r3, r0
    e986:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e988:	2333      	movs	r3, #51	; 0x33
    e98a:	18fb      	adds	r3, r7, r3
    e98c:	781b      	ldrb	r3, [r3, #0]
    e98e:	2b00      	cmp	r3, #0
    e990:	d003      	beq.n	e99a <tcc_init+0x14a>
		return status;
    e992:	2333      	movs	r3, #51	; 0x33
    e994:	18fb      	adds	r3, r7, r3
    e996:	781b      	ldrb	r3, [r3, #0]
    e998:	e138      	b.n	ec0c <tcc_init+0x3bc>
	}

	/* DRVCTRL */
	uint32_t drvctrl = 0;
    e99a:	2300      	movs	r3, #0
    e99c:	61fb      	str	r3, [r7, #28]

	status = _tcc_build_drvctrl(module_index, config, &drvctrl);
    e99e:	2333      	movs	r3, #51	; 0x33
    e9a0:	18fc      	adds	r4, r7, r3
    e9a2:	231c      	movs	r3, #28
    e9a4:	18fa      	adds	r2, r7, r3
    e9a6:	6879      	ldr	r1, [r7, #4]
    e9a8:	233b      	movs	r3, #59	; 0x3b
    e9aa:	18fb      	adds	r3, r7, r3
    e9ac:	781b      	ldrb	r3, [r3, #0]
    e9ae:	0018      	movs	r0, r3
    e9b0:	4b79      	ldr	r3, [pc, #484]	; (eb98 <tcc_init+0x348>)
    e9b2:	4798      	blx	r3
    e9b4:	0003      	movs	r3, r0
    e9b6:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e9b8:	2333      	movs	r3, #51	; 0x33
    e9ba:	18fb      	adds	r3, r7, r3
    e9bc:	781b      	ldrb	r3, [r3, #0]
    e9be:	2b00      	cmp	r3, #0
    e9c0:	d003      	beq.n	e9ca <tcc_init+0x17a>
		return status;
    e9c2:	2333      	movs	r3, #51	; 0x33
    e9c4:	18fb      	adds	r3, r7, r3
    e9c6:	781b      	ldrb	r3, [r3, #0]
    e9c8:	e120      	b.n	ec0c <tcc_init+0x3bc>
	}

	/* WAVE */
	uint32_t waves[1];

	status = _tcc_build_waves(module_index, config, waves);
    e9ca:	2333      	movs	r3, #51	; 0x33
    e9cc:	18fc      	adds	r4, r7, r3
    e9ce:	2318      	movs	r3, #24
    e9d0:	18fa      	adds	r2, r7, r3
    e9d2:	6879      	ldr	r1, [r7, #4]
    e9d4:	233b      	movs	r3, #59	; 0x3b
    e9d6:	18fb      	adds	r3, r7, r3
    e9d8:	781b      	ldrb	r3, [r3, #0]
    e9da:	0018      	movs	r0, r3
    e9dc:	4b6f      	ldr	r3, [pc, #444]	; (eb9c <tcc_init+0x34c>)
    e9de:	4798      	blx	r3
    e9e0:	0003      	movs	r3, r0
    e9e2:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e9e4:	2333      	movs	r3, #51	; 0x33
    e9e6:	18fb      	adds	r3, r7, r3
    e9e8:	781b      	ldrb	r3, [r3, #0]
    e9ea:	2b00      	cmp	r3, #0
    e9ec:	d003      	beq.n	e9f6 <tcc_init+0x1a6>
		return status;
    e9ee:	2333      	movs	r3, #51	; 0x33
    e9f0:	18fb      	adds	r3, r7, r3
    e9f2:	781b      	ldrb	r3, [r3, #0]
    e9f4:	e10a      	b.n	ec0c <tcc_init+0x3bc>
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    e9f6:	2300      	movs	r3, #0
    e9f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    e9fa:	e009      	b.n	ea10 <tcc_init+0x1c0>
		module_inst->callback[i] = NULL;
    e9fc:	68fa      	ldr	r2, [r7, #12]
    e9fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea00:	009b      	lsls	r3, r3, #2
    ea02:	18d3      	adds	r3, r2, r3
    ea04:	3304      	adds	r3, #4
    ea06:	2200      	movs	r2, #0
    ea08:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    ea0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea0c:	3301      	adds	r3, #1
    ea0e:	63fb      	str	r3, [r7, #60]	; 0x3c
    ea10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea12:	2b0b      	cmp	r3, #11
    ea14:	ddf2      	ble.n	e9fc <tcc_init+0x1ac>
	}
	module_inst->register_callback_mask = 0;
    ea16:	68fb      	ldr	r3, [r7, #12]
    ea18:	2200      	movs	r2, #0
    ea1a:	635a      	str	r2, [r3, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    ea1c:	68fb      	ldr	r3, [r7, #12]
    ea1e:	2200      	movs	r2, #0
    ea20:	639a      	str	r2, [r3, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    ea22:	233b      	movs	r3, #59	; 0x3b
    ea24:	18fb      	adds	r3, r7, r3
    ea26:	781a      	ldrb	r2, [r3, #0]
    ea28:	4b5d      	ldr	r3, [pc, #372]	; (eba0 <tcc_init+0x350>)
    ea2a:	0092      	lsls	r2, r2, #2
    ea2c:	68f9      	ldr	r1, [r7, #12]
    ea2e:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    ea30:	68fb      	ldr	r3, [r7, #12]
    ea32:	68ba      	ldr	r2, [r7, #8]
    ea34:	601a      	str	r2, [r3, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    ea36:	687b      	ldr	r3, [r7, #4]
    ea38:	22a0      	movs	r2, #160	; 0xa0
    ea3a:	5c99      	ldrb	r1, [r3, r2]
    ea3c:	68fb      	ldr	r3, [r7, #12]
    ea3e:	223c      	movs	r2, #60	; 0x3c
    ea40:	5499      	strb	r1, [r3, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    ea42:	2314      	movs	r3, #20
    ea44:	18fb      	adds	r3, r7, r3
    ea46:	0018      	movs	r0, r3
    ea48:	4b56      	ldr	r3, [pc, #344]	; (eba4 <tcc_init+0x354>)
    ea4a:	4798      	blx	r3
	gclk_chan_config.source_generator = config->counter.clock_source;
    ea4c:	687b      	ldr	r3, [r7, #4]
    ea4e:	7a9a      	ldrb	r2, [r3, #10]
    ea50:	2314      	movs	r3, #20
    ea52:	18fb      	adds	r3, r7, r3
    ea54:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    ea56:	233b      	movs	r3, #59	; 0x3b
    ea58:	18fb      	adds	r3, r7, r3
    ea5a:	781b      	ldrb	r3, [r3, #0]
    ea5c:	4a52      	ldr	r2, [pc, #328]	; (eba8 <tcc_init+0x358>)
    ea5e:	5cd3      	ldrb	r3, [r2, r3]
    ea60:	2214      	movs	r2, #20
    ea62:	18ba      	adds	r2, r7, r2
    ea64:	0011      	movs	r1, r2
    ea66:	0018      	movs	r0, r3
    ea68:	4b50      	ldr	r3, [pc, #320]	; (ebac <tcc_init+0x35c>)
    ea6a:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    ea6c:	233b      	movs	r3, #59	; 0x3b
    ea6e:	18fb      	adds	r3, r7, r3
    ea70:	781b      	ldrb	r3, [r3, #0]
    ea72:	4a4d      	ldr	r2, [pc, #308]	; (eba8 <tcc_init+0x358>)
    ea74:	5cd3      	ldrb	r3, [r2, r3]
    ea76:	0018      	movs	r0, r3
    ea78:	4b4d      	ldr	r3, [pc, #308]	; (ebb0 <tcc_init+0x360>)
    ea7a:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    ea7c:	2300      	movs	r3, #0
    ea7e:	63fb      	str	r3, [r7, #60]	; 0x3c
    ea80:	e02d      	b.n	eade <tcc_init+0x28e>
		if (!config->pins.enable_wave_out_pin[i]) {
    ea82:	687a      	ldr	r2, [r7, #4]
    ea84:	2198      	movs	r1, #152	; 0x98
    ea86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea88:	18d3      	adds	r3, r2, r3
    ea8a:	185b      	adds	r3, r3, r1
    ea8c:	781b      	ldrb	r3, [r3, #0]
    ea8e:	2201      	movs	r2, #1
    ea90:	4053      	eors	r3, r2
    ea92:	b2db      	uxtb	r3, r3
    ea94:	2b00      	cmp	r3, #0
    ea96:	d11e      	bne.n	ead6 <tcc_init+0x286>
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
    ea98:	2310      	movs	r3, #16
    ea9a:	18fb      	adds	r3, r7, r3
    ea9c:	0018      	movs	r0, r3
    ea9e:	4b45      	ldr	r3, [pc, #276]	; (ebb4 <tcc_init+0x364>)
    eaa0:	4798      	blx	r3
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    eaa2:	687b      	ldr	r3, [r7, #4]
    eaa4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    eaa6:	321e      	adds	r2, #30
    eaa8:	0092      	lsls	r2, r2, #2
    eaaa:	58d3      	ldr	r3, [r2, r3]
    eaac:	b2da      	uxtb	r2, r3
    eaae:	2310      	movs	r3, #16
    eab0:	18fb      	adds	r3, r7, r3
    eab2:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    eab4:	2310      	movs	r3, #16
    eab6:	18fb      	adds	r3, r7, r3
    eab8:	2201      	movs	r2, #1
    eaba:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pins.wave_out_pin[i], &pin_config);
    eabc:	687b      	ldr	r3, [r7, #4]
    eabe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    eac0:	3216      	adds	r2, #22
    eac2:	0092      	lsls	r2, r2, #2
    eac4:	58d3      	ldr	r3, [r2, r3]
		system_pinmux_pin_set_config(
    eac6:	b2db      	uxtb	r3, r3
    eac8:	2210      	movs	r2, #16
    eaca:	18ba      	adds	r2, r7, r2
    eacc:	0011      	movs	r1, r2
    eace:	0018      	movs	r0, r3
    ead0:	4b39      	ldr	r3, [pc, #228]	; (ebb8 <tcc_init+0x368>)
    ead2:	4798      	blx	r3
    ead4:	e000      	b.n	ead8 <tcc_init+0x288>
			continue;
    ead6:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    ead8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    eada:	3301      	adds	r3, #1
    eadc:	63fb      	str	r3, [r7, #60]	; 0x3c
    eade:	233b      	movs	r3, #59	; 0x3b
    eae0:	18fb      	adds	r3, r7, r3
    eae2:	781b      	ldrb	r3, [r3, #0]
    eae4:	4a28      	ldr	r2, [pc, #160]	; (eb88 <tcc_init+0x338>)
    eae6:	5cd3      	ldrb	r3, [r2, r3]
    eae8:	001a      	movs	r2, r3
    eaea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    eaec:	429a      	cmp	r2, r3
    eaee:	dcc8      	bgt.n	ea82 <tcc_init+0x232>
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    eaf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    eaf2:	68bb      	ldr	r3, [r7, #8]
    eaf4:	601a      	str	r2, [r3, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    eaf6:	46c0      	nop			; (mov r8, r8)
    eaf8:	68bb      	ldr	r3, [r7, #8]
    eafa:	689b      	ldr	r3, [r3, #8]
    eafc:	2204      	movs	r2, #4
    eafe:	4013      	ands	r3, r2
    eb00:	d1fa      	bne.n	eaf8 <tcc_init+0x2a8>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    eb02:	68bb      	ldr	r3, [r7, #8]
    eb04:	22ff      	movs	r2, #255	; 0xff
    eb06:	711a      	strb	r2, [r3, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    eb08:	46c0      	nop			; (mov r8, r8)
    eb0a:	68bb      	ldr	r3, [r7, #8]
    eb0c:	689b      	ldr	r3, [r3, #8]
    eb0e:	2204      	movs	r2, #4
    eb10:	4013      	ands	r3, r2
    eb12:	d1fa      	bne.n	eb0a <tcc_init+0x2ba>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    eb14:	232b      	movs	r3, #43	; 0x2b
    eb16:	18fb      	adds	r3, r7, r3
    eb18:	781a      	ldrb	r2, [r3, #0]
    eb1a:	68bb      	ldr	r3, [r7, #8]
    eb1c:	715a      	strb	r2, [r3, #5]

	hw->FCTRLA.reg = faults[0];
    eb1e:	2320      	movs	r3, #32
    eb20:	18fb      	adds	r3, r7, r3
    eb22:	681a      	ldr	r2, [r3, #0]
    eb24:	68bb      	ldr	r3, [r7, #8]
    eb26:	60da      	str	r2, [r3, #12]
	hw->FCTRLB.reg = faults[1];
    eb28:	2320      	movs	r3, #32
    eb2a:	18fb      	adds	r3, r7, r3
    eb2c:	685a      	ldr	r2, [r3, #4]
    eb2e:	68bb      	ldr	r3, [r7, #8]
    eb30:	611a      	str	r2, [r3, #16]

	hw->DRVCTRL.reg = drvctrl;
    eb32:	69fa      	ldr	r2, [r7, #28]
    eb34:	68bb      	ldr	r3, [r7, #8]
    eb36:	619a      	str	r2, [r3, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    eb38:	46c0      	nop			; (mov r8, r8)
    eb3a:	68bb      	ldr	r3, [r7, #8]
    eb3c:	689b      	ldr	r3, [r3, #8]
    eb3e:	4a1f      	ldr	r2, [pc, #124]	; (ebbc <tcc_init+0x36c>)
    eb40:	4013      	ands	r3, r2
    eb42:	d1fa      	bne.n	eb3a <tcc_init+0x2ea>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    eb44:	69ba      	ldr	r2, [r7, #24]
    eb46:	68bb      	ldr	r3, [r7, #8]
    eb48:	63da      	str	r2, [r3, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    eb4a:	46c0      	nop			; (mov r8, r8)
    eb4c:	68bb      	ldr	r3, [r7, #8]
    eb4e:	689b      	ldr	r3, [r3, #8]
    eb50:	2210      	movs	r2, #16
    eb52:	4013      	ands	r3, r2
    eb54:	d1fa      	bne.n	eb4c <tcc_init+0x2fc>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    eb56:	687b      	ldr	r3, [r7, #4]
    eb58:	681a      	ldr	r2, [r3, #0]
    eb5a:	68bb      	ldr	r3, [r7, #8]
    eb5c:	635a      	str	r2, [r3, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    eb5e:	46c0      	nop			; (mov r8, r8)
    eb60:	68bb      	ldr	r3, [r7, #8]
    eb62:	689b      	ldr	r3, [r3, #8]
    eb64:	4a16      	ldr	r2, [pc, #88]	; (ebc0 <tcc_init+0x370>)
    eb66:	4013      	ands	r3, r2
    eb68:	d1fa      	bne.n	eb60 <tcc_init+0x310>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    eb6a:	687b      	ldr	r3, [r7, #4]
    eb6c:	685a      	ldr	r2, [r3, #4]
    eb6e:	68bb      	ldr	r3, [r7, #8]
    eb70:	641a      	str	r2, [r3, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    eb72:	2300      	movs	r3, #0
    eb74:	63fb      	str	r3, [r7, #60]	; 0x3c
    eb76:	e03f      	b.n	ebf8 <tcc_init+0x3a8>
    eb78:	0000e1b9 	.word	0x0000e1b9
    eb7c:	00019198 	.word	0x00019198
    eb80:	0000e135 	.word	0x0000e135
    eb84:	000191a4 	.word	0x000191a4
    eb88:	000191b4 	.word	0x000191b4
    eb8c:	0000e4c5 	.word	0x0000e4c5
    eb90:	0000e569 	.word	0x0000e569
    eb94:	0000e5c5 	.word	0x0000e5c5
    eb98:	0000e6e1 	.word	0x0000e6e1
    eb9c:	0000e7b9 	.word	0x0000e7b9
    eba0:	20000510 	.word	0x20000510
    eba4:	0000e11d 	.word	0x0000e11d
    eba8:	00019194 	.word	0x00019194
    ebac:	00014f95 	.word	0x00014f95
    ebb0:	00014fd9 	.word	0x00014fd9
    ebb4:	0000e191 	.word	0x0000e191
    ebb8:	00015281 	.word	0x00015281
    ebbc:	00020040 	.word	0x00020040
    ebc0:	00040080 	.word	0x00040080
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
		while (hw->SYNCBUSY.reg & (
    ebc4:	46c0      	nop			; (mov r8, r8)
    ebc6:	68bb      	ldr	r3, [r7, #8]
    ebc8:	689b      	ldr	r3, [r3, #8]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    ebca:	4912      	ldr	r1, [pc, #72]	; (ec14 <tcc_init+0x3c4>)
    ebcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    ebce:	4091      	lsls	r1, r2
    ebd0:	000a      	movs	r2, r1
		while (hw->SYNCBUSY.reg & (
    ebd2:	4013      	ands	r3, r2
    ebd4:	d1f7      	bne.n	ebc6 <tcc_init+0x376>
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    ebd6:	687a      	ldr	r2, [r7, #4]
    ebd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ebda:	3306      	adds	r3, #6
    ebdc:	009b      	lsls	r3, r3, #2
    ebde:	18d3      	adds	r3, r2, r3
    ebe0:	3304      	adds	r3, #4
    ebe2:	681a      	ldr	r2, [r3, #0]
    ebe4:	68b9      	ldr	r1, [r7, #8]
    ebe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ebe8:	3310      	adds	r3, #16
    ebea:	009b      	lsls	r3, r3, #2
    ebec:	18cb      	adds	r3, r1, r3
    ebee:	3304      	adds	r3, #4
    ebf0:	601a      	str	r2, [r3, #0]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    ebf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ebf4:	3301      	adds	r3, #1
    ebf6:	63fb      	str	r3, [r7, #60]	; 0x3c
    ebf8:	233b      	movs	r3, #59	; 0x3b
    ebfa:	18fb      	adds	r3, r7, r3
    ebfc:	781b      	ldrb	r3, [r3, #0]
    ebfe:	4a06      	ldr	r2, [pc, #24]	; (ec18 <tcc_init+0x3c8>)
    ec00:	5cd3      	ldrb	r3, [r2, r3]
    ec02:	001a      	movs	r2, r3
    ec04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ec06:	429a      	cmp	r2, r3
    ec08:	dcdc      	bgt.n	ebc4 <tcc_init+0x374>
	}

	return STATUS_OK;
    ec0a:	2300      	movs	r3, #0
}
    ec0c:	0018      	movs	r0, r3
    ec0e:	46bd      	mov	sp, r7
    ec10:	b011      	add	sp, #68	; 0x44
    ec12:	bd90      	pop	{r4, r7, pc}
    ec14:	00080100 	.word	0x00080100
    ec18:	000191b0 	.word	0x000191b0

0000ec1c <system_interrupt_enable>:
{
    ec1c:	b580      	push	{r7, lr}
    ec1e:	b082      	sub	sp, #8
    ec20:	af00      	add	r7, sp, #0
    ec22:	0002      	movs	r2, r0
    ec24:	1dfb      	adds	r3, r7, #7
    ec26:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    ec28:	4b06      	ldr	r3, [pc, #24]	; (ec44 <system_interrupt_enable+0x28>)
    ec2a:	1dfa      	adds	r2, r7, #7
    ec2c:	7812      	ldrb	r2, [r2, #0]
    ec2e:	0011      	movs	r1, r2
    ec30:	221f      	movs	r2, #31
    ec32:	400a      	ands	r2, r1
    ec34:	2101      	movs	r1, #1
    ec36:	4091      	lsls	r1, r2
    ec38:	000a      	movs	r2, r1
    ec3a:	601a      	str	r2, [r3, #0]
}
    ec3c:	46c0      	nop			; (mov r8, r8)
    ec3e:	46bd      	mov	sp, r7
    ec40:	b002      	add	sp, #8
    ec42:	bd80      	pop	{r7, pc}
    ec44:	e000e100 	.word	0xe000e100

0000ec48 <_tcc_interrupt_get_interrupt_vector>:
 *
 * \return Interrupt vector for of the given TCC module instance.
 */
static enum system_interrupt_vector _tcc_interrupt_get_interrupt_vector(
		uint32_t inst_num)
{
    ec48:	b580      	push	{r7, lr}
    ec4a:	b082      	sub	sp, #8
    ec4c:	af00      	add	r7, sp, #0
    ec4e:	6078      	str	r0, [r7, #4]
	static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = {
		MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0)
	};

	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    ec50:	4a04      	ldr	r2, [pc, #16]	; (ec64 <_tcc_interrupt_get_interrupt_vector+0x1c>)
    ec52:	687b      	ldr	r3, [r7, #4]
    ec54:	18d3      	adds	r3, r2, r3
    ec56:	781b      	ldrb	r3, [r3, #0]
    ec58:	b25b      	sxtb	r3, r3
}
    ec5a:	0018      	movs	r0, r3
    ec5c:	46bd      	mov	sp, r7
    ec5e:	b002      	add	sp, #8
    ec60:	bd80      	pop	{r7, pc}
    ec62:	46c0      	nop			; (mov r8, r8)
    ec64:	20000004 	.word	0x20000004

0000ec68 <tcc_register_callback>:
 */
enum status_code tcc_register_callback(
		struct tcc_module *const module,
		tcc_callback_t callback_func,
		const enum tcc_callback callback_type)
{
    ec68:	b580      	push	{r7, lr}
    ec6a:	b084      	sub	sp, #16
    ec6c:	af00      	add	r7, sp, #0
    ec6e:	60f8      	str	r0, [r7, #12]
    ec70:	60b9      	str	r1, [r7, #8]
    ec72:	1dfb      	adds	r3, r7, #7
    ec74:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    ec76:	1dfb      	adds	r3, r7, #7
    ec78:	781b      	ldrb	r3, [r3, #0]
    ec7a:	68fa      	ldr	r2, [r7, #12]
    ec7c:	009b      	lsls	r3, r3, #2
    ec7e:	18d3      	adds	r3, r2, r3
    ec80:	3304      	adds	r3, #4
    ec82:	68ba      	ldr	r2, [r7, #8]
    ec84:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    ec86:	68fb      	ldr	r3, [r7, #12]
    ec88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    ec8a:	1dfb      	adds	r3, r7, #7
    ec8c:	7819      	ldrb	r1, [r3, #0]
    ec8e:	4b05      	ldr	r3, [pc, #20]	; (eca4 <tcc_register_callback+0x3c>)
    ec90:	0089      	lsls	r1, r1, #2
    ec92:	58cb      	ldr	r3, [r1, r3]
    ec94:	431a      	orrs	r2, r3
    ec96:	68fb      	ldr	r3, [r7, #12]
    ec98:	635a      	str	r2, [r3, #52]	; 0x34

	return STATUS_OK;
    ec9a:	2300      	movs	r3, #0
}
    ec9c:	0018      	movs	r0, r3
    ec9e:	46bd      	mov	sp, r7
    eca0:	b004      	add	sp, #16
    eca2:	bd80      	pop	{r7, pc}
    eca4:	000191b8 	.word	0x000191b8

0000eca8 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    eca8:	b580      	push	{r7, lr}
    ecaa:	b082      	sub	sp, #8
    ecac:	af00      	add	r7, sp, #0
    ecae:	6078      	str	r0, [r7, #4]
    ecb0:	000a      	movs	r2, r1
    ecb2:	1cfb      	adds	r3, r7, #3
    ecb4:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    ecb6:	687b      	ldr	r3, [r7, #4]
    ecb8:	681b      	ldr	r3, [r3, #0]
    ecba:	0018      	movs	r0, r3
    ecbc:	4b0f      	ldr	r3, [pc, #60]	; (ecfc <tcc_enable_callback+0x54>)
    ecbe:	4798      	blx	r3
    ecc0:	0003      	movs	r3, r0
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
    ecc2:	0018      	movs	r0, r3
    ecc4:	4b0e      	ldr	r3, [pc, #56]	; (ed00 <tcc_enable_callback+0x58>)
    ecc6:	4798      	blx	r3
    ecc8:	0003      	movs	r3, r0
    ecca:	0018      	movs	r0, r3
    eccc:	4b0d      	ldr	r3, [pc, #52]	; (ed04 <tcc_enable_callback+0x5c>)
    ecce:	4798      	blx	r3

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    ecd0:	687b      	ldr	r3, [r7, #4]
    ecd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    ecd4:	1cfb      	adds	r3, r7, #3
    ecd6:	7819      	ldrb	r1, [r3, #0]
    ecd8:	4b0b      	ldr	r3, [pc, #44]	; (ed08 <tcc_enable_callback+0x60>)
    ecda:	0089      	lsls	r1, r1, #2
    ecdc:	58cb      	ldr	r3, [r1, r3]
    ecde:	431a      	orrs	r2, r3
    ece0:	687b      	ldr	r3, [r7, #4]
    ece2:	639a      	str	r2, [r3, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    ece4:	687b      	ldr	r3, [r7, #4]
    ece6:	681b      	ldr	r3, [r3, #0]
    ece8:	1cfa      	adds	r2, r7, #3
    ecea:	7811      	ldrb	r1, [r2, #0]
    ecec:	4a06      	ldr	r2, [pc, #24]	; (ed08 <tcc_enable_callback+0x60>)
    ecee:	0089      	lsls	r1, r1, #2
    ecf0:	588a      	ldr	r2, [r1, r2]
    ecf2:	629a      	str	r2, [r3, #40]	; 0x28
}
    ecf4:	46c0      	nop			; (mov r8, r8)
    ecf6:	46bd      	mov	sp, r7
    ecf8:	b002      	add	sp, #8
    ecfa:	bd80      	pop	{r7, pc}
    ecfc:	0000e1b9 	.word	0x0000e1b9
    ed00:	0000ec49 	.word	0x0000ec49
    ed04:	0000ec1d 	.word	0x0000ec1d
    ed08:	000191b8 	.word	0x000191b8

0000ed0c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    ed0c:	b580      	push	{r7, lr}
    ed0e:	af00      	add	r7, sp, #0
    ed10:	2000      	movs	r0, #0
    ed12:	4b02      	ldr	r3, [pc, #8]	; (ed1c <TCC0_Handler+0x10>)
    ed14:	4798      	blx	r3
    ed16:	46c0      	nop			; (mov r8, r8)
    ed18:	46bd      	mov	sp, r7
    ed1a:	bd80      	pop	{r7, pc}
    ed1c:	0000ed49 	.word	0x0000ed49

0000ed20 <TCC1_Handler>:
    ed20:	b580      	push	{r7, lr}
    ed22:	af00      	add	r7, sp, #0
    ed24:	2001      	movs	r0, #1
    ed26:	4b02      	ldr	r3, [pc, #8]	; (ed30 <TCC1_Handler+0x10>)
    ed28:	4798      	blx	r3
    ed2a:	46c0      	nop			; (mov r8, r8)
    ed2c:	46bd      	mov	sp, r7
    ed2e:	bd80      	pop	{r7, pc}
    ed30:	0000ed49 	.word	0x0000ed49

0000ed34 <TCC2_Handler>:
    ed34:	b580      	push	{r7, lr}
    ed36:	af00      	add	r7, sp, #0
    ed38:	2002      	movs	r0, #2
    ed3a:	4b02      	ldr	r3, [pc, #8]	; (ed44 <TCC2_Handler+0x10>)
    ed3c:	4798      	blx	r3
    ed3e:	46c0      	nop			; (mov r8, r8)
    ed40:	46bd      	mov	sp, r7
    ed42:	bd80      	pop	{r7, pc}
    ed44:	0000ed49 	.word	0x0000ed49

0000ed48 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    ed48:	b580      	push	{r7, lr}
    ed4a:	b086      	sub	sp, #24
    ed4c:	af00      	add	r7, sp, #0
    ed4e:	0002      	movs	r2, r0
    ed50:	1dfb      	adds	r3, r7, #7
    ed52:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    ed54:	1dfb      	adds	r3, r7, #7
    ed56:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    ed58:	4b18      	ldr	r3, [pc, #96]	; (edbc <_tcc_interrupt_handler+0x74>)
    ed5a:	0092      	lsls	r2, r2, #2
    ed5c:	58d3      	ldr	r3, [r2, r3]
    ed5e:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    ed60:	693b      	ldr	r3, [r7, #16]
    ed62:	681b      	ldr	r3, [r3, #0]
    ed64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    ed66:	693b      	ldr	r3, [r7, #16]
    ed68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    ed6a:	401a      	ands	r2, r3
			module->enable_callback_mask);
    ed6c:	693b      	ldr	r3, [r7, #16]
    ed6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    ed70:	4013      	ands	r3, r2
    ed72:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    ed74:	2300      	movs	r3, #0
    ed76:	617b      	str	r3, [r7, #20]
    ed78:	e019      	b.n	edae <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    ed7a:	4b11      	ldr	r3, [pc, #68]	; (edc0 <_tcc_interrupt_handler+0x78>)
    ed7c:	697a      	ldr	r2, [r7, #20]
    ed7e:	0092      	lsls	r2, r2, #2
    ed80:	58d3      	ldr	r3, [r2, r3]
    ed82:	68fa      	ldr	r2, [r7, #12]
    ed84:	4013      	ands	r3, r2
    ed86:	d00f      	beq.n	eda8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    ed88:	693a      	ldr	r2, [r7, #16]
    ed8a:	697b      	ldr	r3, [r7, #20]
    ed8c:	009b      	lsls	r3, r3, #2
    ed8e:	18d3      	adds	r3, r2, r3
    ed90:	3304      	adds	r3, #4
    ed92:	681b      	ldr	r3, [r3, #0]
    ed94:	693a      	ldr	r2, [r7, #16]
    ed96:	0010      	movs	r0, r2
    ed98:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    ed9a:	693b      	ldr	r3, [r7, #16]
    ed9c:	681b      	ldr	r3, [r3, #0]
    ed9e:	4a08      	ldr	r2, [pc, #32]	; (edc0 <_tcc_interrupt_handler+0x78>)
    eda0:	6979      	ldr	r1, [r7, #20]
    eda2:	0089      	lsls	r1, r1, #2
    eda4:	588a      	ldr	r2, [r1, r2]
    eda6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    eda8:	697b      	ldr	r3, [r7, #20]
    edaa:	3301      	adds	r3, #1
    edac:	617b      	str	r3, [r7, #20]
    edae:	697b      	ldr	r3, [r7, #20]
    edb0:	2b0b      	cmp	r3, #11
    edb2:	dde2      	ble.n	ed7a <_tcc_interrupt_handler+0x32>
		}
	}
}
    edb4:	46c0      	nop			; (mov r8, r8)
    edb6:	46bd      	mov	sp, r7
    edb8:	b006      	add	sp, #24
    edba:	bd80      	pop	{r7, pc}
    edbc:	20000510 	.word	0x20000510
    edc0:	000191b8 	.word	0x000191b8

0000edc4 <http_client_get_config_defaults>:
 * So it needed reference to HTTP client module instance.
 */
static struct http_client_module *module_ref_inst[TCP_SOCK_MAX] = {NULL,};

void http_client_get_config_defaults(struct http_client_config *const config)
{
    edc4:	b580      	push	{r7, lr}
    edc6:	b082      	sub	sp, #8
    edc8:	af00      	add	r7, sp, #0
    edca:	6078      	str	r0, [r7, #4]
	config->port = 80;
    edcc:	687b      	ldr	r3, [r7, #4]
    edce:	2250      	movs	r2, #80	; 0x50
    edd0:	801a      	strh	r2, [r3, #0]
	config->tls = 0;
    edd2:	687b      	ldr	r3, [r7, #4]
    edd4:	2200      	movs	r2, #0
    edd6:	709a      	strb	r2, [r3, #2]
	config->timeout = 20000;
    edd8:	687b      	ldr	r3, [r7, #4]
    edda:	4a0b      	ldr	r2, [pc, #44]	; (ee08 <http_client_get_config_defaults+0x44>)
    eddc:	811a      	strh	r2, [r3, #8]
	config->timer_inst = NULL;
    edde:	687b      	ldr	r3, [r7, #4]
    ede0:	2200      	movs	r2, #0
    ede2:	605a      	str	r2, [r3, #4]
	config->recv_buffer = NULL;
    ede4:	687b      	ldr	r3, [r7, #4]
    ede6:	2200      	movs	r2, #0
    ede8:	60da      	str	r2, [r3, #12]
	config->recv_buffer_size = 256;
    edea:	687b      	ldr	r3, [r7, #4]
    edec:	2280      	movs	r2, #128	; 0x80
    edee:	0052      	lsls	r2, r2, #1
    edf0:	611a      	str	r2, [r3, #16]
	config->send_buffer_size = MIN_SEND_BUFFER_SIZE;
    edf2:	687b      	ldr	r3, [r7, #4]
    edf4:	2252      	movs	r2, #82	; 0x52
    edf6:	615a      	str	r2, [r3, #20]
	config->user_agent = DEFAULT_USER_AGENT;
    edf8:	687b      	ldr	r3, [r7, #4]
    edfa:	4a04      	ldr	r2, [pc, #16]	; (ee0c <http_client_get_config_defaults+0x48>)
    edfc:	619a      	str	r2, [r3, #24]
}
    edfe:	46c0      	nop			; (mov r8, r8)
    ee00:	46bd      	mov	sp, r7
    ee02:	b002      	add	sp, #8
    ee04:	bd80      	pop	{r7, pc}
    ee06:	46c0      	nop			; (mov r8, r8)
    ee08:	00004e20 	.word	0x00004e20
    ee0c:	000191e8 	.word	0x000191e8

0000ee10 <http_client_init>:

int http_client_init(struct http_client_module *const module, struct http_client_config *config)
{
    ee10:	b590      	push	{r4, r7, lr}
    ee12:	b083      	sub	sp, #12
    ee14:	af00      	add	r7, sp, #0
    ee16:	6078      	str	r0, [r7, #4]
    ee18:	6039      	str	r1, [r7, #0]
	/* Checks the parameters. */
	if (module == NULL || config == NULL) {
    ee1a:	687b      	ldr	r3, [r7, #4]
    ee1c:	2b00      	cmp	r3, #0
    ee1e:	d002      	beq.n	ee26 <http_client_init+0x16>
    ee20:	683b      	ldr	r3, [r7, #0]
    ee22:	2b00      	cmp	r3, #0
    ee24:	d102      	bne.n	ee2c <http_client_init+0x1c>
		return -EINVAL;
    ee26:	2316      	movs	r3, #22
    ee28:	425b      	negs	r3, r3
    ee2a:	e058      	b.n	eede <http_client_init+0xce>
	}

	if (config->recv_buffer_size == 0) {
    ee2c:	683b      	ldr	r3, [r7, #0]
    ee2e:	691b      	ldr	r3, [r3, #16]
    ee30:	2b00      	cmp	r3, #0
    ee32:	d102      	bne.n	ee3a <http_client_init+0x2a>
		return -EINVAL;
    ee34:	2316      	movs	r3, #22
    ee36:	425b      	negs	r3, r3
    ee38:	e051      	b.n	eede <http_client_init+0xce>
	}

	if (config->timer_inst == NULL) {
    ee3a:	683b      	ldr	r3, [r7, #0]
    ee3c:	685b      	ldr	r3, [r3, #4]
    ee3e:	2b00      	cmp	r3, #0
    ee40:	d102      	bne.n	ee48 <http_client_init+0x38>
		return -EINVAL;
    ee42:	2316      	movs	r3, #22
    ee44:	425b      	negs	r3, r3
    ee46:	e04a      	b.n	eede <http_client_init+0xce>
	}

	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
    ee48:	683b      	ldr	r3, [r7, #0]
    ee4a:	695b      	ldr	r3, [r3, #20]
    ee4c:	2b51      	cmp	r3, #81	; 0x51
    ee4e:	d802      	bhi.n	ee56 <http_client_init+0x46>
		return -EINVAL;
    ee50:	2316      	movs	r3, #22
    ee52:	425b      	negs	r3, r3
    ee54:	e043      	b.n	eede <http_client_init+0xce>
	}

	memset(module, 0, sizeof(struct http_client_module));
    ee56:	687b      	ldr	r3, [r7, #4]
    ee58:	22e8      	movs	r2, #232	; 0xe8
    ee5a:	2100      	movs	r1, #0
    ee5c:	0018      	movs	r0, r3
    ee5e:	4b22      	ldr	r3, [pc, #136]	; (eee8 <http_client_init+0xd8>)
    ee60:	4798      	blx	r3
	memcpy(&module->config, config, sizeof(struct http_client_config));
    ee62:	687b      	ldr	r3, [r7, #4]
    ee64:	3350      	adds	r3, #80	; 0x50
    ee66:	6839      	ldr	r1, [r7, #0]
    ee68:	221c      	movs	r2, #28
    ee6a:	0018      	movs	r0, r3
    ee6c:	4b1f      	ldr	r3, [pc, #124]	; (eeec <http_client_init+0xdc>)
    ee6e:	4798      	blx	r3

	/* Allocate the buffer in the heap. */
	if (module->config.recv_buffer == NULL) {
    ee70:	687b      	ldr	r3, [r7, #4]
    ee72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    ee74:	2b00      	cmp	r3, #0
    ee76:	d115      	bne.n	eea4 <http_client_init+0x94>
		module->config.recv_buffer = malloc(config->recv_buffer_size);
    ee78:	683b      	ldr	r3, [r7, #0]
    ee7a:	691b      	ldr	r3, [r3, #16]
    ee7c:	0018      	movs	r0, r3
    ee7e:	4b1c      	ldr	r3, [pc, #112]	; (eef0 <http_client_init+0xe0>)
    ee80:	4798      	blx	r3
    ee82:	0003      	movs	r3, r0
    ee84:	001a      	movs	r2, r3
    ee86:	687b      	ldr	r3, [r7, #4]
    ee88:	65da      	str	r2, [r3, #92]	; 0x5c
		if (module->config.recv_buffer == NULL) {
    ee8a:	687b      	ldr	r3, [r7, #4]
    ee8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    ee8e:	2b00      	cmp	r3, #0
    ee90:	d102      	bne.n	ee98 <http_client_init+0x88>
			return -ENOMEM;
    ee92:	230c      	movs	r3, #12
    ee94:	425b      	negs	r3, r3
    ee96:	e022      	b.n	eede <http_client_init+0xce>
		}
		module->alloc_buffer = 1;
    ee98:	687b      	ldr	r3, [r7, #4]
    ee9a:	2241      	movs	r2, #65	; 0x41
    ee9c:	5c99      	ldrb	r1, [r3, r2]
    ee9e:	2004      	movs	r0, #4
    eea0:	4301      	orrs	r1, r0
    eea2:	5499      	strb	r1, [r3, r2]
	}

	if (config->timeout > 0) {
    eea4:	683b      	ldr	r3, [r7, #0]
    eea6:	891b      	ldrh	r3, [r3, #8]
    eea8:	2b00      	cmp	r3, #0
    eeaa:	d010      	beq.n	eece <http_client_init+0xbe>
		/* Enable the timer. */
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);
    eeac:	683b      	ldr	r3, [r7, #0]
    eeae:	6858      	ldr	r0, [r3, #4]
    eeb0:	687a      	ldr	r2, [r7, #4]
    eeb2:	4910      	ldr	r1, [pc, #64]	; (eef4 <http_client_init+0xe4>)
    eeb4:	2300      	movs	r3, #0
    eeb6:	4c10      	ldr	r4, [pc, #64]	; (eef8 <http_client_init+0xe8>)
    eeb8:	47a0      	blx	r4
    eeba:	0002      	movs	r2, r0
    eebc:	687b      	ldr	r3, [r7, #4]
    eebe:	649a      	str	r2, [r3, #72]	; 0x48

		if (module->timer_id < 0) {
    eec0:	687b      	ldr	r3, [r7, #4]
    eec2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    eec4:	2b00      	cmp	r3, #0
    eec6:	da02      	bge.n	eece <http_client_init+0xbe>
			return -ENOSPC;
    eec8:	231c      	movs	r3, #28
    eeca:	425b      	negs	r3, r3
    eecc:	e007      	b.n	eede <http_client_init+0xce>
		}
	}

	module->req.state = STATE_INIT;
    eece:	687b      	ldr	r3, [r7, #4]
    eed0:	2200      	movs	r2, #0
    eed2:	66da      	str	r2, [r3, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    eed4:	687b      	ldr	r3, [r7, #4]
    eed6:	22d8      	movs	r2, #216	; 0xd8
    eed8:	2100      	movs	r1, #0
    eeda:	5099      	str	r1, [r3, r2]

	return 0;
    eedc:	2300      	movs	r3, #0
}
    eede:	0018      	movs	r0, r3
    eee0:	46bd      	mov	sp, r7
    eee2:	b003      	add	sp, #12
    eee4:	bd90      	pop	{r4, r7, pc}
    eee6:	46c0      	nop			; (mov r8, r8)
    eee8:	000169e7 	.word	0x000169e7
    eeec:	000169b1 	.word	0x000169b1
    eef0:	00016989 	.word	0x00016989
    eef4:	0000f1c1 	.word	0x0000f1c1
    eef8:	00010851 	.word	0x00010851

0000eefc <http_client_register_callback>:

	return 0;
}

int http_client_register_callback(struct http_client_module *const module, http_client_callback_t callback)
{
    eefc:	b580      	push	{r7, lr}
    eefe:	b082      	sub	sp, #8
    ef00:	af00      	add	r7, sp, #0
    ef02:	6078      	str	r0, [r7, #4]
    ef04:	6039      	str	r1, [r7, #0]
	/* Checks the parameters. */
	if (module == NULL) {
    ef06:	687b      	ldr	r3, [r7, #4]
    ef08:	2b00      	cmp	r3, #0
    ef0a:	d102      	bne.n	ef12 <http_client_register_callback+0x16>
		return -EINVAL;
    ef0c:	2316      	movs	r3, #22
    ef0e:	425b      	negs	r3, r3
    ef10:	e003      	b.n	ef1a <http_client_register_callback+0x1e>
	}

	module->cb = callback;
    ef12:	687b      	ldr	r3, [r7, #4]
    ef14:	683a      	ldr	r2, [r7, #0]
    ef16:	64da      	str	r2, [r3, #76]	; 0x4c

	return 0;
    ef18:	2300      	movs	r3, #0
}
    ef1a:	0018      	movs	r0, r3
    ef1c:	46bd      	mov	sp, r7
    ef1e:	b002      	add	sp, #8
    ef20:	bd80      	pop	{r7, pc}
	...

0000ef24 <_hwerr_to_stderr>:

/**
 * \brief change HW error type to standard error.
 */
static inline int _hwerr_to_stderr(int err)
{
    ef24:	b580      	push	{r7, lr}
    ef26:	b082      	sub	sp, #8
    ef28:	af00      	add	r7, sp, #0
    ef2a:	6078      	str	r0, [r7, #4]
	switch (err) {
    ef2c:	687b      	ldr	r3, [r7, #4]
    ef2e:	330e      	adds	r3, #14
    ef30:	2b0e      	cmp	r3, #14
    ef32:	d825      	bhi.n	ef80 <_hwerr_to_stderr+0x5c>
    ef34:	009a      	lsls	r2, r3, #2
    ef36:	4b18      	ldr	r3, [pc, #96]	; (ef98 <_hwerr_to_stderr+0x74>)
    ef38:	18d3      	adds	r3, r2, r3
    ef3a:	681b      	ldr	r3, [r3, #0]
    ef3c:	469f      	mov	pc, r3
		case 0:
			return -EIO;
    ef3e:	2305      	movs	r3, #5
    ef40:	425b      	negs	r3, r3
    ef42:	e024      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID_ADDRESS:
			return -ENOENT;
    ef44:	2302      	movs	r3, #2
    ef46:	425b      	negs	r3, r3
    ef48:	e021      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_ADDR_ALREADY_IN_USE:
			return -EADDRINUSE;
    ef4a:	2370      	movs	r3, #112	; 0x70
    ef4c:	425b      	negs	r3, r3
    ef4e:	e01e      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_MAX_TCP_SOCK:
		case SOCK_ERR_MAX_UDP_SOCK:
			return -ENOMEM;
    ef50:	230c      	movs	r3, #12
    ef52:	425b      	negs	r3, r3
    ef54:	e01b      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID_ARG:
			return -EINVAL;
    ef56:	2316      	movs	r3, #22
    ef58:	425b      	negs	r3, r3
    ef5a:	e018      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_MAX_LISTEN_SOCK:
			return -ENOMEM;
    ef5c:	230c      	movs	r3, #12
    ef5e:	425b      	negs	r3, r3
    ef60:	e015      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID:
			return -EIO;
    ef62:	2305      	movs	r3, #5
    ef64:	425b      	negs	r3, r3
    ef66:	e012      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_ADDR_IS_REQUIRED:
			return -EDESTADDRREQ;
    ef68:	2379      	movs	r3, #121	; 0x79
    ef6a:	425b      	negs	r3, r3
    ef6c:	e00f      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_CONN_ABORTED:
			return -ECONNRESET;
    ef6e:	2368      	movs	r3, #104	; 0x68
    ef70:	425b      	negs	r3, r3
    ef72:	e00c      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_TIMEOUT:
			return -EAGAIN;
    ef74:	230b      	movs	r3, #11
    ef76:	425b      	negs	r3, r3
    ef78:	e009      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
    ef7a:	2310      	movs	r3, #16
    ef7c:	425b      	negs	r3, r3
    ef7e:	e006      	b.n	ef8e <_hwerr_to_stderr+0x6a>
		default:
			if (err < 0) {
    ef80:	687b      	ldr	r3, [r7, #4]
    ef82:	2b00      	cmp	r3, #0
    ef84:	da02      	bge.n	ef8c <_hwerr_to_stderr+0x68>
				return -EIO;
    ef86:	2305      	movs	r3, #5
    ef88:	425b      	negs	r3, r3
    ef8a:	e000      	b.n	ef8e <_hwerr_to_stderr+0x6a>
			}
			return 0;
    ef8c:	2300      	movs	r3, #0
	}
}
    ef8e:	0018      	movs	r0, r3
    ef90:	46bd      	mov	sp, r7
    ef92:	b002      	add	sp, #8
    ef94:	bd80      	pop	{r7, pc}
    ef96:	46c0      	nop			; (mov r8, r8)
    ef98:	00019324 	.word	0x00019324

0000ef9c <http_client_socket_event_handler>:

void http_client_socket_event_handler(SOCKET sock, uint8_t msg_type, void *msg_data)
{
    ef9c:	b580      	push	{r7, lr}
    ef9e:	b08a      	sub	sp, #40	; 0x28
    efa0:	af00      	add	r7, sp, #0
    efa2:	603a      	str	r2, [r7, #0]
    efa4:	1dfb      	adds	r3, r7, #7
    efa6:	1c02      	adds	r2, r0, #0
    efa8:	701a      	strb	r2, [r3, #0]
    efaa:	1dbb      	adds	r3, r7, #6
    efac:	1c0a      	adds	r2, r1, #0
    efae:	701a      	strb	r2, [r3, #0]
	tstrSocketRecvMsg *msg_recv;
	int16_t send_ret;
	union http_client_data data;

	/* Find instance using the socket descriptor. */
	struct http_client_module *module = module_ref_inst[sock];
    efb0:	1dfb      	adds	r3, r7, #7
    efb2:	2200      	movs	r2, #0
    efb4:	569a      	ldrsb	r2, [r3, r2]
    efb6:	4b4b      	ldr	r3, [pc, #300]	; (f0e4 <http_client_socket_event_handler+0x148>)
    efb8:	0092      	lsls	r2, r2, #2
    efba:	58d3      	ldr	r3, [r2, r3]
    efbc:	627b      	str	r3, [r7, #36]	; 0x24
	/* If cannot found reference, This socket is not HTTP client socket. */
	if (module == NULL) {
    efbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    efc0:	2b00      	cmp	r3, #0
    efc2:	d100      	bne.n	efc6 <http_client_socket_event_handler+0x2a>
    efc4:	e08a      	b.n	f0dc <http_client_socket_event_handler+0x140>
		return;
	}

	switch (msg_type) {
    efc6:	1dbb      	adds	r3, r7, #6
    efc8:	781b      	ldrb	r3, [r3, #0]
    efca:	2b06      	cmp	r3, #6
    efcc:	d040      	beq.n	f050 <http_client_socket_event_handler+0xb4>
    efce:	2b07      	cmp	r3, #7
    efd0:	d060      	beq.n	f094 <http_client_socket_event_handler+0xf8>
    efd2:	2b05      	cmp	r3, #5
    efd4:	d000      	beq.n	efd8 <http_client_socket_event_handler+0x3c>
		}
		/* Disable sending flag. */
		module->sending = 0;
    	break;
	default:
		break;
    efd6:	e082      	b.n	f0de <http_client_socket_event_handler+0x142>
    	msg_connect = (tstrSocketConnectMsg*)msg_data;
    efd8:	683b      	ldr	r3, [r7, #0]
    efda:	623b      	str	r3, [r7, #32]
    	data.sock_connected.result = msg_connect->s8Error;
    efdc:	6a3b      	ldr	r3, [r7, #32]
    efde:	785b      	ldrb	r3, [r3, #1]
    efe0:	b25b      	sxtb	r3, r3
    efe2:	001a      	movs	r2, r3
    efe4:	230c      	movs	r3, #12
    efe6:	18fb      	adds	r3, r7, r3
    efe8:	601a      	str	r2, [r3, #0]
    	if (msg_connect->s8Error < 0) {
    efea:	6a3b      	ldr	r3, [r7, #32]
    efec:	785b      	ldrb	r3, [r3, #1]
    efee:	b25b      	sxtb	r3, r3
    eff0:	2b00      	cmp	r3, #0
    eff2:	da0c      	bge.n	f00e <http_client_socket_event_handler+0x72>
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_connect->s8Error));
    eff4:	6a3b      	ldr	r3, [r7, #32]
    eff6:	785b      	ldrb	r3, [r3, #1]
    eff8:	b25b      	sxtb	r3, r3
    effa:	0018      	movs	r0, r3
    effc:	4b3a      	ldr	r3, [pc, #232]	; (f0e8 <http_client_socket_event_handler+0x14c>)
    effe:	4798      	blx	r3
    f000:	0002      	movs	r2, r0
    f002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f004:	0011      	movs	r1, r2
    f006:	0018      	movs	r0, r3
    f008:	4b38      	ldr	r3, [pc, #224]	; (f0ec <http_client_socket_event_handler+0x150>)
    f00a:	4798      	blx	r3
    	break;
    f00c:	e067      	b.n	f0de <http_client_socket_event_handler+0x142>
			if (module->cb != NULL) {
    f00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f012:	2b00      	cmp	r3, #0
    f014:	d006      	beq.n	f024 <http_client_socket_event_handler+0x88>
				module->cb(module, HTTP_CLIENT_CALLBACK_SOCK_CONNECTED, &data);
    f016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f01a:	220c      	movs	r2, #12
    f01c:	18ba      	adds	r2, r7, r2
    f01e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f020:	2100      	movs	r1, #0
    f022:	4798      	blx	r3
			module->req.state = STATE_REQ_SEND_HEADER;
    f024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f026:	2203      	movs	r2, #3
    f028:	66da      	str	r2, [r3, #108]	; 0x6c
			sw_timer_enable_callback(module->config.timer_inst, module->timer_id, module->config.timeout);
    f02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f02c:	6d58      	ldr	r0, [r3, #84]	; 0x54
    f02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f030:	6c99      	ldr	r1, [r3, #72]	; 0x48
    f032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f034:	2258      	movs	r2, #88	; 0x58
    f036:	5a9b      	ldrh	r3, [r3, r2]
    f038:	001a      	movs	r2, r3
    f03a:	4b2d      	ldr	r3, [pc, #180]	; (f0f0 <http_client_socket_event_handler+0x154>)
    f03c:	4798      	blx	r3
    		_http_client_recv_packet(module);
    f03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f040:	0018      	movs	r0, r3
    f042:	4b2c      	ldr	r3, [pc, #176]	; (f0f4 <http_client_socket_event_handler+0x158>)
    f044:	4798      	blx	r3
			_http_client_request(module);
    f046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f048:	0018      	movs	r0, r3
    f04a:	4b2b      	ldr	r3, [pc, #172]	; (f0f8 <http_client_socket_event_handler+0x15c>)
    f04c:	4798      	blx	r3
    	break;
    f04e:	e046      	b.n	f0de <http_client_socket_event_handler+0x142>
    	msg_recv = (tstrSocketRecvMsg*)msg_data;
    f050:	683b      	ldr	r3, [r7, #0]
    f052:	61fb      	str	r3, [r7, #28]
    	if (msg_recv->s16BufferSize > 0) {
    f054:	69fb      	ldr	r3, [r7, #28]
    f056:	2204      	movs	r2, #4
    f058:	5e9b      	ldrsh	r3, [r3, r2]
    f05a:	2b00      	cmp	r3, #0
    f05c:	dd09      	ble.n	f072 <http_client_socket_event_handler+0xd6>
    		_http_client_recved_packet(module, msg_recv->s16BufferSize);
    f05e:	69fb      	ldr	r3, [r7, #28]
    f060:	2204      	movs	r2, #4
    f062:	5e9b      	ldrsh	r3, [r3, r2]
    f064:	001a      	movs	r2, r3
    f066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f068:	0011      	movs	r1, r2
    f06a:	0018      	movs	r0, r3
    f06c:	4b23      	ldr	r3, [pc, #140]	; (f0fc <http_client_socket_event_handler+0x160>)
    f06e:	4798      	blx	r3
    f070:	e00b      	b.n	f08a <http_client_socket_event_handler+0xee>
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_recv->s16BufferSize));
    f072:	69fb      	ldr	r3, [r7, #28]
    f074:	2204      	movs	r2, #4
    f076:	5e9b      	ldrsh	r3, [r3, r2]
    f078:	0018      	movs	r0, r3
    f07a:	4b1b      	ldr	r3, [pc, #108]	; (f0e8 <http_client_socket_event_handler+0x14c>)
    f07c:	4798      	blx	r3
    f07e:	0002      	movs	r2, r0
    f080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f082:	0011      	movs	r1, r2
    f084:	0018      	movs	r0, r3
    f086:	4b19      	ldr	r3, [pc, #100]	; (f0ec <http_client_socket_event_handler+0x150>)
    f088:	4798      	blx	r3
		_http_client_recv_packet(module);
    f08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f08c:	0018      	movs	r0, r3
    f08e:	4b19      	ldr	r3, [pc, #100]	; (f0f4 <http_client_socket_event_handler+0x158>)
    f090:	4798      	blx	r3
		break;
    f092:	e024      	b.n	f0de <http_client_socket_event_handler+0x142>
		send_ret = *(int16_t*)msg_data;
    f094:	231a      	movs	r3, #26
    f096:	18fb      	adds	r3, r7, r3
    f098:	683a      	ldr	r2, [r7, #0]
    f09a:	8812      	ldrh	r2, [r2, #0]
    f09c:	801a      	strh	r2, [r3, #0]
		if (send_ret < 0) {
    f09e:	231a      	movs	r3, #26
    f0a0:	18fb      	adds	r3, r7, r3
    f0a2:	2200      	movs	r2, #0
    f0a4:	5e9b      	ldrsh	r3, [r3, r2]
    f0a6:	2b00      	cmp	r3, #0
    f0a8:	da0d      	bge.n	f0c6 <http_client_socket_event_handler+0x12a>
			_http_client_clear_conn(module, _hwerr_to_stderr(send_ret));
    f0aa:	231a      	movs	r3, #26
    f0ac:	18fb      	adds	r3, r7, r3
    f0ae:	2200      	movs	r2, #0
    f0b0:	5e9b      	ldrsh	r3, [r3, r2]
    f0b2:	0018      	movs	r0, r3
    f0b4:	4b0c      	ldr	r3, [pc, #48]	; (f0e8 <http_client_socket_event_handler+0x14c>)
    f0b6:	4798      	blx	r3
    f0b8:	0002      	movs	r2, r0
    f0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f0bc:	0011      	movs	r1, r2
    f0be:	0018      	movs	r0, r3
    f0c0:	4b0a      	ldr	r3, [pc, #40]	; (f0ec <http_client_socket_event_handler+0x150>)
    f0c2:	4798      	blx	r3
    f0c4:	e003      	b.n	f0ce <http_client_socket_event_handler+0x132>
    		_http_client_request(module);
    f0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f0c8:	0018      	movs	r0, r3
    f0ca:	4b0b      	ldr	r3, [pc, #44]	; (f0f8 <http_client_socket_event_handler+0x15c>)
    f0cc:	4798      	blx	r3
		module->sending = 0;
    f0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f0d0:	2241      	movs	r2, #65	; 0x41
    f0d2:	5c99      	ldrb	r1, [r3, r2]
    f0d4:	2001      	movs	r0, #1
    f0d6:	4381      	bics	r1, r0
    f0d8:	5499      	strb	r1, [r3, r2]
    	break;
    f0da:	e000      	b.n	f0de <http_client_socket_event_handler+0x142>
		return;
    f0dc:	46c0      	nop			; (mov r8, r8)
	}

}
    f0de:	46bd      	mov	sp, r7
    f0e0:	b00a      	add	sp, #40	; 0x28
    f0e2:	bd80      	pop	{r7, pc}
    f0e4:	2000021c 	.word	0x2000021c
    f0e8:	0000ef25 	.word	0x0000ef25
    f0ec:	0000f599 	.word	0x0000f599
    f0f0:	000108e1 	.word	0x000108e1
    f0f4:	0000fe11 	.word	0x0000fe11
    f0f8:	0000f6ed 	.word	0x0000f6ed
    f0fc:	0000fe75 	.word	0x0000fe75

0000f100 <http_client_socket_resolve_handler>:

void http_client_socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    f100:	b580      	push	{r7, lr}
    f102:	b088      	sub	sp, #32
    f104:	af00      	add	r7, sp, #0
    f106:	6078      	str	r0, [r7, #4]
    f108:	6039      	str	r1, [r7, #0]
	int i;
	struct http_client_module *module;
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
    f10a:	2300      	movs	r3, #0
    f10c:	61fb      	str	r3, [r7, #28]
    f10e:	e048      	b.n	f1a2 <http_client_socket_resolve_handler+0xa2>
		if (module_ref_inst[i] != NULL) {
    f110:	4b27      	ldr	r3, [pc, #156]	; (f1b0 <http_client_socket_resolve_handler+0xb0>)
    f112:	69fa      	ldr	r2, [r7, #28]
    f114:	0092      	lsls	r2, r2, #2
    f116:	58d3      	ldr	r3, [r2, r3]
    f118:	2b00      	cmp	r3, #0
    f11a:	d03f      	beq.n	f19c <http_client_socket_resolve_handler+0x9c>
			module = module_ref_inst[i];
    f11c:	4b24      	ldr	r3, [pc, #144]	; (f1b0 <http_client_socket_resolve_handler+0xb0>)
    f11e:	69fa      	ldr	r2, [r7, #28]
    f120:	0092      	lsls	r2, r2, #2
    f122:	58d3      	ldr	r3, [r2, r3]
    f124:	61bb      	str	r3, [r7, #24]
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    f126:	69bb      	ldr	r3, [r7, #24]
    f128:	1c5a      	adds	r2, r3, #1
    f12a:	687b      	ldr	r3, [r7, #4]
    f12c:	0011      	movs	r1, r2
    f12e:	0018      	movs	r0, r3
    f130:	4b20      	ldr	r3, [pc, #128]	; (f1b4 <http_client_socket_resolve_handler+0xb4>)
    f132:	4798      	blx	r3
    f134:	1e03      	subs	r3, r0, #0
    f136:	d131      	bne.n	f19c <http_client_socket_resolve_handler+0x9c>
    f138:	69bb      	ldr	r3, [r7, #24]
    f13a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f13c:	2b01      	cmp	r3, #1
    f13e:	d12d      	bne.n	f19c <http_client_socket_resolve_handler+0x9c>
				if (server_ip == 0) { /* Host was not found or was not reachable. */ 
    f140:	683b      	ldr	r3, [r7, #0]
    f142:	2b00      	cmp	r3, #0
    f144:	d107      	bne.n	f156 <http_client_socket_resolve_handler+0x56>
					_http_client_clear_conn(module, -EHOSTUNREACH);
    f146:	2376      	movs	r3, #118	; 0x76
    f148:	425a      	negs	r2, r3
    f14a:	69bb      	ldr	r3, [r7, #24]
    f14c:	0011      	movs	r1, r2
    f14e:	0018      	movs	r0, r3
    f150:	4b19      	ldr	r3, [pc, #100]	; (f1b8 <http_client_socket_resolve_handler+0xb8>)
    f152:	4798      	blx	r3
					return;
    f154:	e028      	b.n	f1a8 <http_client_socket_resolve_handler+0xa8>
				}
				addr_in.sin_family = AF_INET;
    f156:	2308      	movs	r3, #8
    f158:	18fb      	adds	r3, r7, r3
    f15a:	2202      	movs	r2, #2
    f15c:	801a      	strh	r2, [r3, #0]
				addr_in.sin_port = _htons(module->config.port);
    f15e:	69bb      	ldr	r3, [r7, #24]
    f160:	2250      	movs	r2, #80	; 0x50
    f162:	5a9b      	ldrh	r3, [r3, r2]
    f164:	021b      	lsls	r3, r3, #8
    f166:	b21a      	sxth	r2, r3
    f168:	69bb      	ldr	r3, [r7, #24]
    f16a:	2150      	movs	r1, #80	; 0x50
    f16c:	5a5b      	ldrh	r3, [r3, r1]
    f16e:	0a1b      	lsrs	r3, r3, #8
    f170:	b29b      	uxth	r3, r3
    f172:	b21b      	sxth	r3, r3
    f174:	4313      	orrs	r3, r2
    f176:	b21b      	sxth	r3, r3
    f178:	b29a      	uxth	r2, r3
    f17a:	2308      	movs	r3, #8
    f17c:	18fb      	adds	r3, r7, r3
    f17e:	805a      	strh	r2, [r3, #2]
				addr_in.sin_addr.s_addr = server_ip;
    f180:	2308      	movs	r3, #8
    f182:	18fb      	adds	r3, r7, r3
    f184:	683a      	ldr	r2, [r7, #0]
    f186:	605a      	str	r2, [r3, #4]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    f188:	69bb      	ldr	r3, [r7, #24]
    f18a:	781b      	ldrb	r3, [r3, #0]
    f18c:	b25b      	sxtb	r3, r3
    f18e:	2208      	movs	r2, #8
    f190:	18b9      	adds	r1, r7, r2
    f192:	2210      	movs	r2, #16
    f194:	0018      	movs	r0, r3
    f196:	4b09      	ldr	r3, [pc, #36]	; (f1bc <http_client_socket_resolve_handler+0xbc>)
    f198:	4798      	blx	r3
				return;
    f19a:	e005      	b.n	f1a8 <http_client_socket_resolve_handler+0xa8>
	for (i = 0; i < TCP_SOCK_MAX; i++) {
    f19c:	69fb      	ldr	r3, [r7, #28]
    f19e:	3301      	adds	r3, #1
    f1a0:	61fb      	str	r3, [r7, #28]
    f1a2:	69fb      	ldr	r3, [r7, #28]
    f1a4:	2b06      	cmp	r3, #6
    f1a6:	ddb3      	ble.n	f110 <http_client_socket_resolve_handler+0x10>
			}
		}
	}
}
    f1a8:	46bd      	mov	sp, r7
    f1aa:	b008      	add	sp, #32
    f1ac:	bd80      	pop	{r7, pc}
    f1ae:	46c0      	nop			; (mov r8, r8)
    f1b0:	2000021c 	.word	0x2000021c
    f1b4:	00016e4d 	.word	0x00016e4d
    f1b8:	0000f599 	.word	0x0000f599
    f1bc:	0000d1e5 	.word	0x0000d1e5

0000f1c0 <http_client_timer_callback>:

void http_client_timer_callback(struct sw_timer_module *const module, int timer_id, void *context, int period)
{
    f1c0:	b580      	push	{r7, lr}
    f1c2:	b086      	sub	sp, #24
    f1c4:	af00      	add	r7, sp, #0
    f1c6:	60f8      	str	r0, [r7, #12]
    f1c8:	60b9      	str	r1, [r7, #8]
    f1ca:	607a      	str	r2, [r7, #4]
    f1cc:	603b      	str	r3, [r7, #0]
	struct http_client_module *module_inst = (struct http_client_module *)context;
    f1ce:	687b      	ldr	r3, [r7, #4]
    f1d0:	617b      	str	r3, [r7, #20]

	/* Checks invalid arguments. */
	if (module_inst == NULL) {
    f1d2:	697b      	ldr	r3, [r7, #20]
    f1d4:	2b00      	cmp	r3, #0
    f1d6:	d007      	beq.n	f1e8 <http_client_timer_callback+0x28>
		return;
	}

	_http_client_clear_conn(module_inst, -ETIME);
    f1d8:	233e      	movs	r3, #62	; 0x3e
    f1da:	425a      	negs	r2, r3
    f1dc:	697b      	ldr	r3, [r7, #20]
    f1de:	0011      	movs	r1, r2
    f1e0:	0018      	movs	r0, r3
    f1e2:	4b03      	ldr	r3, [pc, #12]	; (f1f0 <http_client_timer_callback+0x30>)
    f1e4:	4798      	blx	r3
    f1e6:	e000      	b.n	f1ea <http_client_timer_callback+0x2a>
		return;
    f1e8:	46c0      	nop			; (mov r8, r8)
}
    f1ea:	46bd      	mov	sp, r7
    f1ec:	b006      	add	sp, #24
    f1ee:	bd80      	pop	{r7, pc}
    f1f0:	0000f599 	.word	0x0000f599

0000f1f4 <_is_ip>:

static int _is_ip(const char *host)
{
    f1f4:	b580      	push	{r7, lr}
    f1f6:	b084      	sub	sp, #16
    f1f8:	af00      	add	r7, sp, #0
    f1fa:	6078      	str	r0, [r7, #4]
	uint32_t isv6 = 0;
    f1fc:	2300      	movs	r3, #0
    f1fe:	60fb      	str	r3, [r7, #12]
	char ch;

	while (*host != '\0') {
    f200:	e03a      	b.n	f278 <_is_ip+0x84>
		ch = *host++;
    f202:	687b      	ldr	r3, [r7, #4]
    f204:	1c5a      	adds	r2, r3, #1
    f206:	607a      	str	r2, [r7, #4]
    f208:	220b      	movs	r2, #11
    f20a:	18ba      	adds	r2, r7, r2
    f20c:	781b      	ldrb	r3, [r3, #0]
    f20e:	7013      	strb	r3, [r2, #0]
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    f210:	230b      	movs	r3, #11
    f212:	18fb      	adds	r3, r7, r3
    f214:	781b      	ldrb	r3, [r3, #0]
    f216:	2b60      	cmp	r3, #96	; 0x60
    f218:	d904      	bls.n	f224 <_is_ip+0x30>
    f21a:	230b      	movs	r3, #11
    f21c:	18fb      	adds	r3, r7, r3
    f21e:	781b      	ldrb	r3, [r3, #0]
    f220:	2b66      	cmp	r3, #102	; 0x66
    f222:	d913      	bls.n	f24c <_is_ip+0x58>
    f224:	230b      	movs	r3, #11
    f226:	18fb      	adds	r3, r7, r3
    f228:	781b      	ldrb	r3, [r3, #0]
    f22a:	2b40      	cmp	r3, #64	; 0x40
    f22c:	d904      	bls.n	f238 <_is_ip+0x44>
    f22e:	230b      	movs	r3, #11
    f230:	18fb      	adds	r3, r7, r3
    f232:	781b      	ldrb	r3, [r3, #0]
    f234:	2b46      	cmp	r3, #70	; 0x46
    f236:	d909      	bls.n	f24c <_is_ip+0x58>
    f238:	230b      	movs	r3, #11
    f23a:	18fb      	adds	r3, r7, r3
    f23c:	781b      	ldrb	r3, [r3, #0]
    f23e:	2b3a      	cmp	r3, #58	; 0x3a
    f240:	d004      	beq.n	f24c <_is_ip+0x58>
    f242:	230b      	movs	r3, #11
    f244:	18fb      	adds	r3, r7, r3
    f246:	781b      	ldrb	r3, [r3, #0]
    f248:	2b2f      	cmp	r3, #47	; 0x2f
    f24a:	d102      	bne.n	f252 <_is_ip+0x5e>
			isv6 = 1;
    f24c:	2301      	movs	r3, #1
    f24e:	60fb      	str	r3, [r7, #12]
    f250:	e012      	b.n	f278 <_is_ip+0x84>
		} else if (ch == '.') {
    f252:	230b      	movs	r3, #11
    f254:	18fb      	adds	r3, r7, r3
    f256:	781b      	ldrb	r3, [r3, #0]
    f258:	2b2e      	cmp	r3, #46	; 0x2e
    f25a:	d104      	bne.n	f266 <_is_ip+0x72>
			if (isv6) {
    f25c:	68fb      	ldr	r3, [r7, #12]
    f25e:	2b00      	cmp	r3, #0
    f260:	d00a      	beq.n	f278 <_is_ip+0x84>
				return 0;
    f262:	2300      	movs	r3, #0
    f264:	e00d      	b.n	f282 <_is_ip+0x8e>
			}
		} else if ((ch & 0x30) != 0x30) {
    f266:	230b      	movs	r3, #11
    f268:	18fb      	adds	r3, r7, r3
    f26a:	781b      	ldrb	r3, [r3, #0]
    f26c:	2230      	movs	r2, #48	; 0x30
    f26e:	4013      	ands	r3, r2
    f270:	2b30      	cmp	r3, #48	; 0x30
    f272:	d001      	beq.n	f278 <_is_ip+0x84>
			return 0;
    f274:	2300      	movs	r3, #0
    f276:	e004      	b.n	f282 <_is_ip+0x8e>
	while (*host != '\0') {
    f278:	687b      	ldr	r3, [r7, #4]
    f27a:	781b      	ldrb	r3, [r3, #0]
    f27c:	2b00      	cmp	r3, #0
    f27e:	d1c0      	bne.n	f202 <_is_ip+0xe>
		}
	}
	return 1;
    f280:	2301      	movs	r3, #1
}
    f282:	0018      	movs	r0, r3
    f284:	46bd      	mov	sp, r7
    f286:	b004      	add	sp, #16
    f288:	bd80      	pop	{r7, pc}
	...

0000f28c <http_client_send_request>:

int http_client_send_request(struct http_client_module *const module, const char *url,
	enum http_method method, struct http_entity *const entity, const char *ext_header)
{
    f28c:	b5b0      	push	{r4, r5, r7, lr}
    f28e:	b08e      	sub	sp, #56	; 0x38
    f290:	af00      	add	r7, sp, #0
    f292:	60f8      	str	r0, [r7, #12]
    f294:	60b9      	str	r1, [r7, #8]
    f296:	603b      	str	r3, [r7, #0]
    f298:	1dfb      	adds	r3, r7, #7
    f29a:	701a      	strb	r2, [r3, #0]
	uint8_t flag = 0;
    f29c:	2337      	movs	r3, #55	; 0x37
    f29e:	18fb      	adds	r3, r7, r3
    f2a0:	2200      	movs	r2, #0
    f2a2:	701a      	strb	r2, [r3, #0]
	struct sockaddr_in addr_in;
	const char *uri = NULL;
    f2a4:	2300      	movs	r3, #0
    f2a6:	62bb      	str	r3, [r7, #40]	; 0x28
	int i = 0, j = 0, reconnect = 0;
    f2a8:	2300      	movs	r3, #0
    f2aa:	633b      	str	r3, [r7, #48]	; 0x30
    f2ac:	2300      	movs	r3, #0
    f2ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2b0:	2300      	movs	r3, #0
    f2b2:	627b      	str	r3, [r7, #36]	; 0x24

	if (module == NULL) {
    f2b4:	68fb      	ldr	r3, [r7, #12]
    f2b6:	2b00      	cmp	r3, #0
    f2b8:	d102      	bne.n	f2c0 <http_client_send_request+0x34>
		return -EINVAL;
    f2ba:	2316      	movs	r3, #22
    f2bc:	425b      	negs	r3, r3
    f2be:	e145      	b.n	f54c <http_client_send_request+0x2c0>
	}

	if (module->req.state > STATE_SOCK_CONNECTED) {
    f2c0:	68fb      	ldr	r3, [r7, #12]
    f2c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f2c4:	2b02      	cmp	r3, #2
    f2c6:	d902      	bls.n	f2ce <http_client_send_request+0x42>
		return -EBUSY;
    f2c8:	2310      	movs	r3, #16
    f2ca:	425b      	negs	r3, r3
    f2cc:	e13e      	b.n	f54c <http_client_send_request+0x2c0>
	}

	/* Separate host and uri */
	if (!strncmp(url, "http://", 7)) {
    f2ce:	49a1      	ldr	r1, [pc, #644]	; (f554 <http_client_send_request+0x2c8>)
    f2d0:	68bb      	ldr	r3, [r7, #8]
    f2d2:	2207      	movs	r2, #7
    f2d4:	0018      	movs	r0, r3
    f2d6:	4ba0      	ldr	r3, [pc, #640]	; (f558 <http_client_send_request+0x2cc>)
    f2d8:	4798      	blx	r3
    f2da:	1e03      	subs	r3, r0, #0
    f2dc:	d102      	bne.n	f2e4 <http_client_send_request+0x58>
		i = 7;
    f2de:	2307      	movs	r3, #7
    f2e0:	633b      	str	r3, [r7, #48]	; 0x30
    f2e2:	e009      	b.n	f2f8 <http_client_send_request+0x6c>
	} else if (!strncmp(url, "https://", 8)) {
    f2e4:	499d      	ldr	r1, [pc, #628]	; (f55c <http_client_send_request+0x2d0>)
    f2e6:	68bb      	ldr	r3, [r7, #8]
    f2e8:	2208      	movs	r2, #8
    f2ea:	0018      	movs	r0, r3
    f2ec:	4b9a      	ldr	r3, [pc, #616]	; (f558 <http_client_send_request+0x2cc>)
    f2ee:	4798      	blx	r3
    f2f0:	1e03      	subs	r3, r0, #0
    f2f2:	d101      	bne.n	f2f8 <http_client_send_request+0x6c>
		i = 8;
    f2f4:	2308      	movs	r3, #8
    f2f6:	633b      	str	r3, [r7, #48]	; 0x30
	}
	reconnect = strncmp(module->host, url + i, strlen(module->host));
    f2f8:	68fb      	ldr	r3, [r7, #12]
    f2fa:	1c5c      	adds	r4, r3, #1
    f2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f2fe:	68ba      	ldr	r2, [r7, #8]
    f300:	18d5      	adds	r5, r2, r3
    f302:	68fb      	ldr	r3, [r7, #12]
    f304:	3301      	adds	r3, #1
    f306:	0018      	movs	r0, r3
    f308:	4b95      	ldr	r3, [pc, #596]	; (f560 <http_client_send_request+0x2d4>)
    f30a:	4798      	blx	r3
    f30c:	0003      	movs	r3, r0
    f30e:	001a      	movs	r2, r3
    f310:	0029      	movs	r1, r5
    f312:	0020      	movs	r0, r4
    f314:	4b90      	ldr	r3, [pc, #576]	; (f558 <http_client_send_request+0x2cc>)
    f316:	4798      	blx	r3
    f318:	0003      	movs	r3, r0
    f31a:	627b      	str	r3, [r7, #36]	; 0x24

	for (; url[i] != '\0' && url[i] != '/'; i++) {
    f31c:	e00d      	b.n	f33a <http_client_send_request+0xae>
		module->host[j++] = url[i];
    f31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    f320:	1c5a      	adds	r2, r3, #1
    f322:	62fa      	str	r2, [r7, #44]	; 0x2c
    f324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    f326:	68b9      	ldr	r1, [r7, #8]
    f328:	188a      	adds	r2, r1, r2
    f32a:	7811      	ldrb	r1, [r2, #0]
    f32c:	68fa      	ldr	r2, [r7, #12]
    f32e:	18d3      	adds	r3, r2, r3
    f330:	1c0a      	adds	r2, r1, #0
    f332:	705a      	strb	r2, [r3, #1]
	for (; url[i] != '\0' && url[i] != '/'; i++) {
    f334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f336:	3301      	adds	r3, #1
    f338:	633b      	str	r3, [r7, #48]	; 0x30
    f33a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f33c:	68ba      	ldr	r2, [r7, #8]
    f33e:	18d3      	adds	r3, r2, r3
    f340:	781b      	ldrb	r3, [r3, #0]
    f342:	2b00      	cmp	r3, #0
    f344:	d005      	beq.n	f352 <http_client_send_request+0xc6>
    f346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f348:	68ba      	ldr	r2, [r7, #8]
    f34a:	18d3      	adds	r3, r2, r3
    f34c:	781b      	ldrb	r3, [r3, #0]
    f34e:	2b2f      	cmp	r3, #47	; 0x2f
    f350:	d1e5      	bne.n	f31e <http_client_send_request+0x92>
	}
	module->host[j] = '\0';
    f352:	68fa      	ldr	r2, [r7, #12]
    f354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    f356:	18d3      	adds	r3, r2, r3
    f358:	3301      	adds	r3, #1
    f35a:	2200      	movs	r2, #0
    f35c:	701a      	strb	r2, [r3, #0]
	uri = url + i;
    f35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f360:	68ba      	ldr	r2, [r7, #8]
    f362:	18d3      	adds	r3, r2, r3
    f364:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Checks the parameters. */
	if (strlen(module->host) == 0) {
    f366:	68fb      	ldr	r3, [r7, #12]
    f368:	3301      	adds	r3, #1
    f36a:	781b      	ldrb	r3, [r3, #0]
    f36c:	2b00      	cmp	r3, #0
    f36e:	d102      	bne.n	f376 <http_client_send_request+0xea>
		return -EINVAL;
    f370:	2316      	movs	r3, #22
    f372:	425b      	negs	r3, r3
    f374:	e0ea      	b.n	f54c <http_client_send_request+0x2c0>
	}

	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
    f376:	6abb      	ldr	r3, [r7, #40]	; 0x28
    f378:	0018      	movs	r0, r3
    f37a:	4b79      	ldr	r3, [pc, #484]	; (f560 <http_client_send_request+0x2d4>)
    f37c:	4798      	blx	r3
    f37e:	0003      	movs	r3, r0
    f380:	2b3f      	cmp	r3, #63	; 0x3f
    f382:	d902      	bls.n	f38a <http_client_send_request+0xfe>
		return -ENAMETOOLONG;
    f384:	235b      	movs	r3, #91	; 0x5b
    f386:	425b      	negs	r3, r3
    f388:	e0e0      	b.n	f54c <http_client_send_request+0x2c0>
	}

	if (module->req.ext_header != NULL) {
    f38a:	68fb      	ldr	r3, [r7, #12]
    f38c:	22d4      	movs	r2, #212	; 0xd4
    f38e:	589b      	ldr	r3, [r3, r2]
    f390:	2b00      	cmp	r3, #0
    f392:	d005      	beq.n	f3a0 <http_client_send_request+0x114>
		free(module->req.ext_header);
    f394:	68fb      	ldr	r3, [r7, #12]
    f396:	22d4      	movs	r2, #212	; 0xd4
    f398:	589b      	ldr	r3, [r3, r2]
    f39a:	0018      	movs	r0, r3
    f39c:	4b71      	ldr	r3, [pc, #452]	; (f564 <http_client_send_request+0x2d8>)
    f39e:	4798      	blx	r3
	}
	if (ext_header != NULL) {
    f3a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    f3a2:	2b00      	cmp	r3, #0
    f3a4:	d010      	beq.n	f3c8 <http_client_send_request+0x13c>
		module->req.ext_header = strdup(ext_header);
    f3a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    f3a8:	0018      	movs	r0, r3
    f3aa:	4b6f      	ldr	r3, [pc, #444]	; (f568 <http_client_send_request+0x2dc>)
    f3ac:	4798      	blx	r3
    f3ae:	0003      	movs	r3, r0
    f3b0:	0019      	movs	r1, r3
    f3b2:	68fb      	ldr	r3, [r7, #12]
    f3b4:	22d4      	movs	r2, #212	; 0xd4
    f3b6:	5099      	str	r1, [r3, r2]
		if (module->req.ext_header == NULL) {
    f3b8:	68fb      	ldr	r3, [r7, #12]
    f3ba:	22d4      	movs	r2, #212	; 0xd4
    f3bc:	589b      	ldr	r3, [r3, r2]
    f3be:	2b00      	cmp	r3, #0
    f3c0:	d106      	bne.n	f3d0 <http_client_send_request+0x144>
			return -ENOMEM;
    f3c2:	230c      	movs	r3, #12
    f3c4:	425b      	negs	r3, r3
    f3c6:	e0c1      	b.n	f54c <http_client_send_request+0x2c0>
		}
	} else {
		module->req.ext_header = NULL;
    f3c8:	68fb      	ldr	r3, [r7, #12]
    f3ca:	22d4      	movs	r2, #212	; 0xd4
    f3cc:	2100      	movs	r1, #0
    f3ce:	5099      	str	r1, [r3, r2]
	}

	module->sending = 0;
    f3d0:	68fb      	ldr	r3, [r7, #12]
    f3d2:	2241      	movs	r2, #65	; 0x41
    f3d4:	5c99      	ldrb	r1, [r3, r2]
    f3d6:	2001      	movs	r0, #1
    f3d8:	4381      	bics	r1, r0
    f3da:	5499      	strb	r1, [r3, r2]
	module->recved_size = 0;
    f3dc:	68fb      	ldr	r3, [r7, #12]
    f3de:	2200      	movs	r2, #0
    f3e0:	645a      	str	r2, [r3, #68]	; 0x44
	if (uri[0] == '/') {
    f3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    f3e4:	781b      	ldrb	r3, [r3, #0]
    f3e6:	2b2f      	cmp	r3, #47	; 0x2f
    f3e8:	d107      	bne.n	f3fa <http_client_send_request+0x16e>
		strcpy(module->req.uri, uri);
    f3ea:	68fb      	ldr	r3, [r7, #12]
    f3ec:	3370      	adds	r3, #112	; 0x70
    f3ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
    f3f0:	0011      	movs	r1, r2
    f3f2:	0018      	movs	r0, r3
    f3f4:	4b5d      	ldr	r3, [pc, #372]	; (f56c <http_client_send_request+0x2e0>)
    f3f6:	4798      	blx	r3
    f3f8:	e00f      	b.n	f41a <http_client_send_request+0x18e>
		} else {
		module->req.uri[0] = '/';
    f3fa:	68fb      	ldr	r3, [r7, #12]
    f3fc:	2270      	movs	r2, #112	; 0x70
    f3fe:	212f      	movs	r1, #47	; 0x2f
    f400:	5499      	strb	r1, [r3, r2]
		if (uri[0] != 0) {
    f402:	6abb      	ldr	r3, [r7, #40]	; 0x28
    f404:	781b      	ldrb	r3, [r3, #0]
    f406:	2b00      	cmp	r3, #0
    f408:	d007      	beq.n	f41a <http_client_send_request+0x18e>
			strcpy(module->req.uri + 1, uri);
    f40a:	68fb      	ldr	r3, [r7, #12]
    f40c:	3370      	adds	r3, #112	; 0x70
    f40e:	3301      	adds	r3, #1
    f410:	6aba      	ldr	r2, [r7, #40]	; 0x28
    f412:	0011      	movs	r1, r2
    f414:	0018      	movs	r0, r3
    f416:	4b55      	ldr	r3, [pc, #340]	; (f56c <http_client_send_request+0x2e0>)
    f418:	4798      	blx	r3
		}
	}

	if (entity != NULL) {
    f41a:	683b      	ldr	r3, [r7, #0]
    f41c:	2b00      	cmp	r3, #0
    f41e:	d007      	beq.n	f430 <http_client_send_request+0x1a4>
		memcpy(&module->req.entity, entity, sizeof(struct http_entity));
    f420:	68fb      	ldr	r3, [r7, #12]
    f422:	33b0      	adds	r3, #176	; 0xb0
    f424:	6839      	ldr	r1, [r7, #0]
    f426:	2218      	movs	r2, #24
    f428:	0018      	movs	r0, r3
    f42a:	4b51      	ldr	r3, [pc, #324]	; (f570 <http_client_send_request+0x2e4>)
    f42c:	4798      	blx	r3
    f42e:	e006      	b.n	f43e <http_client_send_request+0x1b2>
		} else {
		memset(&module->req.entity, 0, sizeof(struct http_entity));
    f430:	68fb      	ldr	r3, [r7, #12]
    f432:	33b0      	adds	r3, #176	; 0xb0
    f434:	2218      	movs	r2, #24
    f436:	2100      	movs	r1, #0
    f438:	0018      	movs	r0, r3
    f43a:	4b4e      	ldr	r3, [pc, #312]	; (f574 <http_client_send_request+0x2e8>)
    f43c:	4798      	blx	r3
	}

	module->req.method = method;
    f43e:	68fb      	ldr	r3, [r7, #12]
    f440:	1dfa      	adds	r2, r7, #7
    f442:	21c8      	movs	r1, #200	; 0xc8
    f444:	7812      	ldrb	r2, [r2, #0]
    f446:	545a      	strb	r2, [r3, r1]
	
	switch (module->req.state) {
    f448:	68fb      	ldr	r3, [r7, #12]
    f44a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f44c:	2b01      	cmp	r3, #1
    f44e:	d003      	beq.n	f458 <http_client_send_request+0x1cc>
    f450:	d316      	bcc.n	f480 <http_client_send_request+0x1f4>
    f452:	2b02      	cmp	r3, #2
    f454:	d004      	beq.n	f460 <http_client_send_request+0x1d4>
    f456:	e074      	b.n	f542 <http_client_send_request+0x2b6>
	case STATE_TRY_SOCK_CONNECT:
		if (!reconnect) {
    f458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f45a:	2b00      	cmp	r3, #0
    f45c:	d100      	bne.n	f460 <http_client_send_request+0x1d4>
    f45e:	e073      	b.n	f548 <http_client_send_request+0x2bc>
			break; /* Currently try to connect to the same server. */
		}
	case STATE_SOCK_CONNECTED:
		if (!reconnect) {
    f460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f462:	2b00      	cmp	r3, #0
    f464:	d107      	bne.n	f476 <http_client_send_request+0x1ea>
			module->req.state = STATE_REQ_SEND_HEADER;
    f466:	68fb      	ldr	r3, [r7, #12]
    f468:	2203      	movs	r2, #3
    f46a:	66da      	str	r2, [r3, #108]	; 0x6c
			/* Send request immediately. */
			_http_client_request(module);
    f46c:	68fb      	ldr	r3, [r7, #12]
    f46e:	0018      	movs	r0, r3
    f470:	4b41      	ldr	r3, [pc, #260]	; (f578 <http_client_send_request+0x2ec>)
    f472:	4798      	blx	r3
			break;
    f474:	e069      	b.n	f54a <http_client_send_request+0x2be>
		} else {
			/* Request to another peer. Disconnect and try connect again. */
			_http_client_clear_conn(module, 0);
    f476:	68fb      	ldr	r3, [r7, #12]
    f478:	2100      	movs	r1, #0
    f47a:	0018      	movs	r0, r3
    f47c:	4b3f      	ldr	r3, [pc, #252]	; (f57c <http_client_send_request+0x2f0>)
    f47e:	4798      	blx	r3
		}
	case STATE_INIT:
		if (module->config.tls) {
    f480:	68fb      	ldr	r3, [r7, #12]
    f482:	2252      	movs	r2, #82	; 0x52
    f484:	5c9b      	ldrb	r3, [r3, r2]
    f486:	2b00      	cmp	r3, #0
    f488:	d007      	beq.n	f49a <http_client_send_request+0x20e>
			flag |= SOCKET_FLAGS_SSL;
    f48a:	2337      	movs	r3, #55	; 0x37
    f48c:	18fb      	adds	r3, r7, r3
    f48e:	2237      	movs	r2, #55	; 0x37
    f490:	18ba      	adds	r2, r7, r2
    f492:	7812      	ldrb	r2, [r2, #0]
    f494:	2101      	movs	r1, #1
    f496:	430a      	orrs	r2, r1
    f498:	701a      	strb	r2, [r3, #0]
		}
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
    f49a:	2337      	movs	r3, #55	; 0x37
    f49c:	18fb      	adds	r3, r7, r3
    f49e:	781b      	ldrb	r3, [r3, #0]
    f4a0:	001a      	movs	r2, r3
    f4a2:	2101      	movs	r1, #1
    f4a4:	2002      	movs	r0, #2
    f4a6:	4b36      	ldr	r3, [pc, #216]	; (f580 <http_client_send_request+0x2f4>)
    f4a8:	4798      	blx	r3
    f4aa:	0003      	movs	r3, r0
    f4ac:	001a      	movs	r2, r3
    f4ae:	68fb      	ldr	r3, [r7, #12]
    f4b0:	701a      	strb	r2, [r3, #0]
		if (module->sock >= 0) {
    f4b2:	68fb      	ldr	r3, [r7, #12]
    f4b4:	781b      	ldrb	r3, [r3, #0]
    f4b6:	b25b      	sxtb	r3, r3
    f4b8:	2b00      	cmp	r3, #0
    f4ba:	db3f      	blt.n	f53c <http_client_send_request+0x2b0>
			module_ref_inst[module->sock] = module;
    f4bc:	68fb      	ldr	r3, [r7, #12]
    f4be:	781b      	ldrb	r3, [r3, #0]
    f4c0:	b25b      	sxtb	r3, r3
    f4c2:	001a      	movs	r2, r3
    f4c4:	4b2f      	ldr	r3, [pc, #188]	; (f584 <http_client_send_request+0x2f8>)
    f4c6:	0092      	lsls	r2, r2, #2
    f4c8:	68f9      	ldr	r1, [r7, #12]
    f4ca:	50d1      	str	r1, [r2, r3]
			if (_is_ip(module->host)) {
    f4cc:	68fb      	ldr	r3, [r7, #12]
    f4ce:	3301      	adds	r3, #1
    f4d0:	0018      	movs	r0, r3
    f4d2:	4b2d      	ldr	r3, [pc, #180]	; (f588 <http_client_send_request+0x2fc>)
    f4d4:	4798      	blx	r3
    f4d6:	1e03      	subs	r3, r0, #0
    f4d8:	d027      	beq.n	f52a <http_client_send_request+0x29e>
				addr_in.sin_family = AF_INET;
    f4da:	2314      	movs	r3, #20
    f4dc:	18fb      	adds	r3, r7, r3
    f4de:	2202      	movs	r2, #2
    f4e0:	801a      	strh	r2, [r3, #0]
				addr_in.sin_port = _htons(module->config.port);
    f4e2:	68fb      	ldr	r3, [r7, #12]
    f4e4:	2250      	movs	r2, #80	; 0x50
    f4e6:	5a9b      	ldrh	r3, [r3, r2]
    f4e8:	021b      	lsls	r3, r3, #8
    f4ea:	b21a      	sxth	r2, r3
    f4ec:	68fb      	ldr	r3, [r7, #12]
    f4ee:	2150      	movs	r1, #80	; 0x50
    f4f0:	5a5b      	ldrh	r3, [r3, r1]
    f4f2:	0a1b      	lsrs	r3, r3, #8
    f4f4:	b29b      	uxth	r3, r3
    f4f6:	b21b      	sxth	r3, r3
    f4f8:	4313      	orrs	r3, r2
    f4fa:	b21b      	sxth	r3, r3
    f4fc:	b29a      	uxth	r2, r3
    f4fe:	2314      	movs	r3, #20
    f500:	18fb      	adds	r3, r7, r3
    f502:	805a      	strh	r2, [r3, #2]
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
    f504:	68fb      	ldr	r3, [r7, #12]
    f506:	3301      	adds	r3, #1
    f508:	0018      	movs	r0, r3
    f50a:	4b20      	ldr	r3, [pc, #128]	; (f58c <http_client_send_request+0x300>)
    f50c:	4798      	blx	r3
    f50e:	0002      	movs	r2, r0
    f510:	2314      	movs	r3, #20
    f512:	18fb      	adds	r3, r7, r3
    f514:	605a      	str	r2, [r3, #4]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    f516:	68fb      	ldr	r3, [r7, #12]
    f518:	781b      	ldrb	r3, [r3, #0]
    f51a:	b25b      	sxtb	r3, r3
    f51c:	2214      	movs	r2, #20
    f51e:	18b9      	adds	r1, r7, r2
    f520:	2210      	movs	r2, #16
    f522:	0018      	movs	r0, r3
    f524:	4b1a      	ldr	r3, [pc, #104]	; (f590 <http_client_send_request+0x304>)
    f526:	4798      	blx	r3
    f528:	e004      	b.n	f534 <http_client_send_request+0x2a8>
			} else {
				gethostbyname((uint8*)module->host);
    f52a:	68fb      	ldr	r3, [r7, #12]
    f52c:	3301      	adds	r3, #1
    f52e:	0018      	movs	r0, r3
    f530:	4b18      	ldr	r3, [pc, #96]	; (f594 <http_client_send_request+0x308>)
    f532:	4798      	blx	r3
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
    f534:	68fb      	ldr	r3, [r7, #12]
    f536:	2201      	movs	r2, #1
    f538:	66da      	str	r2, [r3, #108]	; 0x6c
		} else {
			return -ENOSPC;
		}
		break;
    f53a:	e006      	b.n	f54a <http_client_send_request+0x2be>
			return -ENOSPC;
    f53c:	231c      	movs	r3, #28
    f53e:	425b      	negs	r3, r3
    f540:	e004      	b.n	f54c <http_client_send_request+0x2c0>
	default:
		/* STATE_TRY_REQ */
		/* STATE_WAIT_RESP */
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
    f542:	230b      	movs	r3, #11
    f544:	425b      	negs	r3, r3
    f546:	e001      	b.n	f54c <http_client_send_request+0x2c0>
			break; /* Currently try to connect to the same server. */
    f548:	46c0      	nop			; (mov r8, r8)
	}

	return 0;
    f54a:	2300      	movs	r3, #0
}
    f54c:	0018      	movs	r0, r3
    f54e:	46bd      	mov	sp, r7
    f550:	b00e      	add	sp, #56	; 0x38
    f552:	bdb0      	pop	{r4, r5, r7, pc}
    f554:	000191f4 	.word	0x000191f4
    f558:	00016eb9 	.word	0x00016eb9
    f55c:	000191fc 	.word	0x000191fc
    f560:	00016eab 	.word	0x00016eab
    f564:	0001699d 	.word	0x0001699d
    f568:	00016e71 	.word	0x00016e71
    f56c:	00016e61 	.word	0x00016e61
    f570:	000169b1 	.word	0x000169b1
    f574:	000169e7 	.word	0x000169e7
    f578:	0000f6ed 	.word	0x0000f6ed
    f57c:	0000f599 	.word	0x0000f599
    f580:	0000cfd5 	.word	0x0000cfd5
    f584:	2000021c 	.word	0x2000021c
    f588:	0000f1f5 	.word	0x0000f1f5
    f58c:	0000d719 	.word	0x0000d719
    f590:	0000d1e5 	.word	0x0000d1e5
    f594:	0000d821 	.word	0x0000d821

0000f598 <_http_client_clear_conn>:

	return 0;
}

void _http_client_clear_conn(struct http_client_module *const module, int reason)
{
    f598:	b580      	push	{r7, lr}
    f59a:	b086      	sub	sp, #24
    f59c:	af00      	add	r7, sp, #0
    f59e:	6078      	str	r0, [r7, #4]
    f5a0:	6039      	str	r1, [r7, #0]
	union http_client_data data;

	if (module->req.entity.close) {
    f5a2:	687b      	ldr	r3, [r7, #4]
    f5a4:	22c0      	movs	r2, #192	; 0xc0
    f5a6:	589b      	ldr	r3, [r3, r2]
    f5a8:	2b00      	cmp	r3, #0
    f5aa:	d007      	beq.n	f5bc <_http_client_clear_conn+0x24>
		module->req.entity.close(module->req.entity.priv_data);
    f5ac:	687b      	ldr	r3, [r7, #4]
    f5ae:	22c0      	movs	r2, #192	; 0xc0
    f5b0:	589b      	ldr	r3, [r3, r2]
    f5b2:	687a      	ldr	r2, [r7, #4]
    f5b4:	21c4      	movs	r1, #196	; 0xc4
    f5b6:	5852      	ldr	r2, [r2, r1]
    f5b8:	0010      	movs	r0, r2
    f5ba:	4798      	blx	r3
	}

	memset(&module->req.entity, 0, sizeof(struct http_entity));
    f5bc:	687b      	ldr	r3, [r7, #4]
    f5be:	33b0      	adds	r3, #176	; 0xb0
    f5c0:	2218      	movs	r2, #24
    f5c2:	2100      	movs	r1, #0
    f5c4:	0018      	movs	r0, r3
    f5c6:	4b24      	ldr	r3, [pc, #144]	; (f658 <_http_client_clear_conn+0xc0>)
    f5c8:	4798      	blx	r3

	if (module->req.state >= STATE_TRY_SOCK_CONNECT) {
    f5ca:	687b      	ldr	r3, [r7, #4]
    f5cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f5ce:	2b00      	cmp	r3, #0
    f5d0:	d005      	beq.n	f5de <_http_client_clear_conn+0x46>
		close(module->sock);
    f5d2:	687b      	ldr	r3, [r7, #4]
    f5d4:	781b      	ldrb	r3, [r3, #0]
    f5d6:	b25b      	sxtb	r3, r3
    f5d8:	0018      	movs	r0, r3
    f5da:	4b20      	ldr	r3, [pc, #128]	; (f65c <_http_client_clear_conn+0xc4>)
    f5dc:	4798      	blx	r3
	}

	module_ref_inst[module->sock] = NULL;
    f5de:	687b      	ldr	r3, [r7, #4]
    f5e0:	781b      	ldrb	r3, [r3, #0]
    f5e2:	b25b      	sxtb	r3, r3
    f5e4:	001a      	movs	r2, r3
    f5e6:	4b1e      	ldr	r3, [pc, #120]	; (f660 <_http_client_clear_conn+0xc8>)
    f5e8:	0092      	lsls	r2, r2, #2
    f5ea:	2100      	movs	r1, #0
    f5ec:	50d1      	str	r1, [r2, r3]
	memset(&module->req, 0, sizeof(struct http_client_req));
    f5ee:	687b      	ldr	r3, [r7, #4]
    f5f0:	336c      	adds	r3, #108	; 0x6c
    f5f2:	226c      	movs	r2, #108	; 0x6c
    f5f4:	2100      	movs	r1, #0
    f5f6:	0018      	movs	r0, r3
    f5f8:	4b17      	ldr	r3, [pc, #92]	; (f658 <_http_client_clear_conn+0xc0>)
    f5fa:	4798      	blx	r3
	memset(&module->resp, 0, sizeof(struct http_client_resp));
    f5fc:	687b      	ldr	r3, [r7, #4]
    f5fe:	33d8      	adds	r3, #216	; 0xd8
    f600:	2210      	movs	r2, #16
    f602:	2100      	movs	r1, #0
    f604:	0018      	movs	r0, r3
    f606:	4b14      	ldr	r3, [pc, #80]	; (f658 <_http_client_clear_conn+0xc0>)
    f608:	4798      	blx	r3
	module->req.state = STATE_INIT;
    f60a:	687b      	ldr	r3, [r7, #4]
    f60c:	2200      	movs	r2, #0
    f60e:	66da      	str	r2, [r3, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    f610:	687b      	ldr	r3, [r7, #4]
    f612:	22d8      	movs	r2, #216	; 0xd8
    f614:	2100      	movs	r1, #0
    f616:	5099      	str	r1, [r3, r2]

	module->sending = 0;
    f618:	687b      	ldr	r3, [r7, #4]
    f61a:	2241      	movs	r2, #65	; 0x41
    f61c:	5c99      	ldrb	r1, [r3, r2]
    f61e:	2001      	movs	r0, #1
    f620:	4381      	bics	r1, r0
    f622:	5499      	strb	r1, [r3, r2]
	module->permanent = 0;
    f624:	687b      	ldr	r3, [r7, #4]
    f626:	2241      	movs	r2, #65	; 0x41
    f628:	5c99      	ldrb	r1, [r3, r2]
    f62a:	2002      	movs	r0, #2
    f62c:	4381      	bics	r1, r0
    f62e:	5499      	strb	r1, [r3, r2]
	data.disconnected.reason = reason;
    f630:	230c      	movs	r3, #12
    f632:	18fb      	adds	r3, r7, r3
    f634:	683a      	ldr	r2, [r7, #0]
    f636:	601a      	str	r2, [r3, #0]
	if (module->cb) {
    f638:	687b      	ldr	r3, [r7, #4]
    f63a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f63c:	2b00      	cmp	r3, #0
    f63e:	d006      	beq.n	f64e <_http_client_clear_conn+0xb6>
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
    f640:	687b      	ldr	r3, [r7, #4]
    f642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f644:	220c      	movs	r2, #12
    f646:	18ba      	adds	r2, r7, r2
    f648:	6878      	ldr	r0, [r7, #4]
    f64a:	2104      	movs	r1, #4
    f64c:	4798      	blx	r3
	}
}
    f64e:	46c0      	nop			; (mov r8, r8)
    f650:	46bd      	mov	sp, r7
    f652:	b006      	add	sp, #24
    f654:	bd80      	pop	{r7, pc}
    f656:	46c0      	nop			; (mov r8, r8)
    f658:	000169e7 	.word	0x000169e7
    f65c:	0000d5dd 	.word	0x0000d5dd
    f660:	2000021c 	.word	0x2000021c

0000f664 <_http_client_send_wait>:

int _http_client_send_wait(void *_module, char *buffer, size_t buffer_len)
{
    f664:	b590      	push	{r4, r7, lr}
    f666:	b087      	sub	sp, #28
    f668:	af00      	add	r7, sp, #0
    f66a:	60f8      	str	r0, [r7, #12]
    f66c:	60b9      	str	r1, [r7, #8]
    f66e:	607a      	str	r2, [r7, #4]
	int result;
	struct http_client_module *const module = (struct http_client_module *const)_module;
    f670:	68fb      	ldr	r3, [r7, #12]
    f672:	617b      	str	r3, [r7, #20]
	
	module->sending = 1;
    f674:	697b      	ldr	r3, [r7, #20]
    f676:	2241      	movs	r2, #65	; 0x41
    f678:	5c99      	ldrb	r1, [r3, r2]
    f67a:	2001      	movs	r0, #1
    f67c:	4301      	orrs	r1, r0
    f67e:	5499      	strb	r1, [r3, r2]

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
    f680:	697b      	ldr	r3, [r7, #20]
    f682:	2000      	movs	r0, #0
    f684:	5618      	ldrsb	r0, [r3, r0]
    f686:	687b      	ldr	r3, [r7, #4]
    f688:	b29a      	uxth	r2, r3
    f68a:	68b9      	ldr	r1, [r7, #8]
    f68c:	2300      	movs	r3, #0
    f68e:	4c14      	ldr	r4, [pc, #80]	; (f6e0 <_http_client_send_wait+0x7c>)
    f690:	47a0      	blx	r4
    f692:	0003      	movs	r3, r0
    f694:	613b      	str	r3, [r7, #16]
    f696:	693b      	ldr	r3, [r7, #16]
    f698:	2b00      	cmp	r3, #0
    f69a:	da0f      	bge.n	f6bc <_http_client_send_wait+0x58>
		module->sending = 0;
    f69c:	697b      	ldr	r3, [r7, #20]
    f69e:	2241      	movs	r2, #65	; 0x41
    f6a0:	5c99      	ldrb	r1, [r3, r2]
    f6a2:	2001      	movs	r0, #1
    f6a4:	4381      	bics	r1, r0
    f6a6:	5499      	strb	r1, [r3, r2]
		return result;
    f6a8:	693b      	ldr	r3, [r7, #16]
    f6aa:	e014      	b.n	f6d6 <_http_client_send_wait+0x72>
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
		m2m_wifi_handle_events(NULL);
    f6ac:	2000      	movs	r0, #0
    f6ae:	4b0d      	ldr	r3, [pc, #52]	; (f6e4 <_http_client_send_wait+0x80>)
    f6b0:	4798      	blx	r3
		sw_timer_task(module->config.timer_inst);
    f6b2:	697b      	ldr	r3, [r7, #20]
    f6b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    f6b6:	0018      	movs	r0, r3
    f6b8:	4b0b      	ldr	r3, [pc, #44]	; (f6e8 <_http_client_send_wait+0x84>)
    f6ba:	4798      	blx	r3
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    f6bc:	697b      	ldr	r3, [r7, #20]
    f6be:	2241      	movs	r2, #65	; 0x41
    f6c0:	5c9b      	ldrb	r3, [r3, r2]
    f6c2:	2201      	movs	r2, #1
    f6c4:	4013      	ands	r3, r2
    f6c6:	b2db      	uxtb	r3, r3
    f6c8:	2b00      	cmp	r3, #0
    f6ca:	d003      	beq.n	f6d4 <_http_client_send_wait+0x70>
    f6cc:	697b      	ldr	r3, [r7, #20]
    f6ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f6d0:	2b02      	cmp	r3, #2
    f6d2:	d8eb      	bhi.n	f6ac <_http_client_send_wait+0x48>
	}

	return 0;
    f6d4:	2300      	movs	r3, #0
}
    f6d6:	0018      	movs	r0, r3
    f6d8:	46bd      	mov	sp, r7
    f6da:	b007      	add	sp, #28
    f6dc:	bd90      	pop	{r4, r7, pc}
    f6de:	46c0      	nop			; (mov r8, r8)
    f6e0:	0000d2f9 	.word	0x0000d2f9
    f6e4:	00009f45 	.word	0x00009f45
    f6e8:	0001095d 	.word	0x0001095d

0000f6ec <_http_client_request>:

void _http_client_request(struct http_client_module *const module)
{
    f6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    f6ee:	b0a1      	sub	sp, #132	; 0x84
    f6f0:	af02      	add	r7, sp, #8
    f6f2:	61f8      	str	r0, [r7, #28]
    f6f4:	466b      	mov	r3, sp
    f6f6:	001e      	movs	r6, r3
	struct stream_writer writer;
	int size;
	int result;
	char length[11];
	char *ptr;
	const char CH_LUT[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f'};
    f6f8:	2318      	movs	r3, #24
    f6fa:	2218      	movs	r2, #24
    f6fc:	18ba      	adds	r2, r7, r2
    f6fe:	18d2      	adds	r2, r2, r3
    f700:	4bba      	ldr	r3, [pc, #744]	; (f9ec <_http_client_request+0x300>)
    f702:	0010      	movs	r0, r2
    f704:	0019      	movs	r1, r3
    f706:	2310      	movs	r3, #16
    f708:	001a      	movs	r2, r3
    f70a:	4bb9      	ldr	r3, [pc, #740]	; (f9f0 <_http_client_request+0x304>)
    f70c:	4798      	blx	r3
	struct http_entity * entity;
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];
    f70e:	69fb      	ldr	r3, [r7, #28]
    f710:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    f712:	001a      	movs	r2, r3
    f714:	3a01      	subs	r2, #1
    f716:	66fa      	str	r2, [r7, #108]	; 0x6c
    f718:	001c      	movs	r4, r3
    f71a:	2200      	movs	r2, #0
    f71c:	0015      	movs	r5, r2
    f71e:	0020      	movs	r0, r4
    f720:	0029      	movs	r1, r5
    f722:	0002      	movs	r2, r0
    f724:	0f52      	lsrs	r2, r2, #29
    f726:	000c      	movs	r4, r1
    f728:	00e4      	lsls	r4, r4, #3
    f72a:	617c      	str	r4, [r7, #20]
    f72c:	697c      	ldr	r4, [r7, #20]
    f72e:	4314      	orrs	r4, r2
    f730:	617c      	str	r4, [r7, #20]
    f732:	0002      	movs	r2, r0
    f734:	00d2      	lsls	r2, r2, #3
    f736:	613a      	str	r2, [r7, #16]
    f738:	603b      	str	r3, [r7, #0]
    f73a:	2200      	movs	r2, #0
    f73c:	607a      	str	r2, [r7, #4]
    f73e:	6838      	ldr	r0, [r7, #0]
    f740:	6879      	ldr	r1, [r7, #4]
    f742:	0002      	movs	r2, r0
    f744:	0f52      	lsrs	r2, r2, #29
    f746:	000c      	movs	r4, r1
    f748:	00e4      	lsls	r4, r4, #3
    f74a:	60fc      	str	r4, [r7, #12]
    f74c:	68fc      	ldr	r4, [r7, #12]
    f74e:	4314      	orrs	r4, r2
    f750:	60fc      	str	r4, [r7, #12]
    f752:	0002      	movs	r2, r0
    f754:	00d2      	lsls	r2, r2, #3
    f756:	60ba      	str	r2, [r7, #8]
    f758:	3307      	adds	r3, #7
    f75a:	08db      	lsrs	r3, r3, #3
    f75c:	00db      	lsls	r3, r3, #3
    f75e:	466a      	mov	r2, sp
    f760:	1ad3      	subs	r3, r2, r3
    f762:	469d      	mov	sp, r3
    f764:	ab02      	add	r3, sp, #8
    f766:	3300      	adds	r3, #0
    f768:	66bb      	str	r3, [r7, #104]	; 0x68

	if (module == NULL) {
    f76a:	69fb      	ldr	r3, [r7, #28]
    f76c:	2b00      	cmp	r3, #0
    f76e:	d100      	bne.n	f772 <_http_client_request+0x86>
    f770:	e346      	b.n	fe00 <_http_client_request+0x714>
		return;
	}

	if (module->sending != 0) {
    f772:	69fb      	ldr	r3, [r7, #28]
    f774:	2241      	movs	r2, #65	; 0x41
    f776:	5c9b      	ldrb	r3, [r3, r2]
    f778:	2201      	movs	r2, #1
    f77a:	4013      	ands	r3, r2
    f77c:	b2db      	uxtb	r3, r3
    f77e:	2b00      	cmp	r3, #0
    f780:	d000      	beq.n	f784 <_http_client_request+0x98>
    f782:	e33f      	b.n	fe04 <_http_client_request+0x718>
		/* Device is busy. */
		return;
	}

	entity = &module->req.entity;
    f784:	69fb      	ldr	r3, [r7, #28]
    f786:	33b0      	adds	r3, #176	; 0xb0
    f788:	667b      	str	r3, [r7, #100]	; 0x64

	switch (module->req.state) {
    f78a:	69fb      	ldr	r3, [r7, #28]
    f78c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f78e:	2b03      	cmp	r3, #3
    f790:	d003      	beq.n	f79a <_http_client_request+0xae>
    f792:	2b04      	cmp	r3, #4
    f794:	d100      	bne.n	f798 <_http_client_request+0xac>
    f796:	e1b4      	b.n	fb02 <_http_client_request+0x416>
		}

		break;
	default:
		/* Invalid status. */
		break;
    f798:	e330      	b.n	fdfc <_http_client_request+0x710>
		module->req.content_length = 0;
    f79a:	69fb      	ldr	r3, [r7, #28]
    f79c:	22cc      	movs	r2, #204	; 0xcc
    f79e:	2100      	movs	r1, #0
    f7a0:	5099      	str	r1, [r3, r2]
		module->req.sent_length = 0;
    f7a2:	69fb      	ldr	r3, [r7, #28]
    f7a4:	22d0      	movs	r2, #208	; 0xd0
    f7a6:	2100      	movs	r1, #0
    f7a8:	5099      	str	r1, [r3, r2]
		stream_writer_init(&writer, buffer, module->config.send_buffer_size, _http_client_send_wait, (void *)module);
    f7aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    f7ac:	69fb      	ldr	r3, [r7, #28]
    f7ae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    f7b0:	4c90      	ldr	r4, [pc, #576]	; (f9f4 <_http_client_request+0x308>)
    f7b2:	2334      	movs	r3, #52	; 0x34
    f7b4:	2018      	movs	r0, #24
    f7b6:	1838      	adds	r0, r7, r0
    f7b8:	18c0      	adds	r0, r0, r3
    f7ba:	69fb      	ldr	r3, [r7, #28]
    f7bc:	9300      	str	r3, [sp, #0]
    f7be:	0023      	movs	r3, r4
    f7c0:	4c8d      	ldr	r4, [pc, #564]	; (f9f8 <_http_client_request+0x30c>)
    f7c2:	47a0      	blx	r4
		if (module->req.method == HTTP_METHOD_GET) {
    f7c4:	69fb      	ldr	r3, [r7, #28]
    f7c6:	22c8      	movs	r2, #200	; 0xc8
    f7c8:	5c9b      	ldrb	r3, [r3, r2]
    f7ca:	2b01      	cmp	r3, #1
    f7cc:	d10a      	bne.n	f7e4 <_http_client_request+0xf8>
			stream_writer_send_buffer(&writer, "GET ", 4);
    f7ce:	498b      	ldr	r1, [pc, #556]	; (f9fc <_http_client_request+0x310>)
    f7d0:	2334      	movs	r3, #52	; 0x34
    f7d2:	2218      	movs	r2, #24
    f7d4:	4694      	mov	ip, r2
    f7d6:	44bc      	add	ip, r7
    f7d8:	4463      	add	r3, ip
    f7da:	2204      	movs	r2, #4
    f7dc:	0018      	movs	r0, r3
    f7de:	4b88      	ldr	r3, [pc, #544]	; (fa00 <_http_client_request+0x314>)
    f7e0:	4798      	blx	r3
    f7e2:	e04e      	b.n	f882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_POST) {
    f7e4:	69fb      	ldr	r3, [r7, #28]
    f7e6:	22c8      	movs	r2, #200	; 0xc8
    f7e8:	5c9b      	ldrb	r3, [r3, r2]
    f7ea:	2b02      	cmp	r3, #2
    f7ec:	d10a      	bne.n	f804 <_http_client_request+0x118>
			stream_writer_send_buffer(&writer, "POST ", 5);
    f7ee:	4985      	ldr	r1, [pc, #532]	; (fa04 <_http_client_request+0x318>)
    f7f0:	2334      	movs	r3, #52	; 0x34
    f7f2:	2218      	movs	r2, #24
    f7f4:	4694      	mov	ip, r2
    f7f6:	44bc      	add	ip, r7
    f7f8:	4463      	add	r3, ip
    f7fa:	2205      	movs	r2, #5
    f7fc:	0018      	movs	r0, r3
    f7fe:	4b80      	ldr	r3, [pc, #512]	; (fa00 <_http_client_request+0x314>)
    f800:	4798      	blx	r3
    f802:	e03e      	b.n	f882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_DELETE) {
    f804:	69fb      	ldr	r3, [r7, #28]
    f806:	22c8      	movs	r2, #200	; 0xc8
    f808:	5c9b      	ldrb	r3, [r3, r2]
    f80a:	2b03      	cmp	r3, #3
    f80c:	d10a      	bne.n	f824 <_http_client_request+0x138>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
    f80e:	497e      	ldr	r1, [pc, #504]	; (fa08 <_http_client_request+0x31c>)
    f810:	2334      	movs	r3, #52	; 0x34
    f812:	2218      	movs	r2, #24
    f814:	4694      	mov	ip, r2
    f816:	44bc      	add	ip, r7
    f818:	4463      	add	r3, ip
    f81a:	2207      	movs	r2, #7
    f81c:	0018      	movs	r0, r3
    f81e:	4b78      	ldr	r3, [pc, #480]	; (fa00 <_http_client_request+0x314>)
    f820:	4798      	blx	r3
    f822:	e02e      	b.n	f882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_PUT) {
    f824:	69fb      	ldr	r3, [r7, #28]
    f826:	22c8      	movs	r2, #200	; 0xc8
    f828:	5c9b      	ldrb	r3, [r3, r2]
    f82a:	2b04      	cmp	r3, #4
    f82c:	d10a      	bne.n	f844 <_http_client_request+0x158>
			stream_writer_send_buffer(&writer, "PUT ", 4);
    f82e:	4977      	ldr	r1, [pc, #476]	; (fa0c <_http_client_request+0x320>)
    f830:	2334      	movs	r3, #52	; 0x34
    f832:	2218      	movs	r2, #24
    f834:	4694      	mov	ip, r2
    f836:	44bc      	add	ip, r7
    f838:	4463      	add	r3, ip
    f83a:	2204      	movs	r2, #4
    f83c:	0018      	movs	r0, r3
    f83e:	4b70      	ldr	r3, [pc, #448]	; (fa00 <_http_client_request+0x314>)
    f840:	4798      	blx	r3
    f842:	e01e      	b.n	f882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_OPTIONS) {
    f844:	69fb      	ldr	r3, [r7, #28]
    f846:	22c8      	movs	r2, #200	; 0xc8
    f848:	5c9b      	ldrb	r3, [r3, r2]
    f84a:	2b05      	cmp	r3, #5
    f84c:	d10a      	bne.n	f864 <_http_client_request+0x178>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
    f84e:	4970      	ldr	r1, [pc, #448]	; (fa10 <_http_client_request+0x324>)
    f850:	2334      	movs	r3, #52	; 0x34
    f852:	2218      	movs	r2, #24
    f854:	4694      	mov	ip, r2
    f856:	44bc      	add	ip, r7
    f858:	4463      	add	r3, ip
    f85a:	2208      	movs	r2, #8
    f85c:	0018      	movs	r0, r3
    f85e:	4b68      	ldr	r3, [pc, #416]	; (fa00 <_http_client_request+0x314>)
    f860:	4798      	blx	r3
    f862:	e00e      	b.n	f882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_HEAD) {
    f864:	69fb      	ldr	r3, [r7, #28]
    f866:	22c8      	movs	r2, #200	; 0xc8
    f868:	5c9b      	ldrb	r3, [r3, r2]
    f86a:	2b06      	cmp	r3, #6
    f86c:	d109      	bne.n	f882 <_http_client_request+0x196>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
    f86e:	4969      	ldr	r1, [pc, #420]	; (fa14 <_http_client_request+0x328>)
    f870:	2334      	movs	r3, #52	; 0x34
    f872:	2218      	movs	r2, #24
    f874:	4694      	mov	ip, r2
    f876:	44bc      	add	ip, r7
    f878:	4463      	add	r3, ip
    f87a:	2205      	movs	r2, #5
    f87c:	0018      	movs	r0, r3
    f87e:	4b60      	ldr	r3, [pc, #384]	; (fa00 <_http_client_request+0x314>)
    f880:	4798      	blx	r3
		stream_writer_send_buffer(&writer, module->req.uri, strlen(module->req.uri));
    f882:	69fb      	ldr	r3, [r7, #28]
    f884:	3370      	adds	r3, #112	; 0x70
    f886:	001c      	movs	r4, r3
    f888:	69fb      	ldr	r3, [r7, #28]
    f88a:	3370      	adds	r3, #112	; 0x70
    f88c:	0018      	movs	r0, r3
    f88e:	4b62      	ldr	r3, [pc, #392]	; (fa18 <_http_client_request+0x32c>)
    f890:	4798      	blx	r3
    f892:	0002      	movs	r2, r0
    f894:	2334      	movs	r3, #52	; 0x34
    f896:	2118      	movs	r1, #24
    f898:	468c      	mov	ip, r1
    f89a:	44bc      	add	ip, r7
    f89c:	4463      	add	r3, ip
    f89e:	0021      	movs	r1, r4
    f8a0:	0018      	movs	r0, r3
    f8a2:	4b57      	ldr	r3, [pc, #348]	; (fa00 <_http_client_request+0x314>)
    f8a4:	4798      	blx	r3
		stream_writer_send_buffer(&writer, " "HTTP_PROTO_NAME"\r\n", strlen(" "HTTP_PROTO_NAME"\r\n"));
    f8a6:	495d      	ldr	r1, [pc, #372]	; (fa1c <_http_client_request+0x330>)
    f8a8:	2334      	movs	r3, #52	; 0x34
    f8aa:	2218      	movs	r2, #24
    f8ac:	4694      	mov	ip, r2
    f8ae:	44bc      	add	ip, r7
    f8b0:	4463      	add	r3, ip
    f8b2:	220b      	movs	r2, #11
    f8b4:	0018      	movs	r0, r3
    f8b6:	4b52      	ldr	r3, [pc, #328]	; (fa00 <_http_client_request+0x314>)
    f8b8:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "User-Agent: ", strlen("User-agent: "));
    f8ba:	4959      	ldr	r1, [pc, #356]	; (fa20 <_http_client_request+0x334>)
    f8bc:	2334      	movs	r3, #52	; 0x34
    f8be:	2218      	movs	r2, #24
    f8c0:	4694      	mov	ip, r2
    f8c2:	44bc      	add	ip, r7
    f8c4:	4463      	add	r3, ip
    f8c6:	220c      	movs	r2, #12
    f8c8:	0018      	movs	r0, r3
    f8ca:	4b4d      	ldr	r3, [pc, #308]	; (fa00 <_http_client_request+0x314>)
    f8cc:	4798      	blx	r3
		stream_writer_send_buffer(&writer, (char *)module->config.user_agent, strlen(module->config.user_agent));
    f8ce:	69fb      	ldr	r3, [r7, #28]
    f8d0:	6e9c      	ldr	r4, [r3, #104]	; 0x68
    f8d2:	69fb      	ldr	r3, [r7, #28]
    f8d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    f8d6:	0018      	movs	r0, r3
    f8d8:	4b4f      	ldr	r3, [pc, #316]	; (fa18 <_http_client_request+0x32c>)
    f8da:	4798      	blx	r3
    f8dc:	0002      	movs	r2, r0
    f8de:	2334      	movs	r3, #52	; 0x34
    f8e0:	2118      	movs	r1, #24
    f8e2:	468c      	mov	ip, r1
    f8e4:	44bc      	add	ip, r7
    f8e6:	4463      	add	r3, ip
    f8e8:	0021      	movs	r1, r4
    f8ea:	0018      	movs	r0, r3
    f8ec:	4b44      	ldr	r3, [pc, #272]	; (fa00 <_http_client_request+0x314>)
    f8ee:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    f8f0:	494c      	ldr	r1, [pc, #304]	; (fa24 <_http_client_request+0x338>)
    f8f2:	2334      	movs	r3, #52	; 0x34
    f8f4:	2218      	movs	r2, #24
    f8f6:	4694      	mov	ip, r2
    f8f8:	44bc      	add	ip, r7
    f8fa:	4463      	add	r3, ip
    f8fc:	2202      	movs	r2, #2
    f8fe:	0018      	movs	r0, r3
    f900:	4b3f      	ldr	r3, [pc, #252]	; (fa00 <_http_client_request+0x314>)
    f902:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Host: ", strlen("Host: "));
    f904:	4948      	ldr	r1, [pc, #288]	; (fa28 <_http_client_request+0x33c>)
    f906:	2334      	movs	r3, #52	; 0x34
    f908:	2218      	movs	r2, #24
    f90a:	4694      	mov	ip, r2
    f90c:	44bc      	add	ip, r7
    f90e:	4463      	add	r3, ip
    f910:	2206      	movs	r2, #6
    f912:	0018      	movs	r0, r3
    f914:	4b3a      	ldr	r3, [pc, #232]	; (fa00 <_http_client_request+0x314>)
    f916:	4798      	blx	r3
		stream_writer_send_buffer(&writer, module->host, strlen(module->host));
    f918:	69fb      	ldr	r3, [r7, #28]
    f91a:	1c5c      	adds	r4, r3, #1
    f91c:	69fb      	ldr	r3, [r7, #28]
    f91e:	3301      	adds	r3, #1
    f920:	0018      	movs	r0, r3
    f922:	4b3d      	ldr	r3, [pc, #244]	; (fa18 <_http_client_request+0x32c>)
    f924:	4798      	blx	r3
    f926:	0002      	movs	r2, r0
    f928:	2334      	movs	r3, #52	; 0x34
    f92a:	2118      	movs	r1, #24
    f92c:	468c      	mov	ip, r1
    f92e:	44bc      	add	ip, r7
    f930:	4463      	add	r3, ip
    f932:	0021      	movs	r1, r4
    f934:	0018      	movs	r0, r3
    f936:	4b32      	ldr	r3, [pc, #200]	; (fa00 <_http_client_request+0x314>)
    f938:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    f93a:	493a      	ldr	r1, [pc, #232]	; (fa24 <_http_client_request+0x338>)
    f93c:	2334      	movs	r3, #52	; 0x34
    f93e:	2218      	movs	r2, #24
    f940:	4694      	mov	ip, r2
    f942:	44bc      	add	ip, r7
    f944:	4463      	add	r3, ip
    f946:	2202      	movs	r2, #2
    f948:	0018      	movs	r0, r3
    f94a:	4b2d      	ldr	r3, [pc, #180]	; (fa00 <_http_client_request+0x314>)
    f94c:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Connection: Keep-Alive\r\n", strlen("Connection: Keep-Alive\r\n"));
    f94e:	4937      	ldr	r1, [pc, #220]	; (fa2c <_http_client_request+0x340>)
    f950:	2334      	movs	r3, #52	; 0x34
    f952:	2218      	movs	r2, #24
    f954:	4694      	mov	ip, r2
    f956:	44bc      	add	ip, r7
    f958:	4463      	add	r3, ip
    f95a:	2218      	movs	r2, #24
    f95c:	0018      	movs	r0, r3
    f95e:	4b28      	ldr	r3, [pc, #160]	; (fa00 <_http_client_request+0x314>)
    f960:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Accept-Encoding: \r\n", strlen("Accept-Encoding: \r\n"));
    f962:	4933      	ldr	r1, [pc, #204]	; (fa30 <_http_client_request+0x344>)
    f964:	2334      	movs	r3, #52	; 0x34
    f966:	2218      	movs	r2, #24
    f968:	4694      	mov	ip, r2
    f96a:	44bc      	add	ip, r7
    f96c:	4463      	add	r3, ip
    f96e:	2213      	movs	r2, #19
    f970:	0018      	movs	r0, r3
    f972:	4b23      	ldr	r3, [pc, #140]	; (fa00 <_http_client_request+0x314>)
    f974:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Accept-Charset: utf-8\r\n", strlen("Accept-Charset: utf-8\r\n"));
    f976:	492f      	ldr	r1, [pc, #188]	; (fa34 <_http_client_request+0x348>)
    f978:	2334      	movs	r3, #52	; 0x34
    f97a:	2218      	movs	r2, #24
    f97c:	4694      	mov	ip, r2
    f97e:	44bc      	add	ip, r7
    f980:	4463      	add	r3, ip
    f982:	2217      	movs	r2, #23
    f984:	0018      	movs	r0, r3
    f986:	4b1e      	ldr	r3, [pc, #120]	; (fa00 <_http_client_request+0x314>)
    f988:	4798      	blx	r3
		if (entity->read != NULL) {
    f98a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f98c:	68db      	ldr	r3, [r3, #12]
    f98e:	2b00      	cmp	r3, #0
    f990:	d100      	bne.n	f994 <_http_client_request+0x2a8>
    f992:	e089      	b.n	faa8 <_http_client_request+0x3bc>
			if (entity->is_chunked) {
    f994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f996:	781b      	ldrb	r3, [r3, #0]
    f998:	2b00      	cmp	r3, #0
    f99a:	d00f      	beq.n	f9bc <_http_client_request+0x2d0>
				module->req.content_length = -1;
    f99c:	69fb      	ldr	r3, [r7, #28]
    f99e:	21cc      	movs	r1, #204	; 0xcc
    f9a0:	2201      	movs	r2, #1
    f9a2:	4252      	negs	r2, r2
    f9a4:	505a      	str	r2, [r3, r1]
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
    f9a6:	4924      	ldr	r1, [pc, #144]	; (fa38 <_http_client_request+0x34c>)
    f9a8:	2334      	movs	r3, #52	; 0x34
    f9aa:	2218      	movs	r2, #24
    f9ac:	4694      	mov	ip, r2
    f9ae:	44bc      	add	ip, r7
    f9b0:	4463      	add	r3, ip
    f9b2:	221c      	movs	r2, #28
    f9b4:	0018      	movs	r0, r3
    f9b6:	4b12      	ldr	r3, [pc, #72]	; (fa00 <_http_client_request+0x314>)
    f9b8:	4798      	blx	r3
    f9ba:	e075      	b.n	faa8 <_http_client_request+0x3bc>
			} else if(entity->get_contents_length) {
    f9bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f9be:	689b      	ldr	r3, [r3, #8]
    f9c0:	2b00      	cmp	r3, #0
    f9c2:	d071      	beq.n	faa8 <_http_client_request+0x3bc>
				module->req.content_length = entity->get_contents_length(entity->priv_data);
    f9c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f9c6:	689a      	ldr	r2, [r3, #8]
    f9c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f9ca:	695b      	ldr	r3, [r3, #20]
    f9cc:	0018      	movs	r0, r3
    f9ce:	4790      	blx	r2
    f9d0:	0001      	movs	r1, r0
    f9d2:	69fb      	ldr	r3, [r7, #28]
    f9d4:	22cc      	movs	r2, #204	; 0xcc
    f9d6:	5099      	str	r1, [r3, r2]
				if (module->req.content_length < 0) {
    f9d8:	69fb      	ldr	r3, [r7, #28]
    f9da:	22cc      	movs	r2, #204	; 0xcc
    f9dc:	589b      	ldr	r3, [r3, r2]
    f9de:	2b00      	cmp	r3, #0
    f9e0:	da2c      	bge.n	fa3c <_http_client_request+0x350>
					module->req.content_length = 0;
    f9e2:	69fb      	ldr	r3, [r7, #28]
    f9e4:	22cc      	movs	r2, #204	; 0xcc
    f9e6:	2100      	movs	r1, #0
    f9e8:	5099      	str	r1, [r3, r2]
    f9ea:	e05d      	b.n	faa8 <_http_client_request+0x3bc>
    f9ec:	000192e4 	.word	0x000192e4
    f9f0:	000169b1 	.word	0x000169b1
    f9f4:	0000f665 	.word	0x0000f665
    f9f8:	000105b9 	.word	0x000105b9
    f9fc:	00019208 	.word	0x00019208
    fa00:	00010639 	.word	0x00010639
    fa04:	00019210 	.word	0x00019210
    fa08:	00019218 	.word	0x00019218
    fa0c:	00019220 	.word	0x00019220
    fa10:	00019228 	.word	0x00019228
    fa14:	00019234 	.word	0x00019234
    fa18:	00016eab 	.word	0x00016eab
    fa1c:	0001923c 	.word	0x0001923c
    fa20:	00019248 	.word	0x00019248
    fa24:	00019258 	.word	0x00019258
    fa28:	0001925c 	.word	0x0001925c
    fa2c:	00019264 	.word	0x00019264
    fa30:	00019280 	.word	0x00019280
    fa34:	00019294 	.word	0x00019294
    fa38:	000192ac 	.word	0x000192ac
					sprintf(length, "%u", (unsigned int)module->req.content_length);
    fa3c:	69fb      	ldr	r3, [r7, #28]
    fa3e:	22cc      	movs	r2, #204	; 0xcc
    fa40:	589b      	ldr	r3, [r3, r2]
    fa42:	001a      	movs	r2, r3
    fa44:	49e0      	ldr	r1, [pc, #896]	; (fdc8 <_http_client_request+0x6dc>)
    fa46:	2328      	movs	r3, #40	; 0x28
    fa48:	2018      	movs	r0, #24
    fa4a:	4684      	mov	ip, r0
    fa4c:	44bc      	add	ip, r7
    fa4e:	4463      	add	r3, ip
    fa50:	0018      	movs	r0, r3
    fa52:	4bde      	ldr	r3, [pc, #888]	; (fdcc <_http_client_request+0x6e0>)
    fa54:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "Content-Length: ", strlen("Content-Length: "));
    fa56:	49de      	ldr	r1, [pc, #888]	; (fdd0 <_http_client_request+0x6e4>)
    fa58:	2334      	movs	r3, #52	; 0x34
    fa5a:	2218      	movs	r2, #24
    fa5c:	4694      	mov	ip, r2
    fa5e:	44bc      	add	ip, r7
    fa60:	4463      	add	r3, ip
    fa62:	2210      	movs	r2, #16
    fa64:	0018      	movs	r0, r3
    fa66:	4bdb      	ldr	r3, [pc, #876]	; (fdd4 <_http_client_request+0x6e8>)
    fa68:	4798      	blx	r3
					stream_writer_send_buffer(&writer, length, strlen(length));
    fa6a:	2328      	movs	r3, #40	; 0x28
    fa6c:	2218      	movs	r2, #24
    fa6e:	4694      	mov	ip, r2
    fa70:	44bc      	add	ip, r7
    fa72:	4463      	add	r3, ip
    fa74:	0018      	movs	r0, r3
    fa76:	4bd8      	ldr	r3, [pc, #864]	; (fdd8 <_http_client_request+0x6ec>)
    fa78:	4798      	blx	r3
    fa7a:	0002      	movs	r2, r0
    fa7c:	2328      	movs	r3, #40	; 0x28
    fa7e:	2118      	movs	r1, #24
    fa80:	1879      	adds	r1, r7, r1
    fa82:	18c9      	adds	r1, r1, r3
    fa84:	2334      	movs	r3, #52	; 0x34
    fa86:	2018      	movs	r0, #24
    fa88:	4684      	mov	ip, r0
    fa8a:	44bc      	add	ip, r7
    fa8c:	4463      	add	r3, ip
    fa8e:	0018      	movs	r0, r3
    fa90:	4bd0      	ldr	r3, [pc, #832]	; (fdd4 <_http_client_request+0x6e8>)
    fa92:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    fa94:	49d1      	ldr	r1, [pc, #836]	; (fddc <_http_client_request+0x6f0>)
    fa96:	2334      	movs	r3, #52	; 0x34
    fa98:	2218      	movs	r2, #24
    fa9a:	4694      	mov	ip, r2
    fa9c:	44bc      	add	ip, r7
    fa9e:	4463      	add	r3, ip
    faa0:	2202      	movs	r2, #2
    faa2:	0018      	movs	r0, r3
    faa4:	4bcb      	ldr	r3, [pc, #812]	; (fdd4 <_http_client_request+0x6e8>)
    faa6:	4798      	blx	r3
		if (module->req.ext_header != NULL ) {
    faa8:	69fb      	ldr	r3, [r7, #28]
    faaa:	22d4      	movs	r2, #212	; 0xd4
    faac:	589b      	ldr	r3, [r3, r2]
    faae:	2b00      	cmp	r3, #0
    fab0:	d012      	beq.n	fad8 <_http_client_request+0x3ec>
				module->req.ext_header,
    fab2:	69fb      	ldr	r3, [r7, #28]
    fab4:	22d4      	movs	r2, #212	; 0xd4
    fab6:	589c      	ldr	r4, [r3, r2]
				strlen(module->req.ext_header));
    fab8:	69fb      	ldr	r3, [r7, #28]
    faba:	22d4      	movs	r2, #212	; 0xd4
    fabc:	589b      	ldr	r3, [r3, r2]
			stream_writer_send_buffer(&writer,
    fabe:	0018      	movs	r0, r3
    fac0:	4bc5      	ldr	r3, [pc, #788]	; (fdd8 <_http_client_request+0x6ec>)
    fac2:	4798      	blx	r3
    fac4:	0002      	movs	r2, r0
    fac6:	2334      	movs	r3, #52	; 0x34
    fac8:	2118      	movs	r1, #24
    faca:	468c      	mov	ip, r1
    facc:	44bc      	add	ip, r7
    face:	4463      	add	r3, ip
    fad0:	0021      	movs	r1, r4
    fad2:	0018      	movs	r0, r3
    fad4:	4bbf      	ldr	r3, [pc, #764]	; (fdd4 <_http_client_request+0x6e8>)
    fad6:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    fad8:	49c0      	ldr	r1, [pc, #768]	; (fddc <_http_client_request+0x6f0>)
    fada:	2334      	movs	r3, #52	; 0x34
    fadc:	2218      	movs	r2, #24
    fade:	4694      	mov	ip, r2
    fae0:	44bc      	add	ip, r7
    fae2:	4463      	add	r3, ip
    fae4:	2202      	movs	r2, #2
    fae6:	0018      	movs	r0, r3
    fae8:	4bba      	ldr	r3, [pc, #744]	; (fdd4 <_http_client_request+0x6e8>)
    faea:	4798      	blx	r3
		stream_writer_send_remain(&writer);
    faec:	2334      	movs	r3, #52	; 0x34
    faee:	2218      	movs	r2, #24
    faf0:	4694      	mov	ip, r2
    faf2:	44bc      	add	ip, r7
    faf4:	4463      	add	r3, ip
    faf6:	0018      	movs	r0, r3
    faf8:	4bb9      	ldr	r3, [pc, #740]	; (fde0 <_http_client_request+0x6f4>)
    fafa:	4798      	blx	r3
		module->req.state = STATE_REQ_SEND_ENTITY;
    fafc:	69fb      	ldr	r3, [r7, #28]
    fafe:	2204      	movs	r2, #4
    fb00:	66da      	str	r2, [r3, #108]	; 0x6c
		if (module->req.content_length < 0 && entity->read) {
    fb02:	69fb      	ldr	r3, [r7, #28]
    fb04:	22cc      	movs	r2, #204	; 0xcc
    fb06:	589b      	ldr	r3, [r3, r2]
    fb08:	2b00      	cmp	r3, #0
    fb0a:	db00      	blt.n	fb0e <_http_client_request+0x422>
    fb0c:	e0c6      	b.n	fc9c <_http_client_request+0x5b0>
    fb0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fb10:	68db      	ldr	r3, [r3, #12]
    fb12:	2b00      	cmp	r3, #0
    fb14:	d100      	bne.n	fb18 <_http_client_request+0x42c>
    fb16:	e0c1      	b.n	fc9c <_http_client_request+0x5b0>
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    fb18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fb1a:	68dc      	ldr	r4, [r3, #12]
    fb1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fb1e:	6958      	ldr	r0, [r3, #20]
    fb20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb22:	1d59      	adds	r1, r3, #5
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    fb24:	69fb      	ldr	r3, [r7, #28]
    fb26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    fb28:	1fdd      	subs	r5, r3, #7
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    fb2a:	69fb      	ldr	r3, [r7, #28]
    fb2c:	22d0      	movs	r2, #208	; 0xd0
    fb2e:	589b      	ldr	r3, [r3, r2]
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    fb30:	002a      	movs	r2, r5
    fb32:	47a0      	blx	r4
    fb34:	0003      	movs	r3, r0
    fb36:	677b      	str	r3, [r7, #116]	; 0x74
			if (size < 0) {
    fb38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb3a:	2b00      	cmp	r3, #0
    fb3c:	da01      	bge.n	fb42 <_http_client_request+0x456>
				size = 0;
    fb3e:	2300      	movs	r3, #0
    fb40:	677b      	str	r3, [r7, #116]	; 0x74
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
    fb42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb44:	220a      	movs	r2, #10
    fb46:	711a      	strb	r2, [r3, #4]
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
    fb48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb4a:	220d      	movs	r2, #13
    fb4c:	70da      	strb	r2, [r3, #3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
    fb4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb50:	3305      	adds	r3, #5
    fb52:	6eba      	ldr	r2, [r7, #104]	; 0x68
    fb54:	210d      	movs	r1, #13
    fb56:	54d1      	strb	r1, [r2, r3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
    fb58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb5a:	3306      	adds	r3, #6
    fb5c:	6eba      	ldr	r2, [r7, #104]	; 0x68
    fb5e:	210a      	movs	r1, #10
    fb60:	54d1      	strb	r1, [r2, r3]
			if (size >= 0) {
    fb62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb64:	2b00      	cmp	r3, #0
    fb66:	db14      	blt.n	fb92 <_http_client_request+0x4a6>
				ptr = buffer + 2;
    fb68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb6a:	3302      	adds	r3, #2
    fb6c:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[size % 16];
    fb6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb70:	4a9c      	ldr	r2, [pc, #624]	; (fde4 <_http_client_request+0x6f8>)
    fb72:	4013      	ands	r3, r2
    fb74:	d504      	bpl.n	fb80 <_http_client_request+0x494>
    fb76:	3b01      	subs	r3, #1
    fb78:	2210      	movs	r2, #16
    fb7a:	4252      	negs	r2, r2
    fb7c:	4313      	orrs	r3, r2
    fb7e:	3301      	adds	r3, #1
    fb80:	001a      	movs	r2, r3
    fb82:	2318      	movs	r3, #24
    fb84:	2118      	movs	r1, #24
    fb86:	468c      	mov	ip, r1
    fb88:	44bc      	add	ip, r7
    fb8a:	4463      	add	r3, ip
    fb8c:	5c9a      	ldrb	r2, [r3, r2]
    fb8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fb90:	701a      	strb	r2, [r3, #0]
			if (size >= 0x10) {
    fb92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb94:	2b0f      	cmp	r3, #15
    fb96:	dd19      	ble.n	fbcc <_http_client_request+0x4e0>
				ptr = buffer + 1;
    fb98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb9a:	3301      	adds	r3, #1
    fb9c:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[(size / 0x10) % 16];
    fb9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fba0:	2b00      	cmp	r3, #0
    fba2:	da00      	bge.n	fba6 <_http_client_request+0x4ba>
    fba4:	330f      	adds	r3, #15
    fba6:	111b      	asrs	r3, r3, #4
    fba8:	001a      	movs	r2, r3
    fbaa:	4b8e      	ldr	r3, [pc, #568]	; (fde4 <_http_client_request+0x6f8>)
    fbac:	4013      	ands	r3, r2
    fbae:	d504      	bpl.n	fbba <_http_client_request+0x4ce>
    fbb0:	3b01      	subs	r3, #1
    fbb2:	2210      	movs	r2, #16
    fbb4:	4252      	negs	r2, r2
    fbb6:	4313      	orrs	r3, r2
    fbb8:	3301      	adds	r3, #1
    fbba:	001a      	movs	r2, r3
    fbbc:	2318      	movs	r3, #24
    fbbe:	2118      	movs	r1, #24
    fbc0:	468c      	mov	ip, r1
    fbc2:	44bc      	add	ip, r7
    fbc4:	4463      	add	r3, ip
    fbc6:	5c9a      	ldrb	r2, [r3, r2]
    fbc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fbca:	701a      	strb	r2, [r3, #0]
			if (size >= 0x100) {
    fbcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fbce:	2bff      	cmp	r3, #255	; 0xff
    fbd0:	dd18      	ble.n	fc04 <_http_client_request+0x518>
				ptr = buffer;
    fbd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fbd4:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[(size / 0x100) % 16];
    fbd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fbd8:	2b00      	cmp	r3, #0
    fbda:	da00      	bge.n	fbde <_http_client_request+0x4f2>
    fbdc:	33ff      	adds	r3, #255	; 0xff
    fbde:	121b      	asrs	r3, r3, #8
    fbe0:	001a      	movs	r2, r3
    fbe2:	4b80      	ldr	r3, [pc, #512]	; (fde4 <_http_client_request+0x6f8>)
    fbe4:	4013      	ands	r3, r2
    fbe6:	d504      	bpl.n	fbf2 <_http_client_request+0x506>
    fbe8:	3b01      	subs	r3, #1
    fbea:	2210      	movs	r2, #16
    fbec:	4252      	negs	r2, r2
    fbee:	4313      	orrs	r3, r2
    fbf0:	3301      	adds	r3, #1
    fbf2:	001a      	movs	r2, r3
    fbf4:	2318      	movs	r3, #24
    fbf6:	2118      	movs	r1, #24
    fbf8:	468c      	mov	ip, r1
    fbfa:	44bc      	add	ip, r7
    fbfc:	4463      	add	r3, ip
    fbfe:	5c9a      	ldrb	r2, [r3, r2]
    fc00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fc02:	701a      	strb	r2, [r3, #0]
			if ((result = send(module->sock, (void*)ptr, ptr + HTTP_CHUNKED_MAX_LENGTH - buffer + size + 4, 0)) < 0) {	
    fc04:	69fb      	ldr	r3, [r7, #28]
    fc06:	2000      	movs	r0, #0
    fc08:	5618      	ldrsb	r0, [r3, r0]
    fc0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fc0c:	3303      	adds	r3, #3
    fc0e:	001a      	movs	r2, r3
    fc10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fc12:	1ad3      	subs	r3, r2, r3
    fc14:	b29a      	uxth	r2, r3
    fc16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fc18:	b29b      	uxth	r3, r3
    fc1a:	18d3      	adds	r3, r2, r3
    fc1c:	b29b      	uxth	r3, r3
    fc1e:	3304      	adds	r3, #4
    fc20:	b29a      	uxth	r2, r3
    fc22:	6f39      	ldr	r1, [r7, #112]	; 0x70
    fc24:	2300      	movs	r3, #0
    fc26:	4c70      	ldr	r4, [pc, #448]	; (fde8 <_http_client_request+0x6fc>)
    fc28:	47a0      	blx	r4
    fc2a:	0003      	movs	r3, r0
    fc2c:	663b      	str	r3, [r7, #96]	; 0x60
    fc2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    fc30:	2b00      	cmp	r3, #0
    fc32:	da07      	bge.n	fc44 <_http_client_request+0x558>
				_http_client_clear_conn(module, -EIO);
    fc34:	2305      	movs	r3, #5
    fc36:	425a      	negs	r2, r3
    fc38:	69fb      	ldr	r3, [r7, #28]
    fc3a:	0011      	movs	r1, r2
    fc3c:	0018      	movs	r0, r3
    fc3e:	4b6b      	ldr	r3, [pc, #428]	; (fdec <_http_client_request+0x700>)
    fc40:	4798      	blx	r3
				return;
    fc42:	e0e0      	b.n	fe06 <_http_client_request+0x71a>
			module->req.sent_length += size;
    fc44:	69fb      	ldr	r3, [r7, #28]
    fc46:	22d0      	movs	r2, #208	; 0xd0
    fc48:	589a      	ldr	r2, [r3, r2]
    fc4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fc4c:	18d2      	adds	r2, r2, r3
    fc4e:	69fb      	ldr	r3, [r7, #28]
    fc50:	21d0      	movs	r1, #208	; 0xd0
    fc52:	505a      	str	r2, [r3, r1]
			if(size == 0) {
    fc54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fc56:	2b00      	cmp	r3, #0
    fc58:	d000      	beq.n	fc5c <_http_client_request+0x570>
    fc5a:	e0c9      	b.n	fdf0 <_http_client_request+0x704>
				if (module->req.entity.close) {
    fc5c:	69fb      	ldr	r3, [r7, #28]
    fc5e:	22c0      	movs	r2, #192	; 0xc0
    fc60:	589b      	ldr	r3, [r3, r2]
    fc62:	2b00      	cmp	r3, #0
    fc64:	d007      	beq.n	fc76 <_http_client_request+0x58a>
					module->req.entity.close(module->req.entity.priv_data);
    fc66:	69fb      	ldr	r3, [r7, #28]
    fc68:	22c0      	movs	r2, #192	; 0xc0
    fc6a:	589b      	ldr	r3, [r3, r2]
    fc6c:	69fa      	ldr	r2, [r7, #28]
    fc6e:	21c4      	movs	r1, #196	; 0xc4
    fc70:	5852      	ldr	r2, [r2, r1]
    fc72:	0010      	movs	r0, r2
    fc74:	4798      	blx	r3
				module->req.state = STATE_SOCK_CONNECTED;
    fc76:	69fb      	ldr	r3, [r7, #28]
    fc78:	2202      	movs	r2, #2
    fc7a:	66da      	str	r2, [r3, #108]	; 0x6c
				if (module->cb) {
    fc7c:	69fb      	ldr	r3, [r7, #28]
    fc7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fc80:	2b00      	cmp	r3, #0
    fc82:	d100      	bne.n	fc86 <_http_client_request+0x59a>
    fc84:	e0b5      	b.n	fdf2 <_http_client_request+0x706>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    fc86:	69fb      	ldr	r3, [r7, #28]
    fc88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fc8a:	220c      	movs	r2, #12
    fc8c:	2118      	movs	r1, #24
    fc8e:	468c      	mov	ip, r1
    fc90:	44bc      	add	ip, r7
    fc92:	4462      	add	r2, ip
    fc94:	69f8      	ldr	r0, [r7, #28]
    fc96:	2101      	movs	r1, #1
    fc98:	4798      	blx	r3
				break;
    fc9a:	e0aa      	b.n	fdf2 <_http_client_request+0x706>
		} else if (module->req.content_length > 0 && entity->read) {
    fc9c:	69fb      	ldr	r3, [r7, #28]
    fc9e:	22cc      	movs	r2, #204	; 0xcc
    fca0:	589b      	ldr	r3, [r3, r2]
    fca2:	2b00      	cmp	r3, #0
    fca4:	dc00      	bgt.n	fca8 <_http_client_request+0x5bc>
    fca6:	e07c      	b.n	fda2 <_http_client_request+0x6b6>
    fca8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fcaa:	68db      	ldr	r3, [r3, #12]
    fcac:	2b00      	cmp	r3, #0
    fcae:	d100      	bne.n	fcb2 <_http_client_request+0x5c6>
    fcb0:	e077      	b.n	fda2 <_http_client_request+0x6b6>
			if (module->req.sent_length >= module->req.content_length) {
    fcb2:	69fb      	ldr	r3, [r7, #28]
    fcb4:	22d0      	movs	r2, #208	; 0xd0
    fcb6:	589a      	ldr	r2, [r3, r2]
    fcb8:	69fb      	ldr	r3, [r7, #28]
    fcba:	21cc      	movs	r1, #204	; 0xcc
    fcbc:	585b      	ldr	r3, [r3, r1]
    fcbe:	429a      	cmp	r2, r3
    fcc0:	db1f      	blt.n	fd02 <_http_client_request+0x616>
				if (module->req.entity.close) {
    fcc2:	69fb      	ldr	r3, [r7, #28]
    fcc4:	22c0      	movs	r2, #192	; 0xc0
    fcc6:	589b      	ldr	r3, [r3, r2]
    fcc8:	2b00      	cmp	r3, #0
    fcca:	d007      	beq.n	fcdc <_http_client_request+0x5f0>
					module->req.entity.close(module->req.entity.priv_data);
    fccc:	69fb      	ldr	r3, [r7, #28]
    fcce:	22c0      	movs	r2, #192	; 0xc0
    fcd0:	589b      	ldr	r3, [r3, r2]
    fcd2:	69fa      	ldr	r2, [r7, #28]
    fcd4:	21c4      	movs	r1, #196	; 0xc4
    fcd6:	5852      	ldr	r2, [r2, r1]
    fcd8:	0010      	movs	r0, r2
    fcda:	4798      	blx	r3
				module->req.state = STATE_SOCK_CONNECTED;
    fcdc:	69fb      	ldr	r3, [r7, #28]
    fcde:	2202      	movs	r2, #2
    fce0:	66da      	str	r2, [r3, #108]	; 0x6c
				if (module->cb) {
    fce2:	69fb      	ldr	r3, [r7, #28]
    fce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fce6:	2b00      	cmp	r3, #0
    fce8:	d100      	bne.n	fcec <_http_client_request+0x600>
    fcea:	e084      	b.n	fdf6 <_http_client_request+0x70a>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    fcec:	69fb      	ldr	r3, [r7, #28]
    fcee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fcf0:	220c      	movs	r2, #12
    fcf2:	2118      	movs	r1, #24
    fcf4:	468c      	mov	ip, r1
    fcf6:	44bc      	add	ip, r7
    fcf8:	4462      	add	r2, ip
    fcfa:	69f8      	ldr	r0, [r7, #28]
    fcfc:	2101      	movs	r1, #1
    fcfe:	4798      	blx	r3
				break;
    fd00:	e079      	b.n	fdf6 <_http_client_request+0x70a>
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);
    fd02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fd04:	68dc      	ldr	r4, [r3, #12]
    fd06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fd08:	6958      	ldr	r0, [r3, #20]
    fd0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    fd0c:	69fb      	ldr	r3, [r7, #28]
    fd0e:	6e5d      	ldr	r5, [r3, #100]	; 0x64
    fd10:	69fb      	ldr	r3, [r7, #28]
    fd12:	22d0      	movs	r2, #208	; 0xd0
    fd14:	589b      	ldr	r3, [r3, r2]
    fd16:	002a      	movs	r2, r5
    fd18:	47a0      	blx	r4
    fd1a:	0003      	movs	r3, r0
    fd1c:	677b      	str	r3, [r7, #116]	; 0x74
			if (size < 0) {
    fd1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd20:	2b00      	cmp	r3, #0
    fd22:	da0d      	bge.n	fd40 <_http_client_request+0x654>
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
    fd24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd26:	2b00      	cmp	r3, #0
    fd28:	d102      	bne.n	fd30 <_http_client_request+0x644>
    fd2a:	234d      	movs	r3, #77	; 0x4d
    fd2c:	425b      	negs	r3, r3
    fd2e:	e001      	b.n	fd34 <_http_client_request+0x648>
    fd30:	2305      	movs	r3, #5
    fd32:	425b      	negs	r3, r3
    fd34:	69fa      	ldr	r2, [r7, #28]
    fd36:	0019      	movs	r1, r3
    fd38:	0010      	movs	r0, r2
    fd3a:	4b2c      	ldr	r3, [pc, #176]	; (fdec <_http_client_request+0x700>)
    fd3c:	4798      	blx	r3
			if (size < 0) {
    fd3e:	e057      	b.n	fdf0 <_http_client_request+0x704>
				if (size > module->req.content_length - module->req.sent_length) {
    fd40:	69fb      	ldr	r3, [r7, #28]
    fd42:	22cc      	movs	r2, #204	; 0xcc
    fd44:	589a      	ldr	r2, [r3, r2]
    fd46:	69fb      	ldr	r3, [r7, #28]
    fd48:	21d0      	movs	r1, #208	; 0xd0
    fd4a:	585b      	ldr	r3, [r3, r1]
    fd4c:	1ad2      	subs	r2, r2, r3
    fd4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd50:	429a      	cmp	r2, r3
    fd52:	da07      	bge.n	fd64 <_http_client_request+0x678>
					size = module->req.content_length - module->req.sent_length;
    fd54:	69fb      	ldr	r3, [r7, #28]
    fd56:	22cc      	movs	r2, #204	; 0xcc
    fd58:	589a      	ldr	r2, [r3, r2]
    fd5a:	69fb      	ldr	r3, [r7, #28]
    fd5c:	21d0      	movs	r1, #208	; 0xd0
    fd5e:	585b      	ldr	r3, [r3, r1]
    fd60:	1ad3      	subs	r3, r2, r3
    fd62:	677b      	str	r3, [r7, #116]	; 0x74
				if ((result = send(module->sock, (void*)buffer, size, 0)) < 0) {
    fd64:	69fb      	ldr	r3, [r7, #28]
    fd66:	2000      	movs	r0, #0
    fd68:	5618      	ldrsb	r0, [r3, r0]
    fd6a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    fd6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd6e:	b29a      	uxth	r2, r3
    fd70:	2300      	movs	r3, #0
    fd72:	4c1d      	ldr	r4, [pc, #116]	; (fde8 <_http_client_request+0x6fc>)
    fd74:	47a0      	blx	r4
    fd76:	0003      	movs	r3, r0
    fd78:	663b      	str	r3, [r7, #96]	; 0x60
    fd7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    fd7c:	2b00      	cmp	r3, #0
    fd7e:	da07      	bge.n	fd90 <_http_client_request+0x6a4>
					_http_client_clear_conn(module, -EIO);
    fd80:	2305      	movs	r3, #5
    fd82:	425a      	negs	r2, r3
    fd84:	69fb      	ldr	r3, [r7, #28]
    fd86:	0011      	movs	r1, r2
    fd88:	0018      	movs	r0, r3
    fd8a:	4b18      	ldr	r3, [pc, #96]	; (fdec <_http_client_request+0x700>)
    fd8c:	4798      	blx	r3
					return;
    fd8e:	e03a      	b.n	fe06 <_http_client_request+0x71a>
				module->req.sent_length += size;
    fd90:	69fb      	ldr	r3, [r7, #28]
    fd92:	22d0      	movs	r2, #208	; 0xd0
    fd94:	589a      	ldr	r2, [r3, r2]
    fd96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd98:	18d2      	adds	r2, r2, r3
    fd9a:	69fb      	ldr	r3, [r7, #28]
    fd9c:	21d0      	movs	r1, #208	; 0xd0
    fd9e:	505a      	str	r2, [r3, r1]
			if (size < 0) {
    fda0:	e026      	b.n	fdf0 <_http_client_request+0x704>
			module->req.state = STATE_SOCK_CONNECTED;
    fda2:	69fb      	ldr	r3, [r7, #28]
    fda4:	2202      	movs	r2, #2
    fda6:	66da      	str	r2, [r3, #108]	; 0x6c
			if (module->cb) {
    fda8:	69fb      	ldr	r3, [r7, #28]
    fdaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fdac:	2b00      	cmp	r3, #0
    fdae:	d024      	beq.n	fdfa <_http_client_request+0x70e>
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    fdb0:	69fb      	ldr	r3, [r7, #28]
    fdb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fdb4:	220c      	movs	r2, #12
    fdb6:	2118      	movs	r1, #24
    fdb8:	468c      	mov	ip, r1
    fdba:	44bc      	add	ip, r7
    fdbc:	4462      	add	r2, ip
    fdbe:	69f8      	ldr	r0, [r7, #28]
    fdc0:	2101      	movs	r1, #1
    fdc2:	4798      	blx	r3
			break;
    fdc4:	e019      	b.n	fdfa <_http_client_request+0x70e>
    fdc6:	46c0      	nop			; (mov r8, r8)
    fdc8:	000192cc 	.word	0x000192cc
    fdcc:	00016e09 	.word	0x00016e09
    fdd0:	000192d0 	.word	0x000192d0
    fdd4:	00010639 	.word	0x00010639
    fdd8:	00016eab 	.word	0x00016eab
    fddc:	00019258 	.word	0x00019258
    fde0:	00010675 	.word	0x00010675
    fde4:	8000000f 	.word	0x8000000f
    fde8:	0000d2f9 	.word	0x0000d2f9
    fdec:	0000f599 	.word	0x0000f599
		break;
    fdf0:	e004      	b.n	fdfc <_http_client_request+0x710>
				break;
    fdf2:	46c0      	nop			; (mov r8, r8)
    fdf4:	e002      	b.n	fdfc <_http_client_request+0x710>
				break;
    fdf6:	46c0      	nop			; (mov r8, r8)
    fdf8:	e000      	b.n	fdfc <_http_client_request+0x710>
			break;
    fdfa:	46c0      	nop			; (mov r8, r8)
    fdfc:	46b5      	mov	sp, r6
    fdfe:	e003      	b.n	fe08 <_http_client_request+0x71c>
		return;
    fe00:	46c0      	nop			; (mov r8, r8)
    fe02:	e000      	b.n	fe06 <_http_client_request+0x71a>
		return;
    fe04:	46c0      	nop			; (mov r8, r8)
    fe06:	46b5      	mov	sp, r6
	}
}
    fe08:	46bd      	mov	sp, r7
    fe0a:	b01f      	add	sp, #124	; 0x7c
    fe0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fe0e:	46c0      	nop			; (mov r8, r8)

0000fe10 <_http_client_recv_packet>:

void _http_client_recv_packet(struct http_client_module *const module)
{
    fe10:	b590      	push	{r4, r7, lr}
    fe12:	b083      	sub	sp, #12
    fe14:	af00      	add	r7, sp, #0
    fe16:	6078      	str	r0, [r7, #4]
	if (module == NULL) {
    fe18:	687b      	ldr	r3, [r7, #4]
    fe1a:	2b00      	cmp	r3, #0
    fe1c:	d021      	beq.n	fe62 <_http_client_recv_packet+0x52>
		return;
	}
	
	if (module->recved_size >= module->config.recv_buffer_size) {
    fe1e:	687b      	ldr	r3, [r7, #4]
    fe20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    fe22:	687b      	ldr	r3, [r7, #4]
    fe24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    fe26:	429a      	cmp	r2, r3
    fe28:	d307      	bcc.n	fe3a <_http_client_recv_packet+0x2a>
		/* Has not enough memory. */
		_http_client_clear_conn(module, -EOVERFLOW);
    fe2a:	238b      	movs	r3, #139	; 0x8b
    fe2c:	425a      	negs	r2, r3
    fe2e:	687b      	ldr	r3, [r7, #4]
    fe30:	0011      	movs	r1, r2
    fe32:	0018      	movs	r0, r3
    fe34:	4b0d      	ldr	r3, [pc, #52]	; (fe6c <_http_client_recv_packet+0x5c>)
    fe36:	4798      	blx	r3
		return;
    fe38:	e014      	b.n	fe64 <_http_client_recv_packet+0x54>
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    fe3a:	687b      	ldr	r3, [r7, #4]
    fe3c:	2000      	movs	r0, #0
    fe3e:	5618      	ldrsb	r0, [r3, r0]
		module->config.recv_buffer + module->recved_size,
    fe40:	687b      	ldr	r3, [r7, #4]
    fe42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    fe44:	687b      	ldr	r3, [r7, #4]
    fe46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    fe48:	18d1      	adds	r1, r2, r3
		module->config.recv_buffer_size - module->recved_size, 0);
    fe4a:	687b      	ldr	r3, [r7, #4]
    fe4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	recv(module->sock,
    fe4e:	b29a      	uxth	r2, r3
		module->config.recv_buffer_size - module->recved_size, 0);
    fe50:	687b      	ldr	r3, [r7, #4]
    fe52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	recv(module->sock,
    fe54:	b29b      	uxth	r3, r3
    fe56:	1ad3      	subs	r3, r2, r3
    fe58:	b29a      	uxth	r2, r3
    fe5a:	2300      	movs	r3, #0
    fe5c:	4c04      	ldr	r4, [pc, #16]	; (fe70 <_http_client_recv_packet+0x60>)
    fe5e:	47a0      	blx	r4
    fe60:	e000      	b.n	fe64 <_http_client_recv_packet+0x54>
		return;
    fe62:	46c0      	nop			; (mov r8, r8)
}
    fe64:	46bd      	mov	sp, r7
    fe66:	b003      	add	sp, #12
    fe68:	bd90      	pop	{r4, r7, pc}
    fe6a:	46c0      	nop			; (mov r8, r8)
    fe6c:	0000f599 	.word	0x0000f599
    fe70:	0000d45d 	.word	0x0000d45d

0000fe74 <_http_client_recved_packet>:

void _http_client_recved_packet(struct http_client_module *const module, int read_len)
{
    fe74:	b580      	push	{r7, lr}
    fe76:	b082      	sub	sp, #8
    fe78:	af00      	add	r7, sp, #0
    fe7a:	6078      	str	r0, [r7, #4]
    fe7c:	6039      	str	r1, [r7, #0]
	module->recved_size += read_len;
    fe7e:	687b      	ldr	r3, [r7, #4]
    fe80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    fe82:	683b      	ldr	r3, [r7, #0]
    fe84:	18d2      	adds	r2, r2, r3
    fe86:	687b      	ldr	r3, [r7, #4]
    fe88:	645a      	str	r2, [r3, #68]	; 0x44
	if (module->config.timeout > 0) {
    fe8a:	687b      	ldr	r3, [r7, #4]
    fe8c:	2258      	movs	r2, #88	; 0x58
    fe8e:	5a9b      	ldrh	r3, [r3, r2]
    fe90:	2b00      	cmp	r3, #0
    fe92:	d007      	beq.n	fea4 <_http_client_recved_packet+0x30>
		sw_timer_disable_callback(module->config.timer_inst, module->timer_id);
    fe94:	687b      	ldr	r3, [r7, #4]
    fe96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    fe98:	687b      	ldr	r3, [r7, #4]
    fe9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    fe9c:	0019      	movs	r1, r3
    fe9e:	0010      	movs	r0, r2
    fea0:	4b06      	ldr	r3, [pc, #24]	; (febc <_http_client_recved_packet+0x48>)
    fea2:	4798      	blx	r3
	}

	/* Recursive function call can be occurred overflow. */
	while(_http_client_handle_response(module) != 0);
    fea4:	46c0      	nop			; (mov r8, r8)
    fea6:	687b      	ldr	r3, [r7, #4]
    fea8:	0018      	movs	r0, r3
    feaa:	4b05      	ldr	r3, [pc, #20]	; (fec0 <_http_client_recved_packet+0x4c>)
    feac:	4798      	blx	r3
    feae:	1e03      	subs	r3, r0, #0
    feb0:	d1f9      	bne.n	fea6 <_http_client_recved_packet+0x32>
}
    feb2:	46c0      	nop			; (mov r8, r8)
    feb4:	46bd      	mov	sp, r7
    feb6:	b002      	add	sp, #8
    feb8:	bd80      	pop	{r7, pc}
    feba:	46c0      	nop			; (mov r8, r8)
    febc:	00010931 	.word	0x00010931
    fec0:	0000fec5 	.word	0x0000fec5

0000fec4 <_http_client_handle_response>:

int _http_client_handle_response(struct http_client_module *const module)
{
    fec4:	b580      	push	{r7, lr}
    fec6:	b082      	sub	sp, #8
    fec8:	af00      	add	r7, sp, #0
    feca:	6078      	str	r0, [r7, #4]
	switch(module->resp.state) {
    fecc:	687b      	ldr	r3, [r7, #4]
    fece:	22d8      	movs	r2, #216	; 0xd8
    fed0:	589b      	ldr	r3, [r3, r2]
    fed2:	2b00      	cmp	r3, #0
    fed4:	d002      	beq.n	fedc <_http_client_handle_response+0x18>
    fed6:	2b01      	cmp	r3, #1
    fed8:	d006      	beq.n	fee8 <_http_client_handle_response+0x24>
    feda:	e00b      	b.n	fef4 <_http_client_handle_response+0x30>
	case STATE_PARSE_HEADER:
		return _http_client_handle_header(module);
    fedc:	687b      	ldr	r3, [r7, #4]
    fede:	0018      	movs	r0, r3
    fee0:	4b07      	ldr	r3, [pc, #28]	; (ff00 <_http_client_handle_response+0x3c>)
    fee2:	4798      	blx	r3
    fee4:	0003      	movs	r3, r0
    fee6:	e006      	b.n	fef6 <_http_client_handle_response+0x32>
	case STATE_PARSE_ENTITY:
		return _http_client_handle_entity(module);
    fee8:	687b      	ldr	r3, [r7, #4]
    feea:	0018      	movs	r0, r3
    feec:	4b05      	ldr	r3, [pc, #20]	; (ff04 <_http_client_handle_response+0x40>)
    feee:	4798      	blx	r3
    fef0:	0003      	movs	r3, r0
    fef2:	e000      	b.n	fef6 <_http_client_handle_response+0x32>
	}
	return 0;
    fef4:	2300      	movs	r3, #0
}
    fef6:	0018      	movs	r0, r3
    fef8:	46bd      	mov	sp, r7
    fefa:	b002      	add	sp, #8
    fefc:	bd80      	pop	{r7, pc}
    fefe:	46c0      	nop			; (mov r8, r8)
    ff00:	0000ff09 	.word	0x0000ff09
    ff04:	000103c1 	.word	0x000103c1

0000ff08 <_http_client_handle_header>:

int _http_client_handle_header(struct http_client_module *const module)
{
    ff08:	b590      	push	{r4, r7, lr}
    ff0a:	b08b      	sub	sp, #44	; 0x2c
    ff0c:	af00      	add	r7, sp, #0
    ff0e:	6078      	str	r0, [r7, #4]
	/* New line character only used in this function. So variable registered in the code region. */
	static const char *new_line = "\r\n";

	//TODO : header filter

	for (ptr = module->config.recv_buffer ; ; ) {
    ff10:	687b      	ldr	r3, [r7, #4]
    ff12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    ff14:	627b      	str	r3, [r7, #36]	; 0x24
		ptr_line_end = strstr(ptr, new_line);
    ff16:	4b9a      	ldr	r3, [pc, #616]	; (10180 <_http_client_handle_header+0x278>)
    ff18:	681a      	ldr	r2, [r3, #0]
    ff1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff1c:	0011      	movs	r1, r2
    ff1e:	0018      	movs	r0, r3
    ff20:	4b98      	ldr	r3, [pc, #608]	; (10184 <_http_client_handle_header+0x27c>)
    ff22:	4798      	blx	r3
    ff24:	0003      	movs	r3, r0
    ff26:	61bb      	str	r3, [r7, #24]
		if (ptr_line_end == NULL || ptr_line_end >= module->config.recv_buffer + module->recved_size) {
    ff28:	69bb      	ldr	r3, [r7, #24]
    ff2a:	2b00      	cmp	r3, #0
    ff2c:	d007      	beq.n	ff3e <_http_client_handle_header+0x36>
    ff2e:	687b      	ldr	r3, [r7, #4]
    ff30:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    ff32:	687b      	ldr	r3, [r7, #4]
    ff34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    ff36:	18d2      	adds	r2, r2, r3
    ff38:	69bb      	ldr	r3, [r7, #24]
    ff3a:	429a      	cmp	r2, r3
    ff3c:	d807      	bhi.n	ff4e <_http_client_handle_header+0x46>
			/* not enough buffer. */
			_http_client_move_buffer(module, ptr);
    ff3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    ff40:	687b      	ldr	r3, [r7, #4]
    ff42:	0011      	movs	r1, r2
    ff44:	0018      	movs	r0, r3
    ff46:	4b90      	ldr	r3, [pc, #576]	; (10188 <_http_client_handle_header+0x280>)
    ff48:	4798      	blx	r3
			return 0;
    ff4a:	2300      	movs	r3, #0
    ff4c:	e114      	b.n	10178 <_http_client_handle_header+0x270>
		}

		if (!strncmp(ptr, new_line, strlen(new_line))) {
    ff4e:	4b8c      	ldr	r3, [pc, #560]	; (10180 <_http_client_handle_header+0x278>)
    ff50:	681c      	ldr	r4, [r3, #0]
    ff52:	4b8b      	ldr	r3, [pc, #556]	; (10180 <_http_client_handle_header+0x278>)
    ff54:	681b      	ldr	r3, [r3, #0]
    ff56:	0018      	movs	r0, r3
    ff58:	4b8c      	ldr	r3, [pc, #560]	; (1018c <_http_client_handle_header+0x284>)
    ff5a:	4798      	blx	r3
    ff5c:	0002      	movs	r2, r0
    ff5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff60:	0021      	movs	r1, r4
    ff62:	0018      	movs	r0, r3
    ff64:	4b8a      	ldr	r3, [pc, #552]	; (10190 <_http_client_handle_header+0x288>)
    ff66:	4798      	blx	r3
    ff68:	1e03      	subs	r3, r0, #0
    ff6a:	d15d      	bne.n	10028 <_http_client_handle_header+0x120>
			/* Move remain data to forward part of buffer. */
			_http_client_move_buffer(module, ptr + strlen(new_line));
    ff6c:	4b84      	ldr	r3, [pc, #528]	; (10180 <_http_client_handle_header+0x278>)
    ff6e:	681b      	ldr	r3, [r3, #0]
    ff70:	0018      	movs	r0, r3
    ff72:	4b86      	ldr	r3, [pc, #536]	; (1018c <_http_client_handle_header+0x284>)
    ff74:	4798      	blx	r3
    ff76:	0002      	movs	r2, r0
    ff78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff7a:	189a      	adds	r2, r3, r2
    ff7c:	687b      	ldr	r3, [r7, #4]
    ff7e:	0011      	movs	r1, r2
    ff80:	0018      	movs	r0, r3
    ff82:	4b81      	ldr	r3, [pc, #516]	; (10188 <_http_client_handle_header+0x280>)
    ff84:	4798      	blx	r3

			/* Check validation first. */
			if (module->cb && module->resp.response_code) {
    ff86:	687b      	ldr	r3, [r7, #4]
    ff88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    ff8a:	2b00      	cmp	r3, #0
    ff8c:	d046      	beq.n	1001c <_http_client_handle_header+0x114>
    ff8e:	687b      	ldr	r3, [r7, #4]
    ff90:	22e4      	movs	r2, #228	; 0xe4
    ff92:	5a9b      	ldrh	r3, [r3, r2]
    ff94:	2b00      	cmp	r3, #0
    ff96:	d041      	beq.n	1001c <_http_client_handle_header+0x114>
				/* Chunked transfer */
				if (module->resp.content_length < 0) {
    ff98:	687b      	ldr	r3, [r7, #4]
    ff9a:	22dc      	movs	r2, #220	; 0xdc
    ff9c:	589b      	ldr	r3, [r3, r2]
    ff9e:	2b00      	cmp	r3, #0
    ffa0:	da19      	bge.n	ffd6 <_http_client_handle_header+0xce>
					data.recv_response.response_code = module->resp.response_code;
    ffa2:	687b      	ldr	r3, [r7, #4]
    ffa4:	22e4      	movs	r2, #228	; 0xe4
    ffa6:	5a9a      	ldrh	r2, [r3, r2]
    ffa8:	230c      	movs	r3, #12
    ffaa:	18fb      	adds	r3, r7, r3
    ffac:	801a      	strh	r2, [r3, #0]
					data.recv_response.is_chunked = 1;
    ffae:	230c      	movs	r3, #12
    ffb0:	18fb      	adds	r3, r7, r3
    ffb2:	2201      	movs	r2, #1
    ffb4:	709a      	strb	r2, [r3, #2]
					module->resp.read_length = 0;
    ffb6:	687b      	ldr	r3, [r7, #4]
    ffb8:	22e0      	movs	r2, #224	; 0xe0
    ffba:	2100      	movs	r1, #0
    ffbc:	5099      	str	r1, [r3, r2]
					data.recv_response.content = NULL;
    ffbe:	230c      	movs	r3, #12
    ffc0:	18fb      	adds	r3, r7, r3
    ffc2:	2200      	movs	r2, #0
    ffc4:	609a      	str	r2, [r3, #8]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ffc6:	687b      	ldr	r3, [r7, #4]
    ffc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    ffca:	220c      	movs	r2, #12
    ffcc:	18ba      	adds	r2, r7, r2
    ffce:	6878      	ldr	r0, [r7, #4]
    ffd0:	2102      	movs	r1, #2
    ffd2:	4798      	blx	r3
    ffd4:	e022      	b.n	1001c <_http_client_handle_header+0x114>
				} else if (module->resp.content_length > (int)module->config.recv_buffer_size) {
    ffd6:	687b      	ldr	r3, [r7, #4]
    ffd8:	22dc      	movs	r2, #220	; 0xdc
    ffda:	589a      	ldr	r2, [r3, r2]
    ffdc:	687b      	ldr	r3, [r7, #4]
    ffde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    ffe0:	429a      	cmp	r2, r3
    ffe2:	dd1b      	ble.n	1001c <_http_client_handle_header+0x114>
					/* Entity is bigger than receive buffer. Sending the buffer to user like chunked transfer. */
					data.recv_response.response_code = module->resp.response_code;
    ffe4:	687b      	ldr	r3, [r7, #4]
    ffe6:	22e4      	movs	r2, #228	; 0xe4
    ffe8:	5a9a      	ldrh	r2, [r3, r2]
    ffea:	230c      	movs	r3, #12
    ffec:	18fb      	adds	r3, r7, r3
    ffee:	801a      	strh	r2, [r3, #0]
					data.recv_response.content_length = module->resp.content_length;
    fff0:	687b      	ldr	r3, [r7, #4]
    fff2:	22dc      	movs	r2, #220	; 0xdc
    fff4:	589b      	ldr	r3, [r3, r2]
    fff6:	001a      	movs	r2, r3
    fff8:	230c      	movs	r3, #12
    fffa:	18fb      	adds	r3, r7, r3
    fffc:	605a      	str	r2, [r3, #4]
					data.recv_response.content = NULL;
    fffe:	230c      	movs	r3, #12
   10000:	18fb      	adds	r3, r7, r3
   10002:	2200      	movs	r2, #0
   10004:	609a      	str	r2, [r3, #8]
					module->resp.read_length = 0;
   10006:	687b      	ldr	r3, [r7, #4]
   10008:	22e0      	movs	r2, #224	; 0xe0
   1000a:	2100      	movs	r1, #0
   1000c:	5099      	str	r1, [r3, r2]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
   1000e:	687b      	ldr	r3, [r7, #4]
   10010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10012:	220c      	movs	r2, #12
   10014:	18ba      	adds	r2, r7, r2
   10016:	6878      	ldr	r0, [r7, #4]
   10018:	2102      	movs	r1, #2
   1001a:	4798      	blx	r3
				}
			}

			module->resp.state = STATE_PARSE_ENTITY;
   1001c:	687b      	ldr	r3, [r7, #4]
   1001e:	22d8      	movs	r2, #216	; 0xd8
   10020:	2101      	movs	r1, #1
   10022:	5099      	str	r1, [r3, r2]
			return 1;
   10024:	2301      	movs	r3, #1
   10026:	e0a7      	b.n	10178 <_http_client_handle_header+0x270>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
   10028:	495a      	ldr	r1, [pc, #360]	; (10194 <_http_client_handle_header+0x28c>)
   1002a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1002c:	2210      	movs	r2, #16
   1002e:	0018      	movs	r0, r3
   10030:	4b57      	ldr	r3, [pc, #348]	; (10190 <_http_client_handle_header+0x288>)
   10032:	4798      	blx	r3
   10034:	1e03      	subs	r3, r0, #0
   10036:	d109      	bne.n	1004c <_http_client_handle_header+0x144>
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
   10038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1003a:	3310      	adds	r3, #16
   1003c:	0018      	movs	r0, r3
   1003e:	4b56      	ldr	r3, [pc, #344]	; (10198 <_http_client_handle_header+0x290>)
   10040:	4798      	blx	r3
   10042:	0001      	movs	r1, r0
   10044:	687b      	ldr	r3, [r7, #4]
   10046:	22dc      	movs	r2, #220	; 0xdc
   10048:	5099      	str	r1, [r3, r2]
   1004a:	e08b      	b.n	10164 <_http_client_handle_header+0x25c>
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
   1004c:	4953      	ldr	r1, [pc, #332]	; (1019c <_http_client_handle_header+0x294>)
   1004e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10050:	2213      	movs	r2, #19
   10052:	0018      	movs	r0, r3
   10054:	4b4e      	ldr	r3, [pc, #312]	; (10190 <_http_client_handle_header+0x288>)
   10056:	4798      	blx	r3
   10058:	1e03      	subs	r3, r0, #0
   1005a:	d127      	bne.n	100ac <_http_client_handle_header+0x1a4>
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
   1005c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1005e:	3313      	adds	r3, #19
   10060:	623b      	str	r3, [r7, #32]
			for (; ptr_line_end > type_ptr; type_ptr++) {
   10062:	e01e      	b.n	100a2 <_http_client_handle_header+0x19a>
				if (*type_ptr == ' ') {
   10064:	6a3b      	ldr	r3, [r7, #32]
   10066:	781b      	ldrb	r3, [r3, #0]
   10068:	2b20      	cmp	r3, #32
   1006a:	d103      	bne.n	10074 <_http_client_handle_header+0x16c>
			for (; ptr_line_end > type_ptr; type_ptr++) {
   1006c:	6a3b      	ldr	r3, [r7, #32]
   1006e:	3301      	adds	r3, #1
   10070:	623b      	str	r3, [r7, #32]
   10072:	e016      	b.n	100a2 <_http_client_handle_header+0x19a>
					continue;
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
   10074:	6a3b      	ldr	r3, [r7, #32]
   10076:	781b      	ldrb	r3, [r3, #0]
   10078:	2b43      	cmp	r3, #67	; 0x43
   1007a:	d003      	beq.n	10084 <_http_client_handle_header+0x17c>
   1007c:	6a3b      	ldr	r3, [r7, #32]
   1007e:	781b      	ldrb	r3, [r3, #0]
   10080:	2b63      	cmp	r3, #99	; 0x63
   10082:	d105      	bne.n	10090 <_http_client_handle_header+0x188>
					/* Chunked transfer */
					module->req.content_length = -1;
   10084:	687b      	ldr	r3, [r7, #4]
   10086:	21cc      	movs	r1, #204	; 0xcc
   10088:	2201      	movs	r2, #1
   1008a:	4252      	negs	r2, r2
   1008c:	505a      	str	r2, [r3, r1]
				} else {
					_http_client_clear_conn(module, -ENOTSUP);
					return 0;
				}
				break;
   1008e:	e069      	b.n	10164 <_http_client_handle_header+0x25c>
					_http_client_clear_conn(module, -ENOTSUP);
   10090:	2386      	movs	r3, #134	; 0x86
   10092:	425a      	negs	r2, r3
   10094:	687b      	ldr	r3, [r7, #4]
   10096:	0011      	movs	r1, r2
   10098:	0018      	movs	r0, r3
   1009a:	4b41      	ldr	r3, [pc, #260]	; (101a0 <_http_client_handle_header+0x298>)
   1009c:	4798      	blx	r3
					return 0;
   1009e:	2300      	movs	r3, #0
   100a0:	e06a      	b.n	10178 <_http_client_handle_header+0x270>
			for (; ptr_line_end > type_ptr; type_ptr++) {
   100a2:	69ba      	ldr	r2, [r7, #24]
   100a4:	6a3b      	ldr	r3, [r7, #32]
   100a6:	429a      	cmp	r2, r3
   100a8:	d8dc      	bhi.n	10064 <_http_client_handle_header+0x15c>
   100aa:	e05b      	b.n	10164 <_http_client_handle_header+0x25c>
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
   100ac:	493d      	ldr	r1, [pc, #244]	; (101a4 <_http_client_handle_header+0x29c>)
   100ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100b0:	220c      	movs	r2, #12
   100b2:	0018      	movs	r0, r3
   100b4:	4b36      	ldr	r3, [pc, #216]	; (10190 <_http_client_handle_header+0x288>)
   100b6:	4798      	blx	r3
   100b8:	1e03      	subs	r3, r0, #0
   100ba:	d126      	bne.n	1010a <_http_client_handle_header+0x202>
			char *type_ptr = ptr + strlen("Connection: ");
   100bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100be:	330c      	adds	r3, #12
   100c0:	61fb      	str	r3, [r7, #28]
			for (; ptr_line_end > type_ptr; type_ptr++) {
   100c2:	e01d      	b.n	10100 <_http_client_handle_header+0x1f8>
				if (*type_ptr == ' ') {
   100c4:	69fb      	ldr	r3, [r7, #28]
   100c6:	781b      	ldrb	r3, [r3, #0]
   100c8:	2b20      	cmp	r3, #32
   100ca:	d103      	bne.n	100d4 <_http_client_handle_header+0x1cc>
			for (; ptr_line_end > type_ptr; type_ptr++) {
   100cc:	69fb      	ldr	r3, [r7, #28]
   100ce:	3301      	adds	r3, #1
   100d0:	61fb      	str	r3, [r7, #28]
   100d2:	e015      	b.n	10100 <_http_client_handle_header+0x1f8>
					continue;
				} else if (*type_ptr == 'K' || *type_ptr == 'k') {
   100d4:	69fb      	ldr	r3, [r7, #28]
   100d6:	781b      	ldrb	r3, [r3, #0]
   100d8:	2b4b      	cmp	r3, #75	; 0x4b
   100da:	d003      	beq.n	100e4 <_http_client_handle_header+0x1dc>
   100dc:	69fb      	ldr	r3, [r7, #28]
   100de:	781b      	ldrb	r3, [r3, #0]
   100e0:	2b6b      	cmp	r3, #107	; 0x6b
   100e2:	d106      	bne.n	100f2 <_http_client_handle_header+0x1ea>
					module->permanent = 1;
   100e4:	687b      	ldr	r3, [r7, #4]
   100e6:	2241      	movs	r2, #65	; 0x41
   100e8:	5c99      	ldrb	r1, [r3, r2]
   100ea:	2002      	movs	r0, #2
   100ec:	4301      	orrs	r1, r0
   100ee:	5499      	strb	r1, [r3, r2]
				} else {
					module->permanent = 0;
				}
				break;
   100f0:	e038      	b.n	10164 <_http_client_handle_header+0x25c>
					module->permanent = 0;
   100f2:	687b      	ldr	r3, [r7, #4]
   100f4:	2241      	movs	r2, #65	; 0x41
   100f6:	5c99      	ldrb	r1, [r3, r2]
   100f8:	2002      	movs	r0, #2
   100fa:	4381      	bics	r1, r0
   100fc:	5499      	strb	r1, [r3, r2]
				break;
   100fe:	e031      	b.n	10164 <_http_client_handle_header+0x25c>
			for (; ptr_line_end > type_ptr; type_ptr++) {
   10100:	69ba      	ldr	r2, [r7, #24]
   10102:	69fb      	ldr	r3, [r7, #28]
   10104:	429a      	cmp	r2, r3
   10106:	d8dd      	bhi.n	100c4 <_http_client_handle_header+0x1bc>
   10108:	e02c      	b.n	10164 <_http_client_handle_header+0x25c>
			}
		} else if (!strncmp(ptr, "HTTP/", 5)) {
   1010a:	4927      	ldr	r1, [pc, #156]	; (101a8 <_http_client_handle_header+0x2a0>)
   1010c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1010e:	2205      	movs	r2, #5
   10110:	0018      	movs	r0, r3
   10112:	4b1f      	ldr	r3, [pc, #124]	; (10190 <_http_client_handle_header+0x288>)
   10114:	4798      	blx	r3
   10116:	1e03      	subs	r3, r0, #0
   10118:	d124      	bne.n	10164 <_http_client_handle_header+0x25c>
			module->resp.response_code = atoi(ptr + 9); /* HTTP/{Ver} {Code} {Desc} : HTTP/1.1 200 OK */
   1011a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1011c:	3309      	adds	r3, #9
   1011e:	0018      	movs	r0, r3
   10120:	4b1d      	ldr	r3, [pc, #116]	; (10198 <_http_client_handle_header+0x290>)
   10122:	4798      	blx	r3
   10124:	0003      	movs	r3, r0
   10126:	b299      	uxth	r1, r3
   10128:	687b      	ldr	r3, [r7, #4]
   1012a:	22e4      	movs	r2, #228	; 0xe4
   1012c:	5299      	strh	r1, [r3, r2]
			/* Initializing the variables */
			module->resp.content_length = 0;
   1012e:	687b      	ldr	r3, [r7, #4]
   10130:	22dc      	movs	r2, #220	; 0xdc
   10132:	2100      	movs	r1, #0
   10134:	5099      	str	r1, [r3, r2]
			/* persistent connection is turn on in the HTTP 1.1 or above version of protocols. */  
			if (ptr [5] > '1' || ptr[7] > '0') {
   10136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10138:	3305      	adds	r3, #5
   1013a:	781b      	ldrb	r3, [r3, #0]
   1013c:	2b31      	cmp	r3, #49	; 0x31
   1013e:	d804      	bhi.n	1014a <_http_client_handle_header+0x242>
   10140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10142:	3307      	adds	r3, #7
   10144:	781b      	ldrb	r3, [r3, #0]
   10146:	2b30      	cmp	r3, #48	; 0x30
   10148:	d906      	bls.n	10158 <_http_client_handle_header+0x250>
				module->permanent = 1;
   1014a:	687b      	ldr	r3, [r7, #4]
   1014c:	2241      	movs	r2, #65	; 0x41
   1014e:	5c99      	ldrb	r1, [r3, r2]
   10150:	2002      	movs	r0, #2
   10152:	4301      	orrs	r1, r0
   10154:	5499      	strb	r1, [r3, r2]
   10156:	e005      	b.n	10164 <_http_client_handle_header+0x25c>
			} else {
				module->permanent = 0;
   10158:	687b      	ldr	r3, [r7, #4]
   1015a:	2241      	movs	r2, #65	; 0x41
   1015c:	5c99      	ldrb	r1, [r3, r2]
   1015e:	2002      	movs	r0, #2
   10160:	4381      	bics	r1, r0
   10162:	5499      	strb	r1, [r3, r2]
			}
		}

		ptr = ptr_line_end + strlen(new_line);
   10164:	4b06      	ldr	r3, [pc, #24]	; (10180 <_http_client_handle_header+0x278>)
   10166:	681b      	ldr	r3, [r3, #0]
   10168:	0018      	movs	r0, r3
   1016a:	4b08      	ldr	r3, [pc, #32]	; (1018c <_http_client_handle_header+0x284>)
   1016c:	4798      	blx	r3
   1016e:	0002      	movs	r2, r0
   10170:	69bb      	ldr	r3, [r7, #24]
   10172:	189b      	adds	r3, r3, r2
   10174:	627b      	str	r3, [r7, #36]	; 0x24
		ptr_line_end = strstr(ptr, new_line);
   10176:	e6ce      	b.n	ff16 <_http_client_handle_header+0xe>
	}
}
   10178:	0018      	movs	r0, r3
   1017a:	46bd      	mov	sp, r7
   1017c:	b00b      	add	sp, #44	; 0x2c
   1017e:	bd90      	pop	{r4, r7, pc}
   10180:	20000008 	.word	0x20000008
   10184:	00016edb 	.word	0x00016edb
   10188:	0001056d 	.word	0x0001056d
   1018c:	00016eab 	.word	0x00016eab
   10190:	00016eb9 	.word	0x00016eb9
   10194:	000192d0 	.word	0x000192d0
   10198:	00016935 	.word	0x00016935
   1019c:	000192f4 	.word	0x000192f4
   101a0:	0000f599 	.word	0x0000f599
   101a4:	00019308 	.word	0x00019308
   101a8:	00019318 	.word	0x00019318

000101ac <_http_client_read_chuked_entity>:

static void _http_client_read_chuked_entity(struct http_client_module *const module)
{
   101ac:	b580      	push	{r7, lr}
   101ae:	b088      	sub	sp, #32
   101b0:	af00      	add	r7, sp, #0
   101b2:	6078      	str	r0, [r7, #4]
	/* In chunked mode, read_length variable is means to remain data in the chunk. */
	union http_client_data data;
	int length = (int)module->recved_size;
   101b4:	687b      	ldr	r3, [r7, #4]
   101b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   101b8:	61fb      	str	r3, [r7, #28]
	int extension = 0;
   101ba:	2300      	movs	r3, #0
   101bc:	61bb      	str	r3, [r7, #24]
	char *buffer= module->config.recv_buffer;
   101be:	687b      	ldr	r3, [r7, #4]
   101c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   101c2:	617b      	str	r3, [r7, #20]

	do {
		if (module->resp.read_length >= 0) {
   101c4:	687b      	ldr	r3, [r7, #4]
   101c6:	22e0      	movs	r2, #224	; 0xe0
   101c8:	589b      	ldr	r3, [r3, r2]
   101ca:	2b00      	cmp	r3, #0
   101cc:	db71      	blt.n	102b2 <_http_client_read_chuked_entity+0x106>
			if (module->resp.read_length == 0) {
   101ce:	687b      	ldr	r3, [r7, #4]
   101d0:	22e0      	movs	r2, #224	; 0xe0
   101d2:	589b      	ldr	r3, [r3, r2]
   101d4:	2b00      	cmp	r3, #0
   101d6:	d134      	bne.n	10242 <_http_client_read_chuked_entity+0x96>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
   101d8:	687b      	ldr	r3, [r7, #4]
   101da:	22d8      	movs	r2, #216	; 0xd8
   101dc:	2100      	movs	r1, #0
   101de:	5099      	str	r1, [r3, r2]
				module->resp.response_code = 0;
   101e0:	687b      	ldr	r3, [r7, #4]
   101e2:	22e4      	movs	r2, #228	; 0xe4
   101e4:	2100      	movs	r1, #0
   101e6:	5299      	strh	r1, [r3, r2]
				data.recv_chunked_data.is_complete = 1;
   101e8:	2308      	movs	r3, #8
   101ea:	18fb      	adds	r3, r7, r3
   101ec:	2201      	movs	r2, #1
   101ee:	721a      	strb	r2, [r3, #8]
				data.recv_chunked_data.length = 0;
   101f0:	2308      	movs	r3, #8
   101f2:	18fb      	adds	r3, r7, r3
   101f4:	2200      	movs	r2, #0
   101f6:	601a      	str	r2, [r3, #0]
				data.recv_chunked_data.data = NULL;
   101f8:	2308      	movs	r3, #8
   101fa:	18fb      	adds	r3, r7, r3
   101fc:	2200      	movs	r2, #0
   101fe:	605a      	str	r2, [r3, #4]
				if (module->cb) {
   10200:	687b      	ldr	r3, [r7, #4]
   10202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10204:	2b00      	cmp	r3, #0
   10206:	d006      	beq.n	10216 <_http_client_read_chuked_entity+0x6a>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
   10208:	687b      	ldr	r3, [r7, #4]
   1020a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1020c:	2208      	movs	r2, #8
   1020e:	18ba      	adds	r2, r7, r2
   10210:	6878      	ldr	r0, [r7, #4]
   10212:	2103      	movs	r1, #3
   10214:	4798      	blx	r3
				}
				if (module->permanent == 0) {
   10216:	687b      	ldr	r3, [r7, #4]
   10218:	2241      	movs	r2, #65	; 0x41
   1021a:	5c9b      	ldrb	r3, [r3, r2]
   1021c:	2202      	movs	r2, #2
   1021e:	4013      	ands	r3, r2
   10220:	b2db      	uxtb	r3, r3
   10222:	2b00      	cmp	r3, #0
   10224:	d105      	bne.n	10232 <_http_client_read_chuked_entity+0x86>
					/* This server was not supported keep alive. */
					_http_client_clear_conn(module, 0);
   10226:	687b      	ldr	r3, [r7, #4]
   10228:	2100      	movs	r1, #0
   1022a:	0018      	movs	r0, r3
   1022c:	4b62      	ldr	r3, [pc, #392]	; (103b8 <_http_client_read_chuked_entity+0x20c>)
   1022e:	4798      	blx	r3
					return;
   10230:	e0bf      	b.n	103b2 <_http_client_read_chuked_entity+0x206>
				}
				_http_client_move_buffer(module, buffer + 2);
   10232:	697b      	ldr	r3, [r7, #20]
   10234:	1c9a      	adds	r2, r3, #2
   10236:	687b      	ldr	r3, [r7, #4]
   10238:	0011      	movs	r1, r2
   1023a:	0018      	movs	r0, r3
   1023c:	4b5f      	ldr	r3, [pc, #380]	; (103bc <_http_client_read_chuked_entity+0x210>)
   1023e:	4798      	blx	r3
   10240:	e0b2      	b.n	103a8 <_http_client_read_chuked_entity+0x1fc>
			} else if (module->resp.read_length <= length) {
   10242:	687b      	ldr	r3, [r7, #4]
   10244:	22e0      	movs	r2, #224	; 0xe0
   10246:	589a      	ldr	r2, [r3, r2]
   10248:	69fb      	ldr	r3, [r7, #28]
   1024a:	429a      	cmp	r2, r3
   1024c:	dd00      	ble.n	10250 <_http_client_read_chuked_entity+0xa4>
   1024e:	e0ab      	b.n	103a8 <_http_client_read_chuked_entity+0x1fc>
				data.recv_chunked_data.length = module->resp.read_length;
   10250:	687b      	ldr	r3, [r7, #4]
   10252:	22e0      	movs	r2, #224	; 0xe0
   10254:	589b      	ldr	r3, [r3, r2]
   10256:	001a      	movs	r2, r3
   10258:	2308      	movs	r3, #8
   1025a:	18fb      	adds	r3, r7, r3
   1025c:	601a      	str	r2, [r3, #0]
				data.recv_chunked_data.data = buffer;
   1025e:	2308      	movs	r3, #8
   10260:	18fb      	adds	r3, r7, r3
   10262:	697a      	ldr	r2, [r7, #20]
   10264:	605a      	str	r2, [r3, #4]
				data.recv_chunked_data.is_complete = 0;
   10266:	2308      	movs	r3, #8
   10268:	18fb      	adds	r3, r7, r3
   1026a:	2200      	movs	r2, #0
   1026c:	721a      	strb	r2, [r3, #8]

				if (module->cb) {
   1026e:	687b      	ldr	r3, [r7, #4]
   10270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10272:	2b00      	cmp	r3, #0
   10274:	d006      	beq.n	10284 <_http_client_read_chuked_entity+0xd8>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
   10276:	687b      	ldr	r3, [r7, #4]
   10278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1027a:	2208      	movs	r2, #8
   1027c:	18ba      	adds	r2, r7, r2
   1027e:	6878      	ldr	r0, [r7, #4]
   10280:	2103      	movs	r1, #3
   10282:	4798      	blx	r3
				}
				/* Last two character in the chunk is '\r\n'. */
				_http_client_move_buffer(module, buffer + module->resp.read_length + 2 /* sizeof newline character */);
   10284:	687b      	ldr	r3, [r7, #4]
   10286:	22e0      	movs	r2, #224	; 0xe0
   10288:	589b      	ldr	r3, [r3, r2]
   1028a:	3302      	adds	r3, #2
   1028c:	697a      	ldr	r2, [r7, #20]
   1028e:	18d2      	adds	r2, r2, r3
   10290:	687b      	ldr	r3, [r7, #4]
   10292:	0011      	movs	r1, r2
   10294:	0018      	movs	r0, r3
   10296:	4b49      	ldr	r3, [pc, #292]	; (103bc <_http_client_read_chuked_entity+0x210>)
   10298:	4798      	blx	r3
				length = (int)module->recved_size;
   1029a:	687b      	ldr	r3, [r7, #4]
   1029c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   1029e:	61fb      	str	r3, [r7, #28]
				buffer = module->config.recv_buffer;
   102a0:	687b      	ldr	r3, [r7, #4]
   102a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   102a4:	617b      	str	r3, [r7, #20]
				module->resp.read_length = -1;
   102a6:	687b      	ldr	r3, [r7, #4]
   102a8:	21e0      	movs	r1, #224	; 0xe0
   102aa:	2201      	movs	r2, #1
   102ac:	4252      	negs	r2, r2
   102ae:	505a      	str	r2, [r3, r1]
   102b0:	e07a      	b.n	103a8 <_http_client_read_chuked_entity+0x1fc>
			}
		} else {
			/* Read chunked length. */
			module->resp.read_length = 0;
   102b2:	687b      	ldr	r3, [r7, #4]
   102b4:	22e0      	movs	r2, #224	; 0xe0
   102b6:	2100      	movs	r1, #0
   102b8:	5099      	str	r1, [r3, r2]
			for (; length > 0; buffer++, length--) {
   102ba:	e05a      	b.n	10372 <_http_client_read_chuked_entity+0x1c6>
				if (*buffer == '\n') {
   102bc:	697b      	ldr	r3, [r7, #20]
   102be:	781b      	ldrb	r3, [r3, #0]
   102c0:	2b0a      	cmp	r3, #10
   102c2:	d106      	bne.n	102d2 <_http_client_read_chuked_entity+0x126>
					buffer++;
   102c4:	697b      	ldr	r3, [r7, #20]
   102c6:	3301      	adds	r3, #1
   102c8:	617b      	str	r3, [r7, #20]
					length--;
   102ca:	69fb      	ldr	r3, [r7, #28]
   102cc:	3b01      	subs	r3, #1
   102ce:	61fb      	str	r3, [r7, #28]
					break;
   102d0:	e052      	b.n	10378 <_http_client_read_chuked_entity+0x1cc>
				}
				if (extension != 0) {
   102d2:	69bb      	ldr	r3, [r7, #24]
   102d4:	2b00      	cmp	r3, #0
   102d6:	d145      	bne.n	10364 <_http_client_read_chuked_entity+0x1b8>
					continue;
				}
				if (*buffer >= '0' && *buffer <= '9') {
   102d8:	697b      	ldr	r3, [r7, #20]
   102da:	781b      	ldrb	r3, [r3, #0]
   102dc:	2b2f      	cmp	r3, #47	; 0x2f
   102de:	d910      	bls.n	10302 <_http_client_read_chuked_entity+0x156>
   102e0:	697b      	ldr	r3, [r7, #20]
   102e2:	781b      	ldrb	r3, [r3, #0]
   102e4:	2b39      	cmp	r3, #57	; 0x39
   102e6:	d80c      	bhi.n	10302 <_http_client_read_chuked_entity+0x156>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - '0';
   102e8:	687b      	ldr	r3, [r7, #4]
   102ea:	22e0      	movs	r2, #224	; 0xe0
   102ec:	589b      	ldr	r3, [r3, r2]
   102ee:	011b      	lsls	r3, r3, #4
   102f0:	697a      	ldr	r2, [r7, #20]
   102f2:	7812      	ldrb	r2, [r2, #0]
   102f4:	189b      	adds	r3, r3, r2
   102f6:	3b30      	subs	r3, #48	; 0x30
   102f8:	001a      	movs	r2, r3
   102fa:	687b      	ldr	r3, [r7, #4]
   102fc:	21e0      	movs	r1, #224	; 0xe0
   102fe:	505a      	str	r2, [r3, r1]
   10300:	e031      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer >= 'a' && *buffer <= 'f') {
   10302:	697b      	ldr	r3, [r7, #20]
   10304:	781b      	ldrb	r3, [r3, #0]
   10306:	2b60      	cmp	r3, #96	; 0x60
   10308:	d910      	bls.n	1032c <_http_client_read_chuked_entity+0x180>
   1030a:	697b      	ldr	r3, [r7, #20]
   1030c:	781b      	ldrb	r3, [r3, #0]
   1030e:	2b66      	cmp	r3, #102	; 0x66
   10310:	d80c      	bhi.n	1032c <_http_client_read_chuked_entity+0x180>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'a';
   10312:	687b      	ldr	r3, [r7, #4]
   10314:	22e0      	movs	r2, #224	; 0xe0
   10316:	589b      	ldr	r3, [r3, r2]
   10318:	011b      	lsls	r3, r3, #4
   1031a:	697a      	ldr	r2, [r7, #20]
   1031c:	7812      	ldrb	r2, [r2, #0]
   1031e:	189b      	adds	r3, r3, r2
   10320:	3b61      	subs	r3, #97	; 0x61
   10322:	001a      	movs	r2, r3
   10324:	687b      	ldr	r3, [r7, #4]
   10326:	21e0      	movs	r1, #224	; 0xe0
   10328:	505a      	str	r2, [r3, r1]
   1032a:	e01c      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer >= 'A' && *buffer <= 'F') {
   1032c:	697b      	ldr	r3, [r7, #20]
   1032e:	781b      	ldrb	r3, [r3, #0]
   10330:	2b40      	cmp	r3, #64	; 0x40
   10332:	d910      	bls.n	10356 <_http_client_read_chuked_entity+0x1aa>
   10334:	697b      	ldr	r3, [r7, #20]
   10336:	781b      	ldrb	r3, [r3, #0]
   10338:	2b46      	cmp	r3, #70	; 0x46
   1033a:	d80c      	bhi.n	10356 <_http_client_read_chuked_entity+0x1aa>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'A';
   1033c:	687b      	ldr	r3, [r7, #4]
   1033e:	22e0      	movs	r2, #224	; 0xe0
   10340:	589b      	ldr	r3, [r3, r2]
   10342:	011b      	lsls	r3, r3, #4
   10344:	697a      	ldr	r2, [r7, #20]
   10346:	7812      	ldrb	r2, [r2, #0]
   10348:	189b      	adds	r3, r3, r2
   1034a:	3b41      	subs	r3, #65	; 0x41
   1034c:	001a      	movs	r2, r3
   1034e:	687b      	ldr	r3, [r7, #4]
   10350:	21e0      	movs	r1, #224	; 0xe0
   10352:	505a      	str	r2, [r3, r1]
   10354:	e007      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer == ';') {
   10356:	697b      	ldr	r3, [r7, #20]
   10358:	781b      	ldrb	r3, [r3, #0]
   1035a:	2b3b      	cmp	r3, #59	; 0x3b
   1035c:	d103      	bne.n	10366 <_http_client_read_chuked_entity+0x1ba>
					extension = 1;
   1035e:	2301      	movs	r3, #1
   10360:	61bb      	str	r3, [r7, #24]
   10362:	e000      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
					continue;
   10364:	46c0      	nop			; (mov r8, r8)
			for (; length > 0; buffer++, length--) {
   10366:	697b      	ldr	r3, [r7, #20]
   10368:	3301      	adds	r3, #1
   1036a:	617b      	str	r3, [r7, #20]
   1036c:	69fb      	ldr	r3, [r7, #28]
   1036e:	3b01      	subs	r3, #1
   10370:	61fb      	str	r3, [r7, #28]
   10372:	69fb      	ldr	r3, [r7, #28]
   10374:	2b00      	cmp	r3, #0
   10376:	dca1      	bgt.n	102bc <_http_client_read_chuked_entity+0x110>
				}
			}

			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
   10378:	687b      	ldr	r3, [r7, #4]
   1037a:	22e0      	movs	r2, #224	; 0xe0
   1037c:	589a      	ldr	r2, [r3, r2]
   1037e:	687b      	ldr	r3, [r7, #4]
   10380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
   10382:	429a      	cmp	r2, r3
   10384:	dd07      	ble.n	10396 <_http_client_read_chuked_entity+0x1ea>
				/* Chunked size is too big. */
				/* Through exception. */
				_http_client_clear_conn(module, -EOVERFLOW);
   10386:	238b      	movs	r3, #139	; 0x8b
   10388:	425a      	negs	r2, r3
   1038a:	687b      	ldr	r3, [r7, #4]
   1038c:	0011      	movs	r1, r2
   1038e:	0018      	movs	r0, r3
   10390:	4b09      	ldr	r3, [pc, #36]	; (103b8 <_http_client_read_chuked_entity+0x20c>)
   10392:	4798      	blx	r3
				return;
   10394:	e00d      	b.n	103b2 <_http_client_read_chuked_entity+0x206>
			}

			if (length  == 0) {
   10396:	69fb      	ldr	r3, [r7, #28]
   10398:	2b00      	cmp	r3, #0
   1039a:	d105      	bne.n	103a8 <_http_client_read_chuked_entity+0x1fc>
				/* currently not received packet yet. */
				module->resp.read_length = -1;
   1039c:	687b      	ldr	r3, [r7, #4]
   1039e:	21e0      	movs	r1, #224	; 0xe0
   103a0:	2201      	movs	r2, #1
   103a2:	4252      	negs	r2, r2
   103a4:	505a      	str	r2, [r3, r1]
				return;
   103a6:	e004      	b.n	103b2 <_http_client_read_chuked_entity+0x206>
			}
		}
	} while(module->recved_size > 0);
   103a8:	687b      	ldr	r3, [r7, #4]
   103aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   103ac:	2b00      	cmp	r3, #0
   103ae:	d000      	beq.n	103b2 <_http_client_read_chuked_entity+0x206>
   103b0:	e708      	b.n	101c4 <_http_client_read_chuked_entity+0x18>
}
   103b2:	46bd      	mov	sp, r7
   103b4:	b008      	add	sp, #32
   103b6:	bd80      	pop	{r7, pc}
   103b8:	0000f599 	.word	0x0000f599
   103bc:	0001056d 	.word	0x0001056d

000103c0 <_http_client_handle_entity>:

int _http_client_handle_entity(struct http_client_module *const module)
{
   103c0:	b580      	push	{r7, lr}
   103c2:	b086      	sub	sp, #24
   103c4:	af00      	add	r7, sp, #0
   103c6:	6078      	str	r0, [r7, #4]
	union http_client_data data;
	char *buffer = module->config.recv_buffer;
   103c8:	687b      	ldr	r3, [r7, #4]
   103ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   103cc:	617b      	str	r3, [r7, #20]

	/* If data size is lesser than buffer size, read all buffer and retransmission it to application. */
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
   103ce:	687b      	ldr	r3, [r7, #4]
   103d0:	22dc      	movs	r2, #220	; 0xdc
   103d2:	589b      	ldr	r3, [r3, r2]
   103d4:	2b00      	cmp	r3, #0
   103d6:	db58      	blt.n	1048a <_http_client_handle_entity+0xca>
   103d8:	687b      	ldr	r3, [r7, #4]
   103da:	22dc      	movs	r2, #220	; 0xdc
   103dc:	589a      	ldr	r2, [r3, r2]
   103de:	687b      	ldr	r3, [r7, #4]
   103e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
   103e2:	429a      	cmp	r2, r3
   103e4:	dc51      	bgt.n	1048a <_http_client_handle_entity+0xca>
		if ((int)module->recved_size >= module->resp.content_length) {
   103e6:	687b      	ldr	r3, [r7, #4]
   103e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   103ea:	0019      	movs	r1, r3
   103ec:	687b      	ldr	r3, [r7, #4]
   103ee:	22dc      	movs	r2, #220	; 0xdc
   103f0:	589b      	ldr	r3, [r3, r2]
   103f2:	4299      	cmp	r1, r3
   103f4:	da00      	bge.n	103f8 <_http_client_handle_entity+0x38>
   103f6:	e0a9      	b.n	1054c <_http_client_handle_entity+0x18c>
			if (module->cb && module->resp.response_code) {
   103f8:	687b      	ldr	r3, [r7, #4]
   103fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   103fc:	2b00      	cmp	r3, #0
   103fe:	d020      	beq.n	10442 <_http_client_handle_entity+0x82>
   10400:	687b      	ldr	r3, [r7, #4]
   10402:	22e4      	movs	r2, #228	; 0xe4
   10404:	5a9b      	ldrh	r3, [r3, r2]
   10406:	2b00      	cmp	r3, #0
   10408:	d01b      	beq.n	10442 <_http_client_handle_entity+0x82>
				data.recv_response.response_code = module->resp.response_code;
   1040a:	687b      	ldr	r3, [r7, #4]
   1040c:	22e4      	movs	r2, #228	; 0xe4
   1040e:	5a9a      	ldrh	r2, [r3, r2]
   10410:	2308      	movs	r3, #8
   10412:	18fb      	adds	r3, r7, r3
   10414:	801a      	strh	r2, [r3, #0]
				data.recv_response.is_chunked = 0;
   10416:	2308      	movs	r3, #8
   10418:	18fb      	adds	r3, r7, r3
   1041a:	2200      	movs	r2, #0
   1041c:	709a      	strb	r2, [r3, #2]
				data.recv_response.content_length = module->resp.content_length;
   1041e:	687b      	ldr	r3, [r7, #4]
   10420:	22dc      	movs	r2, #220	; 0xdc
   10422:	589b      	ldr	r3, [r3, r2]
   10424:	001a      	movs	r2, r3
   10426:	2308      	movs	r3, #8
   10428:	18fb      	adds	r3, r7, r3
   1042a:	605a      	str	r2, [r3, #4]
				data.recv_response.content = buffer;
   1042c:	2308      	movs	r3, #8
   1042e:	18fb      	adds	r3, r7, r3
   10430:	697a      	ldr	r2, [r7, #20]
   10432:	609a      	str	r2, [r3, #8]
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
   10434:	687b      	ldr	r3, [r7, #4]
   10436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10438:	2208      	movs	r2, #8
   1043a:	18ba      	adds	r2, r7, r2
   1043c:	6878      	ldr	r0, [r7, #4]
   1043e:	2102      	movs	r1, #2
   10440:	4798      	blx	r3
			}
			module->resp.state = STATE_PARSE_HEADER;
   10442:	687b      	ldr	r3, [r7, #4]
   10444:	22d8      	movs	r2, #216	; 0xd8
   10446:	2100      	movs	r1, #0
   10448:	5099      	str	r1, [r3, r2]
			module->resp.response_code = 0;
   1044a:	687b      	ldr	r3, [r7, #4]
   1044c:	22e4      	movs	r2, #228	; 0xe4
   1044e:	2100      	movs	r1, #0
   10450:	5299      	strh	r1, [r3, r2]
			
			if (module->permanent == 0) {
   10452:	687b      	ldr	r3, [r7, #4]
   10454:	2241      	movs	r2, #65	; 0x41
   10456:	5c9b      	ldrb	r3, [r3, r2]
   10458:	2202      	movs	r2, #2
   1045a:	4013      	ands	r3, r2
   1045c:	b2db      	uxtb	r3, r3
   1045e:	2b00      	cmp	r3, #0
   10460:	d105      	bne.n	1046e <_http_client_handle_entity+0xae>
				/* This server was not supported keep alive. */
				_http_client_clear_conn(module, 0);
   10462:	687b      	ldr	r3, [r7, #4]
   10464:	2100      	movs	r1, #0
   10466:	0018      	movs	r0, r3
   10468:	4b3b      	ldr	r3, [pc, #236]	; (10558 <_http_client_handle_entity+0x198>)
   1046a:	4798      	blx	r3
		if ((int)module->recved_size >= module->resp.content_length) {
   1046c:	e06e      	b.n	1054c <_http_client_handle_entity+0x18c>
			} else {
				_http_client_move_buffer(module, buffer + module->resp.content_length);
   1046e:	687b      	ldr	r3, [r7, #4]
   10470:	22dc      	movs	r2, #220	; 0xdc
   10472:	589b      	ldr	r3, [r3, r2]
   10474:	001a      	movs	r2, r3
   10476:	697b      	ldr	r3, [r7, #20]
   10478:	189a      	adds	r2, r3, r2
   1047a:	687b      	ldr	r3, [r7, #4]
   1047c:	0011      	movs	r1, r2
   1047e:	0018      	movs	r0, r3
   10480:	4b36      	ldr	r3, [pc, #216]	; (1055c <_http_client_handle_entity+0x19c>)
   10482:	4798      	blx	r3
				return module->recved_size;
   10484:	687b      	ldr	r3, [r7, #4]
   10486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   10488:	e061      	b.n	1054e <_http_client_handle_entity+0x18e>
			}
		}
		/* else, buffer was not received enough size yet. */
	} else {
		if (module->resp.content_length >= 0) {
   1048a:	687b      	ldr	r3, [r7, #4]
   1048c:	22dc      	movs	r2, #220	; 0xdc
   1048e:	589b      	ldr	r3, [r3, r2]
   10490:	2b00      	cmp	r3, #0
   10492:	db57      	blt.n	10544 <_http_client_handle_entity+0x184>
			data.recv_chunked_data.length = module->recved_size;
   10494:	687b      	ldr	r3, [r7, #4]
   10496:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   10498:	2308      	movs	r3, #8
   1049a:	18fb      	adds	r3, r7, r3
   1049c:	601a      	str	r2, [r3, #0]
			data.recv_chunked_data.data = buffer;
   1049e:	2308      	movs	r3, #8
   104a0:	18fb      	adds	r3, r7, r3
   104a2:	697a      	ldr	r2, [r7, #20]
   104a4:	605a      	str	r2, [r3, #4]
			module->resp.read_length += (int)module->recved_size;
   104a6:	687b      	ldr	r3, [r7, #4]
   104a8:	22e0      	movs	r2, #224	; 0xe0
   104aa:	589a      	ldr	r2, [r3, r2]
   104ac:	687b      	ldr	r3, [r7, #4]
   104ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   104b0:	18d2      	adds	r2, r2, r3
   104b2:	687b      	ldr	r3, [r7, #4]
   104b4:	21e0      	movs	r1, #224	; 0xe0
   104b6:	505a      	str	r2, [r3, r1]
			if (module->resp.content_length <= module->resp.read_length) {
   104b8:	687b      	ldr	r3, [r7, #4]
   104ba:	22dc      	movs	r2, #220	; 0xdc
   104bc:	589a      	ldr	r2, [r3, r2]
   104be:	687b      	ldr	r3, [r7, #4]
   104c0:	21e0      	movs	r1, #224	; 0xe0
   104c2:	585b      	ldr	r3, [r3, r1]
   104c4:	429a      	cmp	r2, r3
   104c6:	dc0c      	bgt.n	104e2 <_http_client_handle_entity+0x122>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
   104c8:	687b      	ldr	r3, [r7, #4]
   104ca:	22d8      	movs	r2, #216	; 0xd8
   104cc:	2100      	movs	r1, #0
   104ce:	5099      	str	r1, [r3, r2]
				module->resp.response_code = 0;
   104d0:	687b      	ldr	r3, [r7, #4]
   104d2:	22e4      	movs	r2, #228	; 0xe4
   104d4:	2100      	movs	r1, #0
   104d6:	5299      	strh	r1, [r3, r2]
				data.recv_chunked_data.is_complete = 1;
   104d8:	2308      	movs	r3, #8
   104da:	18fb      	adds	r3, r7, r3
   104dc:	2201      	movs	r2, #1
   104de:	721a      	strb	r2, [r3, #8]
   104e0:	e003      	b.n	104ea <_http_client_handle_entity+0x12a>
			} else {
				data.recv_chunked_data.is_complete = 0;
   104e2:	2308      	movs	r3, #8
   104e4:	18fb      	adds	r3, r7, r3
   104e6:	2200      	movs	r2, #0
   104e8:	721a      	strb	r2, [r3, #8]
			}

			if (module->cb) {
   104ea:	687b      	ldr	r3, [r7, #4]
   104ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   104ee:	2b00      	cmp	r3, #0
   104f0:	d006      	beq.n	10500 <_http_client_handle_entity+0x140>
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
   104f2:	687b      	ldr	r3, [r7, #4]
   104f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   104f6:	2208      	movs	r2, #8
   104f8:	18ba      	adds	r2, r7, r2
   104fa:	6878      	ldr	r0, [r7, #4]
   104fc:	2103      	movs	r1, #3
   104fe:	4798      	blx	r3
			}
			
			if (data.recv_chunked_data.is_complete == 1) {
   10500:	2308      	movs	r3, #8
   10502:	18fb      	adds	r3, r7, r3
   10504:	7a1b      	ldrb	r3, [r3, #8]
   10506:	2b01      	cmp	r3, #1
   10508:	d112      	bne.n	10530 <_http_client_handle_entity+0x170>
				if (module->permanent == 0) {
   1050a:	687b      	ldr	r3, [r7, #4]
   1050c:	2241      	movs	r2, #65	; 0x41
   1050e:	5c9b      	ldrb	r3, [r3, r2]
   10510:	2202      	movs	r2, #2
   10512:	4013      	ands	r3, r2
   10514:	b2db      	uxtb	r3, r3
   10516:	2b00      	cmp	r3, #0
   10518:	d10a      	bne.n	10530 <_http_client_handle_entity+0x170>
					/* This server was not supported keep alive. */
					printf("1\r\n");
   1051a:	4b11      	ldr	r3, [pc, #68]	; (10560 <_http_client_handle_entity+0x1a0>)
   1051c:	0018      	movs	r0, r3
   1051e:	4b11      	ldr	r3, [pc, #68]	; (10564 <_http_client_handle_entity+0x1a4>)
   10520:	4798      	blx	r3
					_http_client_clear_conn(module, 0);
   10522:	687b      	ldr	r3, [r7, #4]
   10524:	2100      	movs	r1, #0
   10526:	0018      	movs	r0, r3
   10528:	4b0b      	ldr	r3, [pc, #44]	; (10558 <_http_client_handle_entity+0x198>)
   1052a:	4798      	blx	r3
					return 0;
   1052c:	2300      	movs	r3, #0
   1052e:	e00e      	b.n	1054e <_http_client_handle_entity+0x18e>
				}
			}
			_http_client_move_buffer(module, buffer + module->recved_size);
   10530:	687b      	ldr	r3, [r7, #4]
   10532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   10534:	697a      	ldr	r2, [r7, #20]
   10536:	18d2      	adds	r2, r2, r3
   10538:	687b      	ldr	r3, [r7, #4]
   1053a:	0011      	movs	r1, r2
   1053c:	0018      	movs	r0, r3
   1053e:	4b07      	ldr	r3, [pc, #28]	; (1055c <_http_client_handle_entity+0x19c>)
   10540:	4798      	blx	r3
   10542:	e003      	b.n	1054c <_http_client_handle_entity+0x18c>
		} else {
			_http_client_read_chuked_entity(module);
   10544:	687b      	ldr	r3, [r7, #4]
   10546:	0018      	movs	r0, r3
   10548:	4b07      	ldr	r3, [pc, #28]	; (10568 <_http_client_handle_entity+0x1a8>)
   1054a:	4798      	blx	r3
		}
	}

	return 0;
   1054c:	2300      	movs	r3, #0
}
   1054e:	0018      	movs	r0, r3
   10550:	46bd      	mov	sp, r7
   10552:	b006      	add	sp, #24
   10554:	bd80      	pop	{r7, pc}
   10556:	46c0      	nop			; (mov r8, r8)
   10558:	0000f599 	.word	0x0000f599
   1055c:	0001056d 	.word	0x0001056d
   10560:	00019320 	.word	0x00019320
   10564:	00016c65 	.word	0x00016c65
   10568:	000101ad 	.word	0x000101ad

0001056c <_http_client_move_buffer>:

void _http_client_move_buffer(struct http_client_module *const module, char *base)
{
   1056c:	b580      	push	{r7, lr}
   1056e:	b084      	sub	sp, #16
   10570:	af00      	add	r7, sp, #0
   10572:	6078      	str	r0, [r7, #4]
   10574:	6039      	str	r1, [r7, #0]
	char *buffer = module->config.recv_buffer;
   10576:	687b      	ldr	r3, [r7, #4]
   10578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   1057a:	60fb      	str	r3, [r7, #12]
	int remain = (int)module->recved_size - (int)base + (int)buffer;
   1057c:	687b      	ldr	r3, [r7, #4]
   1057e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   10580:	001a      	movs	r2, r3
   10582:	683b      	ldr	r3, [r7, #0]
   10584:	1ad2      	subs	r2, r2, r3
   10586:	68fb      	ldr	r3, [r7, #12]
   10588:	18d3      	adds	r3, r2, r3
   1058a:	60bb      	str	r3, [r7, #8]

	if (remain > 0) {
   1058c:	68bb      	ldr	r3, [r7, #8]
   1058e:	2b00      	cmp	r3, #0
   10590:	dd09      	ble.n	105a6 <_http_client_move_buffer+0x3a>
		memmove(buffer, base, remain);
   10592:	68ba      	ldr	r2, [r7, #8]
   10594:	6839      	ldr	r1, [r7, #0]
   10596:	68fb      	ldr	r3, [r7, #12]
   10598:	0018      	movs	r0, r3
   1059a:	4b06      	ldr	r3, [pc, #24]	; (105b4 <_http_client_move_buffer+0x48>)
   1059c:	4798      	blx	r3
		module->recved_size = remain;
   1059e:	68ba      	ldr	r2, [r7, #8]
   105a0:	687b      	ldr	r3, [r7, #4]
   105a2:	645a      	str	r2, [r3, #68]	; 0x44
	} else {
		module->recved_size = 0;
	}
}
   105a4:	e002      	b.n	105ac <_http_client_move_buffer+0x40>
		module->recved_size = 0;
   105a6:	687b      	ldr	r3, [r7, #4]
   105a8:	2200      	movs	r2, #0
   105aa:	645a      	str	r2, [r3, #68]	; 0x44
}
   105ac:	46c0      	nop			; (mov r8, r8)
   105ae:	46bd      	mov	sp, r7
   105b0:	b004      	add	sp, #16
   105b2:	bd80      	pop	{r7, pc}
   105b4:	000169c3 	.word	0x000169c3

000105b8 <stream_writer_init>:
#include <asf.h>
#include <string.h>
#include "iot/stream_writer.h"

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
   105b8:	b580      	push	{r7, lr}
   105ba:	b084      	sub	sp, #16
   105bc:	af00      	add	r7, sp, #0
   105be:	60f8      	str	r0, [r7, #12]
   105c0:	60b9      	str	r1, [r7, #8]
   105c2:	607a      	str	r2, [r7, #4]
   105c4:	603b      	str	r3, [r7, #0]
	writer->max_size = max_length;
   105c6:	68fb      	ldr	r3, [r7, #12]
   105c8:	687a      	ldr	r2, [r7, #4]
   105ca:	601a      	str	r2, [r3, #0]
	writer->buffer = buffer;
   105cc:	68fb      	ldr	r3, [r7, #12]
   105ce:	68ba      	ldr	r2, [r7, #8]
   105d0:	611a      	str	r2, [r3, #16]
	writer->written = 0;
   105d2:	68fb      	ldr	r3, [r7, #12]
   105d4:	2200      	movs	r2, #0
   105d6:	605a      	str	r2, [r3, #4]
	writer->write_func = func;
   105d8:	68fb      	ldr	r3, [r7, #12]
   105da:	683a      	ldr	r2, [r7, #0]
   105dc:	609a      	str	r2, [r3, #8]
	writer->priv_data = priv_data;
   105de:	68fb      	ldr	r3, [r7, #12]
   105e0:	69ba      	ldr	r2, [r7, #24]
   105e2:	60da      	str	r2, [r3, #12]
}
   105e4:	46c0      	nop			; (mov r8, r8)
   105e6:	46bd      	mov	sp, r7
   105e8:	b004      	add	sp, #16
   105ea:	bd80      	pop	{r7, pc}

000105ec <stream_writer_send_8>:

void stream_writer_send_8(struct stream_writer * writer, int8_t value)
{
   105ec:	b580      	push	{r7, lr}
   105ee:	b084      	sub	sp, #16
   105f0:	af00      	add	r7, sp, #0
   105f2:	6078      	str	r0, [r7, #4]
   105f4:	000a      	movs	r2, r1
   105f6:	1cfb      	adds	r3, r7, #3
   105f8:	701a      	strb	r2, [r3, #0]
	int remain = writer->max_size - writer->written;
   105fa:	687b      	ldr	r3, [r7, #4]
   105fc:	681a      	ldr	r2, [r3, #0]
   105fe:	687b      	ldr	r3, [r7, #4]
   10600:	685b      	ldr	r3, [r3, #4]
   10602:	1ad3      	subs	r3, r2, r3
   10604:	60fb      	str	r3, [r7, #12]
	
	if (remain < 1) {
   10606:	68fb      	ldr	r3, [r7, #12]
   10608:	2b00      	cmp	r3, #0
   1060a:	dc03      	bgt.n	10614 <stream_writer_send_8+0x28>
		stream_writer_send_remain(writer);
   1060c:	687b      	ldr	r3, [r7, #4]
   1060e:	0018      	movs	r0, r3
   10610:	4b08      	ldr	r3, [pc, #32]	; (10634 <stream_writer_send_8+0x48>)
   10612:	4798      	blx	r3
	}
	
	writer->buffer[writer->written++] = (char)value;
   10614:	687b      	ldr	r3, [r7, #4]
   10616:	6919      	ldr	r1, [r3, #16]
   10618:	687b      	ldr	r3, [r7, #4]
   1061a:	685b      	ldr	r3, [r3, #4]
   1061c:	1c58      	adds	r0, r3, #1
   1061e:	687a      	ldr	r2, [r7, #4]
   10620:	6050      	str	r0, [r2, #4]
   10622:	18cb      	adds	r3, r1, r3
   10624:	1cfa      	adds	r2, r7, #3
   10626:	7812      	ldrb	r2, [r2, #0]
   10628:	701a      	strb	r2, [r3, #0]
}
   1062a:	46c0      	nop			; (mov r8, r8)
   1062c:	46bd      	mov	sp, r7
   1062e:	b004      	add	sp, #16
   10630:	bd80      	pop	{r7, pc}
   10632:	46c0      	nop			; (mov r8, r8)
   10634:	00010675 	.word	0x00010675

00010638 <stream_writer_send_buffer>:
	stream_writer_send_8(writer, (value >> 16) & 0xFF);
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, const char *buffer, size_t length)
{
   10638:	b580      	push	{r7, lr}
   1063a:	b084      	sub	sp, #16
   1063c:	af00      	add	r7, sp, #0
   1063e:	60f8      	str	r0, [r7, #12]
   10640:	60b9      	str	r1, [r7, #8]
   10642:	607a      	str	r2, [r7, #4]
	for (; length > 0; length--, buffer++) {
   10644:	e00d      	b.n	10662 <stream_writer_send_buffer+0x2a>
		stream_writer_send_8(writer, *buffer);
   10646:	68bb      	ldr	r3, [r7, #8]
   10648:	781b      	ldrb	r3, [r3, #0]
   1064a:	b25a      	sxtb	r2, r3
   1064c:	68fb      	ldr	r3, [r7, #12]
   1064e:	0011      	movs	r1, r2
   10650:	0018      	movs	r0, r3
   10652:	4b07      	ldr	r3, [pc, #28]	; (10670 <stream_writer_send_buffer+0x38>)
   10654:	4798      	blx	r3
	for (; length > 0; length--, buffer++) {
   10656:	687b      	ldr	r3, [r7, #4]
   10658:	3b01      	subs	r3, #1
   1065a:	607b      	str	r3, [r7, #4]
   1065c:	68bb      	ldr	r3, [r7, #8]
   1065e:	3301      	adds	r3, #1
   10660:	60bb      	str	r3, [r7, #8]
   10662:	687b      	ldr	r3, [r7, #4]
   10664:	2b00      	cmp	r3, #0
   10666:	d1ee      	bne.n	10646 <stream_writer_send_buffer+0xe>
	}
}
   10668:	46c0      	nop			; (mov r8, r8)
   1066a:	46bd      	mov	sp, r7
   1066c:	b004      	add	sp, #16
   1066e:	bd80      	pop	{r7, pc}
   10670:	000105ed 	.word	0x000105ed

00010674 <stream_writer_send_remain>:

void stream_writer_send_remain(struct stream_writer * writer)
{
   10674:	b590      	push	{r4, r7, lr}
   10676:	b083      	sub	sp, #12
   10678:	af00      	add	r7, sp, #0
   1067a:	6078      	str	r0, [r7, #4]
	if(writer->written > 0) {
   1067c:	687b      	ldr	r3, [r7, #4]
   1067e:	685b      	ldr	r3, [r3, #4]
   10680:	2b00      	cmp	r3, #0
   10682:	d00c      	beq.n	1069e <stream_writer_send_remain+0x2a>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
   10684:	687b      	ldr	r3, [r7, #4]
   10686:	689c      	ldr	r4, [r3, #8]
   10688:	687b      	ldr	r3, [r7, #4]
   1068a:	68d8      	ldr	r0, [r3, #12]
   1068c:	687b      	ldr	r3, [r7, #4]
   1068e:	6919      	ldr	r1, [r3, #16]
   10690:	687b      	ldr	r3, [r7, #4]
   10692:	685b      	ldr	r3, [r3, #4]
   10694:	001a      	movs	r2, r3
   10696:	47a0      	blx	r4
		writer->written = 0;
   10698:	687b      	ldr	r3, [r7, #4]
   1069a:	2200      	movs	r2, #0
   1069c:	605a      	str	r2, [r3, #4]
	}
}
   1069e:	46c0      	nop			; (mov r8, r8)
   106a0:	46bd      	mov	sp, r7
   106a2:	b003      	add	sp, #12
   106a4:	bd90      	pop	{r4, r7, pc}
	...

000106a8 <system_cpu_clock_get_hz>:
{
   106a8:	b580      	push	{r7, lr}
   106aa:	af00      	add	r7, sp, #0
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
   106ac:	2000      	movs	r0, #0
   106ae:	4b05      	ldr	r3, [pc, #20]	; (106c4 <system_cpu_clock_get_hz+0x1c>)
   106b0:	4798      	blx	r3
   106b2:	0002      	movs	r2, r0
   106b4:	4b04      	ldr	r3, [pc, #16]	; (106c8 <system_cpu_clock_get_hz+0x20>)
   106b6:	7a1b      	ldrb	r3, [r3, #8]
   106b8:	b2db      	uxtb	r3, r3
   106ba:	40da      	lsrs	r2, r3
   106bc:	0013      	movs	r3, r2
}
   106be:	0018      	movs	r0, r3
   106c0:	46bd      	mov	sp, r7
   106c2:	bd80      	pop	{r7, pc}
   106c4:	00014ebd 	.word	0x00014ebd
   106c8:	40000400 	.word	0x40000400

000106cc <tcc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tcc_enable(
		const struct tcc_module *const module_inst)
{
   106cc:	b580      	push	{r7, lr}
   106ce:	b084      	sub	sp, #16
   106d0:	af00      	add	r7, sp, #0
   106d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
   106d4:	687b      	ldr	r3, [r7, #4]
   106d6:	681b      	ldr	r3, [r3, #0]
   106d8:	60fb      	str	r3, [r7, #12]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
   106da:	46c0      	nop			; (mov r8, r8)
   106dc:	68fb      	ldr	r3, [r7, #12]
   106de:	689b      	ldr	r3, [r3, #8]
   106e0:	2202      	movs	r2, #2
   106e2:	4013      	ands	r3, r2
   106e4:	d1fa      	bne.n	106dc <tcc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
   106e6:	68fb      	ldr	r3, [r7, #12]
   106e8:	681b      	ldr	r3, [r3, #0]
   106ea:	2202      	movs	r2, #2
   106ec:	431a      	orrs	r2, r3
   106ee:	68fb      	ldr	r3, [r7, #12]
   106f0:	601a      	str	r2, [r3, #0]
}
   106f2:	46c0      	nop			; (mov r8, r8)
   106f4:	46bd      	mov	sp, r7
   106f6:	b004      	add	sp, #16
   106f8:	bd80      	pop	{r7, pc}
	...

000106fc <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
#if (SAMD21)
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
   106fc:	b580      	push	{r7, lr}
   106fe:	b082      	sub	sp, #8
   10700:	af00      	add	r7, sp, #0
   10702:	6078      	str	r0, [r7, #4]
	sw_timer_tick++;
   10704:	4b04      	ldr	r3, [pc, #16]	; (10718 <sw_timer_tcc_callback+0x1c>)
   10706:	681b      	ldr	r3, [r3, #0]
   10708:	1c5a      	adds	r2, r3, #1
   1070a:	4b03      	ldr	r3, [pc, #12]	; (10718 <sw_timer_tcc_callback+0x1c>)
   1070c:	601a      	str	r2, [r3, #0]
}
   1070e:	46c0      	nop			; (mov r8, r8)
   10710:	46bd      	mov	sp, r7
   10712:	b002      	add	sp, #8
   10714:	bd80      	pop	{r7, pc}
   10716:	46c0      	nop			; (mov r8, r8)
   10718:	20000238 	.word	0x20000238

0001071c <sw_timer_get_config_defaults>:
}

#endif

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
   1071c:	b580      	push	{r7, lr}
   1071e:	b082      	sub	sp, #8
   10720:	af00      	add	r7, sp, #0
   10722:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->accuracy = 100;
   10724:	687b      	ldr	r3, [r7, #4]
   10726:	2264      	movs	r2, #100	; 0x64
   10728:	805a      	strh	r2, [r3, #2]
	config->tcc_dev = 0;
   1072a:	687b      	ldr	r3, [r7, #4]
   1072c:	2200      	movs	r2, #0
   1072e:	701a      	strb	r2, [r3, #0]
	config->tcc_callback_channel = 0;
   10730:	687b      	ldr	r3, [r7, #4]
   10732:	2200      	movs	r2, #0
   10734:	705a      	strb	r2, [r3, #1]
}
   10736:	46c0      	nop			; (mov r8, r8)
   10738:	46bd      	mov	sp, r7
   1073a:	b002      	add	sp, #8
   1073c:	bd80      	pop	{r7, pc}
	...

00010740 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
   10740:	b590      	push	{r4, r7, lr}
   10742:	b0b1      	sub	sp, #196	; 0xc4
   10744:	af00      	add	r7, sp, #0
   10746:	6078      	str	r0, [r7, #4]
   10748:	6039      	str	r1, [r7, #0]
#if (SAMD21)
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
   1074a:	230c      	movs	r3, #12
   1074c:	18fb      	adds	r3, r7, r3
   1074e:	4a2e      	ldr	r2, [pc, #184]	; (10808 <sw_timer_init+0xc8>)
   10750:	ca13      	ldmia	r2!, {r0, r1, r4}
   10752:	c313      	stmia	r3!, {r0, r1, r4}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
   10754:	683b      	ldr	r3, [r7, #0]
   10756:	885b      	ldrh	r3, [r3, #2]
   10758:	001a      	movs	r2, r3
   1075a:	687b      	ldr	r3, [r7, #4]
   1075c:	655a      	str	r2, [r3, #84]	; 0x54
#if (SAMD21)
	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
   1075e:	687b      	ldr	r3, [r7, #4]
   10760:	3314      	adds	r3, #20
   10762:	22bc      	movs	r2, #188	; 0xbc
   10764:	18ba      	adds	r2, r7, r2
   10766:	6013      	str	r3, [r2, #0]
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
   10768:	683b      	ldr	r3, [r7, #0]
   1076a:	781b      	ldrb	r3, [r3, #0]
   1076c:	001a      	movs	r2, r3
   1076e:	230c      	movs	r3, #12
   10770:	18fb      	adds	r3, r7, r3
   10772:	0092      	lsls	r2, r2, #2
   10774:	58d2      	ldr	r2, [r2, r3]
   10776:	2318      	movs	r3, #24
   10778:	18fb      	adds	r3, r7, r3
   1077a:	0011      	movs	r1, r2
   1077c:	0018      	movs	r0, r3
   1077e:	4b23      	ldr	r3, [pc, #140]	; (1080c <sw_timer_init+0xcc>)
   10780:	4798      	blx	r3
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
   10782:	4b23      	ldr	r3, [pc, #140]	; (10810 <sw_timer_init+0xd0>)
   10784:	4798      	blx	r3
   10786:	0004      	movs	r4, r0
   10788:	683b      	ldr	r3, [r7, #0]
   1078a:	885b      	ldrh	r3, [r3, #2]
   1078c:	001a      	movs	r2, r3
   1078e:	4b21      	ldr	r3, [pc, #132]	; (10814 <sw_timer_init+0xd4>)
   10790:	0011      	movs	r1, r2
   10792:	22fa      	movs	r2, #250	; 0xfa
   10794:	0210      	lsls	r0, r2, #8
   10796:	4798      	blx	r3
   10798:	0003      	movs	r3, r0
   1079a:	001a      	movs	r2, r3
   1079c:	4b1e      	ldr	r3, [pc, #120]	; (10818 <sw_timer_init+0xd8>)
   1079e:	0011      	movs	r1, r2
   107a0:	0020      	movs	r0, r4
   107a2:	4798      	blx	r3
   107a4:	0003      	movs	r3, r0
   107a6:	001a      	movs	r2, r3
   107a8:	2318      	movs	r3, #24
   107aa:	18fb      	adds	r3, r7, r3
   107ac:	605a      	str	r2, [r3, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
   107ae:	2318      	movs	r3, #24
   107b0:	18fb      	adds	r3, r7, r3
   107b2:	2205      	movs	r2, #5
   107b4:	72da      	strb	r2, [r3, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
   107b6:	683b      	ldr	r3, [r7, #0]
   107b8:	781b      	ldrb	r3, [r3, #0]
   107ba:	001a      	movs	r2, r3
   107bc:	230c      	movs	r3, #12
   107be:	18fb      	adds	r3, r7, r3
   107c0:	0092      	lsls	r2, r2, #2
   107c2:	58d1      	ldr	r1, [r2, r3]
   107c4:	2318      	movs	r3, #24
   107c6:	18fa      	adds	r2, r7, r3
   107c8:	23bc      	movs	r3, #188	; 0xbc
   107ca:	18fb      	adds	r3, r7, r3
   107cc:	681b      	ldr	r3, [r3, #0]
   107ce:	0018      	movs	r0, r3
   107d0:	4b12      	ldr	r3, [pc, #72]	; (1081c <sw_timer_init+0xdc>)
   107d2:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
   107d4:	683b      	ldr	r3, [r7, #0]
   107d6:	785b      	ldrb	r3, [r3, #1]
   107d8:	3308      	adds	r3, #8
   107da:	b2da      	uxtb	r2, r3
   107dc:	4910      	ldr	r1, [pc, #64]	; (10820 <sw_timer_init+0xe0>)
   107de:	23bc      	movs	r3, #188	; 0xbc
   107e0:	18fb      	adds	r3, r7, r3
   107e2:	681b      	ldr	r3, [r3, #0]
   107e4:	0018      	movs	r0, r3
   107e6:	4b0f      	ldr	r3, [pc, #60]	; (10824 <sw_timer_init+0xe4>)
   107e8:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
   107ea:	683b      	ldr	r3, [r7, #0]
   107ec:	785b      	ldrb	r3, [r3, #1]
   107ee:	3308      	adds	r3, #8
   107f0:	b2da      	uxtb	r2, r3
   107f2:	23bc      	movs	r3, #188	; 0xbc
   107f4:	18fb      	adds	r3, r7, r3
   107f6:	681b      	ldr	r3, [r3, #0]
   107f8:	0011      	movs	r1, r2
   107fa:	0018      	movs	r0, r3
   107fc:	4b0a      	ldr	r3, [pc, #40]	; (10828 <sw_timer_init+0xe8>)
   107fe:	4798      	blx	r3

	ul_previous_time = rtt_read_timer_value(RTT);
	while (ul_previous_time == rtt_read_timer_value(RTT)) {
	}
#endif
}
   10800:	46c0      	nop			; (mov r8, r8)
   10802:	46bd      	mov	sp, r7
   10804:	b031      	add	sp, #196	; 0xc4
   10806:	bd90      	pop	{r4, r7, pc}
   10808:	00019360 	.word	0x00019360
   1080c:	0000e1f5 	.word	0x0000e1f5
   10810:	000106a9 	.word	0x000106a9
   10814:	00016709 	.word	0x00016709
   10818:	000165f5 	.word	0x000165f5
   1081c:	0000e851 	.word	0x0000e851
   10820:	000106fd 	.word	0x000106fd
   10824:	0000ec69 	.word	0x0000ec69
   10828:	0000eca9 	.word	0x0000eca9

0001082c <sw_timer_enable>:

void sw_timer_enable(struct sw_timer_module *const module_inst)
{
   1082c:	b580      	push	{r7, lr}
   1082e:	b084      	sub	sp, #16
   10830:	af00      	add	r7, sp, #0
   10832:	6078      	str	r0, [r7, #4]
	struct tcc_module *tcc_module;
#endif

	Assert(module_inst);
#if (SAMD21)
	tcc_module = &module_inst->tcc_inst;
   10834:	687b      	ldr	r3, [r7, #4]
   10836:	3314      	adds	r3, #20
   10838:	60fb      	str	r3, [r7, #12]

	tcc_enable(tcc_module);
   1083a:	68fb      	ldr	r3, [r7, #12]
   1083c:	0018      	movs	r0, r3
   1083e:	4b03      	ldr	r3, [pc, #12]	; (1084c <sw_timer_enable+0x20>)
   10840:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
#endif
}
   10842:	46c0      	nop			; (mov r8, r8)
   10844:	46bd      	mov	sp, r7
   10846:	b004      	add	sp, #16
   10848:	bd80      	pop	{r7, pc}
   1084a:	46c0      	nop			; (mov r8, r8)
   1084c:	000106cd 	.word	0x000106cd

00010850 <sw_timer_register_callback>:
#endif
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
		sw_timer_callback_t callback, void *context, uint32_t period)
{
   10850:	b580      	push	{r7, lr}
   10852:	b086      	sub	sp, #24
   10854:	af00      	add	r7, sp, #0
   10856:	60f8      	str	r0, [r7, #12]
   10858:	60b9      	str	r1, [r7, #8]
   1085a:	607a      	str	r2, [r7, #4]
   1085c:	603b      	str	r3, [r7, #0]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   1085e:	2300      	movs	r3, #0
   10860:	617b      	str	r3, [r7, #20]
   10862:	e032      	b.n	108ca <sw_timer_register_callback+0x7a>
		if (module_inst->handler[index].used == 0) {
   10864:	68f9      	ldr	r1, [r7, #12]
   10866:	697a      	ldr	r2, [r7, #20]
   10868:	0013      	movs	r3, r2
   1086a:	009b      	lsls	r3, r3, #2
   1086c:	189b      	adds	r3, r3, r2
   1086e:	009b      	lsls	r3, r3, #2
   10870:	5c5b      	ldrb	r3, [r3, r1]
   10872:	07db      	lsls	r3, r3, #31
   10874:	0fdb      	lsrs	r3, r3, #31
   10876:	b2db      	uxtb	r3, r3
   10878:	2b00      	cmp	r3, #0
   1087a:	d123      	bne.n	108c4 <sw_timer_register_callback+0x74>
			handler = &module_inst->handler[index];
   1087c:	697a      	ldr	r2, [r7, #20]
   1087e:	0013      	movs	r3, r2
   10880:	009b      	lsls	r3, r3, #2
   10882:	189b      	adds	r3, r3, r2
   10884:	009b      	lsls	r3, r3, #2
   10886:	68fa      	ldr	r2, [r7, #12]
   10888:	18d3      	adds	r3, r2, r3
   1088a:	613b      	str	r3, [r7, #16]
			handler->callback = callback;
   1088c:	693b      	ldr	r3, [r7, #16]
   1088e:	68ba      	ldr	r2, [r7, #8]
   10890:	605a      	str	r2, [r3, #4]
			handler->callback_enable = 0;
   10892:	693b      	ldr	r3, [r7, #16]
   10894:	781a      	ldrb	r2, [r3, #0]
   10896:	2102      	movs	r1, #2
   10898:	438a      	bics	r2, r1
   1089a:	701a      	strb	r2, [r3, #0]
			handler->context = context;
   1089c:	693b      	ldr	r3, [r7, #16]
   1089e:	687a      	ldr	r2, [r7, #4]
   108a0:	609a      	str	r2, [r3, #8]
			handler->period = period / module_inst->accuracy;
   108a2:	68fb      	ldr	r3, [r7, #12]
   108a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   108a6:	4b0d      	ldr	r3, [pc, #52]	; (108dc <sw_timer_register_callback+0x8c>)
   108a8:	0011      	movs	r1, r2
   108aa:	6838      	ldr	r0, [r7, #0]
   108ac:	4798      	blx	r3
   108ae:	0003      	movs	r3, r0
   108b0:	001a      	movs	r2, r3
   108b2:	693b      	ldr	r3, [r7, #16]
   108b4:	60da      	str	r2, [r3, #12]
			handler->used = 1;
   108b6:	693b      	ldr	r3, [r7, #16]
   108b8:	781a      	ldrb	r2, [r3, #0]
   108ba:	2101      	movs	r1, #1
   108bc:	430a      	orrs	r2, r1
   108be:	701a      	strb	r2, [r3, #0]
			return index;
   108c0:	697b      	ldr	r3, [r7, #20]
   108c2:	e007      	b.n	108d4 <sw_timer_register_callback+0x84>
	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   108c4:	697b      	ldr	r3, [r7, #20]
   108c6:	3301      	adds	r3, #1
   108c8:	617b      	str	r3, [r7, #20]
   108ca:	697b      	ldr	r3, [r7, #20]
   108cc:	2b00      	cmp	r3, #0
   108ce:	ddc9      	ble.n	10864 <sw_timer_register_callback+0x14>
		}
	}
	return -1;
   108d0:	2301      	movs	r3, #1
   108d2:	425b      	negs	r3, r3
}
   108d4:	0018      	movs	r0, r3
   108d6:	46bd      	mov	sp, r7
   108d8:	b006      	add	sp, #24
   108da:	bd80      	pop	{r7, pc}
   108dc:	000165f5 	.word	0x000165f5

000108e0 <sw_timer_enable_callback>:

	handler->used = 0;
}

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
   108e0:	b580      	push	{r7, lr}
   108e2:	b086      	sub	sp, #24
   108e4:	af00      	add	r7, sp, #0
   108e6:	60f8      	str	r0, [r7, #12]
   108e8:	60b9      	str	r1, [r7, #8]
   108ea:	607a      	str	r2, [r7, #4]
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
   108ec:	68ba      	ldr	r2, [r7, #8]
   108ee:	0013      	movs	r3, r2
   108f0:	009b      	lsls	r3, r3, #2
   108f2:	189b      	adds	r3, r3, r2
   108f4:	009b      	lsls	r3, r3, #2
   108f6:	68fa      	ldr	r2, [r7, #12]
   108f8:	18d3      	adds	r3, r2, r3
   108fa:	617b      	str	r3, [r7, #20]

	handler->callback_enable = 1;
   108fc:	697b      	ldr	r3, [r7, #20]
   108fe:	781a      	ldrb	r2, [r3, #0]
   10900:	2102      	movs	r1, #2
   10902:	430a      	orrs	r2, r1
   10904:	701a      	strb	r2, [r3, #0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
   10906:	68fb      	ldr	r3, [r7, #12]
   10908:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1090a:	4b07      	ldr	r3, [pc, #28]	; (10928 <sw_timer_enable_callback+0x48>)
   1090c:	0011      	movs	r1, r2
   1090e:	6878      	ldr	r0, [r7, #4]
   10910:	4798      	blx	r3
   10912:	0003      	movs	r3, r0
   10914:	001a      	movs	r2, r3
   10916:	4b05      	ldr	r3, [pc, #20]	; (1092c <sw_timer_enable_callback+0x4c>)
   10918:	681b      	ldr	r3, [r3, #0]
   1091a:	18d2      	adds	r2, r2, r3
   1091c:	697b      	ldr	r3, [r7, #20]
   1091e:	611a      	str	r2, [r3, #16]
}
   10920:	46c0      	nop			; (mov r8, r8)
   10922:	46bd      	mov	sp, r7
   10924:	b006      	add	sp, #24
   10926:	bd80      	pop	{r7, pc}
   10928:	000165f5 	.word	0x000165f5
   1092c:	20000238 	.word	0x20000238

00010930 <sw_timer_disable_callback>:

void sw_timer_disable_callback(struct sw_timer_module *const module_inst, int timer_id)
{
   10930:	b580      	push	{r7, lr}
   10932:	b084      	sub	sp, #16
   10934:	af00      	add	r7, sp, #0
   10936:	6078      	str	r0, [r7, #4]
   10938:	6039      	str	r1, [r7, #0]
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
   1093a:	683a      	ldr	r2, [r7, #0]
   1093c:	0013      	movs	r3, r2
   1093e:	009b      	lsls	r3, r3, #2
   10940:	189b      	adds	r3, r3, r2
   10942:	009b      	lsls	r3, r3, #2
   10944:	687a      	ldr	r2, [r7, #4]
   10946:	18d3      	adds	r3, r2, r3
   10948:	60fb      	str	r3, [r7, #12]

	handler->callback_enable = 0;
   1094a:	68fb      	ldr	r3, [r7, #12]
   1094c:	781a      	ldrb	r2, [r3, #0]
   1094e:	2102      	movs	r1, #2
   10950:	438a      	bics	r2, r1
   10952:	701a      	strb	r2, [r3, #0]
}
   10954:	46c0      	nop			; (mov r8, r8)
   10956:	46bd      	mov	sp, r7
   10958:	b004      	add	sp, #16
   1095a:	bd80      	pop	{r7, pc}

0001095c <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
   1095c:	b590      	push	{r4, r7, lr}
   1095e:	b085      	sub	sp, #20
   10960:	af00      	add	r7, sp, #0
   10962:	6078      	str	r0, [r7, #4]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   10964:	2300      	movs	r3, #0
   10966:	60fb      	str	r3, [r7, #12]
   10968:	e053      	b.n	10a12 <sw_timer_task+0xb6>
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
   1096a:	6879      	ldr	r1, [r7, #4]
   1096c:	68fa      	ldr	r2, [r7, #12]
   1096e:	0013      	movs	r3, r2
   10970:	009b      	lsls	r3, r3, #2
   10972:	189b      	adds	r3, r3, r2
   10974:	009b      	lsls	r3, r3, #2
   10976:	5c5b      	ldrb	r3, [r3, r1]
   10978:	07db      	lsls	r3, r3, #31
   1097a:	0fdb      	lsrs	r3, r3, #31
   1097c:	b2db      	uxtb	r3, r3
   1097e:	2b00      	cmp	r3, #0
   10980:	d044      	beq.n	10a0c <sw_timer_task+0xb0>
   10982:	6879      	ldr	r1, [r7, #4]
   10984:	68fa      	ldr	r2, [r7, #12]
   10986:	0013      	movs	r3, r2
   10988:	009b      	lsls	r3, r3, #2
   1098a:	189b      	adds	r3, r3, r2
   1098c:	009b      	lsls	r3, r3, #2
   1098e:	5c5b      	ldrb	r3, [r3, r1]
   10990:	079b      	lsls	r3, r3, #30
   10992:	0fdb      	lsrs	r3, r3, #31
   10994:	b2db      	uxtb	r3, r3
   10996:	2b00      	cmp	r3, #0
   10998:	d038      	beq.n	10a0c <sw_timer_task+0xb0>
			handler = &module_inst->handler[index];
   1099a:	68fa      	ldr	r2, [r7, #12]
   1099c:	0013      	movs	r3, r2
   1099e:	009b      	lsls	r3, r3, #2
   109a0:	189b      	adds	r3, r3, r2
   109a2:	009b      	lsls	r3, r3, #2
   109a4:	687a      	ldr	r2, [r7, #4]
   109a6:	18d3      	adds	r3, r2, r3
   109a8:	60bb      	str	r3, [r7, #8]
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
   109aa:	68bb      	ldr	r3, [r7, #8]
   109ac:	691a      	ldr	r2, [r3, #16]
   109ae:	4b1c      	ldr	r3, [pc, #112]	; (10a20 <sw_timer_task+0xc4>)
   109b0:	681b      	ldr	r3, [r3, #0]
   109b2:	1ad3      	subs	r3, r2, r3
   109b4:	d52a      	bpl.n	10a0c <sw_timer_task+0xb0>
   109b6:	68bb      	ldr	r3, [r7, #8]
   109b8:	781b      	ldrb	r3, [r3, #0]
   109ba:	2204      	movs	r2, #4
   109bc:	4013      	ands	r3, r2
   109be:	b2db      	uxtb	r3, r3
   109c0:	2b00      	cmp	r3, #0
   109c2:	d123      	bne.n	10a0c <sw_timer_task+0xb0>
				/* Enter critical section. */
				handler->busy = 1;
   109c4:	68bb      	ldr	r3, [r7, #8]
   109c6:	781a      	ldrb	r2, [r3, #0]
   109c8:	2104      	movs	r1, #4
   109ca:	430a      	orrs	r2, r1
   109cc:	701a      	strb	r2, [r3, #0]
				/* Timer was expired. */
				if (handler->period > 0) {
   109ce:	68bb      	ldr	r3, [r7, #8]
   109d0:	68db      	ldr	r3, [r3, #12]
   109d2:	2b00      	cmp	r3, #0
   109d4:	d007      	beq.n	109e6 <sw_timer_task+0x8a>
					handler->expire_time = sw_timer_tick + handler->period;
   109d6:	68bb      	ldr	r3, [r7, #8]
   109d8:	68da      	ldr	r2, [r3, #12]
   109da:	4b11      	ldr	r3, [pc, #68]	; (10a20 <sw_timer_task+0xc4>)
   109dc:	681b      	ldr	r3, [r3, #0]
   109de:	18d2      	adds	r2, r2, r3
   109e0:	68bb      	ldr	r3, [r7, #8]
   109e2:	611a      	str	r2, [r3, #16]
   109e4:	e004      	b.n	109f0 <sw_timer_task+0x94>
				} else {
					/* One shot. */
					handler->callback_enable = 0;
   109e6:	68bb      	ldr	r3, [r7, #8]
   109e8:	781a      	ldrb	r2, [r3, #0]
   109ea:	2102      	movs	r1, #2
   109ec:	438a      	bics	r2, r1
   109ee:	701a      	strb	r2, [r3, #0]
				}
				/* Call callback function. */
				handler->callback(module_inst, index, handler->context, handler->period);
   109f0:	68bb      	ldr	r3, [r7, #8]
   109f2:	685c      	ldr	r4, [r3, #4]
   109f4:	68bb      	ldr	r3, [r7, #8]
   109f6:	689a      	ldr	r2, [r3, #8]
   109f8:	68bb      	ldr	r3, [r7, #8]
   109fa:	68db      	ldr	r3, [r3, #12]
   109fc:	68f9      	ldr	r1, [r7, #12]
   109fe:	6878      	ldr	r0, [r7, #4]
   10a00:	47a0      	blx	r4
				/* Leave critical section. */
				handler->busy = 0;
   10a02:	68bb      	ldr	r3, [r7, #8]
   10a04:	781a      	ldrb	r2, [r3, #0]
   10a06:	2104      	movs	r1, #4
   10a08:	438a      	bics	r2, r1
   10a0a:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   10a0c:	68fb      	ldr	r3, [r7, #12]
   10a0e:	3301      	adds	r3, #1
   10a10:	60fb      	str	r3, [r7, #12]
   10a12:	68fb      	ldr	r3, [r7, #12]
   10a14:	2b00      	cmp	r3, #0
   10a16:	dda8      	ble.n	1096a <sw_timer_task+0xe>
			}
		}
	}
}
   10a18:	46c0      	nop			; (mov r8, r8)
   10a1a:	46bd      	mov	sp, r7
   10a1c:	b005      	add	sp, #20
   10a1e:	bd90      	pop	{r4, r7, pc}
   10a20:	20000238 	.word	0x20000238

00010a24 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
   10a24:	b580      	push	{r7, lr}
   10a26:	b082      	sub	sp, #8
   10a28:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
   10a2a:	4b10      	ldr	r3, [pc, #64]	; (10a6c <cpu_irq_enter_critical+0x48>)
   10a2c:	681b      	ldr	r3, [r3, #0]
   10a2e:	2b00      	cmp	r3, #0
   10a30:	d112      	bne.n	10a58 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   10a32:	f3ef 8310 	mrs	r3, PRIMASK
   10a36:	607b      	str	r3, [r7, #4]
  return(result);
   10a38:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
   10a3a:	2b00      	cmp	r3, #0
   10a3c:	d109      	bne.n	10a52 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
   10a3e:	b672      	cpsid	i
   10a40:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   10a44:	4b0a      	ldr	r3, [pc, #40]	; (10a70 <cpu_irq_enter_critical+0x4c>)
   10a46:	2200      	movs	r2, #0
   10a48:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   10a4a:	4b0a      	ldr	r3, [pc, #40]	; (10a74 <cpu_irq_enter_critical+0x50>)
   10a4c:	2201      	movs	r2, #1
   10a4e:	701a      	strb	r2, [r3, #0]
   10a50:	e002      	b.n	10a58 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   10a52:	4b08      	ldr	r3, [pc, #32]	; (10a74 <cpu_irq_enter_critical+0x50>)
   10a54:	2200      	movs	r2, #0
   10a56:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   10a58:	4b04      	ldr	r3, [pc, #16]	; (10a6c <cpu_irq_enter_critical+0x48>)
   10a5a:	681b      	ldr	r3, [r3, #0]
   10a5c:	1c5a      	adds	r2, r3, #1
   10a5e:	4b03      	ldr	r3, [pc, #12]	; (10a6c <cpu_irq_enter_critical+0x48>)
   10a60:	601a      	str	r2, [r3, #0]
}
   10a62:	46c0      	nop			; (mov r8, r8)
   10a64:	46bd      	mov	sp, r7
   10a66:	b002      	add	sp, #8
   10a68:	bd80      	pop	{r7, pc}
   10a6a:	46c0      	nop			; (mov r8, r8)
   10a6c:	2000023c 	.word	0x2000023c
   10a70:	2000000c 	.word	0x2000000c
   10a74:	20000240 	.word	0x20000240

00010a78 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
   10a78:	b580      	push	{r7, lr}
   10a7a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   10a7c:	4b0b      	ldr	r3, [pc, #44]	; (10aac <cpu_irq_leave_critical+0x34>)
   10a7e:	681b      	ldr	r3, [r3, #0]
   10a80:	1e5a      	subs	r2, r3, #1
   10a82:	4b0a      	ldr	r3, [pc, #40]	; (10aac <cpu_irq_leave_critical+0x34>)
   10a84:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   10a86:	4b09      	ldr	r3, [pc, #36]	; (10aac <cpu_irq_leave_critical+0x34>)
   10a88:	681b      	ldr	r3, [r3, #0]
   10a8a:	2b00      	cmp	r3, #0
   10a8c:	d10a      	bne.n	10aa4 <cpu_irq_leave_critical+0x2c>
   10a8e:	4b08      	ldr	r3, [pc, #32]	; (10ab0 <cpu_irq_leave_critical+0x38>)
   10a90:	781b      	ldrb	r3, [r3, #0]
   10a92:	b2db      	uxtb	r3, r3
   10a94:	2b00      	cmp	r3, #0
   10a96:	d005      	beq.n	10aa4 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
   10a98:	4b06      	ldr	r3, [pc, #24]	; (10ab4 <cpu_irq_leave_critical+0x3c>)
   10a9a:	2201      	movs	r2, #1
   10a9c:	701a      	strb	r2, [r3, #0]
   10a9e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   10aa2:	b662      	cpsie	i
	}
}
   10aa4:	46c0      	nop			; (mov r8, r8)
   10aa6:	46bd      	mov	sp, r7
   10aa8:	bd80      	pop	{r7, pc}
   10aaa:	46c0      	nop			; (mov r8, r8)
   10aac:	2000023c 	.word	0x2000023c
   10ab0:	20000240 	.word	0x20000240
   10ab4:	2000000c 	.word	0x2000000c

00010ab8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   10ab8:	b580      	push	{r7, lr}
   10aba:	b082      	sub	sp, #8
   10abc:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
   10abe:	4b2f      	ldr	r3, [pc, #188]	; (10b7c <Reset_Handler+0xc4>)
   10ac0:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
   10ac2:	4b2f      	ldr	r3, [pc, #188]	; (10b80 <Reset_Handler+0xc8>)
   10ac4:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
   10ac6:	687a      	ldr	r2, [r7, #4]
   10ac8:	683b      	ldr	r3, [r7, #0]
   10aca:	429a      	cmp	r2, r3
   10acc:	d00c      	beq.n	10ae8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
   10ace:	e007      	b.n	10ae0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
   10ad0:	683b      	ldr	r3, [r7, #0]
   10ad2:	1d1a      	adds	r2, r3, #4
   10ad4:	603a      	str	r2, [r7, #0]
   10ad6:	687a      	ldr	r2, [r7, #4]
   10ad8:	1d11      	adds	r1, r2, #4
   10ada:	6079      	str	r1, [r7, #4]
   10adc:	6812      	ldr	r2, [r2, #0]
   10ade:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
   10ae0:	683a      	ldr	r2, [r7, #0]
   10ae2:	4b28      	ldr	r3, [pc, #160]	; (10b84 <Reset_Handler+0xcc>)
   10ae4:	429a      	cmp	r2, r3
   10ae6:	d3f3      	bcc.n	10ad0 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   10ae8:	4b27      	ldr	r3, [pc, #156]	; (10b88 <Reset_Handler+0xd0>)
   10aea:	603b      	str	r3, [r7, #0]
   10aec:	e004      	b.n	10af8 <Reset_Handler+0x40>
                *pDest++ = 0;
   10aee:	683b      	ldr	r3, [r7, #0]
   10af0:	1d1a      	adds	r2, r3, #4
   10af2:	603a      	str	r2, [r7, #0]
   10af4:	2200      	movs	r2, #0
   10af6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
   10af8:	683a      	ldr	r2, [r7, #0]
   10afa:	4b24      	ldr	r3, [pc, #144]	; (10b8c <Reset_Handler+0xd4>)
   10afc:	429a      	cmp	r2, r3
   10afe:	d3f6      	bcc.n	10aee <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
   10b00:	4b23      	ldr	r3, [pc, #140]	; (10b90 <Reset_Handler+0xd8>)
   10b02:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   10b04:	4b23      	ldr	r3, [pc, #140]	; (10b94 <Reset_Handler+0xdc>)
   10b06:	687a      	ldr	r2, [r7, #4]
   10b08:	21ff      	movs	r1, #255	; 0xff
   10b0a:	438a      	bics	r2, r1
   10b0c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
   10b0e:	4a22      	ldr	r2, [pc, #136]	; (10b98 <Reset_Handler+0xe0>)
   10b10:	2390      	movs	r3, #144	; 0x90
   10b12:	005b      	lsls	r3, r3, #1
   10b14:	2102      	movs	r1, #2
   10b16:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
   10b18:	4a20      	ldr	r2, [pc, #128]	; (10b9c <Reset_Handler+0xe4>)
   10b1a:	78d3      	ldrb	r3, [r2, #3]
   10b1c:	2103      	movs	r1, #3
   10b1e:	438b      	bics	r3, r1
   10b20:	1c19      	adds	r1, r3, #0
   10b22:	2302      	movs	r3, #2
   10b24:	430b      	orrs	r3, r1
   10b26:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
   10b28:	4a1c      	ldr	r2, [pc, #112]	; (10b9c <Reset_Handler+0xe4>)
   10b2a:	78d3      	ldrb	r3, [r2, #3]
   10b2c:	210c      	movs	r1, #12
   10b2e:	438b      	bics	r3, r1
   10b30:	1c19      	adds	r1, r3, #0
   10b32:	2308      	movs	r3, #8
   10b34:	430b      	orrs	r3, r1
   10b36:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
   10b38:	4a19      	ldr	r2, [pc, #100]	; (10ba0 <Reset_Handler+0xe8>)
   10b3a:	7b93      	ldrb	r3, [r2, #14]
   10b3c:	2130      	movs	r1, #48	; 0x30
   10b3e:	438b      	bics	r3, r1
   10b40:	1c19      	adds	r1, r3, #0
   10b42:	2320      	movs	r3, #32
   10b44:	430b      	orrs	r3, r1
   10b46:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
   10b48:	4a15      	ldr	r2, [pc, #84]	; (10ba0 <Reset_Handler+0xe8>)
   10b4a:	7b93      	ldrb	r3, [r2, #14]
   10b4c:	210c      	movs	r1, #12
   10b4e:	438b      	bics	r3, r1
   10b50:	1c19      	adds	r1, r3, #0
   10b52:	2308      	movs	r3, #8
   10b54:	430b      	orrs	r3, r1
   10b56:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
   10b58:	4a11      	ldr	r2, [pc, #68]	; (10ba0 <Reset_Handler+0xe8>)
   10b5a:	7b93      	ldrb	r3, [r2, #14]
   10b5c:	2103      	movs	r1, #3
   10b5e:	438b      	bics	r3, r1
   10b60:	1c19      	adds	r1, r3, #0
   10b62:	2302      	movs	r3, #2
   10b64:	430b      	orrs	r3, r1
   10b66:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
   10b68:	4a0e      	ldr	r2, [pc, #56]	; (10ba4 <Reset_Handler+0xec>)
   10b6a:	6853      	ldr	r3, [r2, #4]
   10b6c:	2180      	movs	r1, #128	; 0x80
   10b6e:	430b      	orrs	r3, r1
   10b70:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
   10b72:	4b0d      	ldr	r3, [pc, #52]	; (10ba8 <Reset_Handler+0xf0>)
   10b74:	4798      	blx	r3

        /* Branch to main function */
        main();
   10b76:	4b0d      	ldr	r3, [pc, #52]	; (10bac <Reset_Handler+0xf4>)
   10b78:	4798      	blx	r3

        /* Infinite loop */
        while (1);
   10b7a:	e7fe      	b.n	10b7a <Reset_Handler+0xc2>
   10b7c:	00019ae0 	.word	0x00019ae0
   10b80:	20000000 	.word	0x20000000
   10b84:	200001e8 	.word	0x200001e8
   10b88:	200001e8 	.word	0x200001e8
   10b8c:	20000f00 	.word	0x20000f00
   10b90:	00008000 	.word	0x00008000
   10b94:	e000ed00 	.word	0xe000ed00
   10b98:	41007000 	.word	0x41007000
   10b9c:	41005000 	.word	0x41005000
   10ba0:	41004800 	.word	0x41004800
   10ba4:	41004000 	.word	0x41004000
   10ba8:	00016941 	.word	0x00016941
   10bac:	000164a1 	.word	0x000164a1

00010bb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   10bb0:	b580      	push	{r7, lr}
   10bb2:	af00      	add	r7, sp, #0
        while (1) {
   10bb4:	e7fe      	b.n	10bb4 <Dummy_Handler+0x4>
	...

00010bb8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   10bb8:	b580      	push	{r7, lr}
   10bba:	b084      	sub	sp, #16
   10bbc:	af00      	add	r7, sp, #0
   10bbe:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   10bc0:	4b0a      	ldr	r3, [pc, #40]	; (10bec <_sbrk+0x34>)
   10bc2:	681b      	ldr	r3, [r3, #0]
   10bc4:	2b00      	cmp	r3, #0
   10bc6:	d102      	bne.n	10bce <_sbrk+0x16>
		heap = (unsigned char *)&_end;
   10bc8:	4b08      	ldr	r3, [pc, #32]	; (10bec <_sbrk+0x34>)
   10bca:	4a09      	ldr	r2, [pc, #36]	; (10bf0 <_sbrk+0x38>)
   10bcc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   10bce:	4b07      	ldr	r3, [pc, #28]	; (10bec <_sbrk+0x34>)
   10bd0:	681b      	ldr	r3, [r3, #0]
   10bd2:	60fb      	str	r3, [r7, #12]

	heap += incr;
   10bd4:	4b05      	ldr	r3, [pc, #20]	; (10bec <_sbrk+0x34>)
   10bd6:	681a      	ldr	r2, [r3, #0]
   10bd8:	687b      	ldr	r3, [r7, #4]
   10bda:	18d2      	adds	r2, r2, r3
   10bdc:	4b03      	ldr	r3, [pc, #12]	; (10bec <_sbrk+0x34>)
   10bde:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
   10be0:	68fb      	ldr	r3, [r7, #12]
}
   10be2:	0018      	movs	r0, r3
   10be4:	46bd      	mov	sp, r7
   10be6:	b004      	add	sp, #16
   10be8:	bd80      	pop	{r7, pc}
   10bea:	46c0      	nop			; (mov r8, r8)
   10bec:	20000244 	.word	0x20000244
   10bf0:	20002f00 	.word	0x20002f00

00010bf4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
   10bf4:	b580      	push	{r7, lr}
   10bf6:	b082      	sub	sp, #8
   10bf8:	af00      	add	r7, sp, #0
   10bfa:	6078      	str	r0, [r7, #4]
	return -1;
   10bfc:	2301      	movs	r3, #1
   10bfe:	425b      	negs	r3, r3
}
   10c00:	0018      	movs	r0, r3
   10c02:	46bd      	mov	sp, r7
   10c04:	b002      	add	sp, #8
   10c06:	bd80      	pop	{r7, pc}

00010c08 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
   10c08:	b580      	push	{r7, lr}
   10c0a:	b082      	sub	sp, #8
   10c0c:	af00      	add	r7, sp, #0
   10c0e:	6078      	str	r0, [r7, #4]
   10c10:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
   10c12:	683b      	ldr	r3, [r7, #0]
   10c14:	2280      	movs	r2, #128	; 0x80
   10c16:	0192      	lsls	r2, r2, #6
   10c18:	605a      	str	r2, [r3, #4]

	return 0;
   10c1a:	2300      	movs	r3, #0
}
   10c1c:	0018      	movs	r0, r3
   10c1e:	46bd      	mov	sp, r7
   10c20:	b002      	add	sp, #8
   10c22:	bd80      	pop	{r7, pc}

00010c24 <_isatty>:

extern int _isatty(int file)
{
   10c24:	b580      	push	{r7, lr}
   10c26:	b082      	sub	sp, #8
   10c28:	af00      	add	r7, sp, #0
   10c2a:	6078      	str	r0, [r7, #4]
	return 1;
   10c2c:	2301      	movs	r3, #1
}
   10c2e:	0018      	movs	r0, r3
   10c30:	46bd      	mov	sp, r7
   10c32:	b002      	add	sp, #8
   10c34:	bd80      	pop	{r7, pc}

00010c36 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
   10c36:	b580      	push	{r7, lr}
   10c38:	b084      	sub	sp, #16
   10c3a:	af00      	add	r7, sp, #0
   10c3c:	60f8      	str	r0, [r7, #12]
   10c3e:	60b9      	str	r1, [r7, #8]
   10c40:	607a      	str	r2, [r7, #4]
	return 0;
   10c42:	2300      	movs	r3, #0
}
   10c44:	0018      	movs	r0, r3
   10c46:	46bd      	mov	sp, r7
   10c48:	b004      	add	sp, #16
   10c4a:	bd80      	pop	{r7, pc}

00010c4c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
   10c4c:	b580      	push	{r7, lr}
   10c4e:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
   10c50:	46c0      	nop			; (mov r8, r8)
   10c52:	46bd      	mov	sp, r7
   10c54:	bd80      	pop	{r7, pc}
	...

00010c58 <system_pinmux_get_group_from_gpio_pin>:
{
   10c58:	b580      	push	{r7, lr}
   10c5a:	b084      	sub	sp, #16
   10c5c:	af00      	add	r7, sp, #0
   10c5e:	0002      	movs	r2, r0
   10c60:	1dfb      	adds	r3, r7, #7
   10c62:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   10c64:	230f      	movs	r3, #15
   10c66:	18fb      	adds	r3, r7, r3
   10c68:	1dfa      	adds	r2, r7, #7
   10c6a:	7812      	ldrb	r2, [r2, #0]
   10c6c:	09d2      	lsrs	r2, r2, #7
   10c6e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   10c70:	230e      	movs	r3, #14
   10c72:	18fb      	adds	r3, r7, r3
   10c74:	1dfa      	adds	r2, r7, #7
   10c76:	7812      	ldrb	r2, [r2, #0]
   10c78:	0952      	lsrs	r2, r2, #5
   10c7a:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   10c7c:	4b0d      	ldr	r3, [pc, #52]	; (10cb4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   10c7e:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
   10c80:	230f      	movs	r3, #15
   10c82:	18fb      	adds	r3, r7, r3
   10c84:	781b      	ldrb	r3, [r3, #0]
   10c86:	2b00      	cmp	r3, #0
   10c88:	d10f      	bne.n	10caa <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   10c8a:	230f      	movs	r3, #15
   10c8c:	18fb      	adds	r3, r7, r3
   10c8e:	781b      	ldrb	r3, [r3, #0]
   10c90:	009b      	lsls	r3, r3, #2
   10c92:	2210      	movs	r2, #16
   10c94:	4694      	mov	ip, r2
   10c96:	44bc      	add	ip, r7
   10c98:	4463      	add	r3, ip
   10c9a:	3b08      	subs	r3, #8
   10c9c:	681a      	ldr	r2, [r3, #0]
   10c9e:	230e      	movs	r3, #14
   10ca0:	18fb      	adds	r3, r7, r3
   10ca2:	781b      	ldrb	r3, [r3, #0]
   10ca4:	01db      	lsls	r3, r3, #7
   10ca6:	18d3      	adds	r3, r2, r3
   10ca8:	e000      	b.n	10cac <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
   10caa:	2300      	movs	r3, #0
}
   10cac:	0018      	movs	r0, r3
   10cae:	46bd      	mov	sp, r7
   10cb0:	b004      	add	sp, #16
   10cb2:	bd80      	pop	{r7, pc}
   10cb4:	41004400 	.word	0x41004400

00010cb8 <port_get_group_from_gpio_pin>:
{
   10cb8:	b580      	push	{r7, lr}
   10cba:	b082      	sub	sp, #8
   10cbc:	af00      	add	r7, sp, #0
   10cbe:	0002      	movs	r2, r0
   10cc0:	1dfb      	adds	r3, r7, #7
   10cc2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   10cc4:	1dfb      	adds	r3, r7, #7
   10cc6:	781b      	ldrb	r3, [r3, #0]
   10cc8:	0018      	movs	r0, r3
   10cca:	4b03      	ldr	r3, [pc, #12]	; (10cd8 <port_get_group_from_gpio_pin+0x20>)
   10ccc:	4798      	blx	r3
   10cce:	0003      	movs	r3, r0
}
   10cd0:	0018      	movs	r0, r3
   10cd2:	46bd      	mov	sp, r7
   10cd4:	b002      	add	sp, #8
   10cd6:	bd80      	pop	{r7, pc}
   10cd8:	00010c59 	.word	0x00010c59

00010cdc <port_pin_set_output_level>:
{
   10cdc:	b580      	push	{r7, lr}
   10cde:	b084      	sub	sp, #16
   10ce0:	af00      	add	r7, sp, #0
   10ce2:	0002      	movs	r2, r0
   10ce4:	1dfb      	adds	r3, r7, #7
   10ce6:	701a      	strb	r2, [r3, #0]
   10ce8:	1dbb      	adds	r3, r7, #6
   10cea:	1c0a      	adds	r2, r1, #0
   10cec:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   10cee:	1dfb      	adds	r3, r7, #7
   10cf0:	781b      	ldrb	r3, [r3, #0]
   10cf2:	0018      	movs	r0, r3
   10cf4:	4b0d      	ldr	r3, [pc, #52]	; (10d2c <port_pin_set_output_level+0x50>)
   10cf6:	4798      	blx	r3
   10cf8:	0003      	movs	r3, r0
   10cfa:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   10cfc:	1dfb      	adds	r3, r7, #7
   10cfe:	781b      	ldrb	r3, [r3, #0]
   10d00:	221f      	movs	r2, #31
   10d02:	4013      	ands	r3, r2
   10d04:	2201      	movs	r2, #1
   10d06:	409a      	lsls	r2, r3
   10d08:	0013      	movs	r3, r2
   10d0a:	60bb      	str	r3, [r7, #8]
	if (level) {
   10d0c:	1dbb      	adds	r3, r7, #6
   10d0e:	781b      	ldrb	r3, [r3, #0]
   10d10:	2b00      	cmp	r3, #0
   10d12:	d003      	beq.n	10d1c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   10d14:	68fb      	ldr	r3, [r7, #12]
   10d16:	68ba      	ldr	r2, [r7, #8]
   10d18:	619a      	str	r2, [r3, #24]
}
   10d1a:	e002      	b.n	10d22 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
   10d1c:	68fb      	ldr	r3, [r7, #12]
   10d1e:	68ba      	ldr	r2, [r7, #8]
   10d20:	615a      	str	r2, [r3, #20]
}
   10d22:	46c0      	nop			; (mov r8, r8)
   10d24:	46bd      	mov	sp, r7
   10d26:	b004      	add	sp, #16
   10d28:	bd80      	pop	{r7, pc}
   10d2a:	46c0      	nop			; (mov r8, r8)
   10d2c:	00010cb9 	.word	0x00010cb9

00010d30 <system_interrupt_enter_critical_section>:
{
   10d30:	b580      	push	{r7, lr}
   10d32:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   10d34:	4b02      	ldr	r3, [pc, #8]	; (10d40 <system_interrupt_enter_critical_section+0x10>)
   10d36:	4798      	blx	r3
}
   10d38:	46c0      	nop			; (mov r8, r8)
   10d3a:	46bd      	mov	sp, r7
   10d3c:	bd80      	pop	{r7, pc}
   10d3e:	46c0      	nop			; (mov r8, r8)
   10d40:	00010a25 	.word	0x00010a25

00010d44 <system_interrupt_leave_critical_section>:
{
   10d44:	b580      	push	{r7, lr}
   10d46:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   10d48:	4b02      	ldr	r3, [pc, #8]	; (10d54 <system_interrupt_leave_critical_section+0x10>)
   10d4a:	4798      	blx	r3
}
   10d4c:	46c0      	nop			; (mov r8, r8)
   10d4e:	46bd      	mov	sp, r7
   10d50:	bd80      	pop	{r7, pc}
   10d52:	46c0      	nop			; (mov r8, r8)
   10d54:	00010a79 	.word	0x00010a79

00010d58 <spi_lock>:
{
   10d58:	b580      	push	{r7, lr}
   10d5a:	b084      	sub	sp, #16
   10d5c:	af00      	add	r7, sp, #0
   10d5e:	6078      	str	r0, [r7, #4]
	system_interrupt_enter_critical_section();
   10d60:	4b0d      	ldr	r3, [pc, #52]	; (10d98 <spi_lock+0x40>)
   10d62:	4798      	blx	r3
	if (module->locked) {
   10d64:	687b      	ldr	r3, [r7, #4]
   10d66:	791b      	ldrb	r3, [r3, #4]
   10d68:	b2db      	uxtb	r3, r3
   10d6a:	2b00      	cmp	r3, #0
   10d6c:	d004      	beq.n	10d78 <spi_lock+0x20>
		status = STATUS_BUSY;
   10d6e:	230f      	movs	r3, #15
   10d70:	18fb      	adds	r3, r7, r3
   10d72:	2205      	movs	r2, #5
   10d74:	701a      	strb	r2, [r3, #0]
   10d76:	e006      	b.n	10d86 <spi_lock+0x2e>
		module->locked = true;
   10d78:	687b      	ldr	r3, [r7, #4]
   10d7a:	2201      	movs	r2, #1
   10d7c:	711a      	strb	r2, [r3, #4]
		status = STATUS_OK;
   10d7e:	230f      	movs	r3, #15
   10d80:	18fb      	adds	r3, r7, r3
   10d82:	2200      	movs	r2, #0
   10d84:	701a      	strb	r2, [r3, #0]
	system_interrupt_leave_critical_section();
   10d86:	4b05      	ldr	r3, [pc, #20]	; (10d9c <spi_lock+0x44>)
   10d88:	4798      	blx	r3
	return status;
   10d8a:	230f      	movs	r3, #15
   10d8c:	18fb      	adds	r3, r7, r3
   10d8e:	781b      	ldrb	r3, [r3, #0]
}
   10d90:	0018      	movs	r0, r3
   10d92:	46bd      	mov	sp, r7
   10d94:	b004      	add	sp, #16
   10d96:	bd80      	pop	{r7, pc}
   10d98:	00010d31 	.word	0x00010d31
   10d9c:	00010d45 	.word	0x00010d45

00010da0 <spi_unlock>:
{
   10da0:	b580      	push	{r7, lr}
   10da2:	b082      	sub	sp, #8
   10da4:	af00      	add	r7, sp, #0
   10da6:	6078      	str	r0, [r7, #4]
	module->locked = false;
   10da8:	687b      	ldr	r3, [r7, #4]
   10daa:	2200      	movs	r2, #0
   10dac:	711a      	strb	r2, [r3, #4]
}
   10dae:	46c0      	nop			; (mov r8, r8)
   10db0:	46bd      	mov	sp, r7
   10db2:	b002      	add	sp, #8
   10db4:	bd80      	pop	{r7, pc}

00010db6 <spi_is_ready_to_write>:
{
   10db6:	b580      	push	{r7, lr}
   10db8:	b084      	sub	sp, #16
   10dba:	af00      	add	r7, sp, #0
   10dbc:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   10dbe:	687b      	ldr	r3, [r7, #4]
   10dc0:	681b      	ldr	r3, [r3, #0]
   10dc2:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
   10dc4:	68fb      	ldr	r3, [r7, #12]
   10dc6:	7e1b      	ldrb	r3, [r3, #24]
   10dc8:	b2db      	uxtb	r3, r3
   10dca:	001a      	movs	r2, r3
   10dcc:	2301      	movs	r3, #1
   10dce:	4013      	ands	r3, r2
   10dd0:	1e5a      	subs	r2, r3, #1
   10dd2:	4193      	sbcs	r3, r2
   10dd4:	b2db      	uxtb	r3, r3
}
   10dd6:	0018      	movs	r0, r3
   10dd8:	46bd      	mov	sp, r7
   10dda:	b004      	add	sp, #16
   10ddc:	bd80      	pop	{r7, pc}

00010dde <spi_is_ready_to_read>:
{
   10dde:	b580      	push	{r7, lr}
   10de0:	b084      	sub	sp, #16
   10de2:	af00      	add	r7, sp, #0
   10de4:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   10de6:	687b      	ldr	r3, [r7, #4]
   10de8:	681b      	ldr	r3, [r3, #0]
   10dea:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
   10dec:	68fb      	ldr	r3, [r7, #12]
   10dee:	7e1b      	ldrb	r3, [r3, #24]
   10df0:	b2db      	uxtb	r3, r3
   10df2:	001a      	movs	r2, r3
   10df4:	2304      	movs	r3, #4
   10df6:	4013      	ands	r3, r2
   10df8:	1e5a      	subs	r2, r3, #1
   10dfa:	4193      	sbcs	r3, r2
   10dfc:	b2db      	uxtb	r3, r3
}
   10dfe:	0018      	movs	r0, r3
   10e00:	46bd      	mov	sp, r7
   10e02:	b004      	add	sp, #16
   10e04:	bd80      	pop	{r7, pc}
	...

00010e08 <spi_write>:
{
   10e08:	b580      	push	{r7, lr}
   10e0a:	b084      	sub	sp, #16
   10e0c:	af00      	add	r7, sp, #0
   10e0e:	6078      	str	r0, [r7, #4]
   10e10:	000a      	movs	r2, r1
   10e12:	1cbb      	adds	r3, r7, #2
   10e14:	801a      	strh	r2, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
   10e16:	687b      	ldr	r3, [r7, #4]
   10e18:	681b      	ldr	r3, [r3, #0]
   10e1a:	60fb      	str	r3, [r7, #12]
	if (!spi_is_ready_to_write(module)) {
   10e1c:	687b      	ldr	r3, [r7, #4]
   10e1e:	0018      	movs	r0, r3
   10e20:	4b0a      	ldr	r3, [pc, #40]	; (10e4c <spi_write+0x44>)
   10e22:	4798      	blx	r3
   10e24:	0003      	movs	r3, r0
   10e26:	001a      	movs	r2, r3
   10e28:	2301      	movs	r3, #1
   10e2a:	4053      	eors	r3, r2
   10e2c:	b2db      	uxtb	r3, r3
   10e2e:	2b00      	cmp	r3, #0
   10e30:	d001      	beq.n	10e36 <spi_write+0x2e>
		return STATUS_BUSY;
   10e32:	2305      	movs	r3, #5
   10e34:	e006      	b.n	10e44 <spi_write+0x3c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
   10e36:	1cbb      	adds	r3, r7, #2
   10e38:	881b      	ldrh	r3, [r3, #0]
   10e3a:	05db      	lsls	r3, r3, #23
   10e3c:	0dda      	lsrs	r2, r3, #23
   10e3e:	68fb      	ldr	r3, [r7, #12]
   10e40:	629a      	str	r2, [r3, #40]	; 0x28
	return STATUS_OK;
   10e42:	2300      	movs	r3, #0
}
   10e44:	0018      	movs	r0, r3
   10e46:	46bd      	mov	sp, r7
   10e48:	b004      	add	sp, #16
   10e4a:	bd80      	pop	{r7, pc}
   10e4c:	00010db7 	.word	0x00010db7

00010e50 <spi_read>:
{
   10e50:	b580      	push	{r7, lr}
   10e52:	b084      	sub	sp, #16
   10e54:	af00      	add	r7, sp, #0
   10e56:	6078      	str	r0, [r7, #4]
   10e58:	6039      	str	r1, [r7, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
   10e5a:	687b      	ldr	r3, [r7, #4]
   10e5c:	681b      	ldr	r3, [r3, #0]
   10e5e:	60bb      	str	r3, [r7, #8]
	if (!spi_is_ready_to_read(module)) {
   10e60:	687b      	ldr	r3, [r7, #4]
   10e62:	0018      	movs	r0, r3
   10e64:	4b1b      	ldr	r3, [pc, #108]	; (10ed4 <spi_read+0x84>)
   10e66:	4798      	blx	r3
   10e68:	0003      	movs	r3, r0
   10e6a:	001a      	movs	r2, r3
   10e6c:	2301      	movs	r3, #1
   10e6e:	4053      	eors	r3, r2
   10e70:	b2db      	uxtb	r3, r3
   10e72:	2b00      	cmp	r3, #0
   10e74:	d001      	beq.n	10e7a <spi_read+0x2a>
		return STATUS_ERR_IO;
   10e76:	2310      	movs	r3, #16
   10e78:	e027      	b.n	10eca <spi_read+0x7a>
	enum status_code retval = STATUS_OK;
   10e7a:	230f      	movs	r3, #15
   10e7c:	18fb      	adds	r3, r7, r3
   10e7e:	2200      	movs	r2, #0
   10e80:	701a      	strb	r2, [r3, #0]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
   10e82:	68bb      	ldr	r3, [r7, #8]
   10e84:	8b5b      	ldrh	r3, [r3, #26]
   10e86:	b29b      	uxth	r3, r3
   10e88:	001a      	movs	r2, r3
   10e8a:	2304      	movs	r3, #4
   10e8c:	4013      	ands	r3, r2
   10e8e:	d006      	beq.n	10e9e <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
   10e90:	230f      	movs	r3, #15
   10e92:	18fb      	adds	r3, r7, r3
   10e94:	221e      	movs	r2, #30
   10e96:	701a      	strb	r2, [r3, #0]
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
   10e98:	68bb      	ldr	r3, [r7, #8]
   10e9a:	2204      	movs	r2, #4
   10e9c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   10e9e:	687b      	ldr	r3, [r7, #4]
   10ea0:	799b      	ldrb	r3, [r3, #6]
   10ea2:	2b01      	cmp	r3, #1
   10ea4:	d108      	bne.n	10eb8 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
   10ea6:	68bb      	ldr	r3, [r7, #8]
   10ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10eaa:	b29b      	uxth	r3, r3
   10eac:	05db      	lsls	r3, r3, #23
   10eae:	0ddb      	lsrs	r3, r3, #23
   10eb0:	b29a      	uxth	r2, r3
   10eb2:	683b      	ldr	r3, [r7, #0]
   10eb4:	801a      	strh	r2, [r3, #0]
   10eb6:	e005      	b.n	10ec4 <spi_read+0x74>
		*rx_data = (uint8_t)spi_module->DATA.reg;
   10eb8:	68bb      	ldr	r3, [r7, #8]
   10eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10ebc:	b2db      	uxtb	r3, r3
   10ebe:	b29a      	uxth	r2, r3
   10ec0:	683b      	ldr	r3, [r7, #0]
   10ec2:	801a      	strh	r2, [r3, #0]
	return retval;
   10ec4:	230f      	movs	r3, #15
   10ec6:	18fb      	adds	r3, r7, r3
   10ec8:	781b      	ldrb	r3, [r3, #0]
}
   10eca:	0018      	movs	r0, r3
   10ecc:	46bd      	mov	sp, r7
   10ece:	b004      	add	sp, #16
   10ed0:	bd80      	pop	{r7, pc}
   10ed2:	46c0      	nop			; (mov r8, r8)
   10ed4:	00010ddf 	.word	0x00010ddf

00010ed8 <_at25dfx_get_device_id>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash device ID.
 */
static inline uint32_t _at25dfx_get_device_id(enum at25dfx_type type)
{
   10ed8:	b580      	push	{r7, lr}
   10eda:	b082      	sub	sp, #8
   10edc:	af00      	add	r7, sp, #0
   10ede:	0002      	movs	r2, r0
   10ee0:	1dfb      	adds	r3, r7, #7
   10ee2:	701a      	strb	r2, [r3, #0]
	switch (type) {
   10ee4:	1dfb      	adds	r3, r7, #7
   10ee6:	781b      	ldrb	r3, [r3, #0]
   10ee8:	2b09      	cmp	r3, #9
   10eea:	d818      	bhi.n	10f1e <_at25dfx_get_device_id+0x46>
   10eec:	009a      	lsls	r2, r3, #2
   10eee:	4b0e      	ldr	r3, [pc, #56]	; (10f28 <_at25dfx_get_device_id+0x50>)
   10ef0:	18d3      	adds	r3, r2, r3
   10ef2:	681b      	ldr	r3, [r3, #0]
   10ef4:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 0x00651f;
   10ef6:	4b0d      	ldr	r3, [pc, #52]	; (10f2c <_at25dfx_get_device_id+0x54>)
   10ef8:	e012      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_021:
		return 0x00431f;
   10efa:	4b0d      	ldr	r3, [pc, #52]	; (10f30 <_at25dfx_get_device_id+0x58>)
   10efc:	e010      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_041A:
		return 0x01441f;
   10efe:	4b0d      	ldr	r3, [pc, #52]	; (10f34 <_at25dfx_get_device_id+0x5c>)
   10f00:	e00e      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081:
		return 0x02451f;
   10f02:	4b0d      	ldr	r3, [pc, #52]	; (10f38 <_at25dfx_get_device_id+0x60>)
   10f04:	e00c      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081A:
		return 0x01451f;
   10f06:	4b0d      	ldr	r3, [pc, #52]	; (10f3c <_at25dfx_get_device_id+0x64>)
   10f08:	e00a      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_161:
		return 0x02461f;
   10f0a:	4b0d      	ldr	r3, [pc, #52]	; (10f40 <_at25dfx_get_device_id+0x68>)
   10f0c:	e008      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_L161:
		return 0x03461f;
   10f0e:	4b0d      	ldr	r3, [pc, #52]	; (10f44 <_at25dfx_get_device_id+0x6c>)
   10f10:	e006      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_Q161:
		return 0x00861f;
   10f12:	4b0d      	ldr	r3, [pc, #52]	; (10f48 <_at25dfx_get_device_id+0x70>)
   10f14:	e004      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_321A:
		return 0x01471f;
   10f16:	4b0d      	ldr	r3, [pc, #52]	; (10f4c <_at25dfx_get_device_id+0x74>)
   10f18:	e002      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_641:
		return 0x00481f;
   10f1a:	4b0d      	ldr	r3, [pc, #52]	; (10f50 <_at25dfx_get_device_id+0x78>)
   10f1c:	e000      	b.n	10f20 <_at25dfx_get_device_id+0x48>

	default:
		Assert(false);
		return 0;
   10f1e:	2300      	movs	r3, #0
	}
}
   10f20:	0018      	movs	r0, r3
   10f22:	46bd      	mov	sp, r7
   10f24:	b002      	add	sp, #8
   10f26:	bd80      	pop	{r7, pc}
   10f28:	0001936c 	.word	0x0001936c
   10f2c:	0000651f 	.word	0x0000651f
   10f30:	0000431f 	.word	0x0000431f
   10f34:	0001441f 	.word	0x0001441f
   10f38:	0002451f 	.word	0x0002451f
   10f3c:	0001451f 	.word	0x0001451f
   10f40:	0002461f 	.word	0x0002461f
   10f44:	0003461f 	.word	0x0003461f
   10f48:	0000861f 	.word	0x0000861f
   10f4c:	0001471f 	.word	0x0001471f
   10f50:	0000481f 	.word	0x0000481f

00010f54 <_at25dfx_get_device_size>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
   10f54:	b580      	push	{r7, lr}
   10f56:	b082      	sub	sp, #8
   10f58:	af00      	add	r7, sp, #0
   10f5a:	0002      	movs	r2, r0
   10f5c:	1dfb      	adds	r3, r7, #7
   10f5e:	701a      	strb	r2, [r3, #0]
	switch (type) {
   10f60:	1dfb      	adds	r3, r7, #7
   10f62:	781b      	ldrb	r3, [r3, #0]
   10f64:	2b09      	cmp	r3, #9
   10f66:	d819      	bhi.n	10f9c <_at25dfx_get_device_size+0x48>
   10f68:	009a      	lsls	r2, r3, #2
   10f6a:	4b0f      	ldr	r3, [pc, #60]	; (10fa8 <_at25dfx_get_device_size+0x54>)
   10f6c:	18d3      	adds	r3, r2, r3
   10f6e:	681b      	ldr	r3, [r3, #0]
   10f70:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;
   10f72:	2380      	movs	r3, #128	; 0x80
   10f74:	025b      	lsls	r3, r3, #9
   10f76:	e012      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_021:
		return 256 * 1024UL;
   10f78:	2380      	movs	r3, #128	; 0x80
   10f7a:	02db      	lsls	r3, r3, #11
   10f7c:	e00f      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_041A:
		return 512 * 1024UL;
   10f7e:	2380      	movs	r3, #128	; 0x80
   10f80:	031b      	lsls	r3, r3, #12
   10f82:	e00c      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
   10f84:	2380      	movs	r3, #128	; 0x80
   10f86:	035b      	lsls	r3, r3, #13
   10f88:	e009      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
   10f8a:	2380      	movs	r3, #128	; 0x80
   10f8c:	039b      	lsls	r3, r3, #14
   10f8e:	e006      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_321A:
		return 4096 * 1024UL;
   10f90:	2380      	movs	r3, #128	; 0x80
   10f92:	03db      	lsls	r3, r3, #15
   10f94:	e003      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_641:
		return 8192 * 1024UL;
   10f96:	2380      	movs	r3, #128	; 0x80
   10f98:	041b      	lsls	r3, r3, #16
   10f9a:	e000      	b.n	10f9e <_at25dfx_get_device_size+0x4a>

	default:
		Assert(false);
		return 0;
   10f9c:	2300      	movs	r3, #0
	}
}
   10f9e:	0018      	movs	r0, r3
   10fa0:	46bd      	mov	sp, r7
   10fa2:	b002      	add	sp, #8
   10fa4:	bd80      	pop	{r7, pc}
   10fa6:	46c0      	nop			; (mov r8, r8)
   10fa8:	00019394 	.word	0x00019394

00010fac <_at25dfx_chip_select>:
 * This function selects the specified chip by driving its CS line low.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
   10fac:	b580      	push	{r7, lr}
   10fae:	b082      	sub	sp, #8
   10fb0:	af00      	add	r7, sp, #0
   10fb2:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, false);
   10fb4:	687b      	ldr	r3, [r7, #4]
   10fb6:	795b      	ldrb	r3, [r3, #5]
   10fb8:	2100      	movs	r1, #0
   10fba:	0018      	movs	r0, r3
   10fbc:	4b02      	ldr	r3, [pc, #8]	; (10fc8 <_at25dfx_chip_select+0x1c>)
   10fbe:	4798      	blx	r3
}
   10fc0:	46c0      	nop			; (mov r8, r8)
   10fc2:	46bd      	mov	sp, r7
   10fc4:	b002      	add	sp, #8
   10fc6:	bd80      	pop	{r7, pc}
   10fc8:	00010cdd 	.word	0x00010cdd

00010fcc <_at25dfx_chip_deselect>:
 * This function deselects the specified chip by driving its CS line high.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
   10fcc:	b580      	push	{r7, lr}
   10fce:	b082      	sub	sp, #8
   10fd0:	af00      	add	r7, sp, #0
   10fd2:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, true);
   10fd4:	687b      	ldr	r3, [r7, #4]
   10fd6:	795b      	ldrb	r3, [r3, #5]
   10fd8:	2101      	movs	r1, #1
   10fda:	0018      	movs	r0, r3
   10fdc:	4b02      	ldr	r3, [pc, #8]	; (10fe8 <_at25dfx_chip_deselect+0x1c>)
   10fde:	4798      	blx	r3
}
   10fe0:	46c0      	nop			; (mov r8, r8)
   10fe2:	46bd      	mov	sp, r7
   10fe4:	b002      	add	sp, #8
   10fe6:	bd80      	pop	{r7, pc}
   10fe8:	00010cdd 	.word	0x00010cdd

00010fec <_at25dfx_chip_issue_read_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_read_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
   10fec:	b084      	sub	sp, #16
   10fee:	b5b0      	push	{r4, r5, r7, lr}
   10ff0:	b084      	sub	sp, #16
   10ff2:	af00      	add	r7, sp, #0
   10ff4:	6078      	str	r0, [r7, #4]
   10ff6:	2004      	movs	r0, #4
   10ff8:	2420      	movs	r4, #32
   10ffa:	46a4      	mov	ip, r4
   10ffc:	44bc      	add	ip, r7
   10ffe:	4460      	add	r0, ip
   11000:	6001      	str	r1, [r0, #0]
   11002:	6042      	str	r2, [r0, #4]
   11004:	6083      	str	r3, [r0, #8]
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
   11006:	2304      	movs	r3, #4
   11008:	2220      	movs	r2, #32
   1100a:	4694      	mov	ip, r2
   1100c:	44bc      	add	ip, r7
   1100e:	4463      	add	r3, ip
   11010:	781a      	ldrb	r2, [r3, #0]
   11012:	2308      	movs	r3, #8
   11014:	18fb      	adds	r3, r7, r3
   11016:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
   11018:	2304      	movs	r3, #4
   1101a:	2220      	movs	r2, #32
   1101c:	4694      	mov	ip, r2
   1101e:	44bc      	add	ip, r7
   11020:	4463      	add	r3, ip
   11022:	785b      	ldrb	r3, [r3, #1]
   11024:	2b01      	cmp	r3, #1
   11026:	d91f      	bls.n	11068 <_at25dfx_chip_issue_read_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
   11028:	2304      	movs	r3, #4
   1102a:	2220      	movs	r2, #32
   1102c:	4694      	mov	ip, r2
   1102e:	44bc      	add	ip, r7
   11030:	4463      	add	r3, ip
   11032:	685b      	ldr	r3, [r3, #4]
   11034:	b2da      	uxtb	r2, r3
   11036:	2308      	movs	r3, #8
   11038:	18fb      	adds	r3, r7, r3
   1103a:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
   1103c:	2304      	movs	r3, #4
   1103e:	2220      	movs	r2, #32
   11040:	4694      	mov	ip, r2
   11042:	44bc      	add	ip, r7
   11044:	4463      	add	r3, ip
   11046:	685b      	ldr	r3, [r3, #4]
   11048:	0a1b      	lsrs	r3, r3, #8
   1104a:	b2da      	uxtb	r2, r3
   1104c:	2308      	movs	r3, #8
   1104e:	18fb      	adds	r3, r7, r3
   11050:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
   11052:	2304      	movs	r3, #4
   11054:	2220      	movs	r2, #32
   11056:	4694      	mov	ip, r2
   11058:	44bc      	add	ip, r7
   1105a:	4463      	add	r3, ip
   1105c:	685b      	ldr	r3, [r3, #4]
   1105e:	0c1b      	lsrs	r3, r3, #16
   11060:	b2da      	uxtb	r2, r3
   11062:	2308      	movs	r3, #8
   11064:	18fb      	adds	r3, r7, r3
   11066:	705a      	strb	r2, [r3, #1]
	}
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);
   11068:	687b      	ldr	r3, [r7, #4]
   1106a:	0018      	movs	r0, r3
   1106c:	4b1d      	ldr	r3, [pc, #116]	; (110e4 <_at25dfx_chip_issue_read_command_wait+0xf8>)
   1106e:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
   11070:	687b      	ldr	r3, [r7, #4]
   11072:	6818      	ldr	r0, [r3, #0]
   11074:	2304      	movs	r3, #4
   11076:	2220      	movs	r2, #32
   11078:	4694      	mov	ip, r2
   1107a:	44bc      	add	ip, r7
   1107c:	4463      	add	r3, ip
   1107e:	785b      	ldrb	r3, [r3, #1]
   11080:	b29a      	uxth	r2, r3
   11082:	230f      	movs	r3, #15
   11084:	18fc      	adds	r4, r7, r3
   11086:	2308      	movs	r3, #8
   11088:	18fb      	adds	r3, r7, r3
   1108a:	0019      	movs	r1, r3
   1108c:	4b16      	ldr	r3, [pc, #88]	; (110e8 <_at25dfx_chip_issue_read_command_wait+0xfc>)
   1108e:	4798      	blx	r3
   11090:	0003      	movs	r3, r0
   11092:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
   11094:	2304      	movs	r3, #4
   11096:	2220      	movs	r2, #32
   11098:	4694      	mov	ip, r2
   1109a:	44bc      	add	ip, r7
   1109c:	4463      	add	r3, ip
   1109e:	899b      	ldrh	r3, [r3, #12]
   110a0:	2b00      	cmp	r3, #0
   110a2:	d014      	beq.n	110ce <_at25dfx_chip_issue_read_command_wait+0xe2>
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
   110a4:	687b      	ldr	r3, [r7, #4]
   110a6:	6818      	ldr	r0, [r3, #0]
   110a8:	2304      	movs	r3, #4
   110aa:	2220      	movs	r2, #32
   110ac:	4694      	mov	ip, r2
   110ae:	44bc      	add	ip, r7
   110b0:	4463      	add	r3, ip
   110b2:	6899      	ldr	r1, [r3, #8]
   110b4:	2304      	movs	r3, #4
   110b6:	2220      	movs	r2, #32
   110b8:	4694      	mov	ip, r2
   110ba:	44bc      	add	ip, r7
   110bc:	4463      	add	r3, ip
   110be:	899a      	ldrh	r2, [r3, #12]
   110c0:	230f      	movs	r3, #15
   110c2:	18fc      	adds	r4, r7, r3
   110c4:	2300      	movs	r3, #0
   110c6:	4d09      	ldr	r5, [pc, #36]	; (110ec <_at25dfx_chip_issue_read_command_wait+0x100>)
   110c8:	47a8      	blx	r5
   110ca:	0003      	movs	r3, r0
   110cc:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
   110ce:	687b      	ldr	r3, [r7, #4]
   110d0:	0018      	movs	r0, r3
   110d2:	4b07      	ldr	r3, [pc, #28]	; (110f0 <_at25dfx_chip_issue_read_command_wait+0x104>)
   110d4:	4798      	blx	r3
}
   110d6:	46c0      	nop			; (mov r8, r8)
   110d8:	46bd      	mov	sp, r7
   110da:	b004      	add	sp, #16
   110dc:	bcb0      	pop	{r4, r5, r7}
   110de:	bc08      	pop	{r3}
   110e0:	b004      	add	sp, #16
   110e2:	4718      	bx	r3
   110e4:	00010fad 	.word	0x00010fad
   110e8:	000130ad 	.word	0x000130ad
   110ec:	00012e01 	.word	0x00012e01
   110f0:	00010fcd 	.word	0x00010fcd

000110f4 <_at25dfx_chip_issue_write_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_write_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
   110f4:	b084      	sub	sp, #16
   110f6:	b590      	push	{r4, r7, lr}
   110f8:	b085      	sub	sp, #20
   110fa:	af00      	add	r7, sp, #0
   110fc:	6078      	str	r0, [r7, #4]
   110fe:	2004      	movs	r0, #4
   11100:	2420      	movs	r4, #32
   11102:	46a4      	mov	ip, r4
   11104:	44bc      	add	ip, r7
   11106:	4460      	add	r0, ip
   11108:	6001      	str	r1, [r0, #0]
   1110a:	6042      	str	r2, [r0, #4]
   1110c:	6083      	str	r3, [r0, #8]

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
   1110e:	2304      	movs	r3, #4
   11110:	2220      	movs	r2, #32
   11112:	4694      	mov	ip, r2
   11114:	44bc      	add	ip, r7
   11116:	4463      	add	r3, ip
   11118:	781a      	ldrb	r2, [r3, #0]
   1111a:	2308      	movs	r3, #8
   1111c:	18fb      	adds	r3, r7, r3
   1111e:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
   11120:	2304      	movs	r3, #4
   11122:	2220      	movs	r2, #32
   11124:	4694      	mov	ip, r2
   11126:	44bc      	add	ip, r7
   11128:	4463      	add	r3, ip
   1112a:	785b      	ldrb	r3, [r3, #1]
   1112c:	2b01      	cmp	r3, #1
   1112e:	d91f      	bls.n	11170 <_at25dfx_chip_issue_write_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
   11130:	2304      	movs	r3, #4
   11132:	2220      	movs	r2, #32
   11134:	4694      	mov	ip, r2
   11136:	44bc      	add	ip, r7
   11138:	4463      	add	r3, ip
   1113a:	685b      	ldr	r3, [r3, #4]
   1113c:	b2da      	uxtb	r2, r3
   1113e:	2308      	movs	r3, #8
   11140:	18fb      	adds	r3, r7, r3
   11142:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
   11144:	2304      	movs	r3, #4
   11146:	2220      	movs	r2, #32
   11148:	4694      	mov	ip, r2
   1114a:	44bc      	add	ip, r7
   1114c:	4463      	add	r3, ip
   1114e:	685b      	ldr	r3, [r3, #4]
   11150:	0a1b      	lsrs	r3, r3, #8
   11152:	b2da      	uxtb	r2, r3
   11154:	2308      	movs	r3, #8
   11156:	18fb      	adds	r3, r7, r3
   11158:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
   1115a:	2304      	movs	r3, #4
   1115c:	2220      	movs	r2, #32
   1115e:	4694      	mov	ip, r2
   11160:	44bc      	add	ip, r7
   11162:	4463      	add	r3, ip
   11164:	685b      	ldr	r3, [r3, #4]
   11166:	0c1b      	lsrs	r3, r3, #16
   11168:	b2da      	uxtb	r2, r3
   1116a:	2308      	movs	r3, #8
   1116c:	18fb      	adds	r3, r7, r3
   1116e:	705a      	strb	r2, [r3, #1]
	}

	_at25dfx_chip_select(chip);
   11170:	687b      	ldr	r3, [r7, #4]
   11172:	0018      	movs	r0, r3
   11174:	4b1d      	ldr	r3, [pc, #116]	; (111ec <_at25dfx_chip_issue_write_command_wait+0xf8>)
   11176:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
   11178:	687b      	ldr	r3, [r7, #4]
   1117a:	6818      	ldr	r0, [r3, #0]
   1117c:	2304      	movs	r3, #4
   1117e:	2220      	movs	r2, #32
   11180:	4694      	mov	ip, r2
   11182:	44bc      	add	ip, r7
   11184:	4463      	add	r3, ip
   11186:	785b      	ldrb	r3, [r3, #1]
   11188:	b29a      	uxth	r2, r3
   1118a:	230f      	movs	r3, #15
   1118c:	18fc      	adds	r4, r7, r3
   1118e:	2308      	movs	r3, #8
   11190:	18fb      	adds	r3, r7, r3
   11192:	0019      	movs	r1, r3
   11194:	4b16      	ldr	r3, [pc, #88]	; (111f0 <_at25dfx_chip_issue_write_command_wait+0xfc>)
   11196:	4798      	blx	r3
   11198:	0003      	movs	r3, r0
   1119a:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
   1119c:	2304      	movs	r3, #4
   1119e:	2220      	movs	r2, #32
   111a0:	4694      	mov	ip, r2
   111a2:	44bc      	add	ip, r7
   111a4:	4463      	add	r3, ip
   111a6:	899b      	ldrh	r3, [r3, #12]
   111a8:	2b00      	cmp	r3, #0
   111aa:	d014      	beq.n	111d6 <_at25dfx_chip_issue_write_command_wait+0xe2>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
   111ac:	687b      	ldr	r3, [r7, #4]
   111ae:	6818      	ldr	r0, [r3, #0]
   111b0:	2304      	movs	r3, #4
   111b2:	2220      	movs	r2, #32
   111b4:	4694      	mov	ip, r2
   111b6:	44bc      	add	ip, r7
   111b8:	4463      	add	r3, ip
   111ba:	6899      	ldr	r1, [r3, #8]
   111bc:	2304      	movs	r3, #4
   111be:	2220      	movs	r2, #32
   111c0:	4694      	mov	ip, r2
   111c2:	44bc      	add	ip, r7
   111c4:	4463      	add	r3, ip
   111c6:	899b      	ldrh	r3, [r3, #12]
   111c8:	220f      	movs	r2, #15
   111ca:	18bc      	adds	r4, r7, r2
   111cc:	001a      	movs	r2, r3
   111ce:	4b08      	ldr	r3, [pc, #32]	; (111f0 <_at25dfx_chip_issue_write_command_wait+0xfc>)
   111d0:	4798      	blx	r3
   111d2:	0003      	movs	r3, r0
   111d4:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
   111d6:	687b      	ldr	r3, [r7, #4]
   111d8:	0018      	movs	r0, r3
   111da:	4b06      	ldr	r3, [pc, #24]	; (111f4 <_at25dfx_chip_issue_write_command_wait+0x100>)
   111dc:	4798      	blx	r3
}
   111de:	46c0      	nop			; (mov r8, r8)
   111e0:	46bd      	mov	sp, r7
   111e2:	b005      	add	sp, #20
   111e4:	bc90      	pop	{r4, r7}
   111e6:	bc08      	pop	{r3}
   111e8:	b004      	add	sp, #16
   111ea:	4718      	bx	r3
   111ec:	00010fad 	.word	0x00010fad
   111f0:	000130ad 	.word	0x000130ad
   111f4:	00010fcd 	.word	0x00010fcd

000111f8 <_at25dfx_chip_get_nonbusy_status>:
 * \retval STATUS_OK if operation succeeded.
 * \retval STATUS_ERR_IO if an error occurred.
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
   111f8:	b590      	push	{r4, r7, lr}
   111fa:	b085      	sub	sp, #20
   111fc:	af00      	add	r7, sp, #0
   111fe:	6078      	str	r0, [r7, #4]
	enum status_code status;
	uint16_t status_reg = 0;
   11200:	230c      	movs	r3, #12
   11202:	18fb      	adds	r3, r7, r3
   11204:	2200      	movs	r2, #0
   11206:	801a      	strh	r2, [r3, #0]

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
   11208:	46c0      	nop			; (mov r8, r8)
   1120a:	687b      	ldr	r3, [r7, #4]
   1120c:	681b      	ldr	r3, [r3, #0]
   1120e:	0018      	movs	r0, r3
   11210:	4b3c      	ldr	r3, [pc, #240]	; (11304 <_at25dfx_chip_get_nonbusy_status+0x10c>)
   11212:	4798      	blx	r3
   11214:	0003      	movs	r3, r0
   11216:	001a      	movs	r2, r3
   11218:	2301      	movs	r3, #1
   1121a:	4053      	eors	r3, r2
   1121c:	b2db      	uxtb	r3, r3
   1121e:	2b00      	cmp	r3, #0
   11220:	d1f3      	bne.n	1120a <_at25dfx_chip_get_nonbusy_status+0x12>
	}

	_at25dfx_chip_select(chip);
   11222:	687b      	ldr	r3, [r7, #4]
   11224:	0018      	movs	r0, r3
   11226:	4b38      	ldr	r3, [pc, #224]	; (11308 <_at25dfx_chip_get_nonbusy_status+0x110>)
   11228:	4798      	blx	r3
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
   1122a:	687b      	ldr	r3, [r7, #4]
   1122c:	681b      	ldr	r3, [r3, #0]
   1122e:	220f      	movs	r2, #15
   11230:	18bc      	adds	r4, r7, r2
   11232:	2105      	movs	r1, #5
   11234:	0018      	movs	r0, r3
   11236:	4b35      	ldr	r3, [pc, #212]	; (1130c <_at25dfx_chip_get_nonbusy_status+0x114>)
   11238:	4798      	blx	r3
   1123a:	0003      	movs	r3, r0
   1123c:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
   1123e:	46c0      	nop			; (mov r8, r8)
   11240:	687b      	ldr	r3, [r7, #4]
   11242:	681b      	ldr	r3, [r3, #0]
   11244:	0018      	movs	r0, r3
   11246:	4b32      	ldr	r3, [pc, #200]	; (11310 <_at25dfx_chip_get_nonbusy_status+0x118>)
   11248:	4798      	blx	r3
   1124a:	0003      	movs	r3, r0
   1124c:	001a      	movs	r2, r3
   1124e:	2301      	movs	r3, #1
   11250:	4053      	eors	r3, r2
   11252:	b2db      	uxtb	r3, r3
   11254:	2b00      	cmp	r3, #0
   11256:	d1f3      	bne.n	11240 <_at25dfx_chip_get_nonbusy_status+0x48>
	}
	status = spi_read(chip->spi, &status_reg);
   11258:	687b      	ldr	r3, [r7, #4]
   1125a:	681b      	ldr	r3, [r3, #0]
   1125c:	220f      	movs	r2, #15
   1125e:	18bc      	adds	r4, r7, r2
   11260:	220c      	movs	r2, #12
   11262:	18ba      	adds	r2, r7, r2
   11264:	0011      	movs	r1, r2
   11266:	0018      	movs	r0, r3
   11268:	4b2a      	ldr	r3, [pc, #168]	; (11314 <_at25dfx_chip_get_nonbusy_status+0x11c>)
   1126a:	4798      	blx	r3
   1126c:	0003      	movs	r3, r0
   1126e:	7023      	strb	r3, [r4, #0]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
   11270:	46c0      	nop			; (mov r8, r8)
   11272:	687b      	ldr	r3, [r7, #4]
   11274:	681b      	ldr	r3, [r3, #0]
   11276:	0018      	movs	r0, r3
   11278:	4b22      	ldr	r3, [pc, #136]	; (11304 <_at25dfx_chip_get_nonbusy_status+0x10c>)
   1127a:	4798      	blx	r3
   1127c:	0003      	movs	r3, r0
   1127e:	001a      	movs	r2, r3
   11280:	2301      	movs	r3, #1
   11282:	4053      	eors	r3, r2
   11284:	b2db      	uxtb	r3, r3
   11286:	2b00      	cmp	r3, #0
   11288:	d1f3      	bne.n	11272 <_at25dfx_chip_get_nonbusy_status+0x7a>
		}
		status = spi_write(chip->spi, 0);
   1128a:	687b      	ldr	r3, [r7, #4]
   1128c:	681b      	ldr	r3, [r3, #0]
   1128e:	220f      	movs	r2, #15
   11290:	18bc      	adds	r4, r7, r2
   11292:	2100      	movs	r1, #0
   11294:	0018      	movs	r0, r3
   11296:	4b1d      	ldr	r3, [pc, #116]	; (1130c <_at25dfx_chip_get_nonbusy_status+0x114>)
   11298:	4798      	blx	r3
   1129a:	0003      	movs	r3, r0
   1129c:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
   1129e:	46c0      	nop			; (mov r8, r8)
   112a0:	687b      	ldr	r3, [r7, #4]
   112a2:	681b      	ldr	r3, [r3, #0]
   112a4:	0018      	movs	r0, r3
   112a6:	4b1a      	ldr	r3, [pc, #104]	; (11310 <_at25dfx_chip_get_nonbusy_status+0x118>)
   112a8:	4798      	blx	r3
   112aa:	0003      	movs	r3, r0
   112ac:	001a      	movs	r2, r3
   112ae:	2301      	movs	r3, #1
   112b0:	4053      	eors	r3, r2
   112b2:	b2db      	uxtb	r3, r3
   112b4:	2b00      	cmp	r3, #0
   112b6:	d1f3      	bne.n	112a0 <_at25dfx_chip_get_nonbusy_status+0xa8>
		}
		status = spi_read(chip->spi, &status_reg);
   112b8:	687b      	ldr	r3, [r7, #4]
   112ba:	681b      	ldr	r3, [r3, #0]
   112bc:	220f      	movs	r2, #15
   112be:	18bc      	adds	r4, r7, r2
   112c0:	220c      	movs	r2, #12
   112c2:	18ba      	adds	r2, r7, r2
   112c4:	0011      	movs	r1, r2
   112c6:	0018      	movs	r0, r3
   112c8:	4b12      	ldr	r3, [pc, #72]	; (11314 <_at25dfx_chip_get_nonbusy_status+0x11c>)
   112ca:	4798      	blx	r3
   112cc:	0003      	movs	r3, r0
   112ce:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
   112d0:	230c      	movs	r3, #12
   112d2:	18fb      	adds	r3, r7, r3
   112d4:	881b      	ldrh	r3, [r3, #0]
   112d6:	001a      	movs	r2, r3
   112d8:	2301      	movs	r3, #1
   112da:	4013      	ands	r3, r2
   112dc:	d1c8      	bne.n	11270 <_at25dfx_chip_get_nonbusy_status+0x78>

	_at25dfx_chip_deselect(chip);
   112de:	687b      	ldr	r3, [r7, #4]
   112e0:	0018      	movs	r0, r3
   112e2:	4b0d      	ldr	r3, [pc, #52]	; (11318 <_at25dfx_chip_get_nonbusy_status+0x120>)
   112e4:	4798      	blx	r3

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
   112e6:	230c      	movs	r3, #12
   112e8:	18fb      	adds	r3, r7, r3
   112ea:	881b      	ldrh	r3, [r3, #0]
   112ec:	001a      	movs	r2, r3
   112ee:	2320      	movs	r3, #32
   112f0:	4013      	ands	r3, r2
   112f2:	d001      	beq.n	112f8 <_at25dfx_chip_get_nonbusy_status+0x100>
		return STATUS_ERR_IO;
   112f4:	2310      	movs	r3, #16
   112f6:	e000      	b.n	112fa <_at25dfx_chip_get_nonbusy_status+0x102>
	}
	return STATUS_OK;
   112f8:	2300      	movs	r3, #0
}
   112fa:	0018      	movs	r0, r3
   112fc:	46bd      	mov	sp, r7
   112fe:	b005      	add	sp, #20
   11300:	bd90      	pop	{r4, r7, pc}
   11302:	46c0      	nop			; (mov r8, r8)
   11304:	00010db7 	.word	0x00010db7
   11308:	00010fad 	.word	0x00010fad
   1130c:	00010e09 	.word	0x00010e09
   11310:	00010ddf 	.word	0x00010ddf
   11314:	00010e51 	.word	0x00010e51
   11318:	00010fcd 	.word	0x00010fcd

0001131c <_at25dfx_chip_enable_write>:
 * or unprotecting sectors.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_enable_write(struct at25dfx_chip_module *chip)
{
   1131c:	b590      	push	{r4, r7, lr}
   1131e:	b089      	sub	sp, #36	; 0x24
   11320:	af02      	add	r7, sp, #8
   11322:	6078      	str	r0, [r7, #4]
	struct at25dfx_command cmd;

	cmd.opcode = AT25DFX_COMMAND_WRITE_ENABLE;
   11324:	2308      	movs	r3, #8
   11326:	18fb      	adds	r3, r7, r3
   11328:	2206      	movs	r2, #6
   1132a:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   1132c:	2308      	movs	r3, #8
   1132e:	18fb      	adds	r3, r7, r3
   11330:	2201      	movs	r2, #1
   11332:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
   11334:	2308      	movs	r3, #8
   11336:	18fb      	adds	r3, r7, r3
   11338:	2200      	movs	r2, #0
   1133a:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   1133c:	2308      	movs	r3, #8
   1133e:	18fb      	adds	r3, r7, r3
   11340:	2200      	movs	r2, #0
   11342:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
   11344:	2308      	movs	r3, #8
   11346:	18fb      	adds	r3, r7, r3
   11348:	2200      	movs	r2, #0
   1134a:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   1134c:	2308      	movs	r3, #8
   1134e:	18fb      	adds	r3, r7, r3
   11350:	6878      	ldr	r0, [r7, #4]
   11352:	466a      	mov	r2, sp
   11354:	68d9      	ldr	r1, [r3, #12]
   11356:	6011      	str	r1, [r2, #0]
   11358:	6819      	ldr	r1, [r3, #0]
   1135a:	685a      	ldr	r2, [r3, #4]
   1135c:	689b      	ldr	r3, [r3, #8]
   1135e:	4c03      	ldr	r4, [pc, #12]	; (1136c <_at25dfx_chip_enable_write+0x50>)
   11360:	47a0      	blx	r4
}
   11362:	46c0      	nop			; (mov r8, r8)
   11364:	46bd      	mov	sp, r7
   11366:	b007      	add	sp, #28
   11368:	bd90      	pop	{r4, r7, pc}
   1136a:	46c0      	nop			; (mov r8, r8)
   1136c:	000110f5 	.word	0x000110f5

00011370 <at25dfx_chip_check_presence>:
 * \retval STATUS_OK if chip responded with ID matching its type.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_NOT_FOUND if chip did not respond, or with wrong ID.
 */
enum status_code at25dfx_chip_check_presence(struct at25dfx_chip_module *chip)
{
   11370:	b590      	push	{r4, r7, lr}
   11372:	b08b      	sub	sp, #44	; 0x2c
   11374:	af02      	add	r7, sp, #8
   11376:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;
	uint32_t id = 0;
   11378:	2300      	movs	r3, #0
   1137a:	60bb      	str	r3, [r7, #8]

	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
   1137c:	687b      	ldr	r3, [r7, #4]
   1137e:	681b      	ldr	r3, [r3, #0]
   11380:	221f      	movs	r2, #31
   11382:	18bc      	adds	r4, r7, r2
   11384:	0018      	movs	r0, r3
   11386:	4b21      	ldr	r3, [pc, #132]	; (1140c <at25dfx_chip_check_presence+0x9c>)
   11388:	4798      	blx	r3
   1138a:	0003      	movs	r3, r0
   1138c:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   1138e:	231f      	movs	r3, #31
   11390:	18fb      	adds	r3, r7, r3
   11392:	781b      	ldrb	r3, [r3, #0]
   11394:	2b05      	cmp	r3, #5
   11396:	d103      	bne.n	113a0 <at25dfx_chip_check_presence+0x30>
		return status;
   11398:	231f      	movs	r3, #31
   1139a:	18fb      	adds	r3, r7, r3
   1139c:	781b      	ldrb	r3, [r3, #0]
   1139e:	e030      	b.n	11402 <at25dfx_chip_check_presence+0x92>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_DEVICE_ID;
   113a0:	230c      	movs	r3, #12
   113a2:	18fb      	adds	r3, r7, r3
   113a4:	229f      	movs	r2, #159	; 0x9f
   113a6:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   113a8:	230c      	movs	r3, #12
   113aa:	18fb      	adds	r3, r7, r3
   113ac:	2201      	movs	r2, #1
   113ae:	705a      	strb	r2, [r3, #1]
	cmd.data.rx = (uint8_t *)&id;
   113b0:	230c      	movs	r3, #12
   113b2:	18fb      	adds	r3, r7, r3
   113b4:	2208      	movs	r2, #8
   113b6:	18ba      	adds	r2, r7, r2
   113b8:	609a      	str	r2, [r3, #8]
	cmd.length = 3;
   113ba:	230c      	movs	r3, #12
   113bc:	18fb      	adds	r3, r7, r3
   113be:	2203      	movs	r2, #3
   113c0:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   113c2:	230c      	movs	r3, #12
   113c4:	18fb      	adds	r3, r7, r3
   113c6:	2200      	movs	r2, #0
   113c8:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_read_command_wait(chip, cmd);
   113ca:	230c      	movs	r3, #12
   113cc:	18fb      	adds	r3, r7, r3
   113ce:	6878      	ldr	r0, [r7, #4]
   113d0:	466a      	mov	r2, sp
   113d2:	68d9      	ldr	r1, [r3, #12]
   113d4:	6011      	str	r1, [r2, #0]
   113d6:	6819      	ldr	r1, [r3, #0]
   113d8:	685a      	ldr	r2, [r3, #4]
   113da:	689b      	ldr	r3, [r3, #8]
   113dc:	4c0c      	ldr	r4, [pc, #48]	; (11410 <at25dfx_chip_check_presence+0xa0>)
   113de:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   113e0:	687b      	ldr	r3, [r7, #4]
   113e2:	681b      	ldr	r3, [r3, #0]
   113e4:	0018      	movs	r0, r3
   113e6:	4b0b      	ldr	r3, [pc, #44]	; (11414 <at25dfx_chip_check_presence+0xa4>)
   113e8:	4798      	blx	r3

	if (id == _at25dfx_get_device_id(chip->type)) {
   113ea:	687b      	ldr	r3, [r7, #4]
   113ec:	791b      	ldrb	r3, [r3, #4]
   113ee:	0018      	movs	r0, r3
   113f0:	4b09      	ldr	r3, [pc, #36]	; (11418 <at25dfx_chip_check_presence+0xa8>)
   113f2:	4798      	blx	r3
   113f4:	0002      	movs	r2, r0
   113f6:	68bb      	ldr	r3, [r7, #8]
   113f8:	429a      	cmp	r2, r3
   113fa:	d101      	bne.n	11400 <at25dfx_chip_check_presence+0x90>
		return STATUS_OK;
   113fc:	2300      	movs	r3, #0
   113fe:	e000      	b.n	11402 <at25dfx_chip_check_presence+0x92>
	} else {
		return STATUS_ERR_NOT_FOUND;
   11400:	2314      	movs	r3, #20
	}
}
   11402:	0018      	movs	r0, r3
   11404:	46bd      	mov	sp, r7
   11406:	b009      	add	sp, #36	; 0x24
   11408:	bd90      	pop	{r4, r7, pc}
   1140a:	46c0      	nop			; (mov r8, r8)
   1140c:	00010d59 	.word	0x00010d59
   11410:	00010fed 	.word	0x00010fed
   11414:	00010da1 	.word	0x00010da1
   11418:	00010ed9 	.word	0x00010ed9

0001141c <at25dfx_chip_read_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_read_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, void *data, at25dfx_datalen_t length)
{
   1141c:	b590      	push	{r4, r7, lr}
   1141e:	b08d      	sub	sp, #52	; 0x34
   11420:	af02      	add	r7, sp, #8
   11422:	60f8      	str	r0, [r7, #12]
   11424:	60b9      	str	r1, [r7, #8]
   11426:	607a      	str	r2, [r7, #4]
   11428:	001a      	movs	r2, r3
   1142a:	1cbb      	adds	r3, r7, #2
   1142c:	801a      	strh	r2, [r3, #0]
	Assert(chip);
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
   1142e:	1cbb      	adds	r3, r7, #2
   11430:	881a      	ldrh	r2, [r3, #0]
   11432:	68bb      	ldr	r3, [r7, #8]
   11434:	18d4      	adds	r4, r2, r3
   11436:	68fb      	ldr	r3, [r7, #12]
   11438:	791b      	ldrb	r3, [r3, #4]
   1143a:	0018      	movs	r0, r3
   1143c:	4b21      	ldr	r3, [pc, #132]	; (114c4 <at25dfx_chip_read_buffer+0xa8>)
   1143e:	4798      	blx	r3
   11440:	0003      	movs	r3, r0
   11442:	429c      	cmp	r4, r3
   11444:	d901      	bls.n	1144a <at25dfx_chip_read_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
   11446:	2317      	movs	r3, #23
   11448:	e037      	b.n	114ba <at25dfx_chip_read_buffer+0x9e>
	}

	status = _at25dfx_spi_lock(chip->spi);
   1144a:	68fb      	ldr	r3, [r7, #12]
   1144c:	681b      	ldr	r3, [r3, #0]
   1144e:	2227      	movs	r2, #39	; 0x27
   11450:	18bc      	adds	r4, r7, r2
   11452:	0018      	movs	r0, r3
   11454:	4b1c      	ldr	r3, [pc, #112]	; (114c8 <at25dfx_chip_read_buffer+0xac>)
   11456:	4798      	blx	r3
   11458:	0003      	movs	r3, r0
   1145a:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   1145c:	2327      	movs	r3, #39	; 0x27
   1145e:	18fb      	adds	r3, r7, r3
   11460:	781b      	ldrb	r3, [r3, #0]
   11462:	2b05      	cmp	r3, #5
   11464:	d103      	bne.n	1146e <at25dfx_chip_read_buffer+0x52>
		return status;
   11466:	2327      	movs	r3, #39	; 0x27
   11468:	18fb      	adds	r3, r7, r3
   1146a:	781b      	ldrb	r3, [r3, #0]
   1146c:	e025      	b.n	114ba <at25dfx_chip_read_buffer+0x9e>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_ARRAY;
   1146e:	2314      	movs	r3, #20
   11470:	18fb      	adds	r3, r7, r3
   11472:	220b      	movs	r2, #11
   11474:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 5;
   11476:	2314      	movs	r3, #20
   11478:	18fb      	adds	r3, r7, r3
   1147a:	2205      	movs	r2, #5
   1147c:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   1147e:	2314      	movs	r3, #20
   11480:	18fb      	adds	r3, r7, r3
   11482:	68ba      	ldr	r2, [r7, #8]
   11484:	605a      	str	r2, [r3, #4]
	cmd.data.rx = (uint8_t *)data;
   11486:	2314      	movs	r3, #20
   11488:	18fb      	adds	r3, r7, r3
   1148a:	687a      	ldr	r2, [r7, #4]
   1148c:	609a      	str	r2, [r3, #8]
	cmd.length = length;
   1148e:	2314      	movs	r3, #20
   11490:	18fb      	adds	r3, r7, r3
   11492:	1cba      	adds	r2, r7, #2
   11494:	8812      	ldrh	r2, [r2, #0]
   11496:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_read_command_wait(chip, cmd);
   11498:	2314      	movs	r3, #20
   1149a:	18fb      	adds	r3, r7, r3
   1149c:	68f8      	ldr	r0, [r7, #12]
   1149e:	466a      	mov	r2, sp
   114a0:	68d9      	ldr	r1, [r3, #12]
   114a2:	6011      	str	r1, [r2, #0]
   114a4:	6819      	ldr	r1, [r3, #0]
   114a6:	685a      	ldr	r2, [r3, #4]
   114a8:	689b      	ldr	r3, [r3, #8]
   114aa:	4c08      	ldr	r4, [pc, #32]	; (114cc <at25dfx_chip_read_buffer+0xb0>)
   114ac:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   114ae:	68fb      	ldr	r3, [r7, #12]
   114b0:	681b      	ldr	r3, [r3, #0]
   114b2:	0018      	movs	r0, r3
   114b4:	4b06      	ldr	r3, [pc, #24]	; (114d0 <at25dfx_chip_read_buffer+0xb4>)
   114b6:	4798      	blx	r3

	return STATUS_OK;
   114b8:	2300      	movs	r3, #0
}
   114ba:	0018      	movs	r0, r3
   114bc:	46bd      	mov	sp, r7
   114be:	b00b      	add	sp, #44	; 0x2c
   114c0:	bd90      	pop	{r4, r7, pc}
   114c2:	46c0      	nop			; (mov r8, r8)
   114c4:	00010f55 	.word	0x00010f55
   114c8:	00010d59 	.word	0x00010d59
   114cc:	00010fed 	.word	0x00010fed
   114d0:	00010da1 	.word	0x00010da1

000114d4 <at25dfx_chip_write_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_write_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, const void *data, at25dfx_datalen_t length)
{
   114d4:	b590      	push	{r4, r7, lr}
   114d6:	b08d      	sub	sp, #52	; 0x34
   114d8:	af02      	add	r7, sp, #8
   114da:	60f8      	str	r0, [r7, #12]
   114dc:	60b9      	str	r1, [r7, #8]
   114de:	607a      	str	r2, [r7, #4]
   114e0:	001a      	movs	r2, r3
   114e2:	1cbb      	adds	r3, r7, #2
   114e4:	801a      	strh	r2, [r3, #0]

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
   114e6:	1cbb      	adds	r3, r7, #2
   114e8:	881a      	ldrh	r2, [r3, #0]
   114ea:	68bb      	ldr	r3, [r7, #8]
   114ec:	18d4      	adds	r4, r2, r3
   114ee:	68fb      	ldr	r3, [r7, #12]
   114f0:	791b      	ldrb	r3, [r3, #4]
   114f2:	0018      	movs	r0, r3
   114f4:	4b5b      	ldr	r3, [pc, #364]	; (11664 <at25dfx_chip_write_buffer+0x190>)
   114f6:	4798      	blx	r3
   114f8:	0003      	movs	r3, r0
   114fa:	429c      	cmp	r4, r3
   114fc:	d901      	bls.n	11502 <at25dfx_chip_write_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
   114fe:	2317      	movs	r3, #23
   11500:	e0ab      	b.n	1165a <at25dfx_chip_write_buffer+0x186>
	}

	status = _at25dfx_spi_lock(chip->spi);
   11502:	68fb      	ldr	r3, [r7, #12]
   11504:	681b      	ldr	r3, [r3, #0]
   11506:	2227      	movs	r2, #39	; 0x27
   11508:	18bc      	adds	r4, r7, r2
   1150a:	0018      	movs	r0, r3
   1150c:	4b56      	ldr	r3, [pc, #344]	; (11668 <at25dfx_chip_write_buffer+0x194>)
   1150e:	4798      	blx	r3
   11510:	0003      	movs	r3, r0
   11512:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11514:	2327      	movs	r3, #39	; 0x27
   11516:	18fb      	adds	r3, r7, r3
   11518:	781b      	ldrb	r3, [r3, #0]
   1151a:	2b05      	cmp	r3, #5
   1151c:	d103      	bne.n	11526 <at25dfx_chip_write_buffer+0x52>
		return status;
   1151e:	2327      	movs	r3, #39	; 0x27
   11520:	18fb      	adds	r3, r7, r3
   11522:	781b      	ldrb	r3, [r3, #0]
   11524:	e099      	b.n	1165a <at25dfx_chip_write_buffer+0x186>
	}

	_at25dfx_chip_enable_write(chip);
   11526:	68fb      	ldr	r3, [r7, #12]
   11528:	0018      	movs	r0, r3
   1152a:	4b50      	ldr	r3, [pc, #320]	; (1166c <at25dfx_chip_write_buffer+0x198>)
   1152c:	4798      	blx	r3

	cmd.opcode = AT25DFX_COMMAND_PROGRAM_PAGE;
   1152e:	2314      	movs	r3, #20
   11530:	18fb      	adds	r3, r7, r3
   11532:	2202      	movs	r2, #2
   11534:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 4;
   11536:	2314      	movs	r3, #20
   11538:	18fb      	adds	r3, r7, r3
   1153a:	2204      	movs	r2, #4
   1153c:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   1153e:	2314      	movs	r3, #20
   11540:	18fb      	adds	r3, r7, r3
   11542:	68ba      	ldr	r2, [r7, #8]
   11544:	605a      	str	r2, [r3, #4]
	cmd.data.tx = (uint8_t *)data;
   11546:	2314      	movs	r3, #20
   11548:	18fb      	adds	r3, r7, r3
   1154a:	687a      	ldr	r2, [r7, #4]
   1154c:	609a      	str	r2, [r3, #8]
	page_bytes = AT25DFX_PAGE_SIZE - (address % AT25DFX_PAGE_SIZE);
   1154e:	68bb      	ldr	r3, [r7, #8]
   11550:	b29b      	uxth	r3, r3
   11552:	22ff      	movs	r2, #255	; 0xff
   11554:	4013      	ands	r3, r2
   11556:	b29a      	uxth	r2, r3
   11558:	2324      	movs	r3, #36	; 0x24
   1155a:	18fb      	adds	r3, r7, r3
   1155c:	2180      	movs	r1, #128	; 0x80
   1155e:	0049      	lsls	r1, r1, #1
   11560:	1a8a      	subs	r2, r1, r2
   11562:	801a      	strh	r2, [r3, #0]
	cmd.length = min(page_bytes, length);
   11564:	1cbb      	adds	r3, r7, #2
   11566:	2224      	movs	r2, #36	; 0x24
   11568:	18ba      	adds	r2, r7, r2
   1156a:	8810      	ldrh	r0, [r2, #0]
   1156c:	881b      	ldrh	r3, [r3, #0]
   1156e:	b299      	uxth	r1, r3
   11570:	b282      	uxth	r2, r0
   11572:	4291      	cmp	r1, r2
   11574:	d900      	bls.n	11578 <at25dfx_chip_write_buffer+0xa4>
   11576:	1c03      	adds	r3, r0, #0
   11578:	b29a      	uxth	r2, r3
   1157a:	2314      	movs	r3, #20
   1157c:	18fb      	adds	r3, r7, r3
   1157e:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11580:	2314      	movs	r3, #20
   11582:	18fb      	adds	r3, r7, r3
   11584:	68f8      	ldr	r0, [r7, #12]
   11586:	466a      	mov	r2, sp
   11588:	68d9      	ldr	r1, [r3, #12]
   1158a:	6011      	str	r1, [r2, #0]
   1158c:	6819      	ldr	r1, [r3, #0]
   1158e:	685a      	ldr	r2, [r3, #4]
   11590:	689b      	ldr	r3, [r3, #8]
   11592:	4c37      	ldr	r4, [pc, #220]	; (11670 <at25dfx_chip_write_buffer+0x19c>)
   11594:	47a0      	blx	r4

	status = _at25dfx_chip_get_nonbusy_status(chip);
   11596:	2327      	movs	r3, #39	; 0x27
   11598:	18fc      	adds	r4, r7, r3
   1159a:	68fb      	ldr	r3, [r7, #12]
   1159c:	0018      	movs	r0, r3
   1159e:	4b35      	ldr	r3, [pc, #212]	; (11674 <at25dfx_chip_write_buffer+0x1a0>)
   115a0:	4798      	blx	r3
   115a2:	0003      	movs	r3, r0
   115a4:	7023      	strb	r3, [r4, #0]

	length -= cmd.length;
   115a6:	2314      	movs	r3, #20
   115a8:	18fb      	adds	r3, r7, r3
   115aa:	899a      	ldrh	r2, [r3, #12]
   115ac:	1cbb      	adds	r3, r7, #2
   115ae:	1cb9      	adds	r1, r7, #2
   115b0:	8809      	ldrh	r1, [r1, #0]
   115b2:	1a8a      	subs	r2, r1, r2
   115b4:	801a      	strh	r2, [r3, #0]

	while (length && (status == STATUS_OK)) {
   115b6:	e03f      	b.n	11638 <at25dfx_chip_write_buffer+0x164>
		_at25dfx_chip_enable_write(chip);
   115b8:	68fb      	ldr	r3, [r7, #12]
   115ba:	0018      	movs	r0, r3
   115bc:	4b2b      	ldr	r3, [pc, #172]	; (1166c <at25dfx_chip_write_buffer+0x198>)
   115be:	4798      	blx	r3

		cmd.address += cmd.length;
   115c0:	2314      	movs	r3, #20
   115c2:	18fb      	adds	r3, r7, r3
   115c4:	685b      	ldr	r3, [r3, #4]
   115c6:	2214      	movs	r2, #20
   115c8:	18ba      	adds	r2, r7, r2
   115ca:	8992      	ldrh	r2, [r2, #12]
   115cc:	189a      	adds	r2, r3, r2
   115ce:	2314      	movs	r3, #20
   115d0:	18fb      	adds	r3, r7, r3
   115d2:	605a      	str	r2, [r3, #4]
		cmd.data.tx += cmd.length;
   115d4:	2314      	movs	r3, #20
   115d6:	18fb      	adds	r3, r7, r3
   115d8:	689b      	ldr	r3, [r3, #8]
   115da:	2214      	movs	r2, #20
   115dc:	18ba      	adds	r2, r7, r2
   115de:	8992      	ldrh	r2, [r2, #12]
   115e0:	189a      	adds	r2, r3, r2
   115e2:	2314      	movs	r3, #20
   115e4:	18fb      	adds	r3, r7, r3
   115e6:	609a      	str	r2, [r3, #8]
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
   115e8:	1cbb      	adds	r3, r7, #2
   115ea:	881b      	ldrh	r3, [r3, #0]
   115ec:	b299      	uxth	r1, r3
   115ee:	2280      	movs	r2, #128	; 0x80
   115f0:	0052      	lsls	r2, r2, #1
   115f2:	4291      	cmp	r1, r2
   115f4:	d901      	bls.n	115fa <at25dfx_chip_write_buffer+0x126>
   115f6:	2380      	movs	r3, #128	; 0x80
   115f8:	005b      	lsls	r3, r3, #1
   115fa:	b29a      	uxth	r2, r3
   115fc:	2314      	movs	r3, #20
   115fe:	18fb      	adds	r3, r7, r3
   11600:	819a      	strh	r2, [r3, #12]

		_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11602:	2314      	movs	r3, #20
   11604:	18fb      	adds	r3, r7, r3
   11606:	68f8      	ldr	r0, [r7, #12]
   11608:	466a      	mov	r2, sp
   1160a:	68d9      	ldr	r1, [r3, #12]
   1160c:	6011      	str	r1, [r2, #0]
   1160e:	6819      	ldr	r1, [r3, #0]
   11610:	685a      	ldr	r2, [r3, #4]
   11612:	689b      	ldr	r3, [r3, #8]
   11614:	4c16      	ldr	r4, [pc, #88]	; (11670 <at25dfx_chip_write_buffer+0x19c>)
   11616:	47a0      	blx	r4

		status = _at25dfx_chip_get_nonbusy_status(chip);
   11618:	2327      	movs	r3, #39	; 0x27
   1161a:	18fc      	adds	r4, r7, r3
   1161c:	68fb      	ldr	r3, [r7, #12]
   1161e:	0018      	movs	r0, r3
   11620:	4b14      	ldr	r3, [pc, #80]	; (11674 <at25dfx_chip_write_buffer+0x1a0>)
   11622:	4798      	blx	r3
   11624:	0003      	movs	r3, r0
   11626:	7023      	strb	r3, [r4, #0]

		length -= cmd.length;
   11628:	2314      	movs	r3, #20
   1162a:	18fb      	adds	r3, r7, r3
   1162c:	899a      	ldrh	r2, [r3, #12]
   1162e:	1cbb      	adds	r3, r7, #2
   11630:	1cb9      	adds	r1, r7, #2
   11632:	8809      	ldrh	r1, [r1, #0]
   11634:	1a8a      	subs	r2, r1, r2
   11636:	801a      	strh	r2, [r3, #0]
	while (length && (status == STATUS_OK)) {
   11638:	1cbb      	adds	r3, r7, #2
   1163a:	881b      	ldrh	r3, [r3, #0]
   1163c:	2b00      	cmp	r3, #0
   1163e:	d004      	beq.n	1164a <at25dfx_chip_write_buffer+0x176>
   11640:	2327      	movs	r3, #39	; 0x27
   11642:	18fb      	adds	r3, r7, r3
   11644:	781b      	ldrb	r3, [r3, #0]
   11646:	2b00      	cmp	r3, #0
   11648:	d0b6      	beq.n	115b8 <at25dfx_chip_write_buffer+0xe4>
	}

	_at25dfx_spi_unlock(chip->spi);
   1164a:	68fb      	ldr	r3, [r7, #12]
   1164c:	681b      	ldr	r3, [r3, #0]
   1164e:	0018      	movs	r0, r3
   11650:	4b09      	ldr	r3, [pc, #36]	; (11678 <at25dfx_chip_write_buffer+0x1a4>)
   11652:	4798      	blx	r3

	return status;
   11654:	2327      	movs	r3, #39	; 0x27
   11656:	18fb      	adds	r3, r7, r3
   11658:	781b      	ldrb	r3, [r3, #0]
}
   1165a:	0018      	movs	r0, r3
   1165c:	46bd      	mov	sp, r7
   1165e:	b00b      	add	sp, #44	; 0x2c
   11660:	bd90      	pop	{r4, r7, pc}
   11662:	46c0      	nop			; (mov r8, r8)
   11664:	00010f55 	.word	0x00010f55
   11668:	00010d59 	.word	0x00010d59
   1166c:	0001131d 	.word	0x0001131d
   11670:	000110f5 	.word	0x000110f5
   11674:	000111f9 	.word	0x000111f9
   11678:	00010da1 	.word	0x00010da1

0001167c <at25dfx_chip_erase_block>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_erase_block(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, enum at25dfx_block_size block_size)
{
   1167c:	b590      	push	{r4, r7, lr}
   1167e:	b08d      	sub	sp, #52	; 0x34
   11680:	af02      	add	r7, sp, #8
   11682:	60f8      	str	r0, [r7, #12]
   11684:	60b9      	str	r1, [r7, #8]
   11686:	1dfb      	adds	r3, r7, #7
   11688:	701a      	strb	r2, [r3, #0]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
   1168a:	68fb      	ldr	r3, [r7, #12]
   1168c:	791b      	ldrb	r3, [r3, #4]
   1168e:	0018      	movs	r0, r3
   11690:	4b33      	ldr	r3, [pc, #204]	; (11760 <at25dfx_chip_erase_block+0xe4>)
   11692:	4798      	blx	r3
   11694:	0002      	movs	r2, r0
   11696:	68bb      	ldr	r3, [r7, #8]
   11698:	429a      	cmp	r2, r3
   1169a:	d801      	bhi.n	116a0 <at25dfx_chip_erase_block+0x24>
		return STATUS_ERR_INVALID_ARG;
   1169c:	2317      	movs	r3, #23
   1169e:	e05b      	b.n	11758 <at25dfx_chip_erase_block+0xdc>
	}

	status = _at25dfx_spi_lock(chip->spi);
   116a0:	68fb      	ldr	r3, [r7, #12]
   116a2:	681b      	ldr	r3, [r3, #0]
   116a4:	2227      	movs	r2, #39	; 0x27
   116a6:	18bc      	adds	r4, r7, r2
   116a8:	0018      	movs	r0, r3
   116aa:	4b2e      	ldr	r3, [pc, #184]	; (11764 <at25dfx_chip_erase_block+0xe8>)
   116ac:	4798      	blx	r3
   116ae:	0003      	movs	r3, r0
   116b0:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   116b2:	2327      	movs	r3, #39	; 0x27
   116b4:	18fb      	adds	r3, r7, r3
   116b6:	781b      	ldrb	r3, [r3, #0]
   116b8:	2b05      	cmp	r3, #5
   116ba:	d103      	bne.n	116c4 <at25dfx_chip_erase_block+0x48>
		return status;
   116bc:	2327      	movs	r3, #39	; 0x27
   116be:	18fb      	adds	r3, r7, r3
   116c0:	781b      	ldrb	r3, [r3, #0]
   116c2:	e049      	b.n	11758 <at25dfx_chip_erase_block+0xdc>
	}

	_at25dfx_chip_enable_write(chip);
   116c4:	68fb      	ldr	r3, [r7, #12]
   116c6:	0018      	movs	r0, r3
   116c8:	4b27      	ldr	r3, [pc, #156]	; (11768 <at25dfx_chip_erase_block+0xec>)
   116ca:	4798      	blx	r3

	switch (block_size) {
   116cc:	1dfb      	adds	r3, r7, #7
   116ce:	781b      	ldrb	r3, [r3, #0]
   116d0:	2b01      	cmp	r3, #1
   116d2:	d008      	beq.n	116e6 <at25dfx_chip_erase_block+0x6a>
   116d4:	2b02      	cmp	r3, #2
   116d6:	d00b      	beq.n	116f0 <at25dfx_chip_erase_block+0x74>
   116d8:	2b00      	cmp	r3, #0
   116da:	d10e      	bne.n	116fa <at25dfx_chip_erase_block+0x7e>
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
   116dc:	2314      	movs	r3, #20
   116de:	18fb      	adds	r3, r7, r3
   116e0:	2220      	movs	r2, #32
   116e2:	701a      	strb	r2, [r3, #0]
		break;
   116e4:	e00d      	b.n	11702 <at25dfx_chip_erase_block+0x86>

	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
   116e6:	2314      	movs	r3, #20
   116e8:	18fb      	adds	r3, r7, r3
   116ea:	2252      	movs	r2, #82	; 0x52
   116ec:	701a      	strb	r2, [r3, #0]
		break;
   116ee:	e008      	b.n	11702 <at25dfx_chip_erase_block+0x86>

	case AT25DFX_BLOCK_SIZE_64KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
   116f0:	2314      	movs	r3, #20
   116f2:	18fb      	adds	r3, r7, r3
   116f4:	22d8      	movs	r2, #216	; 0xd8
   116f6:	701a      	strb	r2, [r3, #0]
		break;
   116f8:	e003      	b.n	11702 <at25dfx_chip_erase_block+0x86>

	default:
		Assert(false);
		cmd.opcode = (enum at25dfx_command_opcode)0;
   116fa:	2314      	movs	r3, #20
   116fc:	18fb      	adds	r3, r7, r3
   116fe:	2200      	movs	r2, #0
   11700:	701a      	strb	r2, [r3, #0]
	}
	cmd.command_size = 4;
   11702:	2314      	movs	r3, #20
   11704:	18fb      	adds	r3, r7, r3
   11706:	2204      	movs	r2, #4
   11708:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   1170a:	2314      	movs	r3, #20
   1170c:	18fb      	adds	r3, r7, r3
   1170e:	68ba      	ldr	r2, [r7, #8]
   11710:	605a      	str	r2, [r3, #4]
	cmd.length = 0;
   11712:	2314      	movs	r3, #20
   11714:	18fb      	adds	r3, r7, r3
   11716:	2200      	movs	r2, #0
   11718:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.data.tx = NULL;
   1171a:	2314      	movs	r3, #20
   1171c:	18fb      	adds	r3, r7, r3
   1171e:	2200      	movs	r2, #0
   11720:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11722:	2314      	movs	r3, #20
   11724:	18fb      	adds	r3, r7, r3
   11726:	68f8      	ldr	r0, [r7, #12]
   11728:	466a      	mov	r2, sp
   1172a:	68d9      	ldr	r1, [r3, #12]
   1172c:	6011      	str	r1, [r2, #0]
   1172e:	6819      	ldr	r1, [r3, #0]
   11730:	685a      	ldr	r2, [r3, #4]
   11732:	689b      	ldr	r3, [r3, #8]
   11734:	4c0d      	ldr	r4, [pc, #52]	; (1176c <at25dfx_chip_erase_block+0xf0>)
   11736:	47a0      	blx	r4

	status = _at25dfx_chip_get_nonbusy_status(chip);
   11738:	2327      	movs	r3, #39	; 0x27
   1173a:	18fc      	adds	r4, r7, r3
   1173c:	68fb      	ldr	r3, [r7, #12]
   1173e:	0018      	movs	r0, r3
   11740:	4b0b      	ldr	r3, [pc, #44]	; (11770 <at25dfx_chip_erase_block+0xf4>)
   11742:	4798      	blx	r3
   11744:	0003      	movs	r3, r0
   11746:	7023      	strb	r3, [r4, #0]

	_at25dfx_spi_unlock(chip->spi);
   11748:	68fb      	ldr	r3, [r7, #12]
   1174a:	681b      	ldr	r3, [r3, #0]
   1174c:	0018      	movs	r0, r3
   1174e:	4b09      	ldr	r3, [pc, #36]	; (11774 <at25dfx_chip_erase_block+0xf8>)
   11750:	4798      	blx	r3

	return status;
   11752:	2327      	movs	r3, #39	; 0x27
   11754:	18fb      	adds	r3, r7, r3
   11756:	781b      	ldrb	r3, [r3, #0]
}
   11758:	0018      	movs	r0, r3
   1175a:	46bd      	mov	sp, r7
   1175c:	b00b      	add	sp, #44	; 0x2c
   1175e:	bd90      	pop	{r4, r7, pc}
   11760:	00010f55 	.word	0x00010f55
   11764:	00010d59 	.word	0x00010d59
   11768:	0001131d 	.word	0x0001131d
   1176c:	000110f5 	.word	0x000110f5
   11770:	000111f9 	.word	0x000111f9
   11774:	00010da1 	.word	0x00010da1

00011778 <at25dfx_chip_set_global_sector_protect>:
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_set_global_sector_protect(
		struct at25dfx_chip_module *chip, bool protect)
{
   11778:	b590      	push	{r4, r7, lr}
   1177a:	b08b      	sub	sp, #44	; 0x2c
   1177c:	af02      	add	r7, sp, #8
   1177e:	6078      	str	r0, [r7, #4]
   11780:	000a      	movs	r2, r1
   11782:	1cfb      	adds	r3, r7, #3
   11784:	701a      	strb	r2, [r3, #0]
	struct at25dfx_command cmd;
	uint8_t temp_data;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
   11786:	687b      	ldr	r3, [r7, #4]
   11788:	681b      	ldr	r3, [r3, #0]
   1178a:	221f      	movs	r2, #31
   1178c:	18bc      	adds	r4, r7, r2
   1178e:	0018      	movs	r0, r3
   11790:	4b22      	ldr	r3, [pc, #136]	; (1181c <at25dfx_chip_set_global_sector_protect+0xa4>)
   11792:	4798      	blx	r3
   11794:	0003      	movs	r3, r0
   11796:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11798:	231f      	movs	r3, #31
   1179a:	18fb      	adds	r3, r7, r3
   1179c:	781b      	ldrb	r3, [r3, #0]
   1179e:	2b05      	cmp	r3, #5
   117a0:	d103      	bne.n	117aa <at25dfx_chip_set_global_sector_protect+0x32>
		return status;
   117a2:	231f      	movs	r3, #31
   117a4:	18fb      	adds	r3, r7, r3
   117a6:	781b      	ldrb	r3, [r3, #0]
   117a8:	e033      	b.n	11812 <at25dfx_chip_set_global_sector_protect+0x9a>
	}

	_at25dfx_chip_enable_write(chip);
   117aa:	687b      	ldr	r3, [r7, #4]
   117ac:	0018      	movs	r0, r3
   117ae:	4b1c      	ldr	r3, [pc, #112]	; (11820 <at25dfx_chip_set_global_sector_protect+0xa8>)
   117b0:	4798      	blx	r3

	temp_data = protect ? AT25DFX_STATUS_GLOBAL_PROTECT : 0;
   117b2:	1cfb      	adds	r3, r7, #3
   117b4:	781b      	ldrb	r3, [r3, #0]
   117b6:	2b00      	cmp	r3, #0
   117b8:	d001      	beq.n	117be <at25dfx_chip_set_global_sector_protect+0x46>
   117ba:	223c      	movs	r2, #60	; 0x3c
   117bc:	e000      	b.n	117c0 <at25dfx_chip_set_global_sector_protect+0x48>
   117be:	2200      	movs	r2, #0
   117c0:	230b      	movs	r3, #11
   117c2:	18fb      	adds	r3, r7, r3
   117c4:	701a      	strb	r2, [r3, #0]
	cmd.opcode = AT25DFX_COMMAND_WRITE_STATUS;
   117c6:	230c      	movs	r3, #12
   117c8:	18fb      	adds	r3, r7, r3
   117ca:	2201      	movs	r2, #1
   117cc:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   117ce:	230c      	movs	r3, #12
   117d0:	18fb      	adds	r3, r7, r3
   117d2:	2201      	movs	r2, #1
   117d4:	705a      	strb	r2, [r3, #1]
	cmd.length = 1;
   117d6:	230c      	movs	r3, #12
   117d8:	18fb      	adds	r3, r7, r3
   117da:	2201      	movs	r2, #1
   117dc:	819a      	strh	r2, [r3, #12]
	cmd.data.tx = &temp_data;
   117de:	230c      	movs	r3, #12
   117e0:	18fb      	adds	r3, r7, r3
   117e2:	220b      	movs	r2, #11
   117e4:	18ba      	adds	r2, r7, r2
   117e6:	609a      	str	r2, [r3, #8]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   117e8:	230c      	movs	r3, #12
   117ea:	18fb      	adds	r3, r7, r3
   117ec:	2200      	movs	r2, #0
   117ee:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   117f0:	230c      	movs	r3, #12
   117f2:	18fb      	adds	r3, r7, r3
   117f4:	6878      	ldr	r0, [r7, #4]
   117f6:	466a      	mov	r2, sp
   117f8:	68d9      	ldr	r1, [r3, #12]
   117fa:	6011      	str	r1, [r2, #0]
   117fc:	6819      	ldr	r1, [r3, #0]
   117fe:	685a      	ldr	r2, [r3, #4]
   11800:	689b      	ldr	r3, [r3, #8]
   11802:	4c08      	ldr	r4, [pc, #32]	; (11824 <at25dfx_chip_set_global_sector_protect+0xac>)
   11804:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   11806:	687b      	ldr	r3, [r7, #4]
   11808:	681b      	ldr	r3, [r3, #0]
   1180a:	0018      	movs	r0, r3
   1180c:	4b06      	ldr	r3, [pc, #24]	; (11828 <at25dfx_chip_set_global_sector_protect+0xb0>)
   1180e:	4798      	blx	r3

	return STATUS_OK;
   11810:	2300      	movs	r3, #0
}
   11812:	0018      	movs	r0, r3
   11814:	46bd      	mov	sp, r7
   11816:	b009      	add	sp, #36	; 0x24
   11818:	bd90      	pop	{r4, r7, pc}
   1181a:	46c0      	nop			; (mov r8, r8)
   1181c:	00010d59 	.word	0x00010d59
   11820:	0001131d 	.word	0x0001131d
   11824:	000110f5 	.word	0x000110f5
   11828:	00010da1 	.word	0x00010da1

0001182c <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
   1182c:	b590      	push	{r4, r7, lr}
   1182e:	b08b      	sub	sp, #44	; 0x2c
   11830:	af02      	add	r7, sp, #8
   11832:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
   11834:	687b      	ldr	r3, [r7, #4]
   11836:	681b      	ldr	r3, [r3, #0]
   11838:	221f      	movs	r2, #31
   1183a:	18bc      	adds	r4, r7, r2
   1183c:	0018      	movs	r0, r3
   1183e:	4b1b      	ldr	r3, [pc, #108]	; (118ac <at25dfx_chip_sleep+0x80>)
   11840:	4798      	blx	r3
   11842:	0003      	movs	r3, r0
   11844:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11846:	231f      	movs	r3, #31
   11848:	18fb      	adds	r3, r7, r3
   1184a:	781b      	ldrb	r3, [r3, #0]
   1184c:	2b05      	cmp	r3, #5
   1184e:	d103      	bne.n	11858 <at25dfx_chip_sleep+0x2c>
		return status;
   11850:	231f      	movs	r3, #31
   11852:	18fb      	adds	r3, r7, r3
   11854:	781b      	ldrb	r3, [r3, #0]
   11856:	e024      	b.n	118a2 <at25dfx_chip_sleep+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_SLEEP;
   11858:	230c      	movs	r3, #12
   1185a:	18fb      	adds	r3, r7, r3
   1185c:	22b9      	movs	r2, #185	; 0xb9
   1185e:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   11860:	230c      	movs	r3, #12
   11862:	18fb      	adds	r3, r7, r3
   11864:	2201      	movs	r2, #1
   11866:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
   11868:	230c      	movs	r3, #12
   1186a:	18fb      	adds	r3, r7, r3
   1186c:	2200      	movs	r2, #0
   1186e:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   11870:	230c      	movs	r3, #12
   11872:	18fb      	adds	r3, r7, r3
   11874:	2200      	movs	r2, #0
   11876:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
   11878:	230c      	movs	r3, #12
   1187a:	18fb      	adds	r3, r7, r3
   1187c:	2200      	movs	r2, #0
   1187e:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11880:	230c      	movs	r3, #12
   11882:	18fb      	adds	r3, r7, r3
   11884:	6878      	ldr	r0, [r7, #4]
   11886:	466a      	mov	r2, sp
   11888:	68d9      	ldr	r1, [r3, #12]
   1188a:	6011      	str	r1, [r2, #0]
   1188c:	6819      	ldr	r1, [r3, #0]
   1188e:	685a      	ldr	r2, [r3, #4]
   11890:	689b      	ldr	r3, [r3, #8]
   11892:	4c07      	ldr	r4, [pc, #28]	; (118b0 <at25dfx_chip_sleep+0x84>)
   11894:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   11896:	687b      	ldr	r3, [r7, #4]
   11898:	681b      	ldr	r3, [r3, #0]
   1189a:	0018      	movs	r0, r3
   1189c:	4b05      	ldr	r3, [pc, #20]	; (118b4 <at25dfx_chip_sleep+0x88>)
   1189e:	4798      	blx	r3

	return STATUS_OK;
   118a0:	2300      	movs	r3, #0
}
   118a2:	0018      	movs	r0, r3
   118a4:	46bd      	mov	sp, r7
   118a6:	b009      	add	sp, #36	; 0x24
   118a8:	bd90      	pop	{r4, r7, pc}
   118aa:	46c0      	nop			; (mov r8, r8)
   118ac:	00010d59 	.word	0x00010d59
   118b0:	000110f5 	.word	0x000110f5
   118b4:	00010da1 	.word	0x00010da1

000118b8 <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
   118b8:	b590      	push	{r4, r7, lr}
   118ba:	b08b      	sub	sp, #44	; 0x2c
   118bc:	af02      	add	r7, sp, #8
   118be:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
   118c0:	687b      	ldr	r3, [r7, #4]
   118c2:	681b      	ldr	r3, [r3, #0]
   118c4:	221f      	movs	r2, #31
   118c6:	18bc      	adds	r4, r7, r2
   118c8:	0018      	movs	r0, r3
   118ca:	4b1b      	ldr	r3, [pc, #108]	; (11938 <at25dfx_chip_wake+0x80>)
   118cc:	4798      	blx	r3
   118ce:	0003      	movs	r3, r0
   118d0:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   118d2:	231f      	movs	r3, #31
   118d4:	18fb      	adds	r3, r7, r3
   118d6:	781b      	ldrb	r3, [r3, #0]
   118d8:	2b05      	cmp	r3, #5
   118da:	d103      	bne.n	118e4 <at25dfx_chip_wake+0x2c>
		return status;
   118dc:	231f      	movs	r3, #31
   118de:	18fb      	adds	r3, r7, r3
   118e0:	781b      	ldrb	r3, [r3, #0]
   118e2:	e024      	b.n	1192e <at25dfx_chip_wake+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_WAKE;
   118e4:	230c      	movs	r3, #12
   118e6:	18fb      	adds	r3, r7, r3
   118e8:	22ab      	movs	r2, #171	; 0xab
   118ea:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   118ec:	230c      	movs	r3, #12
   118ee:	18fb      	adds	r3, r7, r3
   118f0:	2201      	movs	r2, #1
   118f2:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
   118f4:	230c      	movs	r3, #12
   118f6:	18fb      	adds	r3, r7, r3
   118f8:	2200      	movs	r2, #0
   118fa:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   118fc:	230c      	movs	r3, #12
   118fe:	18fb      	adds	r3, r7, r3
   11900:	2200      	movs	r2, #0
   11902:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
   11904:	230c      	movs	r3, #12
   11906:	18fb      	adds	r3, r7, r3
   11908:	2200      	movs	r2, #0
   1190a:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   1190c:	230c      	movs	r3, #12
   1190e:	18fb      	adds	r3, r7, r3
   11910:	6878      	ldr	r0, [r7, #4]
   11912:	466a      	mov	r2, sp
   11914:	68d9      	ldr	r1, [r3, #12]
   11916:	6011      	str	r1, [r2, #0]
   11918:	6819      	ldr	r1, [r3, #0]
   1191a:	685a      	ldr	r2, [r3, #4]
   1191c:	689b      	ldr	r3, [r3, #8]
   1191e:	4c07      	ldr	r4, [pc, #28]	; (1193c <at25dfx_chip_wake+0x84>)
   11920:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   11922:	687b      	ldr	r3, [r7, #4]
   11924:	681b      	ldr	r3, [r3, #0]
   11926:	0018      	movs	r0, r3
   11928:	4b05      	ldr	r3, [pc, #20]	; (11940 <at25dfx_chip_wake+0x88>)
   1192a:	4798      	blx	r3

	return STATUS_OK;
   1192c:	2300      	movs	r3, #0
   1192e:	0018      	movs	r0, r3
   11930:	46bd      	mov	sp, r7
   11932:	b009      	add	sp, #36	; 0x24
   11934:	bd90      	pop	{r4, r7, pc}
   11936:	46c0      	nop			; (mov r8, r8)
   11938:	00010d59 	.word	0x00010d59
   1193c:	000110f5 	.word	0x000110f5
   11940:	00010da1 	.word	0x00010da1

00011944 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
   11944:	b580      	push	{r7, lr}
   11946:	b082      	sub	sp, #8
   11948:	af00      	add	r7, sp, #0
   1194a:	6078      	str	r0, [r7, #4]
	if (n > 0) {
   1194c:	687b      	ldr	r3, [r7, #4]
   1194e:	2b00      	cmp	r3, #0
   11950:	d00c      	beq.n	1196c <delay_cycles+0x28>
		SysTick->LOAD = n;
   11952:	4b08      	ldr	r3, [pc, #32]	; (11974 <delay_cycles+0x30>)
   11954:	687a      	ldr	r2, [r7, #4]
   11956:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
   11958:	4b06      	ldr	r3, [pc, #24]	; (11974 <delay_cycles+0x30>)
   1195a:	2200      	movs	r2, #0
   1195c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
   1195e:	46c0      	nop			; (mov r8, r8)
   11960:	4b04      	ldr	r3, [pc, #16]	; (11974 <delay_cycles+0x30>)
   11962:	681a      	ldr	r2, [r3, #0]
   11964:	2380      	movs	r3, #128	; 0x80
   11966:	025b      	lsls	r3, r3, #9
   11968:	4013      	ands	r3, r2
   1196a:	d0f9      	beq.n	11960 <delay_cycles+0x1c>
		};
	}
}
   1196c:	46c0      	nop			; (mov r8, r8)
   1196e:	46bd      	mov	sp, r7
   11970:	b002      	add	sp, #8
   11972:	bd80      	pop	{r7, pc}
   11974:	e000e010 	.word	0xe000e010

00011978 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
   11978:	b580      	push	{r7, lr}
   1197a:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
   1197c:	2000      	movs	r0, #0
   1197e:	4b0f      	ldr	r3, [pc, #60]	; (119bc <delay_init+0x44>)
   11980:	4798      	blx	r3
   11982:	0002      	movs	r2, r0
   11984:	4b0e      	ldr	r3, [pc, #56]	; (119c0 <delay_init+0x48>)
   11986:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
   11988:	4b0d      	ldr	r3, [pc, #52]	; (119c0 <delay_init+0x48>)
   1198a:	6818      	ldr	r0, [r3, #0]
   1198c:	4b0d      	ldr	r3, [pc, #52]	; (119c4 <delay_init+0x4c>)
   1198e:	22fa      	movs	r2, #250	; 0xfa
   11990:	0091      	lsls	r1, r2, #2
   11992:	4798      	blx	r3
   11994:	0003      	movs	r3, r0
   11996:	001a      	movs	r2, r3
   11998:	4b09      	ldr	r3, [pc, #36]	; (119c0 <delay_init+0x48>)
   1199a:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
   1199c:	4b08      	ldr	r3, [pc, #32]	; (119c0 <delay_init+0x48>)
   1199e:	6818      	ldr	r0, [r3, #0]
   119a0:	4b08      	ldr	r3, [pc, #32]	; (119c4 <delay_init+0x4c>)
   119a2:	22fa      	movs	r2, #250	; 0xfa
   119a4:	0091      	lsls	r1, r2, #2
   119a6:	4798      	blx	r3
   119a8:	0003      	movs	r3, r0
   119aa:	001a      	movs	r2, r3
   119ac:	4b06      	ldr	r3, [pc, #24]	; (119c8 <delay_init+0x50>)
   119ae:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
   119b0:	4b06      	ldr	r3, [pc, #24]	; (119cc <delay_init+0x54>)
   119b2:	2205      	movs	r2, #5
   119b4:	601a      	str	r2, [r3, #0]
}
   119b6:	46c0      	nop			; (mov r8, r8)
   119b8:	46bd      	mov	sp, r7
   119ba:	bd80      	pop	{r7, pc}
   119bc:	00014ebd 	.word	0x00014ebd
   119c0:	20000010 	.word	0x20000010
   119c4:	000165f5 	.word	0x000165f5
   119c8:	20000014 	.word	0x20000014
   119cc:	e000e010 	.word	0xe000e010

000119d0 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
   119d0:	b580      	push	{r7, lr}
   119d2:	b082      	sub	sp, #8
   119d4:	af00      	add	r7, sp, #0
   119d6:	6078      	str	r0, [r7, #4]
	while (n--) {
   119d8:	e004      	b.n	119e4 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
   119da:	4b07      	ldr	r3, [pc, #28]	; (119f8 <delay_cycles_ms+0x28>)
   119dc:	681b      	ldr	r3, [r3, #0]
   119de:	0018      	movs	r0, r3
   119e0:	4b06      	ldr	r3, [pc, #24]	; (119fc <delay_cycles_ms+0x2c>)
   119e2:	4798      	blx	r3
	while (n--) {
   119e4:	687b      	ldr	r3, [r7, #4]
   119e6:	1e5a      	subs	r2, r3, #1
   119e8:	607a      	str	r2, [r7, #4]
   119ea:	2b00      	cmp	r3, #0
   119ec:	d1f5      	bne.n	119da <delay_cycles_ms+0xa>
	}
}
   119ee:	46c0      	nop			; (mov r8, r8)
   119f0:	46bd      	mov	sp, r7
   119f2:	b002      	add	sp, #8
   119f4:	bd80      	pop	{r7, pc}
   119f6:	46c0      	nop			; (mov r8, r8)
   119f8:	20000010 	.word	0x20000010
   119fc:	00011945 	.word	0x00011945

00011a00 <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
   11a00:	b580      	push	{r7, lr}
   11a02:	b082      	sub	sp, #8
   11a04:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11a06:	4b07      	ldr	r3, [pc, #28]	; (11a24 <nvm_is_ready+0x24>)
   11a08:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
   11a0a:	687b      	ldr	r3, [r7, #4]
   11a0c:	7d1b      	ldrb	r3, [r3, #20]
   11a0e:	b2db      	uxtb	r3, r3
   11a10:	001a      	movs	r2, r3
   11a12:	2301      	movs	r3, #1
   11a14:	4013      	ands	r3, r2
   11a16:	1e5a      	subs	r2, r3, #1
   11a18:	4193      	sbcs	r3, r2
   11a1a:	b2db      	uxtb	r3, r3
}
   11a1c:	0018      	movs	r0, r3
   11a1e:	46bd      	mov	sp, r7
   11a20:	b002      	add	sp, #8
   11a22:	bd80      	pop	{r7, pc}
   11a24:	41004000 	.word	0x41004000

00011a28 <system_apb_clock_set_mask>:
{
   11a28:	b580      	push	{r7, lr}
   11a2a:	b082      	sub	sp, #8
   11a2c:	af00      	add	r7, sp, #0
   11a2e:	0002      	movs	r2, r0
   11a30:	6039      	str	r1, [r7, #0]
   11a32:	1dfb      	adds	r3, r7, #7
   11a34:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   11a36:	1dfb      	adds	r3, r7, #7
   11a38:	781b      	ldrb	r3, [r3, #0]
   11a3a:	2b01      	cmp	r3, #1
   11a3c:	d00a      	beq.n	11a54 <system_apb_clock_set_mask+0x2c>
   11a3e:	2b02      	cmp	r3, #2
   11a40:	d00f      	beq.n	11a62 <system_apb_clock_set_mask+0x3a>
   11a42:	2b00      	cmp	r3, #0
   11a44:	d114      	bne.n	11a70 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   11a46:	4b0e      	ldr	r3, [pc, #56]	; (11a80 <system_apb_clock_set_mask+0x58>)
   11a48:	4a0d      	ldr	r2, [pc, #52]	; (11a80 <system_apb_clock_set_mask+0x58>)
   11a4a:	6991      	ldr	r1, [r2, #24]
   11a4c:	683a      	ldr	r2, [r7, #0]
   11a4e:	430a      	orrs	r2, r1
   11a50:	619a      	str	r2, [r3, #24]
			break;
   11a52:	e00f      	b.n	11a74 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   11a54:	4b0a      	ldr	r3, [pc, #40]	; (11a80 <system_apb_clock_set_mask+0x58>)
   11a56:	4a0a      	ldr	r2, [pc, #40]	; (11a80 <system_apb_clock_set_mask+0x58>)
   11a58:	69d1      	ldr	r1, [r2, #28]
   11a5a:	683a      	ldr	r2, [r7, #0]
   11a5c:	430a      	orrs	r2, r1
   11a5e:	61da      	str	r2, [r3, #28]
			break;
   11a60:	e008      	b.n	11a74 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   11a62:	4b07      	ldr	r3, [pc, #28]	; (11a80 <system_apb_clock_set_mask+0x58>)
   11a64:	4a06      	ldr	r2, [pc, #24]	; (11a80 <system_apb_clock_set_mask+0x58>)
   11a66:	6a11      	ldr	r1, [r2, #32]
   11a68:	683a      	ldr	r2, [r7, #0]
   11a6a:	430a      	orrs	r2, r1
   11a6c:	621a      	str	r2, [r3, #32]
			break;
   11a6e:	e001      	b.n	11a74 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   11a70:	2317      	movs	r3, #23
   11a72:	e000      	b.n	11a76 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   11a74:	2300      	movs	r3, #0
}
   11a76:	0018      	movs	r0, r3
   11a78:	46bd      	mov	sp, r7
   11a7a:	b002      	add	sp, #8
   11a7c:	bd80      	pop	{r7, pc}
   11a7e:	46c0      	nop			; (mov r8, r8)
   11a80:	40000400 	.word	0x40000400

00011a84 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
   11a84:	b580      	push	{r7, lr}
   11a86:	b084      	sub	sp, #16
   11a88:	af00      	add	r7, sp, #0
   11a8a:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11a8c:	4b2f      	ldr	r3, [pc, #188]	; (11b4c <nvm_set_config+0xc8>)
   11a8e:	60fb      	str	r3, [r7, #12]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL);
#else
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
   11a90:	2104      	movs	r1, #4
   11a92:	2001      	movs	r0, #1
   11a94:	4b2e      	ldr	r3, [pc, #184]	; (11b50 <nvm_set_config+0xcc>)
   11a96:	4798      	blx	r3
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11a98:	68fb      	ldr	r3, [r7, #12]
   11a9a:	2220      	movs	r2, #32
   11a9c:	32ff      	adds	r2, #255	; 0xff
   11a9e:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11aa0:	4b2c      	ldr	r3, [pc, #176]	; (11b54 <nvm_set_config+0xd0>)
   11aa2:	4798      	blx	r3
   11aa4:	0003      	movs	r3, r0
   11aa6:	001a      	movs	r2, r3
   11aa8:	2301      	movs	r3, #1
   11aaa:	4053      	eors	r3, r2
   11aac:	b2db      	uxtb	r3, r3
   11aae:	2b00      	cmp	r3, #0
   11ab0:	d001      	beq.n	11ab6 <nvm_set_config+0x32>
		return STATUS_BUSY;
   11ab2:	2305      	movs	r3, #5
   11ab4:	e045      	b.n	11b42 <nvm_set_config+0xbe>
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
   11ab6:	687b      	ldr	r3, [r7, #4]
   11ab8:	781b      	ldrb	r3, [r3, #0]
   11aba:	021b      	lsls	r3, r3, #8
   11abc:	001a      	movs	r2, r3
   11abe:	23c0      	movs	r3, #192	; 0xc0
   11ac0:	009b      	lsls	r3, r3, #2
   11ac2:	401a      	ands	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
   11ac4:	687b      	ldr	r3, [r7, #4]
   11ac6:	785b      	ldrb	r3, [r3, #1]
   11ac8:	01db      	lsls	r3, r3, #7
   11aca:	0019      	movs	r1, r3
   11acc:	23ff      	movs	r3, #255	; 0xff
   11ace:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
   11ad0:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
   11ad2:	687b      	ldr	r3, [r7, #4]
   11ad4:	789b      	ldrb	r3, [r3, #2]
   11ad6:	005b      	lsls	r3, r3, #1
   11ad8:	0019      	movs	r1, r3
   11ada:	231e      	movs	r3, #30
   11adc:	400b      	ands	r3, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
   11ade:	431a      	orrs	r2, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
   11ae0:	687b      	ldr	r3, [r7, #4]
   11ae2:	78db      	ldrb	r3, [r3, #3]
   11ae4:	049b      	lsls	r3, r3, #18
   11ae6:	0019      	movs	r1, r3
   11ae8:	2380      	movs	r3, #128	; 0x80
   11aea:	02db      	lsls	r3, r3, #11
   11aec:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
   11aee:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
   11af0:	687b      	ldr	r3, [r7, #4]
   11af2:	791b      	ldrb	r3, [r3, #4]
   11af4:	041b      	lsls	r3, r3, #16
   11af6:	0019      	movs	r1, r3
   11af8:	23c0      	movs	r3, #192	; 0xc0
   11afa:	029b      	lsls	r3, r3, #10
   11afc:	400b      	ands	r3, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
   11afe:	431a      	orrs	r2, r3
	nvm_module->CTRLB.reg =
   11b00:	68fb      	ldr	r3, [r7, #12]
   11b02:	605a      	str	r2, [r3, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
   11b04:	68fb      	ldr	r3, [r7, #12]
   11b06:	689b      	ldr	r3, [r3, #8]
   11b08:	035b      	lsls	r3, r3, #13
   11b0a:	0f5b      	lsrs	r3, r3, #29
   11b0c:	b2db      	uxtb	r3, r3
   11b0e:	001a      	movs	r2, r3
   11b10:	2308      	movs	r3, #8
   11b12:	4093      	lsls	r3, r2
   11b14:	b29a      	uxth	r2, r3
   11b16:	4b10      	ldr	r3, [pc, #64]	; (11b58 <nvm_set_config+0xd4>)
   11b18:	801a      	strh	r2, [r3, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
   11b1a:	68fb      	ldr	r3, [r7, #12]
   11b1c:	689b      	ldr	r3, [r3, #8]
   11b1e:	b29a      	uxth	r2, r3
   11b20:	4b0d      	ldr	r3, [pc, #52]	; (11b58 <nvm_set_config+0xd4>)
   11b22:	805a      	strh	r2, [r3, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
   11b24:	687b      	ldr	r3, [r7, #4]
   11b26:	785a      	ldrb	r2, [r3, #1]
   11b28:	4b0b      	ldr	r3, [pc, #44]	; (11b58 <nvm_set_config+0xd4>)
   11b2a:	711a      	strb	r2, [r3, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
   11b2c:	68fb      	ldr	r3, [r7, #12]
   11b2e:	8b1b      	ldrh	r3, [r3, #24]
   11b30:	b29b      	uxth	r3, r3
   11b32:	001a      	movs	r2, r3
   11b34:	2380      	movs	r3, #128	; 0x80
   11b36:	005b      	lsls	r3, r3, #1
   11b38:	4013      	ands	r3, r2
   11b3a:	d001      	beq.n	11b40 <nvm_set_config+0xbc>
		return STATUS_ERR_IO;
   11b3c:	2310      	movs	r3, #16
   11b3e:	e000      	b.n	11b42 <nvm_set_config+0xbe>
	}

	return STATUS_OK;
   11b40:	2300      	movs	r3, #0
}
   11b42:	0018      	movs	r0, r3
   11b44:	46bd      	mov	sp, r7
   11b46:	b004      	add	sp, #16
   11b48:	bd80      	pop	{r7, pc}
   11b4a:	46c0      	nop			; (mov r8, r8)
   11b4c:	41004000 	.word	0x41004000
   11b50:	00011a29 	.word	0x00011a29
   11b54:	00011a01 	.word	0x00011a01
   11b58:	20000248 	.word	0x20000248

00011b5c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
   11b5c:	b580      	push	{r7, lr}
   11b5e:	b086      	sub	sp, #24
   11b60:	af00      	add	r7, sp, #0
   11b62:	60b9      	str	r1, [r7, #8]
   11b64:	607a      	str	r2, [r7, #4]
   11b66:	230f      	movs	r3, #15
   11b68:	18fb      	adds	r3, r7, r3
   11b6a:	1c02      	adds	r2, r0, #0
   11b6c:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
   11b6e:	4b3a      	ldr	r3, [pc, #232]	; (11c58 <nvm_execute_command+0xfc>)
   11b70:	881b      	ldrh	r3, [r3, #0]
   11b72:	001a      	movs	r2, r3
   11b74:	4b38      	ldr	r3, [pc, #224]	; (11c58 <nvm_execute_command+0xfc>)
   11b76:	885b      	ldrh	r3, [r3, #2]
   11b78:	435a      	muls	r2, r3
   11b7a:	68bb      	ldr	r3, [r7, #8]
   11b7c:	429a      	cmp	r2, r3
   11b7e:	d209      	bcs.n	11b94 <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
   11b80:	68bb      	ldr	r3, [r7, #8]
   11b82:	4a36      	ldr	r2, [pc, #216]	; (11c5c <nvm_execute_command+0x100>)
   11b84:	4293      	cmp	r3, r2
   11b86:	d903      	bls.n	11b90 <nvm_execute_command+0x34>
   11b88:	68bb      	ldr	r3, [r7, #8]
   11b8a:	4a35      	ldr	r2, [pc, #212]	; (11c60 <nvm_execute_command+0x104>)
   11b8c:	4293      	cmp	r3, r2
   11b8e:	d901      	bls.n	11b94 <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
   11b90:	2318      	movs	r3, #24
   11b92:	e05c      	b.n	11c4e <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11b94:	4b33      	ldr	r3, [pc, #204]	; (11c64 <nvm_execute_command+0x108>)
   11b96:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
   11b98:	697b      	ldr	r3, [r7, #20]
   11b9a:	685b      	ldr	r3, [r3, #4]
   11b9c:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
   11b9e:	693b      	ldr	r3, [r7, #16]
   11ba0:	2280      	movs	r2, #128	; 0x80
   11ba2:	02d2      	lsls	r2, r2, #11
   11ba4:	431a      	orrs	r2, r3
   11ba6:	697b      	ldr	r3, [r7, #20]
   11ba8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11baa:	697b      	ldr	r3, [r7, #20]
   11bac:	2220      	movs	r2, #32
   11bae:	32ff      	adds	r2, #255	; 0xff
   11bb0:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11bb2:	4b2d      	ldr	r3, [pc, #180]	; (11c68 <nvm_execute_command+0x10c>)
   11bb4:	4798      	blx	r3
   11bb6:	0003      	movs	r3, r0
   11bb8:	001a      	movs	r2, r3
   11bba:	2301      	movs	r3, #1
   11bbc:	4053      	eors	r3, r2
   11bbe:	b2db      	uxtb	r3, r3
   11bc0:	2b00      	cmp	r3, #0
   11bc2:	d004      	beq.n	11bce <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
   11bc4:	697b      	ldr	r3, [r7, #20]
   11bc6:	693a      	ldr	r2, [r7, #16]
   11bc8:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
   11bca:	2305      	movs	r3, #5
   11bcc:	e03f      	b.n	11c4e <nvm_execute_command+0xf2>
	}

	switch (command) {
   11bce:	230f      	movs	r3, #15
   11bd0:	18fb      	adds	r3, r7, r3
   11bd2:	781b      	ldrb	r3, [r3, #0]
   11bd4:	2b45      	cmp	r3, #69	; 0x45
   11bd6:	d81d      	bhi.n	11c14 <nvm_execute_command+0xb8>
   11bd8:	009a      	lsls	r2, r3, #2
   11bda:	4b24      	ldr	r3, [pc, #144]	; (11c6c <nvm_execute_command+0x110>)
   11bdc:	18d3      	adds	r3, r2, r3
   11bde:	681b      	ldr	r3, [r3, #0]
   11be0:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
   11be2:	697b      	ldr	r3, [r7, #20]
   11be4:	8b1b      	ldrh	r3, [r3, #24]
   11be6:	b29b      	uxth	r3, r3
   11be8:	001a      	movs	r2, r3
   11bea:	2380      	movs	r3, #128	; 0x80
   11bec:	005b      	lsls	r3, r3, #1
   11bee:	4013      	ands	r3, r2
   11bf0:	d004      	beq.n	11bfc <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
   11bf2:	697b      	ldr	r3, [r7, #20]
   11bf4:	693a      	ldr	r2, [r7, #16]
   11bf6:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
   11bf8:	2310      	movs	r3, #16
   11bfa:	e028      	b.n	11c4e <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
   11bfc:	68bb      	ldr	r3, [r7, #8]
   11bfe:	089b      	lsrs	r3, r3, #2
   11c00:	005a      	lsls	r2, r3, #1
   11c02:	697b      	ldr	r3, [r7, #20]
   11c04:	61da      	str	r2, [r3, #28]
			break;
   11c06:	e00b      	b.n	11c20 <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
   11c08:	68bb      	ldr	r3, [r7, #8]
   11c0a:	089b      	lsrs	r3, r3, #2
   11c0c:	005a      	lsls	r2, r3, #1
   11c0e:	697b      	ldr	r3, [r7, #20]
   11c10:	61da      	str	r2, [r3, #28]
			break;
   11c12:	e005      	b.n	11c20 <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
   11c14:	697b      	ldr	r3, [r7, #20]
   11c16:	693a      	ldr	r2, [r7, #16]
   11c18:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
   11c1a:	2317      	movs	r3, #23
   11c1c:	e017      	b.n	11c4e <nvm_execute_command+0xf2>
			break;
   11c1e:	46c0      	nop			; (mov r8, r8)
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
   11c20:	230f      	movs	r3, #15
   11c22:	18fb      	adds	r3, r7, r3
   11c24:	781b      	ldrb	r3, [r3, #0]
   11c26:	b29b      	uxth	r3, r3
   11c28:	4a11      	ldr	r2, [pc, #68]	; (11c70 <nvm_execute_command+0x114>)
   11c2a:	4313      	orrs	r3, r2
   11c2c:	b29a      	uxth	r2, r3
   11c2e:	697b      	ldr	r3, [r7, #20]
   11c30:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
   11c32:	46c0      	nop			; (mov r8, r8)
   11c34:	4b0c      	ldr	r3, [pc, #48]	; (11c68 <nvm_execute_command+0x10c>)
   11c36:	4798      	blx	r3
   11c38:	0003      	movs	r3, r0
   11c3a:	001a      	movs	r2, r3
   11c3c:	2301      	movs	r3, #1
   11c3e:	4053      	eors	r3, r2
   11c40:	b2db      	uxtb	r3, r3
   11c42:	2b00      	cmp	r3, #0
   11c44:	d1f6      	bne.n	11c34 <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
   11c46:	697b      	ldr	r3, [r7, #20]
   11c48:	693a      	ldr	r2, [r7, #16]
   11c4a:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
   11c4c:	2300      	movs	r3, #0
}
   11c4e:	0018      	movs	r0, r3
   11c50:	46bd      	mov	sp, r7
   11c52:	b006      	add	sp, #24
   11c54:	bd80      	pop	{r7, pc}
   11c56:	46c0      	nop			; (mov r8, r8)
   11c58:	20000248 	.word	0x20000248
   11c5c:	00803fff 	.word	0x00803fff
   11c60:	00806000 	.word	0x00806000
   11c64:	41004000 	.word	0x41004000
   11c68:	00011a01 	.word	0x00011a01
   11c6c:	000193bc 	.word	0x000193bc
   11c70:	ffffa500 	.word	0xffffa500

00011c74 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
   11c74:	b580      	push	{r7, lr}
   11c76:	b088      	sub	sp, #32
   11c78:	af00      	add	r7, sp, #0
   11c7a:	60f8      	str	r0, [r7, #12]
   11c7c:	60b9      	str	r1, [r7, #8]
   11c7e:	1dbb      	adds	r3, r7, #6
   11c80:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
   11c82:	4b4a      	ldr	r3, [pc, #296]	; (11dac <nvm_write_buffer+0x138>)
   11c84:	881b      	ldrh	r3, [r3, #0]
   11c86:	001a      	movs	r2, r3
   11c88:	4b48      	ldr	r3, [pc, #288]	; (11dac <nvm_write_buffer+0x138>)
   11c8a:	885b      	ldrh	r3, [r3, #2]
   11c8c:	435a      	muls	r2, r3
	if (destination_address >
   11c8e:	68fb      	ldr	r3, [r7, #12]
   11c90:	429a      	cmp	r2, r3
   11c92:	d201      	bcs.n	11c98 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
   11c94:	2318      	movs	r3, #24
   11c96:	e084      	b.n	11da2 <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
   11c98:	4b44      	ldr	r3, [pc, #272]	; (11dac <nvm_write_buffer+0x138>)
   11c9a:	881b      	ldrh	r3, [r3, #0]
   11c9c:	3b01      	subs	r3, #1
   11c9e:	001a      	movs	r2, r3
   11ca0:	68fb      	ldr	r3, [r7, #12]
   11ca2:	4013      	ands	r3, r2
   11ca4:	d001      	beq.n	11caa <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
   11ca6:	2318      	movs	r3, #24
   11ca8:	e07b      	b.n	11da2 <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
   11caa:	4b40      	ldr	r3, [pc, #256]	; (11dac <nvm_write_buffer+0x138>)
   11cac:	881b      	ldrh	r3, [r3, #0]
   11cae:	1dba      	adds	r2, r7, #6
   11cb0:	8812      	ldrh	r2, [r2, #0]
   11cb2:	429a      	cmp	r2, r3
   11cb4:	d901      	bls.n	11cba <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
   11cb6:	2317      	movs	r3, #23
   11cb8:	e073      	b.n	11da2 <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11cba:	4b3d      	ldr	r3, [pc, #244]	; (11db0 <nvm_write_buffer+0x13c>)
   11cbc:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11cbe:	4b3d      	ldr	r3, [pc, #244]	; (11db4 <nvm_write_buffer+0x140>)
   11cc0:	4798      	blx	r3
   11cc2:	0003      	movs	r3, r0
   11cc4:	001a      	movs	r2, r3
   11cc6:	2301      	movs	r3, #1
   11cc8:	4053      	eors	r3, r2
   11cca:	b2db      	uxtb	r3, r3
   11ccc:	2b00      	cmp	r3, #0
   11cce:	d001      	beq.n	11cd4 <nvm_write_buffer+0x60>
		return STATUS_BUSY;
   11cd0:	2305      	movs	r3, #5
   11cd2:	e066      	b.n	11da2 <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
   11cd4:	697b      	ldr	r3, [r7, #20]
   11cd6:	4a38      	ldr	r2, [pc, #224]	; (11db8 <nvm_write_buffer+0x144>)
   11cd8:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
   11cda:	46c0      	nop			; (mov r8, r8)
   11cdc:	4b35      	ldr	r3, [pc, #212]	; (11db4 <nvm_write_buffer+0x140>)
   11cde:	4798      	blx	r3
   11ce0:	0003      	movs	r3, r0
   11ce2:	001a      	movs	r2, r3
   11ce4:	2301      	movs	r3, #1
   11ce6:	4053      	eors	r3, r2
   11ce8:	b2db      	uxtb	r3, r3
   11cea:	2b00      	cmp	r3, #0
   11cec:	d1f6      	bne.n	11cdc <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11cee:	697b      	ldr	r3, [r7, #20]
   11cf0:	2220      	movs	r2, #32
   11cf2:	32ff      	adds	r2, #255	; 0xff
   11cf4:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
   11cf6:	68fb      	ldr	r3, [r7, #12]
   11cf8:	085b      	lsrs	r3, r3, #1
   11cfa:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
   11cfc:	231a      	movs	r3, #26
   11cfe:	18fb      	adds	r3, r7, r3
   11d00:	2200      	movs	r2, #0
   11d02:	801a      	strh	r2, [r3, #0]
   11d04:	e032      	b.n	11d6c <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
   11d06:	231a      	movs	r3, #26
   11d08:	18fb      	adds	r3, r7, r3
   11d0a:	881b      	ldrh	r3, [r3, #0]
   11d0c:	68ba      	ldr	r2, [r7, #8]
   11d0e:	18d3      	adds	r3, r2, r3
   11d10:	781a      	ldrb	r2, [r3, #0]
   11d12:	2318      	movs	r3, #24
   11d14:	18fb      	adds	r3, r7, r3
   11d16:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
   11d18:	231a      	movs	r3, #26
   11d1a:	18fb      	adds	r3, r7, r3
   11d1c:	881a      	ldrh	r2, [r3, #0]
   11d1e:	1dbb      	adds	r3, r7, #6
   11d20:	881b      	ldrh	r3, [r3, #0]
   11d22:	3b01      	subs	r3, #1
   11d24:	429a      	cmp	r2, r3
   11d26:	da11      	bge.n	11d4c <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
   11d28:	231a      	movs	r3, #26
   11d2a:	18fb      	adds	r3, r7, r3
   11d2c:	881b      	ldrh	r3, [r3, #0]
   11d2e:	3301      	adds	r3, #1
   11d30:	68ba      	ldr	r2, [r7, #8]
   11d32:	18d3      	adds	r3, r2, r3
   11d34:	781b      	ldrb	r3, [r3, #0]
   11d36:	021b      	lsls	r3, r3, #8
   11d38:	b21a      	sxth	r2, r3
   11d3a:	2318      	movs	r3, #24
   11d3c:	18fb      	adds	r3, r7, r3
   11d3e:	2100      	movs	r1, #0
   11d40:	5e5b      	ldrsh	r3, [r3, r1]
   11d42:	4313      	orrs	r3, r2
   11d44:	b21a      	sxth	r2, r3
   11d46:	2318      	movs	r3, #24
   11d48:	18fb      	adds	r3, r7, r3
   11d4a:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
   11d4c:	69fb      	ldr	r3, [r7, #28]
   11d4e:	1c5a      	adds	r2, r3, #1
   11d50:	61fa      	str	r2, [r7, #28]
   11d52:	005b      	lsls	r3, r3, #1
   11d54:	001a      	movs	r2, r3
   11d56:	2318      	movs	r3, #24
   11d58:	18fb      	adds	r3, r7, r3
   11d5a:	881b      	ldrh	r3, [r3, #0]
   11d5c:	8013      	strh	r3, [r2, #0]
	for (uint16_t i = 0; i < length; i += 2) {
   11d5e:	231a      	movs	r3, #26
   11d60:	18fb      	adds	r3, r7, r3
   11d62:	221a      	movs	r2, #26
   11d64:	18ba      	adds	r2, r7, r2
   11d66:	8812      	ldrh	r2, [r2, #0]
   11d68:	3202      	adds	r2, #2
   11d6a:	801a      	strh	r2, [r3, #0]
   11d6c:	231a      	movs	r3, #26
   11d6e:	18fa      	adds	r2, r7, r3
   11d70:	1dbb      	adds	r3, r7, #6
   11d72:	8812      	ldrh	r2, [r2, #0]
   11d74:	881b      	ldrh	r3, [r3, #0]
   11d76:	429a      	cmp	r2, r3
   11d78:	d3c5      	bcc.n	11d06 <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
   11d7a:	4b0c      	ldr	r3, [pc, #48]	; (11dac <nvm_write_buffer+0x138>)
   11d7c:	791b      	ldrb	r3, [r3, #4]
   11d7e:	2201      	movs	r2, #1
   11d80:	4053      	eors	r3, r2
   11d82:	b2db      	uxtb	r3, r3
   11d84:	2b00      	cmp	r3, #0
   11d86:	d00b      	beq.n	11da0 <nvm_write_buffer+0x12c>
   11d88:	1dbb      	adds	r3, r7, #6
   11d8a:	881b      	ldrh	r3, [r3, #0]
   11d8c:	2b3f      	cmp	r3, #63	; 0x3f
   11d8e:	d807      	bhi.n	11da0 <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
   11d90:	68fb      	ldr	r3, [r7, #12]
   11d92:	2200      	movs	r2, #0
   11d94:	0019      	movs	r1, r3
   11d96:	2004      	movs	r0, #4
   11d98:	4b08      	ldr	r3, [pc, #32]	; (11dbc <nvm_write_buffer+0x148>)
   11d9a:	4798      	blx	r3
   11d9c:	0003      	movs	r3, r0
   11d9e:	e000      	b.n	11da2 <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
   11da0:	2300      	movs	r3, #0
}
   11da2:	0018      	movs	r0, r3
   11da4:	46bd      	mov	sp, r7
   11da6:	b008      	add	sp, #32
   11da8:	bd80      	pop	{r7, pc}
   11daa:	46c0      	nop			; (mov r8, r8)
   11dac:	20000248 	.word	0x20000248
   11db0:	41004000 	.word	0x41004000
   11db4:	00011a01 	.word	0x00011a01
   11db8:	ffffa544 	.word	0xffffa544
   11dbc:	00011b5d 	.word	0x00011b5d

00011dc0 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
   11dc0:	b580      	push	{r7, lr}
   11dc2:	b088      	sub	sp, #32
   11dc4:	af00      	add	r7, sp, #0
   11dc6:	60f8      	str	r0, [r7, #12]
   11dc8:	60b9      	str	r1, [r7, #8]
   11dca:	1dbb      	adds	r3, r7, #6
   11dcc:	801a      	strh	r2, [r3, #0]
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
   11dce:	4b38      	ldr	r3, [pc, #224]	; (11eb0 <nvm_read_buffer+0xf0>)
   11dd0:	881b      	ldrh	r3, [r3, #0]
   11dd2:	001a      	movs	r2, r3
   11dd4:	4b36      	ldr	r3, [pc, #216]	; (11eb0 <nvm_read_buffer+0xf0>)
   11dd6:	885b      	ldrh	r3, [r3, #2]
   11dd8:	435a      	muls	r2, r3
	if (source_address >
   11dda:	68fb      	ldr	r3, [r7, #12]
   11ddc:	429a      	cmp	r2, r3
   11dde:	d201      	bcs.n	11de4 <nvm_read_buffer+0x24>
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
   11de0:	2318      	movs	r3, #24
   11de2:	e060      	b.n	11ea6 <nvm_read_buffer+0xe6>
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
   11de4:	4b32      	ldr	r3, [pc, #200]	; (11eb0 <nvm_read_buffer+0xf0>)
   11de6:	881b      	ldrh	r3, [r3, #0]
   11de8:	3b01      	subs	r3, #1
   11dea:	001a      	movs	r2, r3
   11dec:	68fb      	ldr	r3, [r7, #12]
   11dee:	4013      	ands	r3, r2
   11df0:	d001      	beq.n	11df6 <nvm_read_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
   11df2:	2318      	movs	r3, #24
   11df4:	e057      	b.n	11ea6 <nvm_read_buffer+0xe6>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
   11df6:	4b2e      	ldr	r3, [pc, #184]	; (11eb0 <nvm_read_buffer+0xf0>)
   11df8:	881b      	ldrh	r3, [r3, #0]
   11dfa:	1dba      	adds	r2, r7, #6
   11dfc:	8812      	ldrh	r2, [r2, #0]
   11dfe:	429a      	cmp	r2, r3
   11e00:	d901      	bls.n	11e06 <nvm_read_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
   11e02:	2317      	movs	r3, #23
   11e04:	e04f      	b.n	11ea6 <nvm_read_buffer+0xe6>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11e06:	4b2b      	ldr	r3, [pc, #172]	; (11eb4 <nvm_read_buffer+0xf4>)
   11e08:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11e0a:	4b2b      	ldr	r3, [pc, #172]	; (11eb8 <nvm_read_buffer+0xf8>)
   11e0c:	4798      	blx	r3
   11e0e:	0003      	movs	r3, r0
   11e10:	001a      	movs	r2, r3
   11e12:	2301      	movs	r3, #1
   11e14:	4053      	eors	r3, r2
   11e16:	b2db      	uxtb	r3, r3
   11e18:	2b00      	cmp	r3, #0
   11e1a:	d001      	beq.n	11e20 <nvm_read_buffer+0x60>
		return STATUS_BUSY;
   11e1c:	2305      	movs	r3, #5
   11e1e:	e042      	b.n	11ea6 <nvm_read_buffer+0xe6>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11e20:	697b      	ldr	r3, [r7, #20]
   11e22:	2220      	movs	r2, #32
   11e24:	32ff      	adds	r2, #255	; 0xff
   11e26:	831a      	strh	r2, [r3, #24]

	uint32_t page_address = source_address / 2;
   11e28:	68fb      	ldr	r3, [r7, #12]
   11e2a:	085b      	lsrs	r3, r3, #1
   11e2c:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
   11e2e:	231a      	movs	r3, #26
   11e30:	18fb      	adds	r3, r7, r3
   11e32:	2200      	movs	r2, #0
   11e34:	801a      	strh	r2, [r3, #0]
   11e36:	e02e      	b.n	11e96 <nvm_read_buffer+0xd6>
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
   11e38:	69fb      	ldr	r3, [r7, #28]
   11e3a:	1c5a      	adds	r2, r3, #1
   11e3c:	61fa      	str	r2, [r7, #28]
   11e3e:	005b      	lsls	r3, r3, #1
   11e40:	001a      	movs	r2, r3
   11e42:	2312      	movs	r3, #18
   11e44:	18fb      	adds	r3, r7, r3
   11e46:	8812      	ldrh	r2, [r2, #0]
   11e48:	801a      	strh	r2, [r3, #0]

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
   11e4a:	231a      	movs	r3, #26
   11e4c:	18fb      	adds	r3, r7, r3
   11e4e:	881b      	ldrh	r3, [r3, #0]
   11e50:	68ba      	ldr	r2, [r7, #8]
   11e52:	18d3      	adds	r3, r2, r3
   11e54:	2212      	movs	r2, #18
   11e56:	18ba      	adds	r2, r7, r2
   11e58:	8812      	ldrh	r2, [r2, #0]
   11e5a:	b2d2      	uxtb	r2, r2
   11e5c:	701a      	strb	r2, [r3, #0]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
   11e5e:	231a      	movs	r3, #26
   11e60:	18fb      	adds	r3, r7, r3
   11e62:	881a      	ldrh	r2, [r3, #0]
   11e64:	1dbb      	adds	r3, r7, #6
   11e66:	881b      	ldrh	r3, [r3, #0]
   11e68:	3b01      	subs	r3, #1
   11e6a:	429a      	cmp	r2, r3
   11e6c:	da0c      	bge.n	11e88 <nvm_read_buffer+0xc8>
			buffer[i + 1] = (data >> 8);
   11e6e:	231a      	movs	r3, #26
   11e70:	18fb      	adds	r3, r7, r3
   11e72:	881b      	ldrh	r3, [r3, #0]
   11e74:	3301      	adds	r3, #1
   11e76:	68ba      	ldr	r2, [r7, #8]
   11e78:	18d3      	adds	r3, r2, r3
   11e7a:	2212      	movs	r2, #18
   11e7c:	18ba      	adds	r2, r7, r2
   11e7e:	8812      	ldrh	r2, [r2, #0]
   11e80:	0a12      	lsrs	r2, r2, #8
   11e82:	b292      	uxth	r2, r2
   11e84:	b2d2      	uxtb	r2, r2
   11e86:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i += 2) {
   11e88:	231a      	movs	r3, #26
   11e8a:	18fb      	adds	r3, r7, r3
   11e8c:	221a      	movs	r2, #26
   11e8e:	18ba      	adds	r2, r7, r2
   11e90:	8812      	ldrh	r2, [r2, #0]
   11e92:	3202      	adds	r2, #2
   11e94:	801a      	strh	r2, [r3, #0]
   11e96:	231a      	movs	r3, #26
   11e98:	18fa      	adds	r2, r7, r3
   11e9a:	1dbb      	adds	r3, r7, #6
   11e9c:	8812      	ldrh	r2, [r2, #0]
   11e9e:	881b      	ldrh	r3, [r3, #0]
   11ea0:	429a      	cmp	r2, r3
   11ea2:	d3c9      	bcc.n	11e38 <nvm_read_buffer+0x78>
		}
	}

	return STATUS_OK;
   11ea4:	2300      	movs	r3, #0
}
   11ea6:	0018      	movs	r0, r3
   11ea8:	46bd      	mov	sp, r7
   11eaa:	b008      	add	sp, #32
   11eac:	bd80      	pop	{r7, pc}
   11eae:	46c0      	nop			; (mov r8, r8)
   11eb0:	20000248 	.word	0x20000248
   11eb4:	41004000 	.word	0x41004000
   11eb8:	00011a01 	.word	0x00011a01

00011ebc <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
   11ebc:	b580      	push	{r7, lr}
   11ebe:	b084      	sub	sp, #16
   11ec0:	af00      	add	r7, sp, #0
   11ec2:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
   11ec4:	4b23      	ldr	r3, [pc, #140]	; (11f54 <nvm_erase_row+0x98>)
   11ec6:	881b      	ldrh	r3, [r3, #0]
   11ec8:	001a      	movs	r2, r3
   11eca:	4b22      	ldr	r3, [pc, #136]	; (11f54 <nvm_erase_row+0x98>)
   11ecc:	885b      	ldrh	r3, [r3, #2]
   11ece:	435a      	muls	r2, r3
	if (row_address >
   11ed0:	687b      	ldr	r3, [r7, #4]
   11ed2:	429a      	cmp	r2, r3
   11ed4:	d201      	bcs.n	11eda <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
   11ed6:	2318      	movs	r3, #24
   11ed8:	e037      	b.n	11f4a <nvm_erase_row+0x8e>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
   11eda:	4b1e      	ldr	r3, [pc, #120]	; (11f54 <nvm_erase_row+0x98>)
   11edc:	881b      	ldrh	r3, [r3, #0]
   11ede:	009b      	lsls	r3, r3, #2
   11ee0:	3b01      	subs	r3, #1
   11ee2:	001a      	movs	r2, r3
   11ee4:	687b      	ldr	r3, [r7, #4]
   11ee6:	4013      	ands	r3, r2
   11ee8:	d001      	beq.n	11eee <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
   11eea:	2318      	movs	r3, #24
   11eec:	e02d      	b.n	11f4a <nvm_erase_row+0x8e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11eee:	4b1a      	ldr	r3, [pc, #104]	; (11f58 <nvm_erase_row+0x9c>)
   11ef0:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11ef2:	4b1a      	ldr	r3, [pc, #104]	; (11f5c <nvm_erase_row+0xa0>)
   11ef4:	4798      	blx	r3
   11ef6:	0003      	movs	r3, r0
   11ef8:	001a      	movs	r2, r3
   11efa:	2301      	movs	r3, #1
   11efc:	4053      	eors	r3, r2
   11efe:	b2db      	uxtb	r3, r3
   11f00:	2b00      	cmp	r3, #0
   11f02:	d001      	beq.n	11f08 <nvm_erase_row+0x4c>
		return STATUS_BUSY;
   11f04:	2305      	movs	r3, #5
   11f06:	e020      	b.n	11f4a <nvm_erase_row+0x8e>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11f08:	68fb      	ldr	r3, [r7, #12]
   11f0a:	2220      	movs	r2, #32
   11f0c:	32ff      	adds	r2, #255	; 0xff
   11f0e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
   11f10:	687b      	ldr	r3, [r7, #4]
   11f12:	089b      	lsrs	r3, r3, #2
   11f14:	005a      	lsls	r2, r3, #1
   11f16:	68fb      	ldr	r3, [r7, #12]
   11f18:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
   11f1a:	68fb      	ldr	r3, [r7, #12]
   11f1c:	4a10      	ldr	r2, [pc, #64]	; (11f60 <nvm_erase_row+0xa4>)
   11f1e:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
   11f20:	46c0      	nop			; (mov r8, r8)
   11f22:	4b0e      	ldr	r3, [pc, #56]	; (11f5c <nvm_erase_row+0xa0>)
   11f24:	4798      	blx	r3
   11f26:	0003      	movs	r3, r0
   11f28:	001a      	movs	r2, r3
   11f2a:	2301      	movs	r3, #1
   11f2c:	4053      	eors	r3, r2
   11f2e:	b2db      	uxtb	r3, r3
   11f30:	2b00      	cmp	r3, #0
   11f32:	d1f6      	bne.n	11f22 <nvm_erase_row+0x66>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
   11f34:	68fb      	ldr	r3, [r7, #12]
   11f36:	8b1b      	ldrh	r3, [r3, #24]
   11f38:	b29b      	uxth	r3, r3
   11f3a:	b2db      	uxtb	r3, r3
   11f3c:	001a      	movs	r2, r3
   11f3e:	231c      	movs	r3, #28
   11f40:	4013      	ands	r3, r2
   11f42:	d001      	beq.n	11f48 <nvm_erase_row+0x8c>
		return STATUS_ABORTED;
   11f44:	2304      	movs	r3, #4
   11f46:	e000      	b.n	11f4a <nvm_erase_row+0x8e>
	}

	return STATUS_OK;
   11f48:	2300      	movs	r3, #0
}
   11f4a:	0018      	movs	r0, r3
   11f4c:	46bd      	mov	sp, r7
   11f4e:	b004      	add	sp, #16
   11f50:	bd80      	pop	{r7, pc}
   11f52:	46c0      	nop			; (mov r8, r8)
   11f54:	20000248 	.word	0x20000248
   11f58:	41004000 	.word	0x41004000
   11f5c:	00011a01 	.word	0x00011a01
   11f60:	ffffa502 	.word	0xffffa502

00011f64 <system_pinmux_get_config_defaults>:
{
   11f64:	b580      	push	{r7, lr}
   11f66:	b082      	sub	sp, #8
   11f68:	af00      	add	r7, sp, #0
   11f6a:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
   11f6c:	687b      	ldr	r3, [r7, #4]
   11f6e:	2280      	movs	r2, #128	; 0x80
   11f70:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   11f72:	687b      	ldr	r3, [r7, #4]
   11f74:	2200      	movs	r2, #0
   11f76:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   11f78:	687b      	ldr	r3, [r7, #4]
   11f7a:	2201      	movs	r2, #1
   11f7c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   11f7e:	687b      	ldr	r3, [r7, #4]
   11f80:	2200      	movs	r2, #0
   11f82:	70da      	strb	r2, [r3, #3]
}
   11f84:	46c0      	nop			; (mov r8, r8)
   11f86:	46bd      	mov	sp, r7
   11f88:	b002      	add	sp, #8
   11f8a:	bd80      	pop	{r7, pc}

00011f8c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
   11f8c:	b580      	push	{r7, lr}
   11f8e:	b084      	sub	sp, #16
   11f90:	af00      	add	r7, sp, #0
   11f92:	0002      	movs	r2, r0
   11f94:	6039      	str	r1, [r7, #0]
   11f96:	1dfb      	adds	r3, r7, #7
   11f98:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
   11f9a:	230c      	movs	r3, #12
   11f9c:	18fb      	adds	r3, r7, r3
   11f9e:	0018      	movs	r0, r3
   11fa0:	4b10      	ldr	r3, [pc, #64]	; (11fe4 <port_pin_set_config+0x58>)
   11fa2:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
   11fa4:	230c      	movs	r3, #12
   11fa6:	18fb      	adds	r3, r7, r3
   11fa8:	2280      	movs	r2, #128	; 0x80
   11faa:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
   11fac:	683b      	ldr	r3, [r7, #0]
   11fae:	781a      	ldrb	r2, [r3, #0]
   11fb0:	230c      	movs	r3, #12
   11fb2:	18fb      	adds	r3, r7, r3
   11fb4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
   11fb6:	683b      	ldr	r3, [r7, #0]
   11fb8:	785a      	ldrb	r2, [r3, #1]
   11fba:	230c      	movs	r3, #12
   11fbc:	18fb      	adds	r3, r7, r3
   11fbe:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
   11fc0:	683b      	ldr	r3, [r7, #0]
   11fc2:	789a      	ldrb	r2, [r3, #2]
   11fc4:	230c      	movs	r3, #12
   11fc6:	18fb      	adds	r3, r7, r3
   11fc8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
   11fca:	230c      	movs	r3, #12
   11fcc:	18fa      	adds	r2, r7, r3
   11fce:	1dfb      	adds	r3, r7, #7
   11fd0:	781b      	ldrb	r3, [r3, #0]
   11fd2:	0011      	movs	r1, r2
   11fd4:	0018      	movs	r0, r3
   11fd6:	4b04      	ldr	r3, [pc, #16]	; (11fe8 <port_pin_set_config+0x5c>)
   11fd8:	4798      	blx	r3
}
   11fda:	46c0      	nop			; (mov r8, r8)
   11fdc:	46bd      	mov	sp, r7
   11fde:	b004      	add	sp, #16
   11fe0:	bd80      	pop	{r7, pc}
   11fe2:	46c0      	nop			; (mov r8, r8)
   11fe4:	00011f65 	.word	0x00011f65
   11fe8:	00015281 	.word	0x00015281

00011fec <system_gclk_chan_get_config_defaults>:
{
   11fec:	b580      	push	{r7, lr}
   11fee:	b082      	sub	sp, #8
   11ff0:	af00      	add	r7, sp, #0
   11ff2:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   11ff4:	687b      	ldr	r3, [r7, #4]
   11ff6:	2200      	movs	r2, #0
   11ff8:	701a      	strb	r2, [r3, #0]
}
   11ffa:	46c0      	nop			; (mov r8, r8)
   11ffc:	46bd      	mov	sp, r7
   11ffe:	b002      	add	sp, #8
   12000:	bd80      	pop	{r7, pc}

00012002 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
   12002:	b5f0      	push	{r4, r5, r6, r7, lr}
   12004:	b08d      	sub	sp, #52	; 0x34
   12006:	af00      	add	r7, sp, #0
   12008:	60b8      	str	r0, [r7, #8]
   1200a:	60f9      	str	r1, [r7, #12]
   1200c:	603a      	str	r2, [r7, #0]
   1200e:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
   12010:	2300      	movs	r3, #0
   12012:	2400      	movs	r4, #0
   12014:	623b      	str	r3, [r7, #32]
   12016:	627c      	str	r4, [r7, #36]	; 0x24
   12018:	2300      	movs	r3, #0
   1201a:	2400      	movs	r4, #0
   1201c:	61bb      	str	r3, [r7, #24]
   1201e:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
   12020:	233f      	movs	r3, #63	; 0x3f
   12022:	62fb      	str	r3, [r7, #44]	; 0x2c
   12024:	e053      	b.n	120ce <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
   12026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12028:	3b20      	subs	r3, #32
   1202a:	2b00      	cmp	r3, #0
   1202c:	db04      	blt.n	12038 <long_division+0x36>
   1202e:	2201      	movs	r2, #1
   12030:	409a      	lsls	r2, r3
   12032:	0013      	movs	r3, r2
   12034:	617b      	str	r3, [r7, #20]
   12036:	e00b      	b.n	12050 <long_division+0x4e>
   12038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1203a:	2220      	movs	r2, #32
   1203c:	1ad3      	subs	r3, r2, r3
   1203e:	2201      	movs	r2, #1
   12040:	40da      	lsrs	r2, r3
   12042:	0013      	movs	r3, r2
   12044:	2100      	movs	r1, #0
   12046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   12048:	4091      	lsls	r1, r2
   1204a:	000a      	movs	r2, r1
   1204c:	4313      	orrs	r3, r2
   1204e:	617b      	str	r3, [r7, #20]
   12050:	2201      	movs	r2, #1
   12052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12054:	409a      	lsls	r2, r3
   12056:	0013      	movs	r3, r2
   12058:	613b      	str	r3, [r7, #16]

		r = r << 1;
   1205a:	69bb      	ldr	r3, [r7, #24]
   1205c:	69fc      	ldr	r4, [r7, #28]
   1205e:	18db      	adds	r3, r3, r3
   12060:	4164      	adcs	r4, r4
   12062:	61bb      	str	r3, [r7, #24]
   12064:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
   12066:	68bb      	ldr	r3, [r7, #8]
   12068:	693a      	ldr	r2, [r7, #16]
   1206a:	401a      	ands	r2, r3
   1206c:	0015      	movs	r5, r2
   1206e:	68fb      	ldr	r3, [r7, #12]
   12070:	697a      	ldr	r2, [r7, #20]
   12072:	401a      	ands	r2, r3
   12074:	0016      	movs	r6, r2
   12076:	002b      	movs	r3, r5
   12078:	4333      	orrs	r3, r6
   1207a:	d007      	beq.n	1208c <long_division+0x8a>
			r |= 0x01;
   1207c:	69bb      	ldr	r3, [r7, #24]
   1207e:	2201      	movs	r2, #1
   12080:	4313      	orrs	r3, r2
   12082:	61bb      	str	r3, [r7, #24]
   12084:	69fb      	ldr	r3, [r7, #28]
   12086:	2200      	movs	r2, #0
   12088:	4313      	orrs	r3, r2
   1208a:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
   1208c:	687a      	ldr	r2, [r7, #4]
   1208e:	69fb      	ldr	r3, [r7, #28]
   12090:	429a      	cmp	r2, r3
   12092:	d819      	bhi.n	120c8 <long_division+0xc6>
   12094:	687a      	ldr	r2, [r7, #4]
   12096:	69fb      	ldr	r3, [r7, #28]
   12098:	429a      	cmp	r2, r3
   1209a:	d103      	bne.n	120a4 <long_division+0xa2>
   1209c:	683a      	ldr	r2, [r7, #0]
   1209e:	69bb      	ldr	r3, [r7, #24]
   120a0:	429a      	cmp	r2, r3
   120a2:	d811      	bhi.n	120c8 <long_division+0xc6>
			r = r - d;
   120a4:	69b9      	ldr	r1, [r7, #24]
   120a6:	69fa      	ldr	r2, [r7, #28]
   120a8:	683b      	ldr	r3, [r7, #0]
   120aa:	687c      	ldr	r4, [r7, #4]
   120ac:	1ac9      	subs	r1, r1, r3
   120ae:	41a2      	sbcs	r2, r4
   120b0:	000b      	movs	r3, r1
   120b2:	0014      	movs	r4, r2
   120b4:	61bb      	str	r3, [r7, #24]
   120b6:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
   120b8:	6a3a      	ldr	r2, [r7, #32]
   120ba:	693b      	ldr	r3, [r7, #16]
   120bc:	4313      	orrs	r3, r2
   120be:	623b      	str	r3, [r7, #32]
   120c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   120c2:	697b      	ldr	r3, [r7, #20]
   120c4:	4313      	orrs	r3, r2
   120c6:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
   120c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   120ca:	3b01      	subs	r3, #1
   120cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   120ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   120d0:	2b00      	cmp	r3, #0
   120d2:	daa8      	bge.n	12026 <long_division+0x24>
		}
	}

	return q;
   120d4:	6a3b      	ldr	r3, [r7, #32]
   120d6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
   120d8:	0018      	movs	r0, r3
   120da:	0021      	movs	r1, r4
   120dc:	46bd      	mov	sp, r7
   120de:	b00d      	add	sp, #52	; 0x34
   120e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

000120e2 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
   120e2:	b580      	push	{r7, lr}
   120e4:	b086      	sub	sp, #24
   120e6:	af00      	add	r7, sp, #0
   120e8:	60f8      	str	r0, [r7, #12]
   120ea:	60b9      	str	r1, [r7, #8]
   120ec:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
   120ee:	2316      	movs	r3, #22
   120f0:	18fb      	adds	r3, r7, r3
   120f2:	2200      	movs	r2, #0
   120f4:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
   120f6:	68bb      	ldr	r3, [r7, #8]
   120f8:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
   120fa:	68bb      	ldr	r3, [r7, #8]
   120fc:	085a      	lsrs	r2, r3, #1
   120fe:	68fb      	ldr	r3, [r7, #12]
   12100:	429a      	cmp	r2, r3
   12102:	d201      	bcs.n	12108 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   12104:	2340      	movs	r3, #64	; 0x40
   12106:	e026      	b.n	12156 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
   12108:	68bb      	ldr	r3, [r7, #8]
   1210a:	085b      	lsrs	r3, r3, #1
   1210c:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
   1210e:	e00a      	b.n	12126 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
   12110:	693a      	ldr	r2, [r7, #16]
   12112:	68fb      	ldr	r3, [r7, #12]
   12114:	1ad3      	subs	r3, r2, r3
   12116:	613b      	str	r3, [r7, #16]
		baud_calculated++;
   12118:	2316      	movs	r3, #22
   1211a:	18fb      	adds	r3, r7, r3
   1211c:	881a      	ldrh	r2, [r3, #0]
   1211e:	2316      	movs	r3, #22
   12120:	18fb      	adds	r3, r7, r3
   12122:	3201      	adds	r2, #1
   12124:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
   12126:	693a      	ldr	r2, [r7, #16]
   12128:	68fb      	ldr	r3, [r7, #12]
   1212a:	429a      	cmp	r2, r3
   1212c:	d2f0      	bcs.n	12110 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
   1212e:	2316      	movs	r3, #22
   12130:	18fb      	adds	r3, r7, r3
   12132:	2216      	movs	r2, #22
   12134:	18ba      	adds	r2, r7, r2
   12136:	8812      	ldrh	r2, [r2, #0]
   12138:	3a01      	subs	r2, #1
   1213a:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
   1213c:	2316      	movs	r3, #22
   1213e:	18fb      	adds	r3, r7, r3
   12140:	881b      	ldrh	r3, [r3, #0]
   12142:	2bff      	cmp	r3, #255	; 0xff
   12144:	d901      	bls.n	1214a <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   12146:	2340      	movs	r3, #64	; 0x40
   12148:	e005      	b.n	12156 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
   1214a:	687b      	ldr	r3, [r7, #4]
   1214c:	2216      	movs	r2, #22
   1214e:	18ba      	adds	r2, r7, r2
   12150:	8812      	ldrh	r2, [r2, #0]
   12152:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
   12154:	2300      	movs	r3, #0
	}
}
   12156:	0018      	movs	r0, r3
   12158:	46bd      	mov	sp, r7
   1215a:	b006      	add	sp, #24
   1215c:	bd80      	pop	{r7, pc}
	...

00012160 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
   12160:	b5f0      	push	{r4, r5, r6, r7, lr}
   12162:	b0a1      	sub	sp, #132	; 0x84
   12164:	af00      	add	r7, sp, #0
   12166:	64f8      	str	r0, [r7, #76]	; 0x4c
   12168:	64b9      	str	r1, [r7, #72]	; 0x48
   1216a:	647a      	str	r2, [r7, #68]	; 0x44
   1216c:	2243      	movs	r2, #67	; 0x43
   1216e:	18ba      	adds	r2, r7, r2
   12170:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
   12172:	2300      	movs	r3, #0
   12174:	2400      	movs	r4, #0
   12176:	673b      	str	r3, [r7, #112]	; 0x70
   12178:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
   1217a:	2300      	movs	r3, #0
   1217c:	2400      	movs	r4, #0
   1217e:	66bb      	str	r3, [r7, #104]	; 0x68
   12180:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
   12182:	2300      	movs	r3, #0
   12184:	2400      	movs	r4, #0
   12186:	67bb      	str	r3, [r7, #120]	; 0x78
   12188:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
   1218a:	2300      	movs	r3, #0
   1218c:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
   1218e:	2358      	movs	r3, #88	; 0x58
   12190:	2240      	movs	r2, #64	; 0x40
   12192:	4694      	mov	ip, r2
   12194:	44bc      	add	ip, r7
   12196:	4463      	add	r3, ip
   12198:	781a      	ldrb	r2, [r3, #0]
   1219a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1219c:	435a      	muls	r2, r3
   1219e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   121a0:	429a      	cmp	r2, r3
   121a2:	d901      	bls.n	121a8 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   121a4:	2340      	movs	r3, #64	; 0x40
   121a6:	e0b3      	b.n	12310 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
   121a8:	2343      	movs	r3, #67	; 0x43
   121aa:	18fb      	adds	r3, r7, r3
   121ac:	781b      	ldrb	r3, [r3, #0]
   121ae:	2b00      	cmp	r3, #0
   121b0:	d13d      	bne.n	1222e <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
   121b2:	2358      	movs	r3, #88	; 0x58
   121b4:	2240      	movs	r2, #64	; 0x40
   121b6:	4694      	mov	ip, r2
   121b8:	44bc      	add	ip, r7
   121ba:	4463      	add	r3, ip
   121bc:	781b      	ldrb	r3, [r3, #0]
   121be:	b2db      	uxtb	r3, r3
   121c0:	613b      	str	r3, [r7, #16]
   121c2:	2300      	movs	r3, #0
   121c4:	617b      	str	r3, [r7, #20]
   121c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   121c8:	60bb      	str	r3, [r7, #8]
   121ca:	2300      	movs	r3, #0
   121cc:	60fb      	str	r3, [r7, #12]
   121ce:	4c52      	ldr	r4, [pc, #328]	; (12318 <_sercom_get_async_baud_val+0x1b8>)
   121d0:	68ba      	ldr	r2, [r7, #8]
   121d2:	68fb      	ldr	r3, [r7, #12]
   121d4:	6938      	ldr	r0, [r7, #16]
   121d6:	6979      	ldr	r1, [r7, #20]
   121d8:	47a0      	blx	r4
   121da:	0003      	movs	r3, r0
   121dc:	000c      	movs	r4, r1
   121de:	001b      	movs	r3, r3
   121e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   121e2:	2300      	movs	r3, #0
   121e4:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
   121e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   121e8:	603b      	str	r3, [r7, #0]
   121ea:	2300      	movs	r3, #0
   121ec:	607b      	str	r3, [r7, #4]
   121ee:	6db8      	ldr	r0, [r7, #88]	; 0x58
   121f0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
   121f2:	683a      	ldr	r2, [r7, #0]
   121f4:	687b      	ldr	r3, [r7, #4]
   121f6:	4c49      	ldr	r4, [pc, #292]	; (1231c <_sercom_get_async_baud_val+0x1bc>)
   121f8:	47a0      	blx	r4
   121fa:	0003      	movs	r3, r0
   121fc:	000c      	movs	r4, r1
   121fe:	673b      	str	r3, [r7, #112]	; 0x70
   12200:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
   12202:	2100      	movs	r1, #0
   12204:	2201      	movs	r2, #1
   12206:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   12208:	6f7c      	ldr	r4, [r7, #116]	; 0x74
   1220a:	1ac9      	subs	r1, r1, r3
   1220c:	41a2      	sbcs	r2, r4
   1220e:	000b      	movs	r3, r1
   12210:	0014      	movs	r4, r2
   12212:	66bb      	str	r3, [r7, #104]	; 0x68
   12214:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
   12216:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   12218:	0c1b      	lsrs	r3, r3, #16
   1221a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   1221c:	0416      	lsls	r6, r2, #16
   1221e:	431e      	orrs	r6, r3
   12220:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   12222:	041d      	lsls	r5, r3, #16
   12224:	0033      	movs	r3, r6
   12226:	67bb      	str	r3, [r7, #120]	; 0x78
   12228:	2300      	movs	r3, #0
   1222a:	67fb      	str	r3, [r7, #124]	; 0x7c
   1222c:	e06a      	b.n	12304 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
   1222e:	2343      	movs	r3, #67	; 0x43
   12230:	18fb      	adds	r3, r7, r3
   12232:	781b      	ldrb	r3, [r3, #0]
   12234:	2b01      	cmp	r3, #1
   12236:	d165      	bne.n	12304 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
   12238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1223a:	633b      	str	r3, [r7, #48]	; 0x30
   1223c:	2300      	movs	r3, #0
   1223e:	637b      	str	r3, [r7, #52]	; 0x34
   12240:	2358      	movs	r3, #88	; 0x58
   12242:	2240      	movs	r2, #64	; 0x40
   12244:	4694      	mov	ip, r2
   12246:	44bc      	add	ip, r7
   12248:	4463      	add	r3, ip
   1224a:	781b      	ldrb	r3, [r3, #0]
   1224c:	b2db      	uxtb	r3, r3
   1224e:	62bb      	str	r3, [r7, #40]	; 0x28
   12250:	2300      	movs	r3, #0
   12252:	62fb      	str	r3, [r7, #44]	; 0x2c
   12254:	4c30      	ldr	r4, [pc, #192]	; (12318 <_sercom_get_async_baud_val+0x1b8>)
   12256:	6aba      	ldr	r2, [r7, #40]	; 0x28
   12258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1225a:	6b38      	ldr	r0, [r7, #48]	; 0x30
   1225c:	6b79      	ldr	r1, [r7, #52]	; 0x34
   1225e:	47a0      	blx	r4
   12260:	0003      	movs	r3, r0
   12262:	000c      	movs	r4, r1
   12264:	65bb      	str	r3, [r7, #88]	; 0x58
   12266:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
   12268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   1226a:	623b      	str	r3, [r7, #32]
   1226c:	2300      	movs	r3, #0
   1226e:	627b      	str	r3, [r7, #36]	; 0x24
   12270:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   12272:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   12274:	001a      	movs	r2, r3
   12276:	0023      	movs	r3, r4
   12278:	6a38      	ldr	r0, [r7, #32]
   1227a:	6a79      	ldr	r1, [r7, #36]	; 0x24
   1227c:	4c27      	ldr	r4, [pc, #156]	; (1231c <_sercom_get_async_baud_val+0x1bc>)
   1227e:	47a0      	blx	r4
   12280:	0003      	movs	r3, r0
   12282:	000c      	movs	r4, r1
   12284:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
   12286:	6e7a      	ldr	r2, [r7, #100]	; 0x64
   12288:	2380      	movs	r3, #128	; 0x80
   1228a:	019b      	lsls	r3, r3, #6
   1228c:	429a      	cmp	r2, r3
   1228e:	d901      	bls.n	12294 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   12290:	2340      	movs	r3, #64	; 0x40
   12292:	e03d      	b.n	12310 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
   12294:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   12296:	61bb      	str	r3, [r7, #24]
   12298:	2300      	movs	r3, #0
   1229a:	61fb      	str	r3, [r7, #28]
   1229c:	69b9      	ldr	r1, [r7, #24]
   1229e:	69fa      	ldr	r2, [r7, #28]
   122a0:	000b      	movs	r3, r1
   122a2:	0f5b      	lsrs	r3, r3, #29
   122a4:	0010      	movs	r0, r2
   122a6:	00c0      	lsls	r0, r0, #3
   122a8:	63f8      	str	r0, [r7, #60]	; 0x3c
   122aa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   122ac:	4318      	orrs	r0, r3
   122ae:	63f8      	str	r0, [r7, #60]	; 0x3c
   122b0:	000b      	movs	r3, r1
   122b2:	00db      	lsls	r3, r3, #3
   122b4:	63bb      	str	r3, [r7, #56]	; 0x38
   122b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   122b8:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   122ba:	001a      	movs	r2, r3
   122bc:	0023      	movs	r3, r4
   122be:	6bb8      	ldr	r0, [r7, #56]	; 0x38
   122c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
   122c2:	4c16      	ldr	r4, [pc, #88]	; (1231c <_sercom_get_async_baud_val+0x1bc>)
   122c4:	47a0      	blx	r4
   122c6:	0003      	movs	r3, r0
   122c8:	000c      	movs	r4, r1
   122ca:	65bb      	str	r3, [r7, #88]	; 0x58
   122cc:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
   122ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   122d0:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   122d2:	b2d9      	uxtb	r1, r3
   122d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   122d6:	b2db      	uxtb	r3, r3
   122d8:	00db      	lsls	r3, r3, #3
   122da:	b2da      	uxtb	r2, r3
   122dc:	2317      	movs	r3, #23
   122de:	2040      	movs	r0, #64	; 0x40
   122e0:	4684      	mov	ip, r0
   122e2:	44bc      	add	ip, r7
   122e4:	4463      	add	r3, ip
   122e6:	1a8a      	subs	r2, r1, r2
   122e8:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
   122ea:	2317      	movs	r3, #23
   122ec:	2240      	movs	r2, #64	; 0x40
   122ee:	4694      	mov	ip, r2
   122f0:	44bc      	add	ip, r7
   122f2:	4463      	add	r3, ip
   122f4:	781b      	ldrb	r3, [r3, #0]
   122f6:	035b      	lsls	r3, r3, #13
   122f8:	001a      	movs	r2, r3
   122fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   122fc:	4313      	orrs	r3, r2
   122fe:	67bb      	str	r3, [r7, #120]	; 0x78
   12300:	2300      	movs	r3, #0
   12302:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
   12304:	6fbb      	ldr	r3, [r7, #120]	; 0x78
   12306:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
   12308:	b29a      	uxth	r2, r3
   1230a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   1230c:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
   1230e:	2300      	movs	r3, #0
}
   12310:	0018      	movs	r0, r3
   12312:	46bd      	mov	sp, r7
   12314:	b021      	add	sp, #132	; 0x84
   12316:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12318:	000168e1 	.word	0x000168e1
   1231c:	00012003 	.word	0x00012003

00012320 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
   12320:	b580      	push	{r7, lr}
   12322:	b084      	sub	sp, #16
   12324:	af00      	add	r7, sp, #0
   12326:	0002      	movs	r2, r0
   12328:	1dfb      	adds	r3, r7, #7
   1232a:	701a      	strb	r2, [r3, #0]
   1232c:	1dbb      	adds	r3, r7, #6
   1232e:	1c0a      	adds	r2, r1, #0
   12330:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
   12332:	4b1a      	ldr	r3, [pc, #104]	; (1239c <sercom_set_gclk_generator+0x7c>)
   12334:	781b      	ldrb	r3, [r3, #0]
   12336:	2201      	movs	r2, #1
   12338:	4053      	eors	r3, r2
   1233a:	b2db      	uxtb	r3, r3
   1233c:	2b00      	cmp	r3, #0
   1233e:	d103      	bne.n	12348 <sercom_set_gclk_generator+0x28>
   12340:	1dbb      	adds	r3, r7, #6
   12342:	781b      	ldrb	r3, [r3, #0]
   12344:	2b00      	cmp	r3, #0
   12346:	d01b      	beq.n	12380 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   12348:	230c      	movs	r3, #12
   1234a:	18fb      	adds	r3, r7, r3
   1234c:	0018      	movs	r0, r3
   1234e:	4b14      	ldr	r3, [pc, #80]	; (123a0 <sercom_set_gclk_generator+0x80>)
   12350:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
   12352:	230c      	movs	r3, #12
   12354:	18fb      	adds	r3, r7, r3
   12356:	1dfa      	adds	r2, r7, #7
   12358:	7812      	ldrb	r2, [r2, #0]
   1235a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
   1235c:	230c      	movs	r3, #12
   1235e:	18fb      	adds	r3, r7, r3
   12360:	0019      	movs	r1, r3
   12362:	2013      	movs	r0, #19
   12364:	4b0f      	ldr	r3, [pc, #60]	; (123a4 <sercom_set_gclk_generator+0x84>)
   12366:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
   12368:	2013      	movs	r0, #19
   1236a:	4b0f      	ldr	r3, [pc, #60]	; (123a8 <sercom_set_gclk_generator+0x88>)
   1236c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
   1236e:	4b0b      	ldr	r3, [pc, #44]	; (1239c <sercom_set_gclk_generator+0x7c>)
   12370:	1dfa      	adds	r2, r7, #7
   12372:	7812      	ldrb	r2, [r2, #0]
   12374:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
   12376:	4b09      	ldr	r3, [pc, #36]	; (1239c <sercom_set_gclk_generator+0x7c>)
   12378:	2201      	movs	r2, #1
   1237a:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
   1237c:	2300      	movs	r3, #0
   1237e:	e008      	b.n	12392 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
   12380:	4b06      	ldr	r3, [pc, #24]	; (1239c <sercom_set_gclk_generator+0x7c>)
   12382:	785b      	ldrb	r3, [r3, #1]
   12384:	1dfa      	adds	r2, r7, #7
   12386:	7812      	ldrb	r2, [r2, #0]
   12388:	429a      	cmp	r2, r3
   1238a:	d101      	bne.n	12390 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
   1238c:	2300      	movs	r3, #0
   1238e:	e000      	b.n	12392 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
   12390:	231d      	movs	r3, #29
}
   12392:	0018      	movs	r0, r3
   12394:	46bd      	mov	sp, r7
   12396:	b004      	add	sp, #16
   12398:	bd80      	pop	{r7, pc}
   1239a:	46c0      	nop			; (mov r8, r8)
   1239c:	20000250 	.word	0x20000250
   123a0:	00011fed 	.word	0x00011fed
   123a4:	00014f95 	.word	0x00014f95
   123a8:	00014fd9 	.word	0x00014fd9

000123ac <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
   123ac:	b580      	push	{r7, lr}
   123ae:	b082      	sub	sp, #8
   123b0:	af00      	add	r7, sp, #0
   123b2:	6078      	str	r0, [r7, #4]
   123b4:	000a      	movs	r2, r1
   123b6:	1cfb      	adds	r3, r7, #3
   123b8:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
   123ba:	687b      	ldr	r3, [r7, #4]
   123bc:	4a4d      	ldr	r2, [pc, #308]	; (124f4 <_sercom_get_default_pad+0x148>)
   123be:	4293      	cmp	r3, r2
   123c0:	d03f      	beq.n	12442 <_sercom_get_default_pad+0x96>
   123c2:	4a4c      	ldr	r2, [pc, #304]	; (124f4 <_sercom_get_default_pad+0x148>)
   123c4:	4293      	cmp	r3, r2
   123c6:	d806      	bhi.n	123d6 <_sercom_get_default_pad+0x2a>
   123c8:	4a4b      	ldr	r2, [pc, #300]	; (124f8 <_sercom_get_default_pad+0x14c>)
   123ca:	4293      	cmp	r3, r2
   123cc:	d00f      	beq.n	123ee <_sercom_get_default_pad+0x42>
   123ce:	4a4b      	ldr	r2, [pc, #300]	; (124fc <_sercom_get_default_pad+0x150>)
   123d0:	4293      	cmp	r3, r2
   123d2:	d021      	beq.n	12418 <_sercom_get_default_pad+0x6c>
   123d4:	e089      	b.n	124ea <_sercom_get_default_pad+0x13e>
   123d6:	4a4a      	ldr	r2, [pc, #296]	; (12500 <_sercom_get_default_pad+0x154>)
   123d8:	4293      	cmp	r3, r2
   123da:	d100      	bne.n	123de <_sercom_get_default_pad+0x32>
   123dc:	e05b      	b.n	12496 <_sercom_get_default_pad+0xea>
   123de:	4a49      	ldr	r2, [pc, #292]	; (12504 <_sercom_get_default_pad+0x158>)
   123e0:	4293      	cmp	r3, r2
   123e2:	d100      	bne.n	123e6 <_sercom_get_default_pad+0x3a>
   123e4:	e06c      	b.n	124c0 <_sercom_get_default_pad+0x114>
   123e6:	4a48      	ldr	r2, [pc, #288]	; (12508 <_sercom_get_default_pad+0x15c>)
   123e8:	4293      	cmp	r3, r2
   123ea:	d03f      	beq.n	1246c <_sercom_get_default_pad+0xc0>
   123ec:	e07d      	b.n	124ea <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
   123ee:	1cfb      	adds	r3, r7, #3
   123f0:	781b      	ldrb	r3, [r3, #0]
   123f2:	2b01      	cmp	r3, #1
   123f4:	d00a      	beq.n	1240c <_sercom_get_default_pad+0x60>
   123f6:	dc02      	bgt.n	123fe <_sercom_get_default_pad+0x52>
   123f8:	2b00      	cmp	r3, #0
   123fa:	d005      	beq.n	12408 <_sercom_get_default_pad+0x5c>
   123fc:	e075      	b.n	124ea <_sercom_get_default_pad+0x13e>
   123fe:	2b02      	cmp	r3, #2
   12400:	d006      	beq.n	12410 <_sercom_get_default_pad+0x64>
   12402:	2b03      	cmp	r3, #3
   12404:	d006      	beq.n	12414 <_sercom_get_default_pad+0x68>
   12406:	e070      	b.n	124ea <_sercom_get_default_pad+0x13e>
   12408:	4b40      	ldr	r3, [pc, #256]	; (1250c <_sercom_get_default_pad+0x160>)
   1240a:	e06f      	b.n	124ec <_sercom_get_default_pad+0x140>
   1240c:	4b40      	ldr	r3, [pc, #256]	; (12510 <_sercom_get_default_pad+0x164>)
   1240e:	e06d      	b.n	124ec <_sercom_get_default_pad+0x140>
   12410:	4b40      	ldr	r3, [pc, #256]	; (12514 <_sercom_get_default_pad+0x168>)
   12412:	e06b      	b.n	124ec <_sercom_get_default_pad+0x140>
   12414:	4b40      	ldr	r3, [pc, #256]	; (12518 <_sercom_get_default_pad+0x16c>)
   12416:	e069      	b.n	124ec <_sercom_get_default_pad+0x140>
   12418:	1cfb      	adds	r3, r7, #3
   1241a:	781b      	ldrb	r3, [r3, #0]
   1241c:	2b01      	cmp	r3, #1
   1241e:	d00a      	beq.n	12436 <_sercom_get_default_pad+0x8a>
   12420:	dc02      	bgt.n	12428 <_sercom_get_default_pad+0x7c>
   12422:	2b00      	cmp	r3, #0
   12424:	d005      	beq.n	12432 <_sercom_get_default_pad+0x86>
   12426:	e060      	b.n	124ea <_sercom_get_default_pad+0x13e>
   12428:	2b02      	cmp	r3, #2
   1242a:	d006      	beq.n	1243a <_sercom_get_default_pad+0x8e>
   1242c:	2b03      	cmp	r3, #3
   1242e:	d006      	beq.n	1243e <_sercom_get_default_pad+0x92>
   12430:	e05b      	b.n	124ea <_sercom_get_default_pad+0x13e>
   12432:	2303      	movs	r3, #3
   12434:	e05a      	b.n	124ec <_sercom_get_default_pad+0x140>
   12436:	4b39      	ldr	r3, [pc, #228]	; (1251c <_sercom_get_default_pad+0x170>)
   12438:	e058      	b.n	124ec <_sercom_get_default_pad+0x140>
   1243a:	4b39      	ldr	r3, [pc, #228]	; (12520 <_sercom_get_default_pad+0x174>)
   1243c:	e056      	b.n	124ec <_sercom_get_default_pad+0x140>
   1243e:	4b39      	ldr	r3, [pc, #228]	; (12524 <_sercom_get_default_pad+0x178>)
   12440:	e054      	b.n	124ec <_sercom_get_default_pad+0x140>
   12442:	1cfb      	adds	r3, r7, #3
   12444:	781b      	ldrb	r3, [r3, #0]
   12446:	2b01      	cmp	r3, #1
   12448:	d00a      	beq.n	12460 <_sercom_get_default_pad+0xb4>
   1244a:	dc02      	bgt.n	12452 <_sercom_get_default_pad+0xa6>
   1244c:	2b00      	cmp	r3, #0
   1244e:	d005      	beq.n	1245c <_sercom_get_default_pad+0xb0>
   12450:	e04b      	b.n	124ea <_sercom_get_default_pad+0x13e>
   12452:	2b02      	cmp	r3, #2
   12454:	d006      	beq.n	12464 <_sercom_get_default_pad+0xb8>
   12456:	2b03      	cmp	r3, #3
   12458:	d006      	beq.n	12468 <_sercom_get_default_pad+0xbc>
   1245a:	e046      	b.n	124ea <_sercom_get_default_pad+0x13e>
   1245c:	4b32      	ldr	r3, [pc, #200]	; (12528 <_sercom_get_default_pad+0x17c>)
   1245e:	e045      	b.n	124ec <_sercom_get_default_pad+0x140>
   12460:	4b32      	ldr	r3, [pc, #200]	; (1252c <_sercom_get_default_pad+0x180>)
   12462:	e043      	b.n	124ec <_sercom_get_default_pad+0x140>
   12464:	4b32      	ldr	r3, [pc, #200]	; (12530 <_sercom_get_default_pad+0x184>)
   12466:	e041      	b.n	124ec <_sercom_get_default_pad+0x140>
   12468:	4b32      	ldr	r3, [pc, #200]	; (12534 <_sercom_get_default_pad+0x188>)
   1246a:	e03f      	b.n	124ec <_sercom_get_default_pad+0x140>
   1246c:	1cfb      	adds	r3, r7, #3
   1246e:	781b      	ldrb	r3, [r3, #0]
   12470:	2b01      	cmp	r3, #1
   12472:	d00a      	beq.n	1248a <_sercom_get_default_pad+0xde>
   12474:	dc02      	bgt.n	1247c <_sercom_get_default_pad+0xd0>
   12476:	2b00      	cmp	r3, #0
   12478:	d005      	beq.n	12486 <_sercom_get_default_pad+0xda>
   1247a:	e036      	b.n	124ea <_sercom_get_default_pad+0x13e>
   1247c:	2b02      	cmp	r3, #2
   1247e:	d006      	beq.n	1248e <_sercom_get_default_pad+0xe2>
   12480:	2b03      	cmp	r3, #3
   12482:	d006      	beq.n	12492 <_sercom_get_default_pad+0xe6>
   12484:	e031      	b.n	124ea <_sercom_get_default_pad+0x13e>
   12486:	4b2c      	ldr	r3, [pc, #176]	; (12538 <_sercom_get_default_pad+0x18c>)
   12488:	e030      	b.n	124ec <_sercom_get_default_pad+0x140>
   1248a:	4b2c      	ldr	r3, [pc, #176]	; (1253c <_sercom_get_default_pad+0x190>)
   1248c:	e02e      	b.n	124ec <_sercom_get_default_pad+0x140>
   1248e:	4b2c      	ldr	r3, [pc, #176]	; (12540 <_sercom_get_default_pad+0x194>)
   12490:	e02c      	b.n	124ec <_sercom_get_default_pad+0x140>
   12492:	4b2c      	ldr	r3, [pc, #176]	; (12544 <_sercom_get_default_pad+0x198>)
   12494:	e02a      	b.n	124ec <_sercom_get_default_pad+0x140>
   12496:	1cfb      	adds	r3, r7, #3
   12498:	781b      	ldrb	r3, [r3, #0]
   1249a:	2b01      	cmp	r3, #1
   1249c:	d00a      	beq.n	124b4 <_sercom_get_default_pad+0x108>
   1249e:	dc02      	bgt.n	124a6 <_sercom_get_default_pad+0xfa>
   124a0:	2b00      	cmp	r3, #0
   124a2:	d005      	beq.n	124b0 <_sercom_get_default_pad+0x104>
   124a4:	e021      	b.n	124ea <_sercom_get_default_pad+0x13e>
   124a6:	2b02      	cmp	r3, #2
   124a8:	d006      	beq.n	124b8 <_sercom_get_default_pad+0x10c>
   124aa:	2b03      	cmp	r3, #3
   124ac:	d006      	beq.n	124bc <_sercom_get_default_pad+0x110>
   124ae:	e01c      	b.n	124ea <_sercom_get_default_pad+0x13e>
   124b0:	4b25      	ldr	r3, [pc, #148]	; (12548 <_sercom_get_default_pad+0x19c>)
   124b2:	e01b      	b.n	124ec <_sercom_get_default_pad+0x140>
   124b4:	4b25      	ldr	r3, [pc, #148]	; (1254c <_sercom_get_default_pad+0x1a0>)
   124b6:	e019      	b.n	124ec <_sercom_get_default_pad+0x140>
   124b8:	4b25      	ldr	r3, [pc, #148]	; (12550 <_sercom_get_default_pad+0x1a4>)
   124ba:	e017      	b.n	124ec <_sercom_get_default_pad+0x140>
   124bc:	4b25      	ldr	r3, [pc, #148]	; (12554 <_sercom_get_default_pad+0x1a8>)
   124be:	e015      	b.n	124ec <_sercom_get_default_pad+0x140>
   124c0:	1cfb      	adds	r3, r7, #3
   124c2:	781b      	ldrb	r3, [r3, #0]
   124c4:	2b01      	cmp	r3, #1
   124c6:	d00a      	beq.n	124de <_sercom_get_default_pad+0x132>
   124c8:	dc02      	bgt.n	124d0 <_sercom_get_default_pad+0x124>
   124ca:	2b00      	cmp	r3, #0
   124cc:	d005      	beq.n	124da <_sercom_get_default_pad+0x12e>
   124ce:	e00c      	b.n	124ea <_sercom_get_default_pad+0x13e>
   124d0:	2b02      	cmp	r3, #2
   124d2:	d006      	beq.n	124e2 <_sercom_get_default_pad+0x136>
   124d4:	2b03      	cmp	r3, #3
   124d6:	d006      	beq.n	124e6 <_sercom_get_default_pad+0x13a>
   124d8:	e007      	b.n	124ea <_sercom_get_default_pad+0x13e>
   124da:	4b1f      	ldr	r3, [pc, #124]	; (12558 <_sercom_get_default_pad+0x1ac>)
   124dc:	e006      	b.n	124ec <_sercom_get_default_pad+0x140>
   124de:	4b1f      	ldr	r3, [pc, #124]	; (1255c <_sercom_get_default_pad+0x1b0>)
   124e0:	e004      	b.n	124ec <_sercom_get_default_pad+0x140>
   124e2:	4b1f      	ldr	r3, [pc, #124]	; (12560 <_sercom_get_default_pad+0x1b4>)
   124e4:	e002      	b.n	124ec <_sercom_get_default_pad+0x140>
   124e6:	4b1f      	ldr	r3, [pc, #124]	; (12564 <_sercom_get_default_pad+0x1b8>)
   124e8:	e000      	b.n	124ec <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
   124ea:	2300      	movs	r3, #0
}
   124ec:	0018      	movs	r0, r3
   124ee:	46bd      	mov	sp, r7
   124f0:	b002      	add	sp, #8
   124f2:	bd80      	pop	{r7, pc}
   124f4:	42001000 	.word	0x42001000
   124f8:	42000800 	.word	0x42000800
   124fc:	42000c00 	.word	0x42000c00
   12500:	42001800 	.word	0x42001800
   12504:	42001c00 	.word	0x42001c00
   12508:	42001400 	.word	0x42001400
   1250c:	00040003 	.word	0x00040003
   12510:	00050003 	.word	0x00050003
   12514:	00060003 	.word	0x00060003
   12518:	00070003 	.word	0x00070003
   1251c:	00010003 	.word	0x00010003
   12520:	001e0003 	.word	0x001e0003
   12524:	001f0003 	.word	0x001f0003
   12528:	00080003 	.word	0x00080003
   1252c:	00090003 	.word	0x00090003
   12530:	000a0003 	.word	0x000a0003
   12534:	000b0003 	.word	0x000b0003
   12538:	00100003 	.word	0x00100003
   1253c:	00110003 	.word	0x00110003
   12540:	00120003 	.word	0x00120003
   12544:	00130003 	.word	0x00130003
   12548:	000c0003 	.word	0x000c0003
   1254c:	000d0003 	.word	0x000d0003
   12550:	000e0003 	.word	0x000e0003
   12554:	000f0003 	.word	0x000f0003
   12558:	00160003 	.word	0x00160003
   1255c:	00170003 	.word	0x00170003
   12560:	00180003 	.word	0x00180003
   12564:	00190003 	.word	0x00190003

00012568 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
   12568:	b590      	push	{r4, r7, lr}
   1256a:	b08b      	sub	sp, #44	; 0x2c
   1256c:	af00      	add	r7, sp, #0
   1256e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
   12570:	230c      	movs	r3, #12
   12572:	18fb      	adds	r3, r7, r3
   12574:	4a0f      	ldr	r2, [pc, #60]	; (125b4 <_sercom_get_sercom_inst_index+0x4c>)
   12576:	ca13      	ldmia	r2!, {r0, r1, r4}
   12578:	c313      	stmia	r3!, {r0, r1, r4}
   1257a:	ca13      	ldmia	r2!, {r0, r1, r4}
   1257c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   1257e:	2300      	movs	r3, #0
   12580:	627b      	str	r3, [r7, #36]	; 0x24
   12582:	e00e      	b.n	125a2 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
   12584:	230c      	movs	r3, #12
   12586:	18fb      	adds	r3, r7, r3
   12588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   1258a:	0092      	lsls	r2, r2, #2
   1258c:	58d3      	ldr	r3, [r2, r3]
   1258e:	001a      	movs	r2, r3
   12590:	687b      	ldr	r3, [r7, #4]
   12592:	429a      	cmp	r2, r3
   12594:	d102      	bne.n	1259c <_sercom_get_sercom_inst_index+0x34>
			return i;
   12596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12598:	b2db      	uxtb	r3, r3
   1259a:	e006      	b.n	125aa <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   1259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1259e:	3301      	adds	r3, #1
   125a0:	627b      	str	r3, [r7, #36]	; 0x24
   125a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   125a4:	2b05      	cmp	r3, #5
   125a6:	d9ed      	bls.n	12584 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
   125a8:	2300      	movs	r3, #0
}
   125aa:	0018      	movs	r0, r3
   125ac:	46bd      	mov	sp, r7
   125ae:	b00b      	add	sp, #44	; 0x2c
   125b0:	bd90      	pop	{r4, r7, pc}
   125b2:	46c0      	nop			; (mov r8, r8)
   125b4:	000194d4 	.word	0x000194d4

000125b8 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
   125b8:	b580      	push	{r7, lr}
   125ba:	b082      	sub	sp, #8
   125bc:	af00      	add	r7, sp, #0
   125be:	0002      	movs	r2, r0
   125c0:	1dfb      	adds	r3, r7, #7
   125c2:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
   125c4:	46c0      	nop			; (mov r8, r8)
   125c6:	46bd      	mov	sp, r7
   125c8:	b002      	add	sp, #8
   125ca:	bd80      	pop	{r7, pc}

000125cc <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
   125cc:	b580      	push	{r7, lr}
   125ce:	b084      	sub	sp, #16
   125d0:	af00      	add	r7, sp, #0
   125d2:	0002      	movs	r2, r0
   125d4:	6039      	str	r1, [r7, #0]
   125d6:	1dfb      	adds	r3, r7, #7
   125d8:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
   125da:	4b13      	ldr	r3, [pc, #76]	; (12628 <_sercom_set_handler+0x5c>)
   125dc:	781b      	ldrb	r3, [r3, #0]
   125de:	2201      	movs	r2, #1
   125e0:	4053      	eors	r3, r2
   125e2:	b2db      	uxtb	r3, r3
   125e4:	2b00      	cmp	r3, #0
   125e6:	d015      	beq.n	12614 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   125e8:	2300      	movs	r3, #0
   125ea:	60fb      	str	r3, [r7, #12]
   125ec:	e00c      	b.n	12608 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
   125ee:	4b0f      	ldr	r3, [pc, #60]	; (1262c <_sercom_set_handler+0x60>)
   125f0:	68fa      	ldr	r2, [r7, #12]
   125f2:	0092      	lsls	r2, r2, #2
   125f4:	490e      	ldr	r1, [pc, #56]	; (12630 <_sercom_set_handler+0x64>)
   125f6:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
   125f8:	4b0e      	ldr	r3, [pc, #56]	; (12634 <_sercom_set_handler+0x68>)
   125fa:	68fa      	ldr	r2, [r7, #12]
   125fc:	0092      	lsls	r2, r2, #2
   125fe:	2100      	movs	r1, #0
   12600:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   12602:	68fb      	ldr	r3, [r7, #12]
   12604:	3301      	adds	r3, #1
   12606:	60fb      	str	r3, [r7, #12]
   12608:	68fb      	ldr	r3, [r7, #12]
   1260a:	2b05      	cmp	r3, #5
   1260c:	d9ef      	bls.n	125ee <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
   1260e:	4b06      	ldr	r3, [pc, #24]	; (12628 <_sercom_set_handler+0x5c>)
   12610:	2201      	movs	r2, #1
   12612:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
   12614:	1dfb      	adds	r3, r7, #7
   12616:	781a      	ldrb	r2, [r3, #0]
   12618:	4b04      	ldr	r3, [pc, #16]	; (1262c <_sercom_set_handler+0x60>)
   1261a:	0092      	lsls	r2, r2, #2
   1261c:	6839      	ldr	r1, [r7, #0]
   1261e:	50d1      	str	r1, [r2, r3]
}
   12620:	46c0      	nop			; (mov r8, r8)
   12622:	46bd      	mov	sp, r7
   12624:	b004      	add	sp, #16
   12626:	bd80      	pop	{r7, pc}
   12628:	20000252 	.word	0x20000252
   1262c:	20000254 	.word	0x20000254
   12630:	000125b9 	.word	0x000125b9
   12634:	2000051c 	.word	0x2000051c

00012638 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
   12638:	b590      	push	{r4, r7, lr}
   1263a:	b085      	sub	sp, #20
   1263c:	af00      	add	r7, sp, #0
   1263e:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
   12640:	2308      	movs	r3, #8
   12642:	18fa      	adds	r2, r7, r3
   12644:	4b0c      	ldr	r3, [pc, #48]	; (12678 <_sercom_get_interrupt_vector+0x40>)
   12646:	0010      	movs	r0, r2
   12648:	0019      	movs	r1, r3
   1264a:	2306      	movs	r3, #6
   1264c:	001a      	movs	r2, r3
   1264e:	4b0b      	ldr	r3, [pc, #44]	; (1267c <_sercom_get_interrupt_vector+0x44>)
   12650:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
   12652:	230f      	movs	r3, #15
   12654:	18fc      	adds	r4, r7, r3
   12656:	687b      	ldr	r3, [r7, #4]
   12658:	0018      	movs	r0, r3
   1265a:	4b09      	ldr	r3, [pc, #36]	; (12680 <_sercom_get_interrupt_vector+0x48>)
   1265c:	4798      	blx	r3
   1265e:	0003      	movs	r3, r0
   12660:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
   12662:	230f      	movs	r3, #15
   12664:	18fb      	adds	r3, r7, r3
   12666:	781b      	ldrb	r3, [r3, #0]
   12668:	2208      	movs	r2, #8
   1266a:	18ba      	adds	r2, r7, r2
   1266c:	5cd3      	ldrb	r3, [r2, r3]
   1266e:	b25b      	sxtb	r3, r3
}
   12670:	0018      	movs	r0, r3
   12672:	46bd      	mov	sp, r7
   12674:	b005      	add	sp, #20
   12676:	bd90      	pop	{r4, r7, pc}
   12678:	000194ec 	.word	0x000194ec
   1267c:	000169b1 	.word	0x000169b1
   12680:	00012569 	.word	0x00012569

00012684 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
   12684:	b580      	push	{r7, lr}
   12686:	af00      	add	r7, sp, #0
   12688:	4b03      	ldr	r3, [pc, #12]	; (12698 <SERCOM0_Handler+0x14>)
   1268a:	681b      	ldr	r3, [r3, #0]
   1268c:	2000      	movs	r0, #0
   1268e:	4798      	blx	r3
   12690:	46c0      	nop			; (mov r8, r8)
   12692:	46bd      	mov	sp, r7
   12694:	bd80      	pop	{r7, pc}
   12696:	46c0      	nop			; (mov r8, r8)
   12698:	20000254 	.word	0x20000254

0001269c <SERCOM1_Handler>:
   1269c:	b580      	push	{r7, lr}
   1269e:	af00      	add	r7, sp, #0
   126a0:	4b03      	ldr	r3, [pc, #12]	; (126b0 <SERCOM1_Handler+0x14>)
   126a2:	685b      	ldr	r3, [r3, #4]
   126a4:	2001      	movs	r0, #1
   126a6:	4798      	blx	r3
   126a8:	46c0      	nop			; (mov r8, r8)
   126aa:	46bd      	mov	sp, r7
   126ac:	bd80      	pop	{r7, pc}
   126ae:	46c0      	nop			; (mov r8, r8)
   126b0:	20000254 	.word	0x20000254

000126b4 <SERCOM2_Handler>:
   126b4:	b580      	push	{r7, lr}
   126b6:	af00      	add	r7, sp, #0
   126b8:	4b03      	ldr	r3, [pc, #12]	; (126c8 <SERCOM2_Handler+0x14>)
   126ba:	689b      	ldr	r3, [r3, #8]
   126bc:	2002      	movs	r0, #2
   126be:	4798      	blx	r3
   126c0:	46c0      	nop			; (mov r8, r8)
   126c2:	46bd      	mov	sp, r7
   126c4:	bd80      	pop	{r7, pc}
   126c6:	46c0      	nop			; (mov r8, r8)
   126c8:	20000254 	.word	0x20000254

000126cc <SERCOM3_Handler>:
   126cc:	b580      	push	{r7, lr}
   126ce:	af00      	add	r7, sp, #0
   126d0:	4b03      	ldr	r3, [pc, #12]	; (126e0 <SERCOM3_Handler+0x14>)
   126d2:	68db      	ldr	r3, [r3, #12]
   126d4:	2003      	movs	r0, #3
   126d6:	4798      	blx	r3
   126d8:	46c0      	nop			; (mov r8, r8)
   126da:	46bd      	mov	sp, r7
   126dc:	bd80      	pop	{r7, pc}
   126de:	46c0      	nop			; (mov r8, r8)
   126e0:	20000254 	.word	0x20000254

000126e4 <SERCOM4_Handler>:
   126e4:	b580      	push	{r7, lr}
   126e6:	af00      	add	r7, sp, #0
   126e8:	4b03      	ldr	r3, [pc, #12]	; (126f8 <SERCOM4_Handler+0x14>)
   126ea:	691b      	ldr	r3, [r3, #16]
   126ec:	2004      	movs	r0, #4
   126ee:	4798      	blx	r3
   126f0:	46c0      	nop			; (mov r8, r8)
   126f2:	46bd      	mov	sp, r7
   126f4:	bd80      	pop	{r7, pc}
   126f6:	46c0      	nop			; (mov r8, r8)
   126f8:	20000254 	.word	0x20000254

000126fc <SERCOM5_Handler>:
   126fc:	b580      	push	{r7, lr}
   126fe:	af00      	add	r7, sp, #0
   12700:	4b03      	ldr	r3, [pc, #12]	; (12710 <SERCOM5_Handler+0x14>)
   12702:	695b      	ldr	r3, [r3, #20]
   12704:	2005      	movs	r0, #5
   12706:	4798      	blx	r3
   12708:	46c0      	nop			; (mov r8, r8)
   1270a:	46bd      	mov	sp, r7
   1270c:	bd80      	pop	{r7, pc}
   1270e:	46c0      	nop			; (mov r8, r8)
   12710:	20000254 	.word	0x20000254

00012714 <system_pinmux_get_config_defaults>:
{
   12714:	b580      	push	{r7, lr}
   12716:	b082      	sub	sp, #8
   12718:	af00      	add	r7, sp, #0
   1271a:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
   1271c:	687b      	ldr	r3, [r7, #4]
   1271e:	2280      	movs	r2, #128	; 0x80
   12720:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   12722:	687b      	ldr	r3, [r7, #4]
   12724:	2200      	movs	r2, #0
   12726:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   12728:	687b      	ldr	r3, [r7, #4]
   1272a:	2201      	movs	r2, #1
   1272c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   1272e:	687b      	ldr	r3, [r7, #4]
   12730:	2200      	movs	r2, #0
   12732:	70da      	strb	r2, [r3, #3]
}
   12734:	46c0      	nop			; (mov r8, r8)
   12736:	46bd      	mov	sp, r7
   12738:	b002      	add	sp, #8
   1273a:	bd80      	pop	{r7, pc}

0001273c <system_pinmux_get_group_from_gpio_pin>:
{
   1273c:	b580      	push	{r7, lr}
   1273e:	b084      	sub	sp, #16
   12740:	af00      	add	r7, sp, #0
   12742:	0002      	movs	r2, r0
   12744:	1dfb      	adds	r3, r7, #7
   12746:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   12748:	230f      	movs	r3, #15
   1274a:	18fb      	adds	r3, r7, r3
   1274c:	1dfa      	adds	r2, r7, #7
   1274e:	7812      	ldrb	r2, [r2, #0]
   12750:	09d2      	lsrs	r2, r2, #7
   12752:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   12754:	230e      	movs	r3, #14
   12756:	18fb      	adds	r3, r7, r3
   12758:	1dfa      	adds	r2, r7, #7
   1275a:	7812      	ldrb	r2, [r2, #0]
   1275c:	0952      	lsrs	r2, r2, #5
   1275e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   12760:	4b0d      	ldr	r3, [pc, #52]	; (12798 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   12762:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
   12764:	230f      	movs	r3, #15
   12766:	18fb      	adds	r3, r7, r3
   12768:	781b      	ldrb	r3, [r3, #0]
   1276a:	2b00      	cmp	r3, #0
   1276c:	d10f      	bne.n	1278e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   1276e:	230f      	movs	r3, #15
   12770:	18fb      	adds	r3, r7, r3
   12772:	781b      	ldrb	r3, [r3, #0]
   12774:	009b      	lsls	r3, r3, #2
   12776:	2210      	movs	r2, #16
   12778:	4694      	mov	ip, r2
   1277a:	44bc      	add	ip, r7
   1277c:	4463      	add	r3, ip
   1277e:	3b08      	subs	r3, #8
   12780:	681a      	ldr	r2, [r3, #0]
   12782:	230e      	movs	r3, #14
   12784:	18fb      	adds	r3, r7, r3
   12786:	781b      	ldrb	r3, [r3, #0]
   12788:	01db      	lsls	r3, r3, #7
   1278a:	18d3      	adds	r3, r2, r3
   1278c:	e000      	b.n	12790 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
   1278e:	2300      	movs	r3, #0
}
   12790:	0018      	movs	r0, r3
   12792:	46bd      	mov	sp, r7
   12794:	b004      	add	sp, #16
   12796:	bd80      	pop	{r7, pc}
   12798:	41004400 	.word	0x41004400

0001279c <port_get_group_from_gpio_pin>:
{
   1279c:	b580      	push	{r7, lr}
   1279e:	b082      	sub	sp, #8
   127a0:	af00      	add	r7, sp, #0
   127a2:	0002      	movs	r2, r0
   127a4:	1dfb      	adds	r3, r7, #7
   127a6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   127a8:	1dfb      	adds	r3, r7, #7
   127aa:	781b      	ldrb	r3, [r3, #0]
   127ac:	0018      	movs	r0, r3
   127ae:	4b03      	ldr	r3, [pc, #12]	; (127bc <port_get_group_from_gpio_pin+0x20>)
   127b0:	4798      	blx	r3
   127b2:	0003      	movs	r3, r0
}
   127b4:	0018      	movs	r0, r3
   127b6:	46bd      	mov	sp, r7
   127b8:	b002      	add	sp, #8
   127ba:	bd80      	pop	{r7, pc}
   127bc:	0001273d 	.word	0x0001273d

000127c0 <port_pin_set_output_level>:
{
   127c0:	b580      	push	{r7, lr}
   127c2:	b084      	sub	sp, #16
   127c4:	af00      	add	r7, sp, #0
   127c6:	0002      	movs	r2, r0
   127c8:	1dfb      	adds	r3, r7, #7
   127ca:	701a      	strb	r2, [r3, #0]
   127cc:	1dbb      	adds	r3, r7, #6
   127ce:	1c0a      	adds	r2, r1, #0
   127d0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   127d2:	1dfb      	adds	r3, r7, #7
   127d4:	781b      	ldrb	r3, [r3, #0]
   127d6:	0018      	movs	r0, r3
   127d8:	4b0d      	ldr	r3, [pc, #52]	; (12810 <port_pin_set_output_level+0x50>)
   127da:	4798      	blx	r3
   127dc:	0003      	movs	r3, r0
   127de:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   127e0:	1dfb      	adds	r3, r7, #7
   127e2:	781b      	ldrb	r3, [r3, #0]
   127e4:	221f      	movs	r2, #31
   127e6:	4013      	ands	r3, r2
   127e8:	2201      	movs	r2, #1
   127ea:	409a      	lsls	r2, r3
   127ec:	0013      	movs	r3, r2
   127ee:	60bb      	str	r3, [r7, #8]
	if (level) {
   127f0:	1dbb      	adds	r3, r7, #6
   127f2:	781b      	ldrb	r3, [r3, #0]
   127f4:	2b00      	cmp	r3, #0
   127f6:	d003      	beq.n	12800 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   127f8:	68fb      	ldr	r3, [r7, #12]
   127fa:	68ba      	ldr	r2, [r7, #8]
   127fc:	619a      	str	r2, [r3, #24]
}
   127fe:	e002      	b.n	12806 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
   12800:	68fb      	ldr	r3, [r7, #12]
   12802:	68ba      	ldr	r2, [r7, #8]
   12804:	615a      	str	r2, [r3, #20]
}
   12806:	46c0      	nop			; (mov r8, r8)
   12808:	46bd      	mov	sp, r7
   1280a:	b004      	add	sp, #16
   1280c:	bd80      	pop	{r7, pc}
   1280e:	46c0      	nop			; (mov r8, r8)
   12810:	0001279d 	.word	0x0001279d

00012814 <system_gclk_chan_get_config_defaults>:
{
   12814:	b580      	push	{r7, lr}
   12816:	b082      	sub	sp, #8
   12818:	af00      	add	r7, sp, #0
   1281a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   1281c:	687b      	ldr	r3, [r7, #4]
   1281e:	2200      	movs	r2, #0
   12820:	701a      	strb	r2, [r3, #0]
}
   12822:	46c0      	nop			; (mov r8, r8)
   12824:	46bd      	mov	sp, r7
   12826:	b002      	add	sp, #8
   12828:	bd80      	pop	{r7, pc}
	...

0001282c <system_apb_clock_set_mask>:
{
   1282c:	b580      	push	{r7, lr}
   1282e:	b082      	sub	sp, #8
   12830:	af00      	add	r7, sp, #0
   12832:	0002      	movs	r2, r0
   12834:	6039      	str	r1, [r7, #0]
   12836:	1dfb      	adds	r3, r7, #7
   12838:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   1283a:	1dfb      	adds	r3, r7, #7
   1283c:	781b      	ldrb	r3, [r3, #0]
   1283e:	2b01      	cmp	r3, #1
   12840:	d00a      	beq.n	12858 <system_apb_clock_set_mask+0x2c>
   12842:	2b02      	cmp	r3, #2
   12844:	d00f      	beq.n	12866 <system_apb_clock_set_mask+0x3a>
   12846:	2b00      	cmp	r3, #0
   12848:	d114      	bne.n	12874 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   1284a:	4b0e      	ldr	r3, [pc, #56]	; (12884 <system_apb_clock_set_mask+0x58>)
   1284c:	4a0d      	ldr	r2, [pc, #52]	; (12884 <system_apb_clock_set_mask+0x58>)
   1284e:	6991      	ldr	r1, [r2, #24]
   12850:	683a      	ldr	r2, [r7, #0]
   12852:	430a      	orrs	r2, r1
   12854:	619a      	str	r2, [r3, #24]
			break;
   12856:	e00f      	b.n	12878 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   12858:	4b0a      	ldr	r3, [pc, #40]	; (12884 <system_apb_clock_set_mask+0x58>)
   1285a:	4a0a      	ldr	r2, [pc, #40]	; (12884 <system_apb_clock_set_mask+0x58>)
   1285c:	69d1      	ldr	r1, [r2, #28]
   1285e:	683a      	ldr	r2, [r7, #0]
   12860:	430a      	orrs	r2, r1
   12862:	61da      	str	r2, [r3, #28]
			break;
   12864:	e008      	b.n	12878 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   12866:	4b07      	ldr	r3, [pc, #28]	; (12884 <system_apb_clock_set_mask+0x58>)
   12868:	4a06      	ldr	r2, [pc, #24]	; (12884 <system_apb_clock_set_mask+0x58>)
   1286a:	6a11      	ldr	r1, [r2, #32]
   1286c:	683a      	ldr	r2, [r7, #0]
   1286e:	430a      	orrs	r2, r1
   12870:	621a      	str	r2, [r3, #32]
			break;
   12872:	e001      	b.n	12878 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   12874:	2317      	movs	r3, #23
   12876:	e000      	b.n	1287a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   12878:	2300      	movs	r3, #0
}
   1287a:	0018      	movs	r0, r3
   1287c:	46bd      	mov	sp, r7
   1287e:	b002      	add	sp, #8
   12880:	bd80      	pop	{r7, pc}
   12882:	46c0      	nop			; (mov r8, r8)
   12884:	40000400 	.word	0x40000400

00012888 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
   12888:	b580      	push	{r7, lr}
   1288a:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
   1288c:	4b05      	ldr	r3, [pc, #20]	; (128a4 <system_is_debugger_present+0x1c>)
   1288e:	789b      	ldrb	r3, [r3, #2]
   12890:	b2db      	uxtb	r3, r3
   12892:	001a      	movs	r2, r3
   12894:	2302      	movs	r3, #2
   12896:	4013      	ands	r3, r2
   12898:	1e5a      	subs	r2, r3, #1
   1289a:	4193      	sbcs	r3, r2
   1289c:	b2db      	uxtb	r3, r3
}
   1289e:	0018      	movs	r0, r3
   128a0:	46bd      	mov	sp, r7
   128a2:	bd80      	pop	{r7, pc}
   128a4:	41002000 	.word	0x41002000

000128a8 <spi_is_write_complete>:
{
   128a8:	b580      	push	{r7, lr}
   128aa:	b084      	sub	sp, #16
   128ac:	af00      	add	r7, sp, #0
   128ae:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   128b0:	687b      	ldr	r3, [r7, #4]
   128b2:	681b      	ldr	r3, [r3, #0]
   128b4:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
   128b6:	68fb      	ldr	r3, [r7, #12]
   128b8:	7e1b      	ldrb	r3, [r3, #24]
   128ba:	b2db      	uxtb	r3, r3
   128bc:	001a      	movs	r2, r3
   128be:	2302      	movs	r3, #2
   128c0:	4013      	ands	r3, r2
   128c2:	1e5a      	subs	r2, r3, #1
   128c4:	4193      	sbcs	r3, r2
   128c6:	b2db      	uxtb	r3, r3
}
   128c8:	0018      	movs	r0, r3
   128ca:	46bd      	mov	sp, r7
   128cc:	b004      	add	sp, #16
   128ce:	bd80      	pop	{r7, pc}

000128d0 <spi_is_ready_to_write>:
{
   128d0:	b580      	push	{r7, lr}
   128d2:	b084      	sub	sp, #16
   128d4:	af00      	add	r7, sp, #0
   128d6:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   128d8:	687b      	ldr	r3, [r7, #4]
   128da:	681b      	ldr	r3, [r3, #0]
   128dc:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
   128de:	68fb      	ldr	r3, [r7, #12]
   128e0:	7e1b      	ldrb	r3, [r3, #24]
   128e2:	b2db      	uxtb	r3, r3
   128e4:	001a      	movs	r2, r3
   128e6:	2301      	movs	r3, #1
   128e8:	4013      	ands	r3, r2
   128ea:	1e5a      	subs	r2, r3, #1
   128ec:	4193      	sbcs	r3, r2
   128ee:	b2db      	uxtb	r3, r3
}
   128f0:	0018      	movs	r0, r3
   128f2:	46bd      	mov	sp, r7
   128f4:	b004      	add	sp, #16
   128f6:	bd80      	pop	{r7, pc}

000128f8 <spi_is_ready_to_read>:
{
   128f8:	b580      	push	{r7, lr}
   128fa:	b084      	sub	sp, #16
   128fc:	af00      	add	r7, sp, #0
   128fe:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   12900:	687b      	ldr	r3, [r7, #4]
   12902:	681b      	ldr	r3, [r3, #0]
   12904:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
   12906:	68fb      	ldr	r3, [r7, #12]
   12908:	7e1b      	ldrb	r3, [r3, #24]
   1290a:	b2db      	uxtb	r3, r3
   1290c:	001a      	movs	r2, r3
   1290e:	2304      	movs	r3, #4
   12910:	4013      	ands	r3, r2
   12912:	1e5a      	subs	r2, r3, #1
   12914:	4193      	sbcs	r3, r2
   12916:	b2db      	uxtb	r3, r3
}
   12918:	0018      	movs	r0, r3
   1291a:	46bd      	mov	sp, r7
   1291c:	b004      	add	sp, #16
   1291e:	bd80      	pop	{r7, pc}

00012920 <spi_write>:
{
   12920:	b580      	push	{r7, lr}
   12922:	b084      	sub	sp, #16
   12924:	af00      	add	r7, sp, #0
   12926:	6078      	str	r0, [r7, #4]
   12928:	000a      	movs	r2, r1
   1292a:	1cbb      	adds	r3, r7, #2
   1292c:	801a      	strh	r2, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
   1292e:	687b      	ldr	r3, [r7, #4]
   12930:	681b      	ldr	r3, [r3, #0]
   12932:	60fb      	str	r3, [r7, #12]
	if (!spi_is_ready_to_write(module)) {
   12934:	687b      	ldr	r3, [r7, #4]
   12936:	0018      	movs	r0, r3
   12938:	4b0a      	ldr	r3, [pc, #40]	; (12964 <spi_write+0x44>)
   1293a:	4798      	blx	r3
   1293c:	0003      	movs	r3, r0
   1293e:	001a      	movs	r2, r3
   12940:	2301      	movs	r3, #1
   12942:	4053      	eors	r3, r2
   12944:	b2db      	uxtb	r3, r3
   12946:	2b00      	cmp	r3, #0
   12948:	d001      	beq.n	1294e <spi_write+0x2e>
		return STATUS_BUSY;
   1294a:	2305      	movs	r3, #5
   1294c:	e006      	b.n	1295c <spi_write+0x3c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
   1294e:	1cbb      	adds	r3, r7, #2
   12950:	881b      	ldrh	r3, [r3, #0]
   12952:	05db      	lsls	r3, r3, #23
   12954:	0dda      	lsrs	r2, r3, #23
   12956:	68fb      	ldr	r3, [r7, #12]
   12958:	629a      	str	r2, [r3, #40]	; 0x28
	return STATUS_OK;
   1295a:	2300      	movs	r3, #0
}
   1295c:	0018      	movs	r0, r3
   1295e:	46bd      	mov	sp, r7
   12960:	b004      	add	sp, #16
   12962:	bd80      	pop	{r7, pc}
   12964:	000128d1 	.word	0x000128d1

00012968 <spi_read>:
{
   12968:	b580      	push	{r7, lr}
   1296a:	b084      	sub	sp, #16
   1296c:	af00      	add	r7, sp, #0
   1296e:	6078      	str	r0, [r7, #4]
   12970:	6039      	str	r1, [r7, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
   12972:	687b      	ldr	r3, [r7, #4]
   12974:	681b      	ldr	r3, [r3, #0]
   12976:	60bb      	str	r3, [r7, #8]
	if (!spi_is_ready_to_read(module)) {
   12978:	687b      	ldr	r3, [r7, #4]
   1297a:	0018      	movs	r0, r3
   1297c:	4b1b      	ldr	r3, [pc, #108]	; (129ec <spi_read+0x84>)
   1297e:	4798      	blx	r3
   12980:	0003      	movs	r3, r0
   12982:	001a      	movs	r2, r3
   12984:	2301      	movs	r3, #1
   12986:	4053      	eors	r3, r2
   12988:	b2db      	uxtb	r3, r3
   1298a:	2b00      	cmp	r3, #0
   1298c:	d001      	beq.n	12992 <spi_read+0x2a>
		return STATUS_ERR_IO;
   1298e:	2310      	movs	r3, #16
   12990:	e027      	b.n	129e2 <spi_read+0x7a>
	enum status_code retval = STATUS_OK;
   12992:	230f      	movs	r3, #15
   12994:	18fb      	adds	r3, r7, r3
   12996:	2200      	movs	r2, #0
   12998:	701a      	strb	r2, [r3, #0]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
   1299a:	68bb      	ldr	r3, [r7, #8]
   1299c:	8b5b      	ldrh	r3, [r3, #26]
   1299e:	b29b      	uxth	r3, r3
   129a0:	001a      	movs	r2, r3
   129a2:	2304      	movs	r3, #4
   129a4:	4013      	ands	r3, r2
   129a6:	d006      	beq.n	129b6 <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
   129a8:	230f      	movs	r3, #15
   129aa:	18fb      	adds	r3, r7, r3
   129ac:	221e      	movs	r2, #30
   129ae:	701a      	strb	r2, [r3, #0]
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
   129b0:	68bb      	ldr	r3, [r7, #8]
   129b2:	2204      	movs	r2, #4
   129b4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   129b6:	687b      	ldr	r3, [r7, #4]
   129b8:	799b      	ldrb	r3, [r3, #6]
   129ba:	2b01      	cmp	r3, #1
   129bc:	d108      	bne.n	129d0 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
   129be:	68bb      	ldr	r3, [r7, #8]
   129c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   129c2:	b29b      	uxth	r3, r3
   129c4:	05db      	lsls	r3, r3, #23
   129c6:	0ddb      	lsrs	r3, r3, #23
   129c8:	b29a      	uxth	r2, r3
   129ca:	683b      	ldr	r3, [r7, #0]
   129cc:	801a      	strh	r2, [r3, #0]
   129ce:	e005      	b.n	129dc <spi_read+0x74>
		*rx_data = (uint8_t)spi_module->DATA.reg;
   129d0:	68bb      	ldr	r3, [r7, #8]
   129d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   129d4:	b2db      	uxtb	r3, r3
   129d6:	b29a      	uxth	r2, r3
   129d8:	683b      	ldr	r3, [r7, #0]
   129da:	801a      	strh	r2, [r3, #0]
	return retval;
   129dc:	230f      	movs	r3, #15
   129de:	18fb      	adds	r3, r7, r3
   129e0:	781b      	ldrb	r3, [r3, #0]
}
   129e2:	0018      	movs	r0, r3
   129e4:	46bd      	mov	sp, r7
   129e6:	b004      	add	sp, #16
   129e8:	bd80      	pop	{r7, pc}
   129ea:	46c0      	nop			; (mov r8, r8)
   129ec:	000128f9 	.word	0x000128f9

000129f0 <_spi_clear_tx_complete_flag>:
 *
 * \param[in]  module  Pointer to the software instance struct
 */
static void _spi_clear_tx_complete_flag(
		struct spi_module *const module)
{
   129f0:	b580      	push	{r7, lr}
   129f2:	b084      	sub	sp, #16
   129f4:	af00      	add	r7, sp, #0
   129f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   129f8:	687b      	ldr	r3, [r7, #4]
   129fa:	681b      	ldr	r3, [r3, #0]
   129fc:	60fb      	str	r3, [r7, #12]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
   129fe:	68fb      	ldr	r3, [r7, #12]
   12a00:	2202      	movs	r2, #2
   12a02:	761a      	strb	r2, [r3, #24]
}
   12a04:	46c0      	nop			; (mov r8, r8)
   12a06:	46bd      	mov	sp, r7
   12a08:	b004      	add	sp, #16
   12a0a:	bd80      	pop	{r7, pc}

00012a0c <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
   12a0c:	b590      	push	{r4, r7, lr}
   12a0e:	b093      	sub	sp, #76	; 0x4c
   12a10:	af00      	add	r7, sp, #0
   12a12:	6078      	str	r0, [r7, #4]
   12a14:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   12a16:	687b      	ldr	r3, [r7, #4]
   12a18:	681b      	ldr	r3, [r3, #0]
   12a1a:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
   12a1c:	687b      	ldr	r3, [r7, #4]
   12a1e:	681b      	ldr	r3, [r3, #0]
   12a20:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
   12a22:	231c      	movs	r3, #28
   12a24:	18fb      	adds	r3, r7, r3
   12a26:	0018      	movs	r0, r3
   12a28:	4b85      	ldr	r3, [pc, #532]	; (12c40 <_spi_set_config+0x234>)
   12a2a:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
   12a2c:	231c      	movs	r3, #28
   12a2e:	18fb      	adds	r3, r7, r3
   12a30:	2200      	movs	r2, #0
   12a32:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
   12a34:	683b      	ldr	r3, [r7, #0]
   12a36:	781b      	ldrb	r3, [r3, #0]
   12a38:	2b00      	cmp	r3, #0
   12a3a:	d103      	bne.n	12a44 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
   12a3c:	231c      	movs	r3, #28
   12a3e:	18fb      	adds	r3, r7, r3
   12a40:	2200      	movs	r2, #0
   12a42:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
   12a44:	683b      	ldr	r3, [r7, #0]
   12a46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
   12a48:	230c      	movs	r3, #12
   12a4a:	18fb      	adds	r3, r7, r3
   12a4c:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
   12a4e:	683b      	ldr	r3, [r7, #0]
   12a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
   12a52:	230c      	movs	r3, #12
   12a54:	18fb      	adds	r3, r7, r3
   12a56:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
   12a58:	683b      	ldr	r3, [r7, #0]
   12a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
   12a5c:	230c      	movs	r3, #12
   12a5e:	18fb      	adds	r3, r7, r3
   12a60:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
   12a62:	683b      	ldr	r3, [r7, #0]
   12a64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
   12a66:	230c      	movs	r3, #12
   12a68:	18fb      	adds	r3, r7, r3
   12a6a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   12a6c:	2347      	movs	r3, #71	; 0x47
   12a6e:	18fb      	adds	r3, r7, r3
   12a70:	2200      	movs	r2, #0
   12a72:	701a      	strb	r2, [r3, #0]
   12a74:	e02c      	b.n	12ad0 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
   12a76:	2347      	movs	r3, #71	; 0x47
   12a78:	18fb      	adds	r3, r7, r3
   12a7a:	781a      	ldrb	r2, [r3, #0]
   12a7c:	230c      	movs	r3, #12
   12a7e:	18fb      	adds	r3, r7, r3
   12a80:	0092      	lsls	r2, r2, #2
   12a82:	58d3      	ldr	r3, [r2, r3]
   12a84:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
   12a86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12a88:	2b00      	cmp	r3, #0
   12a8a:	d109      	bne.n	12aa0 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
   12a8c:	2347      	movs	r3, #71	; 0x47
   12a8e:	18fb      	adds	r3, r7, r3
   12a90:	781a      	ldrb	r2, [r3, #0]
   12a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   12a94:	0011      	movs	r1, r2
   12a96:	0018      	movs	r0, r3
   12a98:	4b6a      	ldr	r3, [pc, #424]	; (12c44 <_spi_set_config+0x238>)
   12a9a:	4798      	blx	r3
   12a9c:	0003      	movs	r3, r0
   12a9e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
   12aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12aa2:	3301      	adds	r3, #1
   12aa4:	d00d      	beq.n	12ac2 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
   12aa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12aa8:	b2da      	uxtb	r2, r3
   12aaa:	231c      	movs	r3, #28
   12aac:	18fb      	adds	r3, r7, r3
   12aae:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
   12ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12ab2:	0c1b      	lsrs	r3, r3, #16
   12ab4:	b2db      	uxtb	r3, r3
   12ab6:	221c      	movs	r2, #28
   12ab8:	18ba      	adds	r2, r7, r2
   12aba:	0011      	movs	r1, r2
   12abc:	0018      	movs	r0, r3
   12abe:	4b62      	ldr	r3, [pc, #392]	; (12c48 <_spi_set_config+0x23c>)
   12ac0:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
   12ac2:	2347      	movs	r3, #71	; 0x47
   12ac4:	18fb      	adds	r3, r7, r3
   12ac6:	781a      	ldrb	r2, [r3, #0]
   12ac8:	2347      	movs	r3, #71	; 0x47
   12aca:	18fb      	adds	r3, r7, r3
   12acc:	3201      	adds	r2, #1
   12ace:	701a      	strb	r2, [r3, #0]
   12ad0:	2347      	movs	r3, #71	; 0x47
   12ad2:	18fb      	adds	r3, r7, r3
   12ad4:	781b      	ldrb	r3, [r3, #0]
   12ad6:	2b03      	cmp	r3, #3
   12ad8:	d9cd      	bls.n	12a76 <_spi_set_config+0x6a>
		}
	}

	module->mode             = config->mode;
   12ada:	683b      	ldr	r3, [r7, #0]
   12adc:	781a      	ldrb	r2, [r3, #0]
   12ade:	687b      	ldr	r3, [r7, #4]
   12ae0:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
   12ae2:	683b      	ldr	r3, [r7, #0]
   12ae4:	7c1a      	ldrb	r2, [r3, #16]
   12ae6:	687b      	ldr	r3, [r7, #4]
   12ae8:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
   12aea:	683b      	ldr	r3, [r7, #0]
   12aec:	7c9a      	ldrb	r2, [r3, #18]
   12aee:	687b      	ldr	r3, [r7, #4]
   12af0:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
   12af2:	683b      	ldr	r3, [r7, #0]
   12af4:	7d1a      	ldrb	r2, [r3, #20]
   12af6:	687b      	ldr	r3, [r7, #4]
   12af8:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
   12afa:	230a      	movs	r3, #10
   12afc:	18fb      	adds	r3, r7, r3
   12afe:	2200      	movs	r2, #0
   12b00:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
   12b02:	2300      	movs	r3, #0
   12b04:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
   12b06:	2300      	movs	r3, #0
   12b08:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
   12b0a:	683b      	ldr	r3, [r7, #0]
   12b0c:	781b      	ldrb	r3, [r3, #0]
   12b0e:	2b01      	cmp	r3, #1
   12b10:	d129      	bne.n	12b66 <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   12b12:	687b      	ldr	r3, [r7, #4]
   12b14:	681b      	ldr	r3, [r3, #0]
   12b16:	0018      	movs	r0, r3
   12b18:	4b4c      	ldr	r3, [pc, #304]	; (12c4c <_spi_set_config+0x240>)
   12b1a:	4798      	blx	r3
   12b1c:	0003      	movs	r3, r0
   12b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   12b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12b22:	3314      	adds	r3, #20
   12b24:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
   12b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
   12b28:	b2db      	uxtb	r3, r3
   12b2a:	0018      	movs	r0, r3
   12b2c:	4b48      	ldr	r3, [pc, #288]	; (12c50 <_spi_set_config+0x244>)
   12b2e:	4798      	blx	r3
   12b30:	0003      	movs	r3, r0
   12b32:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
   12b34:	683b      	ldr	r3, [r7, #0]
   12b36:	699b      	ldr	r3, [r3, #24]
   12b38:	2223      	movs	r2, #35	; 0x23
   12b3a:	18bc      	adds	r4, r7, r2
   12b3c:	220a      	movs	r2, #10
   12b3e:	18ba      	adds	r2, r7, r2
   12b40:	6a79      	ldr	r1, [r7, #36]	; 0x24
   12b42:	0018      	movs	r0, r3
   12b44:	4b43      	ldr	r3, [pc, #268]	; (12c54 <_spi_set_config+0x248>)
   12b46:	4798      	blx	r3
   12b48:	0003      	movs	r3, r0
   12b4a:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
   12b4c:	2323      	movs	r3, #35	; 0x23
   12b4e:	18fb      	adds	r3, r7, r3
   12b50:	781b      	ldrb	r3, [r3, #0]
   12b52:	2b00      	cmp	r3, #0
   12b54:	d001      	beq.n	12b5a <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
   12b56:	2317      	movs	r3, #23
   12b58:	e06d      	b.n	12c36 <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
   12b5a:	230a      	movs	r3, #10
   12b5c:	18fb      	adds	r3, r7, r3
   12b5e:	881b      	ldrh	r3, [r3, #0]
   12b60:	b2da      	uxtb	r2, r3
   12b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12b64:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
   12b66:	683b      	ldr	r3, [r7, #0]
   12b68:	781b      	ldrb	r3, [r3, #0]
   12b6a:	2b00      	cmp	r3, #0
   12b6c:	d11a      	bne.n	12ba4 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
   12b6e:	683b      	ldr	r3, [r7, #0]
   12b70:	699b      	ldr	r3, [r3, #24]
   12b72:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
   12b74:	683b      	ldr	r3, [r7, #0]
   12b76:	8b9b      	ldrh	r3, [r3, #28]
   12b78:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
   12b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
   12b7e:	683a      	ldr	r2, [r7, #0]
   12b80:	7f92      	ldrb	r2, [r2, #30]
   12b82:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
   12b84:	683a      	ldr	r2, [r7, #0]
   12b86:	7fd2      	ldrb	r2, [r2, #31]
   12b88:	0412      	lsls	r2, r2, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
   12b8a:	430a      	orrs	r2, r1
		spi_module->ADDR.reg |=
   12b8c:	431a      	orrs	r2, r3
   12b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12b90:	625a      	str	r2, [r3, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
   12b92:	683b      	ldr	r3, [r7, #0]
   12b94:	2220      	movs	r2, #32
   12b96:	5c9b      	ldrb	r3, [r3, r2]
   12b98:	2b00      	cmp	r3, #0
   12b9a:	d003      	beq.n	12ba4 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
   12b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12b9e:	2240      	movs	r2, #64	; 0x40
   12ba0:	4313      	orrs	r3, r2
   12ba2:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
   12ba4:	683b      	ldr	r3, [r7, #0]
   12ba6:	685b      	ldr	r3, [r3, #4]
   12ba8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   12baa:	4313      	orrs	r3, r2
   12bac:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
   12bae:	683b      	ldr	r3, [r7, #0]
   12bb0:	689b      	ldr	r3, [r3, #8]
   12bb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   12bb4:	4313      	orrs	r3, r2
   12bb6:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
   12bb8:	683b      	ldr	r3, [r7, #0]
   12bba:	68db      	ldr	r3, [r3, #12]
   12bbc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   12bbe:	4313      	orrs	r3, r2
   12bc0:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
   12bc2:	683b      	ldr	r3, [r7, #0]
   12bc4:	7c1b      	ldrb	r3, [r3, #16]
   12bc6:	001a      	movs	r2, r3
   12bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12bca:	4313      	orrs	r3, r2
   12bcc:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
   12bce:	683b      	ldr	r3, [r7, #0]
   12bd0:	7c5b      	ldrb	r3, [r3, #17]
   12bd2:	2b00      	cmp	r3, #0
   12bd4:	d103      	bne.n	12bde <_spi_set_config+0x1d2>
   12bd6:	4b20      	ldr	r3, [pc, #128]	; (12c58 <_spi_set_config+0x24c>)
   12bd8:	4798      	blx	r3
   12bda:	1e03      	subs	r3, r0, #0
   12bdc:	d003      	beq.n	12be6 <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
   12bde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   12be0:	2280      	movs	r2, #128	; 0x80
   12be2:	4313      	orrs	r3, r2
   12be4:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
   12be6:	683b      	ldr	r3, [r7, #0]
   12be8:	7c9b      	ldrb	r3, [r3, #18]
   12bea:	2b00      	cmp	r3, #0
   12bec:	d004      	beq.n	12bf8 <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
   12bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12bf0:	2280      	movs	r2, #128	; 0x80
   12bf2:	0292      	lsls	r2, r2, #10
   12bf4:	4313      	orrs	r3, r2
   12bf6:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
   12bf8:	683b      	ldr	r3, [r7, #0]
   12bfa:	7cdb      	ldrb	r3, [r3, #19]
   12bfc:	2b00      	cmp	r3, #0
   12bfe:	d004      	beq.n	12c0a <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
   12c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12c02:	2280      	movs	r2, #128	; 0x80
   12c04:	0092      	lsls	r2, r2, #2
   12c06:	4313      	orrs	r3, r2
   12c08:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
   12c0a:	683b      	ldr	r3, [r7, #0]
   12c0c:	7d1b      	ldrb	r3, [r3, #20]
   12c0e:	2b00      	cmp	r3, #0
   12c10:	d004      	beq.n	12c1c <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
   12c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12c14:	2280      	movs	r2, #128	; 0x80
   12c16:	0192      	lsls	r2, r2, #6
   12c18:	4313      	orrs	r3, r2
   12c1a:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
   12c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c1e:	681a      	ldr	r2, [r3, #0]
   12c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   12c22:	431a      	orrs	r2, r3
   12c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c26:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
   12c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c2a:	685a      	ldr	r2, [r3, #4]
   12c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12c2e:	431a      	orrs	r2, r3
   12c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c32:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
   12c34:	2300      	movs	r3, #0
}
   12c36:	0018      	movs	r0, r3
   12c38:	46bd      	mov	sp, r7
   12c3a:	b013      	add	sp, #76	; 0x4c
   12c3c:	bd90      	pop	{r4, r7, pc}
   12c3e:	46c0      	nop			; (mov r8, r8)
   12c40:	00012715 	.word	0x00012715
   12c44:	000123ad 	.word	0x000123ad
   12c48:	00015281 	.word	0x00015281
   12c4c:	00012569 	.word	0x00012569
   12c50:	000150b9 	.word	0x000150b9
   12c54:	000120e3 	.word	0x000120e3
   12c58:	00012889 	.word	0x00012889

00012c5c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
   12c5c:	b590      	push	{r4, r7, lr}
   12c5e:	b08b      	sub	sp, #44	; 0x2c
   12c60:	af00      	add	r7, sp, #0
   12c62:	60f8      	str	r0, [r7, #12]
   12c64:	60b9      	str	r1, [r7, #8]
   12c66:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
   12c68:	68fb      	ldr	r3, [r7, #12]
   12c6a:	68ba      	ldr	r2, [r7, #8]
   12c6c:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
   12c6e:	68fb      	ldr	r3, [r7, #12]
   12c70:	681b      	ldr	r3, [r3, #0]
   12c72:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
   12c74:	6a3b      	ldr	r3, [r7, #32]
   12c76:	681b      	ldr	r3, [r3, #0]
   12c78:	2202      	movs	r2, #2
   12c7a:	4013      	ands	r3, r2
   12c7c:	d001      	beq.n	12c82 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
   12c7e:	231c      	movs	r3, #28
   12c80:	e0a6      	b.n	12dd0 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
   12c82:	6a3b      	ldr	r3, [r7, #32]
   12c84:	681b      	ldr	r3, [r3, #0]
   12c86:	2201      	movs	r2, #1
   12c88:	4013      	ands	r3, r2
   12c8a:	d001      	beq.n	12c90 <spi_init+0x34>
		return STATUS_BUSY;
   12c8c:	2305      	movs	r3, #5
   12c8e:	e09f      	b.n	12dd0 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   12c90:	68fb      	ldr	r3, [r7, #12]
   12c92:	681b      	ldr	r3, [r3, #0]
   12c94:	0018      	movs	r0, r3
   12c96:	4b50      	ldr	r3, [pc, #320]	; (12dd8 <spi_init+0x17c>)
   12c98:	4798      	blx	r3
   12c9a:	0003      	movs	r3, r0
   12c9c:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
   12c9e:	69fb      	ldr	r3, [r7, #28]
   12ca0:	3302      	adds	r3, #2
   12ca2:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   12ca4:	69fb      	ldr	r3, [r7, #28]
   12ca6:	3314      	adds	r3, #20
   12ca8:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
   12caa:	2201      	movs	r2, #1
   12cac:	69bb      	ldr	r3, [r7, #24]
   12cae:	409a      	lsls	r2, r3
   12cb0:	0013      	movs	r3, r2
   12cb2:	0019      	movs	r1, r3
   12cb4:	2002      	movs	r0, #2
   12cb6:	4b49      	ldr	r3, [pc, #292]	; (12ddc <spi_init+0x180>)
   12cb8:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   12cba:	2310      	movs	r3, #16
   12cbc:	18fb      	adds	r3, r7, r3
   12cbe:	0018      	movs	r0, r3
   12cc0:	4b47      	ldr	r3, [pc, #284]	; (12de0 <spi_init+0x184>)
   12cc2:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
   12cc4:	687b      	ldr	r3, [r7, #4]
   12cc6:	2224      	movs	r2, #36	; 0x24
   12cc8:	5c9a      	ldrb	r2, [r3, r2]
   12cca:	2310      	movs	r3, #16
   12ccc:	18fb      	adds	r3, r7, r3
   12cce:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
   12cd0:	697b      	ldr	r3, [r7, #20]
   12cd2:	b2db      	uxtb	r3, r3
   12cd4:	2210      	movs	r2, #16
   12cd6:	18ba      	adds	r2, r7, r2
   12cd8:	0011      	movs	r1, r2
   12cda:	0018      	movs	r0, r3
   12cdc:	4b41      	ldr	r3, [pc, #260]	; (12de4 <spi_init+0x188>)
   12cde:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
   12ce0:	697b      	ldr	r3, [r7, #20]
   12ce2:	b2db      	uxtb	r3, r3
   12ce4:	0018      	movs	r0, r3
   12ce6:	4b40      	ldr	r3, [pc, #256]	; (12de8 <spi_init+0x18c>)
   12ce8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
   12cea:	687b      	ldr	r3, [r7, #4]
   12cec:	2224      	movs	r2, #36	; 0x24
   12cee:	5c9b      	ldrb	r3, [r3, r2]
   12cf0:	2100      	movs	r1, #0
   12cf2:	0018      	movs	r0, r3
   12cf4:	4b3d      	ldr	r3, [pc, #244]	; (12dec <spi_init+0x190>)
   12cf6:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
   12cf8:	687b      	ldr	r3, [r7, #4]
   12cfa:	781b      	ldrb	r3, [r3, #0]
   12cfc:	2b01      	cmp	r3, #1
   12cfe:	d105      	bne.n	12d0c <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
   12d00:	6a3b      	ldr	r3, [r7, #32]
   12d02:	681b      	ldr	r3, [r3, #0]
   12d04:	220c      	movs	r2, #12
   12d06:	431a      	orrs	r2, r3
   12d08:	6a3b      	ldr	r3, [r7, #32]
   12d0a:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
   12d0c:	687b      	ldr	r3, [r7, #4]
   12d0e:	781b      	ldrb	r3, [r3, #0]
   12d10:	2b00      	cmp	r3, #0
   12d12:	d105      	bne.n	12d20 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
   12d14:	6a3b      	ldr	r3, [r7, #32]
   12d16:	681b      	ldr	r3, [r3, #0]
   12d18:	2208      	movs	r2, #8
   12d1a:	431a      	orrs	r2, r3
   12d1c:	6a3b      	ldr	r3, [r7, #32]
   12d1e:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
   12d20:	2327      	movs	r3, #39	; 0x27
   12d22:	18fb      	adds	r3, r7, r3
   12d24:	2200      	movs	r2, #0
   12d26:	701a      	strb	r2, [r3, #0]
   12d28:	e010      	b.n	12d4c <spi_init+0xf0>
		module->callback[i]        = NULL;
   12d2a:	2327      	movs	r3, #39	; 0x27
   12d2c:	18fb      	adds	r3, r7, r3
   12d2e:	781b      	ldrb	r3, [r3, #0]
   12d30:	68fa      	ldr	r2, [r7, #12]
   12d32:	3302      	adds	r3, #2
   12d34:	009b      	lsls	r3, r3, #2
   12d36:	18d3      	adds	r3, r2, r3
   12d38:	3304      	adds	r3, #4
   12d3a:	2200      	movs	r2, #0
   12d3c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < SPI_CALLBACK_N; i++) {
   12d3e:	2327      	movs	r3, #39	; 0x27
   12d40:	18fb      	adds	r3, r7, r3
   12d42:	781a      	ldrb	r2, [r3, #0]
   12d44:	2327      	movs	r3, #39	; 0x27
   12d46:	18fb      	adds	r3, r7, r3
   12d48:	3201      	adds	r2, #1
   12d4a:	701a      	strb	r2, [r3, #0]
   12d4c:	2327      	movs	r3, #39	; 0x27
   12d4e:	18fb      	adds	r3, r7, r3
   12d50:	781b      	ldrb	r3, [r3, #0]
   12d52:	2b06      	cmp	r3, #6
   12d54:	d9e9      	bls.n	12d2a <spi_init+0xce>
	}
	module->tx_buffer_ptr              = NULL;
   12d56:	68fb      	ldr	r3, [r7, #12]
   12d58:	2200      	movs	r2, #0
   12d5a:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
   12d5c:	68fb      	ldr	r3, [r7, #12]
   12d5e:	2200      	movs	r2, #0
   12d60:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
   12d62:	68fb      	ldr	r3, [r7, #12]
   12d64:	2200      	movs	r2, #0
   12d66:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
   12d68:	68fb      	ldr	r3, [r7, #12]
   12d6a:	2200      	movs	r2, #0
   12d6c:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
   12d6e:	68fb      	ldr	r3, [r7, #12]
   12d70:	2236      	movs	r2, #54	; 0x36
   12d72:	2100      	movs	r1, #0
   12d74:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
   12d76:	68fb      	ldr	r3, [r7, #12]
   12d78:	2237      	movs	r2, #55	; 0x37
   12d7a:	2100      	movs	r1, #0
   12d7c:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
   12d7e:	68fb      	ldr	r3, [r7, #12]
   12d80:	2238      	movs	r2, #56	; 0x38
   12d82:	2100      	movs	r1, #0
   12d84:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
   12d86:	68fb      	ldr	r3, [r7, #12]
   12d88:	2203      	movs	r2, #3
   12d8a:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
   12d8c:	68fb      	ldr	r3, [r7, #12]
   12d8e:	2200      	movs	r2, #0
   12d90:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
   12d92:	68fb      	ldr	r3, [r7, #12]
   12d94:	681b      	ldr	r3, [r3, #0]
   12d96:	2213      	movs	r2, #19
   12d98:	18bc      	adds	r4, r7, r2
   12d9a:	0018      	movs	r0, r3
   12d9c:	4b0e      	ldr	r3, [pc, #56]	; (12dd8 <spi_init+0x17c>)
   12d9e:	4798      	blx	r3
   12da0:	0003      	movs	r3, r0
   12da2:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
   12da4:	4a12      	ldr	r2, [pc, #72]	; (12df0 <spi_init+0x194>)
   12da6:	2313      	movs	r3, #19
   12da8:	18fb      	adds	r3, r7, r3
   12daa:	781b      	ldrb	r3, [r3, #0]
   12dac:	0011      	movs	r1, r2
   12dae:	0018      	movs	r0, r3
   12db0:	4b10      	ldr	r3, [pc, #64]	; (12df4 <spi_init+0x198>)
   12db2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
   12db4:	2313      	movs	r3, #19
   12db6:	18fb      	adds	r3, r7, r3
   12db8:	781a      	ldrb	r2, [r3, #0]
   12dba:	4b0f      	ldr	r3, [pc, #60]	; (12df8 <spi_init+0x19c>)
   12dbc:	0092      	lsls	r2, r2, #2
   12dbe:	68f9      	ldr	r1, [r7, #12]
   12dc0:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
   12dc2:	687a      	ldr	r2, [r7, #4]
   12dc4:	68fb      	ldr	r3, [r7, #12]
   12dc6:	0011      	movs	r1, r2
   12dc8:	0018      	movs	r0, r3
   12dca:	4b0c      	ldr	r3, [pc, #48]	; (12dfc <spi_init+0x1a0>)
   12dcc:	4798      	blx	r3
   12dce:	0003      	movs	r3, r0
}
   12dd0:	0018      	movs	r0, r3
   12dd2:	46bd      	mov	sp, r7
   12dd4:	b00b      	add	sp, #44	; 0x2c
   12dd6:	bd90      	pop	{r4, r7, pc}
   12dd8:	00012569 	.word	0x00012569
   12ddc:	0001282d 	.word	0x0001282d
   12de0:	00012815 	.word	0x00012815
   12de4:	00014f95 	.word	0x00014f95
   12de8:	00014fd9 	.word	0x00014fd9
   12dec:	00012321 	.word	0x00012321
   12df0:	00013529 	.word	0x00013529
   12df4:	000125cd 	.word	0x000125cd
   12df8:	2000051c 	.word	0x2000051c
   12dfc:	00012a0d 	.word	0x00012a0d

00012e00 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
   12e00:	b590      	push	{r4, r7, lr}
   12e02:	b089      	sub	sp, #36	; 0x24
   12e04:	af00      	add	r7, sp, #0
   12e06:	60f8      	str	r0, [r7, #12]
   12e08:	60b9      	str	r1, [r7, #8]
   12e0a:	0019      	movs	r1, r3
   12e0c:	1dbb      	adds	r3, r7, #6
   12e0e:	801a      	strh	r2, [r3, #0]
   12e10:	1d3b      	adds	r3, r7, #4
   12e12:	1c0a      	adds	r2, r1, #0
   12e14:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
   12e16:	68fb      	ldr	r3, [r7, #12]
   12e18:	2238      	movs	r2, #56	; 0x38
   12e1a:	5c9b      	ldrb	r3, [r3, r2]
   12e1c:	b2db      	uxtb	r3, r3
   12e1e:	2b05      	cmp	r3, #5
   12e20:	d101      	bne.n	12e26 <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
   12e22:	2305      	movs	r3, #5
   12e24:	e0b8      	b.n	12f98 <spi_read_buffer_wait+0x198>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
   12e26:	1dbb      	adds	r3, r7, #6
   12e28:	881b      	ldrh	r3, [r3, #0]
   12e2a:	2b00      	cmp	r3, #0
   12e2c:	d101      	bne.n	12e32 <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
   12e2e:	2317      	movs	r3, #23
   12e30:	e0b2      	b.n	12f98 <spi_read_buffer_wait+0x198>
	}

	if (!(module->receiver_enabled)) {
   12e32:	68fb      	ldr	r3, [r7, #12]
   12e34:	79db      	ldrb	r3, [r3, #7]
   12e36:	2201      	movs	r2, #1
   12e38:	4053      	eors	r3, r2
   12e3a:	b2db      	uxtb	r3, r3
   12e3c:	2b00      	cmp	r3, #0
   12e3e:	d001      	beq.n	12e44 <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
   12e40:	231c      	movs	r3, #28
   12e42:	e0a9      	b.n	12f98 <spi_read_buffer_wait+0x198>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
   12e44:	68fb      	ldr	r3, [r7, #12]
   12e46:	795b      	ldrb	r3, [r3, #5]
   12e48:	2b00      	cmp	r3, #0
   12e4a:	d109      	bne.n	12e60 <spi_read_buffer_wait+0x60>
   12e4c:	68fb      	ldr	r3, [r7, #12]
   12e4e:	0018      	movs	r0, r3
   12e50:	4b53      	ldr	r3, [pc, #332]	; (12fa0 <spi_read_buffer_wait+0x1a0>)
   12e52:	4798      	blx	r3
   12e54:	1e03      	subs	r3, r0, #0
   12e56:	d003      	beq.n	12e60 <spi_read_buffer_wait+0x60>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
   12e58:	68fb      	ldr	r3, [r7, #12]
   12e5a:	0018      	movs	r0, r3
   12e5c:	4b51      	ldr	r3, [pc, #324]	; (12fa4 <spi_read_buffer_wait+0x1a4>)
   12e5e:	4798      	blx	r3
	}
#  endif
	uint16_t rx_pos = 0;
   12e60:	231e      	movs	r3, #30
   12e62:	18fb      	adds	r3, r7, r3
   12e64:	2200      	movs	r2, #0
   12e66:	801a      	strh	r2, [r3, #0]

	while (length--) {
   12e68:	e08d      	b.n	12f86 <spi_read_buffer_wait+0x186>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
   12e6a:	68fb      	ldr	r3, [r7, #12]
   12e6c:	795b      	ldrb	r3, [r3, #5]
   12e6e:	2b01      	cmp	r3, #1
   12e70:	d112      	bne.n	12e98 <spi_read_buffer_wait+0x98>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
   12e72:	46c0      	nop			; (mov r8, r8)
   12e74:	68fb      	ldr	r3, [r7, #12]
   12e76:	0018      	movs	r0, r3
   12e78:	4b4b      	ldr	r3, [pc, #300]	; (12fa8 <spi_read_buffer_wait+0x1a8>)
   12e7a:	4798      	blx	r3
   12e7c:	0003      	movs	r3, r0
   12e7e:	001a      	movs	r2, r3
   12e80:	2301      	movs	r3, #1
   12e82:	4053      	eors	r3, r2
   12e84:	b2db      	uxtb	r3, r3
   12e86:	2b00      	cmp	r3, #0
   12e88:	d1f4      	bne.n	12e74 <spi_read_buffer_wait+0x74>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
   12e8a:	1d3b      	adds	r3, r7, #4
   12e8c:	881a      	ldrh	r2, [r3, #0]
   12e8e:	68fb      	ldr	r3, [r7, #12]
   12e90:	0011      	movs	r1, r2
   12e92:	0018      	movs	r0, r3
   12e94:	4b45      	ldr	r3, [pc, #276]	; (12fac <spi_read_buffer_wait+0x1ac>)
   12e96:	4798      	blx	r3
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
   12e98:	68fb      	ldr	r3, [r7, #12]
   12e9a:	795b      	ldrb	r3, [r3, #5]
   12e9c:	2b00      	cmp	r3, #0
   12e9e:	d12a      	bne.n	12ef6 <spi_read_buffer_wait+0xf6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   12ea0:	2300      	movs	r3, #0
   12ea2:	61bb      	str	r3, [r7, #24]
   12ea4:	e008      	b.n	12eb8 <spi_read_buffer_wait+0xb8>
				if (spi_is_ready_to_read(module)) {
   12ea6:	68fb      	ldr	r3, [r7, #12]
   12ea8:	0018      	movs	r0, r3
   12eaa:	4b41      	ldr	r3, [pc, #260]	; (12fb0 <spi_read_buffer_wait+0x1b0>)
   12eac:	4798      	blx	r3
   12eae:	1e03      	subs	r3, r0, #0
   12eb0:	d107      	bne.n	12ec2 <spi_read_buffer_wait+0xc2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   12eb2:	69bb      	ldr	r3, [r7, #24]
   12eb4:	3301      	adds	r3, #1
   12eb6:	61bb      	str	r3, [r7, #24]
   12eb8:	69bb      	ldr	r3, [r7, #24]
   12eba:	4a3e      	ldr	r2, [pc, #248]	; (12fb4 <spi_read_buffer_wait+0x1b4>)
   12ebc:	4293      	cmp	r3, r2
   12ebe:	d9f2      	bls.n	12ea6 <spi_read_buffer_wait+0xa6>
   12ec0:	e000      	b.n	12ec4 <spi_read_buffer_wait+0xc4>
					break;
   12ec2:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
   12ec4:	68fb      	ldr	r3, [r7, #12]
   12ec6:	0018      	movs	r0, r3
   12ec8:	4b35      	ldr	r3, [pc, #212]	; (12fa0 <spi_read_buffer_wait+0x1a0>)
   12eca:	4798      	blx	r3
   12ecc:	1e03      	subs	r3, r0, #0
   12ece:	d005      	beq.n	12edc <spi_read_buffer_wait+0xdc>
				_spi_clear_tx_complete_flag(module);
   12ed0:	68fb      	ldr	r3, [r7, #12]
   12ed2:	0018      	movs	r0, r3
   12ed4:	4b33      	ldr	r3, [pc, #204]	; (12fa4 <spi_read_buffer_wait+0x1a4>)
   12ed6:	4798      	blx	r3
				return STATUS_ABORTED;
   12ed8:	2304      	movs	r3, #4
   12eda:	e05d      	b.n	12f98 <spi_read_buffer_wait+0x198>
			}

			if (!spi_is_ready_to_read(module)) {
   12edc:	68fb      	ldr	r3, [r7, #12]
   12ede:	0018      	movs	r0, r3
   12ee0:	4b33      	ldr	r3, [pc, #204]	; (12fb0 <spi_read_buffer_wait+0x1b0>)
   12ee2:	4798      	blx	r3
   12ee4:	0003      	movs	r3, r0
   12ee6:	001a      	movs	r2, r3
   12ee8:	2301      	movs	r3, #1
   12eea:	4053      	eors	r3, r2
   12eec:	b2db      	uxtb	r3, r3
   12eee:	2b00      	cmp	r3, #0
   12ef0:	d001      	beq.n	12ef6 <spi_read_buffer_wait+0xf6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
   12ef2:	2312      	movs	r3, #18
   12ef4:	e050      	b.n	12f98 <spi_read_buffer_wait+0x198>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
   12ef6:	46c0      	nop			; (mov r8, r8)
   12ef8:	68fb      	ldr	r3, [r7, #12]
   12efa:	0018      	movs	r0, r3
   12efc:	4b2c      	ldr	r3, [pc, #176]	; (12fb0 <spi_read_buffer_wait+0x1b0>)
   12efe:	4798      	blx	r3
   12f00:	0003      	movs	r3, r0
   12f02:	001a      	movs	r2, r3
   12f04:	2301      	movs	r3, #1
   12f06:	4053      	eors	r3, r2
   12f08:	b2db      	uxtb	r3, r3
   12f0a:	2b00      	cmp	r3, #0
   12f0c:	d1f4      	bne.n	12ef8 <spi_read_buffer_wait+0xf8>
		}

		uint16_t received_data = 0;
   12f0e:	2314      	movs	r3, #20
   12f10:	18fb      	adds	r3, r7, r3
   12f12:	2200      	movs	r2, #0
   12f14:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
   12f16:	2317      	movs	r3, #23
   12f18:	18fc      	adds	r4, r7, r3
   12f1a:	2314      	movs	r3, #20
   12f1c:	18fa      	adds	r2, r7, r3
   12f1e:	68fb      	ldr	r3, [r7, #12]
   12f20:	0011      	movs	r1, r2
   12f22:	0018      	movs	r0, r3
   12f24:	4b24      	ldr	r3, [pc, #144]	; (12fb8 <spi_read_buffer_wait+0x1b8>)
   12f26:	4798      	blx	r3
   12f28:	0003      	movs	r3, r0
   12f2a:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
   12f2c:	2317      	movs	r3, #23
   12f2e:	18fb      	adds	r3, r7, r3
   12f30:	781b      	ldrb	r3, [r3, #0]
   12f32:	2b00      	cmp	r3, #0
   12f34:	d003      	beq.n	12f3e <spi_read_buffer_wait+0x13e>
			/* Overflow, abort */
			return retval;
   12f36:	2317      	movs	r3, #23
   12f38:	18fb      	adds	r3, r7, r3
   12f3a:	781b      	ldrb	r3, [r3, #0]
   12f3c:	e02c      	b.n	12f98 <spi_read_buffer_wait+0x198>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
   12f3e:	231e      	movs	r3, #30
   12f40:	18fb      	adds	r3, r7, r3
   12f42:	881b      	ldrh	r3, [r3, #0]
   12f44:	221e      	movs	r2, #30
   12f46:	18ba      	adds	r2, r7, r2
   12f48:	1c59      	adds	r1, r3, #1
   12f4a:	8011      	strh	r1, [r2, #0]
   12f4c:	001a      	movs	r2, r3
   12f4e:	68bb      	ldr	r3, [r7, #8]
   12f50:	189b      	adds	r3, r3, r2
   12f52:	2214      	movs	r2, #20
   12f54:	18ba      	adds	r2, r7, r2
   12f56:	8812      	ldrh	r2, [r2, #0]
   12f58:	b2d2      	uxtb	r2, r2
   12f5a:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   12f5c:	68fb      	ldr	r3, [r7, #12]
   12f5e:	799b      	ldrb	r3, [r3, #6]
   12f60:	2b01      	cmp	r3, #1
   12f62:	d110      	bne.n	12f86 <spi_read_buffer_wait+0x186>
			rx_data[rx_pos++] = (received_data >> 8);
   12f64:	231e      	movs	r3, #30
   12f66:	18fb      	adds	r3, r7, r3
   12f68:	881b      	ldrh	r3, [r3, #0]
   12f6a:	221e      	movs	r2, #30
   12f6c:	18ba      	adds	r2, r7, r2
   12f6e:	1c59      	adds	r1, r3, #1
   12f70:	8011      	strh	r1, [r2, #0]
   12f72:	001a      	movs	r2, r3
   12f74:	68bb      	ldr	r3, [r7, #8]
   12f76:	189b      	adds	r3, r3, r2
   12f78:	2214      	movs	r2, #20
   12f7a:	18ba      	adds	r2, r7, r2
   12f7c:	8812      	ldrh	r2, [r2, #0]
   12f7e:	0a12      	lsrs	r2, r2, #8
   12f80:	b292      	uxth	r2, r2
   12f82:	b2d2      	uxtb	r2, r2
   12f84:	701a      	strb	r2, [r3, #0]
	while (length--) {
   12f86:	1dbb      	adds	r3, r7, #6
   12f88:	881b      	ldrh	r3, [r3, #0]
   12f8a:	1dba      	adds	r2, r7, #6
   12f8c:	1e59      	subs	r1, r3, #1
   12f8e:	8011      	strh	r1, [r2, #0]
   12f90:	2b00      	cmp	r3, #0
   12f92:	d000      	beq.n	12f96 <spi_read_buffer_wait+0x196>
   12f94:	e769      	b.n	12e6a <spi_read_buffer_wait+0x6a>
		}
	}

	return STATUS_OK;
   12f96:	2300      	movs	r3, #0
}
   12f98:	0018      	movs	r0, r3
   12f9a:	46bd      	mov	sp, r7
   12f9c:	b009      	add	sp, #36	; 0x24
   12f9e:	bd90      	pop	{r4, r7, pc}
   12fa0:	000128a9 	.word	0x000128a9
   12fa4:	000129f1 	.word	0x000129f1
   12fa8:	000128d1 	.word	0x000128d1
   12fac:	00012921 	.word	0x00012921
   12fb0:	000128f9 	.word	0x000128f9
   12fb4:	00002710 	.word	0x00002710
   12fb8:	00012969 	.word	0x00012969

00012fbc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
   12fbc:	b580      	push	{r7, lr}
   12fbe:	b086      	sub	sp, #24
   12fc0:	af00      	add	r7, sp, #0
   12fc2:	60f8      	str	r0, [r7, #12]
   12fc4:	60b9      	str	r1, [r7, #8]
   12fc6:	1dfb      	adds	r3, r7, #7
   12fc8:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
   12fca:	68fb      	ldr	r3, [r7, #12]
   12fcc:	795b      	ldrb	r3, [r3, #5]
   12fce:	2b01      	cmp	r3, #1
   12fd0:	d001      	beq.n	12fd6 <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
   12fd2:	2315      	movs	r3, #21
   12fd4:	e05c      	b.n	13090 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
   12fd6:	68fb      	ldr	r3, [r7, #12]
   12fd8:	7a1b      	ldrb	r3, [r3, #8]
   12fda:	2201      	movs	r2, #1
   12fdc:	4053      	eors	r3, r2
   12fde:	b2db      	uxtb	r3, r3
   12fe0:	2b00      	cmp	r3, #0
   12fe2:	d054      	beq.n	1308e <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
   12fe4:	1dfb      	adds	r3, r7, #7
   12fe6:	781b      	ldrb	r3, [r3, #0]
   12fe8:	2b00      	cmp	r3, #0
   12fea:	d04a      	beq.n	13082 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
   12fec:	68bb      	ldr	r3, [r7, #8]
   12fee:	785b      	ldrb	r3, [r3, #1]
   12ff0:	2b00      	cmp	r3, #0
   12ff2:	d03f      	beq.n	13074 <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
   12ff4:	68fb      	ldr	r3, [r7, #12]
   12ff6:	0018      	movs	r0, r3
   12ff8:	4b27      	ldr	r3, [pc, #156]	; (13098 <spi_select_slave+0xdc>)
   12ffa:	4798      	blx	r3
   12ffc:	0003      	movs	r3, r0
   12ffe:	001a      	movs	r2, r3
   13000:	2301      	movs	r3, #1
   13002:	4053      	eors	r3, r2
   13004:	b2db      	uxtb	r3, r3
   13006:	2b00      	cmp	r3, #0
   13008:	d007      	beq.n	1301a <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
   1300a:	68bb      	ldr	r3, [r7, #8]
   1300c:	781b      	ldrb	r3, [r3, #0]
   1300e:	2101      	movs	r1, #1
   13010:	0018      	movs	r0, r3
   13012:	4b22      	ldr	r3, [pc, #136]	; (1309c <spi_select_slave+0xe0>)
   13014:	4798      	blx	r3
					return STATUS_BUSY;
   13016:	2305      	movs	r3, #5
   13018:	e03a      	b.n	13090 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
   1301a:	68bb      	ldr	r3, [r7, #8]
   1301c:	781b      	ldrb	r3, [r3, #0]
   1301e:	2100      	movs	r1, #0
   13020:	0018      	movs	r0, r3
   13022:	4b1e      	ldr	r3, [pc, #120]	; (1309c <spi_select_slave+0xe0>)
   13024:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
   13026:	68bb      	ldr	r3, [r7, #8]
   13028:	789b      	ldrb	r3, [r3, #2]
   1302a:	b29a      	uxth	r2, r3
   1302c:	68fb      	ldr	r3, [r7, #12]
   1302e:	0011      	movs	r1, r2
   13030:	0018      	movs	r0, r3
   13032:	4b1b      	ldr	r3, [pc, #108]	; (130a0 <spi_select_slave+0xe4>)
   13034:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
   13036:	68fb      	ldr	r3, [r7, #12]
   13038:	79db      	ldrb	r3, [r3, #7]
   1303a:	2201      	movs	r2, #1
   1303c:	4053      	eors	r3, r2
   1303e:	b2db      	uxtb	r3, r3
   13040:	2b00      	cmp	r3, #0
   13042:	d024      	beq.n	1308e <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
   13044:	46c0      	nop			; (mov r8, r8)
   13046:	68fb      	ldr	r3, [r7, #12]
   13048:	0018      	movs	r0, r3
   1304a:	4b16      	ldr	r3, [pc, #88]	; (130a4 <spi_select_slave+0xe8>)
   1304c:	4798      	blx	r3
   1304e:	0003      	movs	r3, r0
   13050:	001a      	movs	r2, r3
   13052:	2301      	movs	r3, #1
   13054:	4053      	eors	r3, r2
   13056:	b2db      	uxtb	r3, r3
   13058:	2b00      	cmp	r3, #0
   1305a:	d1f4      	bne.n	13046 <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
   1305c:	2316      	movs	r3, #22
   1305e:	18fb      	adds	r3, r7, r3
   13060:	2200      	movs	r2, #0
   13062:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
   13064:	2316      	movs	r3, #22
   13066:	18fa      	adds	r2, r7, r3
   13068:	68fb      	ldr	r3, [r7, #12]
   1306a:	0011      	movs	r1, r2
   1306c:	0018      	movs	r0, r3
   1306e:	4b0e      	ldr	r3, [pc, #56]	; (130a8 <spi_select_slave+0xec>)
   13070:	4798      	blx	r3
   13072:	e00c      	b.n	1308e <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
   13074:	68bb      	ldr	r3, [r7, #8]
   13076:	781b      	ldrb	r3, [r3, #0]
   13078:	2100      	movs	r1, #0
   1307a:	0018      	movs	r0, r3
   1307c:	4b07      	ldr	r3, [pc, #28]	; (1309c <spi_select_slave+0xe0>)
   1307e:	4798      	blx	r3
   13080:	e005      	b.n	1308e <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
   13082:	68bb      	ldr	r3, [r7, #8]
   13084:	781b      	ldrb	r3, [r3, #0]
   13086:	2101      	movs	r1, #1
   13088:	0018      	movs	r0, r3
   1308a:	4b04      	ldr	r3, [pc, #16]	; (1309c <spi_select_slave+0xe0>)
   1308c:	4798      	blx	r3
		}
	}
	return STATUS_OK;
   1308e:	2300      	movs	r3, #0
}
   13090:	0018      	movs	r0, r3
   13092:	46bd      	mov	sp, r7
   13094:	b006      	add	sp, #24
   13096:	bd80      	pop	{r7, pc}
   13098:	000128d1 	.word	0x000128d1
   1309c:	000127c1 	.word	0x000127c1
   130a0:	00012921 	.word	0x00012921
   130a4:	000128f9 	.word	0x000128f9
   130a8:	00012969 	.word	0x00012969

000130ac <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
   130ac:	b580      	push	{r7, lr}
   130ae:	b08a      	sub	sp, #40	; 0x28
   130b0:	af00      	add	r7, sp, #0
   130b2:	60f8      	str	r0, [r7, #12]
   130b4:	60b9      	str	r1, [r7, #8]
   130b6:	1dbb      	adds	r3, r7, #6
   130b8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
   130ba:	68fb      	ldr	r3, [r7, #12]
   130bc:	2238      	movs	r2, #56	; 0x38
   130be:	5c9b      	ldrb	r3, [r3, r2]
   130c0:	b2db      	uxtb	r3, r3
   130c2:	2b05      	cmp	r3, #5
   130c4:	d101      	bne.n	130ca <spi_write_buffer_wait+0x1e>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
   130c6:	2305      	movs	r3, #5
   130c8:	e170      	b.n	133ac <spi_write_buffer_wait+0x300>
	}
#  endif

	if (length == 0) {
   130ca:	1dbb      	adds	r3, r7, #6
   130cc:	881b      	ldrh	r3, [r3, #0]
   130ce:	2b00      	cmp	r3, #0
   130d0:	d101      	bne.n	130d6 <spi_write_buffer_wait+0x2a>
		return STATUS_ERR_INVALID_ARG;
   130d2:	2317      	movs	r3, #23
   130d4:	e16a      	b.n	133ac <spi_write_buffer_wait+0x300>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
   130d6:	68fb      	ldr	r3, [r7, #12]
   130d8:	795b      	ldrb	r3, [r3, #5]
   130da:	2b00      	cmp	r3, #0
   130dc:	d109      	bne.n	130f2 <spi_write_buffer_wait+0x46>
   130de:	68fb      	ldr	r3, [r7, #12]
   130e0:	0018      	movs	r0, r3
   130e2:	4bb4      	ldr	r3, [pc, #720]	; (133b4 <spi_write_buffer_wait+0x308>)
   130e4:	4798      	blx	r3
   130e6:	1e03      	subs	r3, r0, #0
   130e8:	d003      	beq.n	130f2 <spi_write_buffer_wait+0x46>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
   130ea:	68fb      	ldr	r3, [r7, #12]
   130ec:	0018      	movs	r0, r3
   130ee:	4bb2      	ldr	r3, [pc, #712]	; (133b8 <spi_write_buffer_wait+0x30c>)
   130f0:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
   130f2:	2326      	movs	r3, #38	; 0x26
   130f4:	18fb      	adds	r3, r7, r3
   130f6:	2200      	movs	r2, #0
   130f8:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
   130fa:	2324      	movs	r3, #36	; 0x24
   130fc:	18fb      	adds	r3, r7, r3
   130fe:	1dba      	adds	r2, r7, #6
   13100:	8812      	ldrh	r2, [r2, #0]
   13102:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
   13104:	e0fe      	b.n	13304 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
   13106:	68fb      	ldr	r3, [r7, #12]
   13108:	795b      	ldrb	r3, [r3, #5]
   1310a:	2b00      	cmp	r3, #0
   1310c:	d12a      	bne.n	13164 <spi_write_buffer_wait+0xb8>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   1310e:	2300      	movs	r3, #0
   13110:	623b      	str	r3, [r7, #32]
   13112:	e008      	b.n	13126 <spi_write_buffer_wait+0x7a>
				if (spi_is_ready_to_write(module)) {
   13114:	68fb      	ldr	r3, [r7, #12]
   13116:	0018      	movs	r0, r3
   13118:	4ba8      	ldr	r3, [pc, #672]	; (133bc <spi_write_buffer_wait+0x310>)
   1311a:	4798      	blx	r3
   1311c:	1e03      	subs	r3, r0, #0
   1311e:	d107      	bne.n	13130 <spi_write_buffer_wait+0x84>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   13120:	6a3b      	ldr	r3, [r7, #32]
   13122:	3301      	adds	r3, #1
   13124:	623b      	str	r3, [r7, #32]
   13126:	6a3b      	ldr	r3, [r7, #32]
   13128:	4aa5      	ldr	r2, [pc, #660]	; (133c0 <spi_write_buffer_wait+0x314>)
   1312a:	4293      	cmp	r3, r2
   1312c:	d9f2      	bls.n	13114 <spi_write_buffer_wait+0x68>
   1312e:	e000      	b.n	13132 <spi_write_buffer_wait+0x86>
					break;
   13130:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
   13132:	68fb      	ldr	r3, [r7, #12]
   13134:	0018      	movs	r0, r3
   13136:	4b9f      	ldr	r3, [pc, #636]	; (133b4 <spi_write_buffer_wait+0x308>)
   13138:	4798      	blx	r3
   1313a:	1e03      	subs	r3, r0, #0
   1313c:	d005      	beq.n	1314a <spi_write_buffer_wait+0x9e>
				_spi_clear_tx_complete_flag(module);
   1313e:	68fb      	ldr	r3, [r7, #12]
   13140:	0018      	movs	r0, r3
   13142:	4b9d      	ldr	r3, [pc, #628]	; (133b8 <spi_write_buffer_wait+0x30c>)
   13144:	4798      	blx	r3
				return STATUS_ABORTED;
   13146:	2304      	movs	r3, #4
   13148:	e130      	b.n	133ac <spi_write_buffer_wait+0x300>
			}

			if (!spi_is_ready_to_write(module)) {
   1314a:	68fb      	ldr	r3, [r7, #12]
   1314c:	0018      	movs	r0, r3
   1314e:	4b9b      	ldr	r3, [pc, #620]	; (133bc <spi_write_buffer_wait+0x310>)
   13150:	4798      	blx	r3
   13152:	0003      	movs	r3, r0
   13154:	001a      	movs	r2, r3
   13156:	2301      	movs	r3, #1
   13158:	4053      	eors	r3, r2
   1315a:	b2db      	uxtb	r3, r3
   1315c:	2b00      	cmp	r3, #0
   1315e:	d001      	beq.n	13164 <spi_write_buffer_wait+0xb8>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
   13160:	2312      	movs	r3, #18
   13162:	e123      	b.n	133ac <spi_write_buffer_wait+0x300>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
   13164:	46c0      	nop			; (mov r8, r8)
   13166:	68fb      	ldr	r3, [r7, #12]
   13168:	0018      	movs	r0, r3
   1316a:	4b94      	ldr	r3, [pc, #592]	; (133bc <spi_write_buffer_wait+0x310>)
   1316c:	4798      	blx	r3
   1316e:	0003      	movs	r3, r0
   13170:	001a      	movs	r2, r3
   13172:	2301      	movs	r3, #1
   13174:	4053      	eors	r3, r2
   13176:	b2db      	uxtb	r3, r3
   13178:	2b00      	cmp	r3, #0
   1317a:	d1f4      	bne.n	13166 <spi_write_buffer_wait+0xba>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
   1317c:	2326      	movs	r3, #38	; 0x26
   1317e:	18fb      	adds	r3, r7, r3
   13180:	881b      	ldrh	r3, [r3, #0]
   13182:	2226      	movs	r2, #38	; 0x26
   13184:	18ba      	adds	r2, r7, r2
   13186:	1c59      	adds	r1, r3, #1
   13188:	8011      	strh	r1, [r2, #0]
   1318a:	001a      	movs	r2, r3
   1318c:	68bb      	ldr	r3, [r7, #8]
   1318e:	189b      	adds	r3, r3, r2
   13190:	781a      	ldrb	r2, [r3, #0]
   13192:	231e      	movs	r3, #30
   13194:	18fb      	adds	r3, r7, r3
   13196:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   13198:	68fb      	ldr	r3, [r7, #12]
   1319a:	799b      	ldrb	r3, [r3, #6]
   1319c:	2b01      	cmp	r3, #1
   1319e:	d115      	bne.n	131cc <spi_write_buffer_wait+0x120>
			data_to_send |= (tx_data[tx_pos++] << 8);
   131a0:	2326      	movs	r3, #38	; 0x26
   131a2:	18fb      	adds	r3, r7, r3
   131a4:	881b      	ldrh	r3, [r3, #0]
   131a6:	2226      	movs	r2, #38	; 0x26
   131a8:	18ba      	adds	r2, r7, r2
   131aa:	1c59      	adds	r1, r3, #1
   131ac:	8011      	strh	r1, [r2, #0]
   131ae:	001a      	movs	r2, r3
   131b0:	68bb      	ldr	r3, [r7, #8]
   131b2:	189b      	adds	r3, r3, r2
   131b4:	781b      	ldrb	r3, [r3, #0]
   131b6:	021b      	lsls	r3, r3, #8
   131b8:	b21a      	sxth	r2, r3
   131ba:	231e      	movs	r3, #30
   131bc:	18fb      	adds	r3, r7, r3
   131be:	2100      	movs	r1, #0
   131c0:	5e5b      	ldrsh	r3, [r3, r1]
   131c2:	4313      	orrs	r3, r2
   131c4:	b21a      	sxth	r2, r3
   131c6:	231e      	movs	r3, #30
   131c8:	18fb      	adds	r3, r7, r3
   131ca:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
   131cc:	231e      	movs	r3, #30
   131ce:	18fb      	adds	r3, r7, r3
   131d0:	881a      	ldrh	r2, [r3, #0]
   131d2:	68fb      	ldr	r3, [r7, #12]
   131d4:	0011      	movs	r1, r2
   131d6:	0018      	movs	r0, r3
   131d8:	4b7a      	ldr	r3, [pc, #488]	; (133c4 <spi_write_buffer_wait+0x318>)
   131da:	4798      	blx	r3

		if (module->receiver_enabled) {
   131dc:	68fb      	ldr	r3, [r7, #12]
   131de:	79db      	ldrb	r3, [r3, #7]
   131e0:	2224      	movs	r2, #36	; 0x24
   131e2:	18ba      	adds	r2, r7, r2
   131e4:	2124      	movs	r1, #36	; 0x24
   131e6:	1879      	adds	r1, r7, r1
   131e8:	8809      	ldrh	r1, [r1, #0]
   131ea:	8011      	strh	r1, [r2, #0]
   131ec:	2b00      	cmp	r3, #0
   131ee:	d100      	bne.n	131f2 <spi_write_buffer_wait+0x146>
   131f0:	e088      	b.n	13304 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
   131f2:	68fb      	ldr	r3, [r7, #12]
   131f4:	795b      	ldrb	r3, [r3, #5]
   131f6:	2b00      	cmp	r3, #0
   131f8:	d000      	beq.n	131fc <spi_write_buffer_wait+0x150>
   131fa:	e069      	b.n	132d0 <spi_write_buffer_wait+0x224>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   131fc:	2300      	movs	r3, #0
   131fe:	61bb      	str	r3, [r7, #24]
   13200:	e047      	b.n	13292 <spi_write_buffer_wait+0x1e6>
					if (length && spi_is_ready_to_write(module)) {
   13202:	1dbb      	adds	r3, r7, #6
   13204:	881b      	ldrh	r3, [r3, #0]
   13206:	2b00      	cmp	r3, #0
   13208:	d03a      	beq.n	13280 <spi_write_buffer_wait+0x1d4>
   1320a:	68fb      	ldr	r3, [r7, #12]
   1320c:	0018      	movs	r0, r3
   1320e:	4b6b      	ldr	r3, [pc, #428]	; (133bc <spi_write_buffer_wait+0x310>)
   13210:	4798      	blx	r3
   13212:	1e03      	subs	r3, r0, #0
   13214:	d034      	beq.n	13280 <spi_write_buffer_wait+0x1d4>
						data_to_send = tx_data[tx_pos++];
   13216:	2326      	movs	r3, #38	; 0x26
   13218:	18fb      	adds	r3, r7, r3
   1321a:	881b      	ldrh	r3, [r3, #0]
   1321c:	2226      	movs	r2, #38	; 0x26
   1321e:	18ba      	adds	r2, r7, r2
   13220:	1c59      	adds	r1, r3, #1
   13222:	8011      	strh	r1, [r2, #0]
   13224:	001a      	movs	r2, r3
   13226:	68bb      	ldr	r3, [r7, #8]
   13228:	189b      	adds	r3, r3, r2
   1322a:	781a      	ldrb	r2, [r3, #0]
   1322c:	231e      	movs	r3, #30
   1322e:	18fb      	adds	r3, r7, r3
   13230:	801a      	strh	r2, [r3, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   13232:	68fb      	ldr	r3, [r7, #12]
   13234:	799b      	ldrb	r3, [r3, #6]
   13236:	2b01      	cmp	r3, #1
   13238:	d115      	bne.n	13266 <spi_write_buffer_wait+0x1ba>
							data_to_send |= (tx_data[tx_pos++] << 8);
   1323a:	2326      	movs	r3, #38	; 0x26
   1323c:	18fb      	adds	r3, r7, r3
   1323e:	881b      	ldrh	r3, [r3, #0]
   13240:	2226      	movs	r2, #38	; 0x26
   13242:	18ba      	adds	r2, r7, r2
   13244:	1c59      	adds	r1, r3, #1
   13246:	8011      	strh	r1, [r2, #0]
   13248:	001a      	movs	r2, r3
   1324a:	68bb      	ldr	r3, [r7, #8]
   1324c:	189b      	adds	r3, r3, r2
   1324e:	781b      	ldrb	r3, [r3, #0]
   13250:	021b      	lsls	r3, r3, #8
   13252:	b21a      	sxth	r2, r3
   13254:	231e      	movs	r3, #30
   13256:	18fb      	adds	r3, r7, r3
   13258:	2100      	movs	r1, #0
   1325a:	5e5b      	ldrsh	r3, [r3, r1]
   1325c:	4313      	orrs	r3, r2
   1325e:	b21a      	sxth	r2, r3
   13260:	231e      	movs	r3, #30
   13262:	18fb      	adds	r3, r7, r3
   13264:	801a      	strh	r2, [r3, #0]
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
   13266:	231e      	movs	r3, #30
   13268:	18fb      	adds	r3, r7, r3
   1326a:	881a      	ldrh	r2, [r3, #0]
   1326c:	68fb      	ldr	r3, [r7, #12]
   1326e:	0011      	movs	r1, r2
   13270:	0018      	movs	r0, r3
   13272:	4b54      	ldr	r3, [pc, #336]	; (133c4 <spi_write_buffer_wait+0x318>)
   13274:	4798      	blx	r3
						length--;
   13276:	1dbb      	adds	r3, r7, #6
   13278:	881a      	ldrh	r2, [r3, #0]
   1327a:	1dbb      	adds	r3, r7, #6
   1327c:	3a01      	subs	r2, #1
   1327e:	801a      	strh	r2, [r3, #0]
					}
					if (spi_is_ready_to_read(module)) {
   13280:	68fb      	ldr	r3, [r7, #12]
   13282:	0018      	movs	r0, r3
   13284:	4b50      	ldr	r3, [pc, #320]	; (133c8 <spi_write_buffer_wait+0x31c>)
   13286:	4798      	blx	r3
   13288:	1e03      	subs	r3, r0, #0
   1328a:	d107      	bne.n	1329c <spi_write_buffer_wait+0x1f0>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   1328c:	69bb      	ldr	r3, [r7, #24]
   1328e:	3301      	adds	r3, #1
   13290:	61bb      	str	r3, [r7, #24]
   13292:	69bb      	ldr	r3, [r7, #24]
   13294:	4a4a      	ldr	r2, [pc, #296]	; (133c0 <spi_write_buffer_wait+0x314>)
   13296:	4293      	cmp	r3, r2
   13298:	d9b3      	bls.n	13202 <spi_write_buffer_wait+0x156>
   1329a:	e000      	b.n	1329e <spi_write_buffer_wait+0x1f2>
						break;
   1329c:	46c0      	nop			; (mov r8, r8)
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
   1329e:	68fb      	ldr	r3, [r7, #12]
   132a0:	0018      	movs	r0, r3
   132a2:	4b44      	ldr	r3, [pc, #272]	; (133b4 <spi_write_buffer_wait+0x308>)
   132a4:	4798      	blx	r3
   132a6:	1e03      	subs	r3, r0, #0
   132a8:	d005      	beq.n	132b6 <spi_write_buffer_wait+0x20a>
					_spi_clear_tx_complete_flag(module);
   132aa:	68fb      	ldr	r3, [r7, #12]
   132ac:	0018      	movs	r0, r3
   132ae:	4b42      	ldr	r3, [pc, #264]	; (133b8 <spi_write_buffer_wait+0x30c>)
   132b0:	4798      	blx	r3
					return STATUS_ABORTED;
   132b2:	2304      	movs	r3, #4
   132b4:	e07a      	b.n	133ac <spi_write_buffer_wait+0x300>
				}

				if (!spi_is_ready_to_read(module)) {
   132b6:	68fb      	ldr	r3, [r7, #12]
   132b8:	0018      	movs	r0, r3
   132ba:	4b43      	ldr	r3, [pc, #268]	; (133c8 <spi_write_buffer_wait+0x31c>)
   132bc:	4798      	blx	r3
   132be:	0003      	movs	r3, r0
   132c0:	001a      	movs	r2, r3
   132c2:	2301      	movs	r3, #1
   132c4:	4053      	eors	r3, r2
   132c6:	b2db      	uxtb	r3, r3
   132c8:	2b00      	cmp	r3, #0
   132ca:	d001      	beq.n	132d0 <spi_write_buffer_wait+0x224>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
   132cc:	2312      	movs	r3, #18
   132ce:	e06d      	b.n	133ac <spi_write_buffer_wait+0x300>
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
   132d0:	46c0      	nop			; (mov r8, r8)
   132d2:	68fb      	ldr	r3, [r7, #12]
   132d4:	0018      	movs	r0, r3
   132d6:	4b3c      	ldr	r3, [pc, #240]	; (133c8 <spi_write_buffer_wait+0x31c>)
   132d8:	4798      	blx	r3
   132da:	0003      	movs	r3, r0
   132dc:	001a      	movs	r2, r3
   132de:	2301      	movs	r3, #1
   132e0:	4053      	eors	r3, r2
   132e2:	b2db      	uxtb	r3, r3
   132e4:	2b00      	cmp	r3, #0
   132e6:	d1f4      	bne.n	132d2 <spi_write_buffer_wait+0x226>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
   132e8:	2312      	movs	r3, #18
   132ea:	18fa      	adds	r2, r7, r3
   132ec:	68fb      	ldr	r3, [r7, #12]
   132ee:	0011      	movs	r1, r2
   132f0:	0018      	movs	r0, r3
   132f2:	4b36      	ldr	r3, [pc, #216]	; (133cc <spi_write_buffer_wait+0x320>)
   132f4:	4798      	blx	r3
			flush_length--;
   132f6:	2324      	movs	r3, #36	; 0x24
   132f8:	18fb      	adds	r3, r7, r3
   132fa:	881a      	ldrh	r2, [r3, #0]
   132fc:	2324      	movs	r3, #36	; 0x24
   132fe:	18fb      	adds	r3, r7, r3
   13300:	3a01      	subs	r2, #1
   13302:	801a      	strh	r2, [r3, #0]
	while (length--) {
   13304:	1dbb      	adds	r3, r7, #6
   13306:	881b      	ldrh	r3, [r3, #0]
   13308:	1dba      	adds	r2, r7, #6
   1330a:	1e59      	subs	r1, r3, #1
   1330c:	8011      	strh	r1, [r2, #0]
   1330e:	2b00      	cmp	r3, #0
   13310:	d000      	beq.n	13314 <spi_write_buffer_wait+0x268>
   13312:	e6f8      	b.n	13106 <spi_write_buffer_wait+0x5a>
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
   13314:	68fb      	ldr	r3, [r7, #12]
   13316:	795b      	ldrb	r3, [r3, #5]
   13318:	2b01      	cmp	r3, #1
   1331a:	d10b      	bne.n	13334 <spi_write_buffer_wait+0x288>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
   1331c:	46c0      	nop			; (mov r8, r8)
   1331e:	68fb      	ldr	r3, [r7, #12]
   13320:	0018      	movs	r0, r3
   13322:	4b24      	ldr	r3, [pc, #144]	; (133b4 <spi_write_buffer_wait+0x308>)
   13324:	4798      	blx	r3
   13326:	0003      	movs	r3, r0
   13328:	001a      	movs	r2, r3
   1332a:	2301      	movs	r3, #1
   1332c:	4053      	eors	r3, r2
   1332e:	b2db      	uxtb	r3, r3
   13330:	2b00      	cmp	r3, #0
   13332:	d1f4      	bne.n	1331e <spi_write_buffer_wait+0x272>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
   13334:	68fb      	ldr	r3, [r7, #12]
   13336:	795b      	ldrb	r3, [r3, #5]
   13338:	2b00      	cmp	r3, #0
   1333a:	d136      	bne.n	133aa <spi_write_buffer_wait+0x2fe>
		if (module->receiver_enabled) {
   1333c:	68fb      	ldr	r3, [r7, #12]
   1333e:	79db      	ldrb	r3, [r3, #7]
   13340:	2b00      	cmp	r3, #0
   13342:	d032      	beq.n	133aa <spi_write_buffer_wait+0x2fe>
			while (flush_length) {
   13344:	e02c      	b.n	133a0 <spi_write_buffer_wait+0x2f4>
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   13346:	2300      	movs	r3, #0
   13348:	617b      	str	r3, [r7, #20]
   1334a:	e008      	b.n	1335e <spi_write_buffer_wait+0x2b2>
					if (spi_is_ready_to_read(module)) {
   1334c:	68fb      	ldr	r3, [r7, #12]
   1334e:	0018      	movs	r0, r3
   13350:	4b1d      	ldr	r3, [pc, #116]	; (133c8 <spi_write_buffer_wait+0x31c>)
   13352:	4798      	blx	r3
   13354:	1e03      	subs	r3, r0, #0
   13356:	d107      	bne.n	13368 <spi_write_buffer_wait+0x2bc>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   13358:	697b      	ldr	r3, [r7, #20]
   1335a:	3301      	adds	r3, #1
   1335c:	617b      	str	r3, [r7, #20]
   1335e:	697b      	ldr	r3, [r7, #20]
   13360:	4a17      	ldr	r2, [pc, #92]	; (133c0 <spi_write_buffer_wait+0x314>)
   13362:	4293      	cmp	r3, r2
   13364:	d9f2      	bls.n	1334c <spi_write_buffer_wait+0x2a0>
   13366:	e000      	b.n	1336a <spi_write_buffer_wait+0x2be>
						break;
   13368:	46c0      	nop			; (mov r8, r8)
					}
				}
				if (!spi_is_ready_to_read(module)) {
   1336a:	68fb      	ldr	r3, [r7, #12]
   1336c:	0018      	movs	r0, r3
   1336e:	4b16      	ldr	r3, [pc, #88]	; (133c8 <spi_write_buffer_wait+0x31c>)
   13370:	4798      	blx	r3
   13372:	0003      	movs	r3, r0
   13374:	001a      	movs	r2, r3
   13376:	2301      	movs	r3, #1
   13378:	4053      	eors	r3, r2
   1337a:	b2db      	uxtb	r3, r3
   1337c:	2b00      	cmp	r3, #0
   1337e:	d001      	beq.n	13384 <spi_write_buffer_wait+0x2d8>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
   13380:	2312      	movs	r3, #18
   13382:	e013      	b.n	133ac <spi_write_buffer_wait+0x300>
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
   13384:	2310      	movs	r3, #16
   13386:	18fa      	adds	r2, r7, r3
   13388:	68fb      	ldr	r3, [r7, #12]
   1338a:	0011      	movs	r1, r2
   1338c:	0018      	movs	r0, r3
   1338e:	4b0f      	ldr	r3, [pc, #60]	; (133cc <spi_write_buffer_wait+0x320>)
   13390:	4798      	blx	r3
				flush_length--;
   13392:	2324      	movs	r3, #36	; 0x24
   13394:	18fb      	adds	r3, r7, r3
   13396:	881a      	ldrh	r2, [r3, #0]
   13398:	2324      	movs	r3, #36	; 0x24
   1339a:	18fb      	adds	r3, r7, r3
   1339c:	3a01      	subs	r2, #1
   1339e:	801a      	strh	r2, [r3, #0]
			while (flush_length) {
   133a0:	2324      	movs	r3, #36	; 0x24
   133a2:	18fb      	adds	r3, r7, r3
   133a4:	881b      	ldrh	r3, [r3, #0]
   133a6:	2b00      	cmp	r3, #0
   133a8:	d1cd      	bne.n	13346 <spi_write_buffer_wait+0x29a>
			}
		}
	}
#  endif
	return STATUS_OK;
   133aa:	2300      	movs	r3, #0
}
   133ac:	0018      	movs	r0, r3
   133ae:	46bd      	mov	sp, r7
   133b0:	b00a      	add	sp, #40	; 0x28
   133b2:	bd80      	pop	{r7, pc}
   133b4:	000128a9 	.word	0x000128a9
   133b8:	000129f1 	.word	0x000129f1
   133bc:	000128d1 	.word	0x000128d1
   133c0:	00002710 	.word	0x00002710
   133c4:	00012921 	.word	0x00012921
   133c8:	000128f9 	.word	0x000128f9
   133cc:	00012969 	.word	0x00012969

000133d0 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
   133d0:	b580      	push	{r7, lr}
   133d2:	b084      	sub	sp, #16
   133d4:	af00      	add	r7, sp, #0
   133d6:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   133d8:	687b      	ldr	r3, [r7, #4]
   133da:	681b      	ldr	r3, [r3, #0]
   133dc:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
   133de:	687b      	ldr	r3, [r7, #4]
   133e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   133e2:	781b      	ldrb	r3, [r3, #0]
   133e4:	b2da      	uxtb	r2, r3
   133e6:	230e      	movs	r3, #14
   133e8:	18fb      	adds	r3, r7, r3
   133ea:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
   133ec:	687b      	ldr	r3, [r7, #4]
   133ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   133f0:	1c5a      	adds	r2, r3, #1
   133f2:	687b      	ldr	r3, [r7, #4]
   133f4:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   133f6:	687b      	ldr	r3, [r7, #4]
   133f8:	799b      	ldrb	r3, [r3, #6]
   133fa:	2b01      	cmp	r3, #1
   133fc:	d113      	bne.n	13426 <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
   133fe:	687b      	ldr	r3, [r7, #4]
   13400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13402:	781b      	ldrb	r3, [r3, #0]
   13404:	b2db      	uxtb	r3, r3
   13406:	021b      	lsls	r3, r3, #8
   13408:	b21a      	sxth	r2, r3
   1340a:	230e      	movs	r3, #14
   1340c:	18fb      	adds	r3, r7, r3
   1340e:	2100      	movs	r1, #0
   13410:	5e5b      	ldrsh	r3, [r3, r1]
   13412:	4313      	orrs	r3, r2
   13414:	b21a      	sxth	r2, r3
   13416:	230e      	movs	r3, #14
   13418:	18fb      	adds	r3, r7, r3
   1341a:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
   1341c:	687b      	ldr	r3, [r7, #4]
   1341e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13420:	1c5a      	adds	r2, r3, #1
   13422:	687b      	ldr	r3, [r7, #4]
   13424:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
   13426:	230e      	movs	r3, #14
   13428:	18fb      	adds	r3, r7, r3
   1342a:	881b      	ldrh	r3, [r3, #0]
   1342c:	05db      	lsls	r3, r3, #23
   1342e:	0dda      	lsrs	r2, r3, #23
   13430:	68bb      	ldr	r3, [r7, #8]
   13432:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
   13434:	687b      	ldr	r3, [r7, #4]
   13436:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
   13438:	b29b      	uxth	r3, r3
   1343a:	3b01      	subs	r3, #1
   1343c:	b29a      	uxth	r2, r3
   1343e:	687b      	ldr	r3, [r7, #4]
   13440:	869a      	strh	r2, [r3, #52]	; 0x34
}
   13442:	46c0      	nop			; (mov r8, r8)
   13444:	46bd      	mov	sp, r7
   13446:	b004      	add	sp, #16
   13448:	bd80      	pop	{r7, pc}
	...

0001344c <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
   1344c:	b580      	push	{r7, lr}
   1344e:	b084      	sub	sp, #16
   13450:	af00      	add	r7, sp, #0
   13452:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   13454:	687b      	ldr	r3, [r7, #4]
   13456:	681b      	ldr	r3, [r3, #0]
   13458:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
   1345a:	4b08      	ldr	r3, [pc, #32]	; (1347c <_spi_write_dummy+0x30>)
   1345c:	881b      	ldrh	r3, [r3, #0]
   1345e:	001a      	movs	r2, r3
   13460:	68fb      	ldr	r3, [r7, #12]
   13462:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
   13464:	687b      	ldr	r3, [r7, #4]
   13466:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   13468:	b29b      	uxth	r3, r3
   1346a:	3b01      	subs	r3, #1
   1346c:	b29a      	uxth	r2, r3
   1346e:	687b      	ldr	r3, [r7, #4]
   13470:	865a      	strh	r2, [r3, #50]	; 0x32
}
   13472:	46c0      	nop			; (mov r8, r8)
   13474:	46bd      	mov	sp, r7
   13476:	b004      	add	sp, #16
   13478:	bd80      	pop	{r7, pc}
   1347a:	46c0      	nop			; (mov r8, r8)
   1347c:	20000534 	.word	0x20000534

00013480 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
   13480:	b580      	push	{r7, lr}
   13482:	b084      	sub	sp, #16
   13484:	af00      	add	r7, sp, #0
   13486:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   13488:	687b      	ldr	r3, [r7, #4]
   1348a:	681b      	ldr	r3, [r3, #0]
   1348c:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
   1348e:	230a      	movs	r3, #10
   13490:	18fb      	adds	r3, r7, r3
   13492:	2200      	movs	r2, #0
   13494:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
   13496:	68fb      	ldr	r3, [r7, #12]
   13498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1349a:	230a      	movs	r3, #10
   1349c:	18fb      	adds	r3, r7, r3
   1349e:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
   134a0:	687b      	ldr	r3, [r7, #4]
   134a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   134a4:	b29b      	uxth	r3, r3
   134a6:	3b01      	subs	r3, #1
   134a8:	b29a      	uxth	r2, r3
   134aa:	687b      	ldr	r3, [r7, #4]
   134ac:	865a      	strh	r2, [r3, #50]	; 0x32
}
   134ae:	46c0      	nop			; (mov r8, r8)
   134b0:	46bd      	mov	sp, r7
   134b2:	b004      	add	sp, #16
   134b4:	bd80      	pop	{r7, pc}

000134b6 <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
   134b6:	b580      	push	{r7, lr}
   134b8:	b084      	sub	sp, #16
   134ba:	af00      	add	r7, sp, #0
   134bc:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   134be:	687b      	ldr	r3, [r7, #4]
   134c0:	681b      	ldr	r3, [r3, #0]
   134c2:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
   134c4:	68fb      	ldr	r3, [r7, #12]
   134c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   134c8:	b29a      	uxth	r2, r3
   134ca:	230a      	movs	r3, #10
   134cc:	18fb      	adds	r3, r7, r3
   134ce:	05d2      	lsls	r2, r2, #23
   134d0:	0dd2      	lsrs	r2, r2, #23
   134d2:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
   134d4:	687b      	ldr	r3, [r7, #4]
   134d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   134d8:	220a      	movs	r2, #10
   134da:	18ba      	adds	r2, r7, r2
   134dc:	8812      	ldrh	r2, [r2, #0]
   134de:	b2d2      	uxtb	r2, r2
   134e0:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
   134e2:	687b      	ldr	r3, [r7, #4]
   134e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   134e6:	1c5a      	adds	r2, r3, #1
   134e8:	687b      	ldr	r3, [r7, #4]
   134ea:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   134ec:	687b      	ldr	r3, [r7, #4]
   134ee:	799b      	ldrb	r3, [r3, #6]
   134f0:	2b01      	cmp	r3, #1
   134f2:	d10d      	bne.n	13510 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
   134f4:	687b      	ldr	r3, [r7, #4]
   134f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   134f8:	220a      	movs	r2, #10
   134fa:	18ba      	adds	r2, r7, r2
   134fc:	8812      	ldrh	r2, [r2, #0]
   134fe:	0a12      	lsrs	r2, r2, #8
   13500:	b292      	uxth	r2, r2
   13502:	b2d2      	uxtb	r2, r2
   13504:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
   13506:	687b      	ldr	r3, [r7, #4]
   13508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1350a:	1c5a      	adds	r2, r3, #1
   1350c:	687b      	ldr	r3, [r7, #4]
   1350e:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
   13510:	687b      	ldr	r3, [r7, #4]
   13512:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
   13514:	b29b      	uxth	r3, r3
   13516:	3b01      	subs	r3, #1
   13518:	b29a      	uxth	r2, r3
   1351a:	687b      	ldr	r3, [r7, #4]
   1351c:	861a      	strh	r2, [r3, #48]	; 0x30
}
   1351e:	46c0      	nop			; (mov r8, r8)
   13520:	46bd      	mov	sp, r7
   13522:	b004      	add	sp, #16
   13524:	bd80      	pop	{r7, pc}
	...

00013528 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
   13528:	b580      	push	{r7, lr}
   1352a:	b086      	sub	sp, #24
   1352c:	af00      	add	r7, sp, #0
   1352e:	0002      	movs	r2, r0
   13530:	1dfb      	adds	r3, r7, #7
   13532:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
   13534:	1dfb      	adds	r3, r7, #7
   13536:	781a      	ldrb	r2, [r3, #0]
	struct spi_module *module
   13538:	4bb9      	ldr	r3, [pc, #740]	; (13820 <_spi_interrupt_handler+0x2f8>)
   1353a:	0092      	lsls	r2, r2, #2
   1353c:	58d3      	ldr	r3, [r2, r3]
   1353e:	617b      	str	r3, [r7, #20]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   13540:	697b      	ldr	r3, [r7, #20]
   13542:	681b      	ldr	r3, [r3, #0]
   13544:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
   13546:	697b      	ldr	r3, [r7, #20]
   13548:	2237      	movs	r2, #55	; 0x37
   1354a:	5c9a      	ldrb	r2, [r3, r2]
   1354c:	697b      	ldr	r3, [r7, #20]
   1354e:	2136      	movs	r1, #54	; 0x36
   13550:	5c59      	ldrb	r1, [r3, r1]
	uint8_t callback_mask =
   13552:	230f      	movs	r3, #15
   13554:	18fb      	adds	r3, r7, r3
   13556:	400a      	ands	r2, r1
   13558:	701a      	strb	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
   1355a:	693b      	ldr	r3, [r7, #16]
   1355c:	7e1b      	ldrb	r3, [r3, #24]
   1355e:	b2da      	uxtb	r2, r3
   13560:	230c      	movs	r3, #12
   13562:	18fb      	adds	r3, r7, r3
   13564:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
   13566:	693b      	ldr	r3, [r7, #16]
   13568:	7d9b      	ldrb	r3, [r3, #22]
   1356a:	b2db      	uxtb	r3, r3
   1356c:	b29a      	uxth	r2, r3
   1356e:	230c      	movs	r3, #12
   13570:	18fb      	adds	r3, r7, r3
   13572:	210c      	movs	r1, #12
   13574:	1879      	adds	r1, r7, r1
   13576:	8809      	ldrh	r1, [r1, #0]
   13578:	400a      	ands	r2, r1
   1357a:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
   1357c:	230c      	movs	r3, #12
   1357e:	18fb      	adds	r3, r7, r3
   13580:	881b      	ldrh	r3, [r3, #0]
   13582:	2201      	movs	r2, #1
   13584:	4013      	ands	r3, r2
   13586:	d041      	beq.n	1360c <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
   13588:	697b      	ldr	r3, [r7, #20]
   1358a:	795b      	ldrb	r3, [r3, #5]
   1358c:	2b01      	cmp	r3, #1
   1358e:	d110      	bne.n	135b2 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
   13590:	697b      	ldr	r3, [r7, #20]
   13592:	7a5b      	ldrb	r3, [r3, #9]
   13594:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
   13596:	2b00      	cmp	r3, #0
   13598:	d10b      	bne.n	135b2 <_spi_interrupt_handler+0x8a>
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
   1359a:	697b      	ldr	r3, [r7, #20]
   1359c:	0018      	movs	r0, r3
   1359e:	4ba1      	ldr	r3, [pc, #644]	; (13824 <_spi_interrupt_handler+0x2fc>)
   135a0:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
   135a2:	697b      	ldr	r3, [r7, #20]
   135a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   135a6:	b29b      	uxth	r3, r3
   135a8:	2b00      	cmp	r3, #0
   135aa:	d102      	bne.n	135b2 <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
   135ac:	693b      	ldr	r3, [r7, #16]
   135ae:	2201      	movs	r2, #1
   135b0:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
   135b2:	697b      	ldr	r3, [r7, #20]
   135b4:	795b      	ldrb	r3, [r3, #5]
		if (0
   135b6:	2b01      	cmp	r3, #1
   135b8:	d104      	bne.n	135c4 <_spi_interrupt_handler+0x9c>
			(module->dir != SPI_DIRECTION_READ))
   135ba:	697b      	ldr	r3, [r7, #20]
   135bc:	7a5b      	ldrb	r3, [r3, #9]
   135be:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_MASTER) &&
   135c0:	2b00      	cmp	r3, #0
   135c2:	d108      	bne.n	135d6 <_spi_interrupt_handler+0xae>
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
   135c4:	697b      	ldr	r3, [r7, #20]
   135c6:	795b      	ldrb	r3, [r3, #5]
   135c8:	2b00      	cmp	r3, #0
   135ca:	d11f      	bne.n	1360c <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
   135cc:	697b      	ldr	r3, [r7, #20]
   135ce:	7a5b      	ldrb	r3, [r3, #9]
   135d0:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_SLAVE) &&
   135d2:	2b00      	cmp	r3, #0
   135d4:	d01a      	beq.n	1360c <_spi_interrupt_handler+0xe4>
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
   135d6:	697b      	ldr	r3, [r7, #20]
   135d8:	0018      	movs	r0, r3
   135da:	4b93      	ldr	r3, [pc, #588]	; (13828 <_spi_interrupt_handler+0x300>)
   135dc:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
   135de:	697b      	ldr	r3, [r7, #20]
   135e0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
   135e2:	b29b      	uxth	r3, r3
   135e4:	2b00      	cmp	r3, #0
   135e6:	d111      	bne.n	1360c <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
   135e8:	693b      	ldr	r3, [r7, #16]
   135ea:	2201      	movs	r2, #1
   135ec:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
   135ee:	697b      	ldr	r3, [r7, #20]
   135f0:	7a5b      	ldrb	r3, [r3, #9]
   135f2:	b2db      	uxtb	r3, r3
   135f4:	2b01      	cmp	r3, #1
   135f6:	d109      	bne.n	1360c <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
   135f8:	697b      	ldr	r3, [r7, #20]
   135fa:	79db      	ldrb	r3, [r3, #7]
   135fc:	2201      	movs	r2, #1
   135fe:	4053      	eors	r3, r2
   13600:	b2db      	uxtb	r3, r3
				if (module->dir == SPI_DIRECTION_WRITE &&
   13602:	2b00      	cmp	r3, #0
   13604:	d002      	beq.n	1360c <_spi_interrupt_handler+0xe4>
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
   13606:	693b      	ldr	r3, [r7, #16]
   13608:	2202      	movs	r2, #2
   1360a:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
   1360c:	230c      	movs	r3, #12
   1360e:	18fb      	adds	r3, r7, r3
   13610:	881b      	ldrh	r3, [r3, #0]
   13612:	2204      	movs	r2, #4
   13614:	4013      	ands	r3, r2
   13616:	d100      	bne.n	1361a <_spi_interrupt_handler+0xf2>
   13618:	e07e      	b.n	13718 <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
   1361a:	693b      	ldr	r3, [r7, #16]
   1361c:	8b5b      	ldrh	r3, [r3, #26]
   1361e:	b29b      	uxth	r3, r3
   13620:	001a      	movs	r2, r3
   13622:	2304      	movs	r3, #4
   13624:	4013      	ands	r3, r2
   13626:	d022      	beq.n	1366e <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
   13628:	697b      	ldr	r3, [r7, #20]
   1362a:	7a5b      	ldrb	r3, [r3, #9]
   1362c:	b2db      	uxtb	r3, r3
   1362e:	2b01      	cmp	r3, #1
   13630:	d014      	beq.n	1365c <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
   13632:	697b      	ldr	r3, [r7, #20]
   13634:	2238      	movs	r2, #56	; 0x38
   13636:	211e      	movs	r1, #30
   13638:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
   1363a:	697b      	ldr	r3, [r7, #20]
   1363c:	2203      	movs	r2, #3
   1363e:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
   13640:	693b      	ldr	r3, [r7, #16]
   13642:	2205      	movs	r2, #5
   13644:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
   13646:	230f      	movs	r3, #15
   13648:	18fb      	adds	r3, r7, r3
   1364a:	781b      	ldrb	r3, [r3, #0]
   1364c:	2208      	movs	r2, #8
   1364e:	4013      	ands	r3, r2
   13650:	d004      	beq.n	1365c <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
   13652:	697b      	ldr	r3, [r7, #20]
   13654:	699b      	ldr	r3, [r3, #24]
   13656:	697a      	ldr	r2, [r7, #20]
   13658:	0010      	movs	r0, r2
   1365a:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
   1365c:	693b      	ldr	r3, [r7, #16]
   1365e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   13660:	230a      	movs	r3, #10
   13662:	18fb      	adds	r3, r7, r3
   13664:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
   13666:	693b      	ldr	r3, [r7, #16]
   13668:	2204      	movs	r2, #4
   1366a:	835a      	strh	r2, [r3, #26]
   1366c:	e054      	b.n	13718 <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
   1366e:	697b      	ldr	r3, [r7, #20]
   13670:	7a5b      	ldrb	r3, [r3, #9]
   13672:	b2db      	uxtb	r3, r3
   13674:	2b01      	cmp	r3, #1
   13676:	d11e      	bne.n	136b6 <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
   13678:	697b      	ldr	r3, [r7, #20]
   1367a:	0018      	movs	r0, r3
   1367c:	4b6b      	ldr	r3, [pc, #428]	; (1382c <_spi_interrupt_handler+0x304>)
   1367e:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
   13680:	697b      	ldr	r3, [r7, #20]
   13682:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   13684:	b29b      	uxth	r3, r3
   13686:	2b00      	cmp	r3, #0
   13688:	d146      	bne.n	13718 <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
   1368a:	693b      	ldr	r3, [r7, #16]
   1368c:	2204      	movs	r2, #4
   1368e:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
   13690:	697b      	ldr	r3, [r7, #20]
   13692:	2238      	movs	r2, #56	; 0x38
   13694:	2100      	movs	r1, #0
   13696:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
   13698:	697b      	ldr	r3, [r7, #20]
   1369a:	2203      	movs	r2, #3
   1369c:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
   1369e:	230f      	movs	r3, #15
   136a0:	18fb      	adds	r3, r7, r3
   136a2:	781b      	ldrb	r3, [r3, #0]
   136a4:	2201      	movs	r2, #1
   136a6:	4013      	ands	r3, r2
   136a8:	d036      	beq.n	13718 <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
   136aa:	697b      	ldr	r3, [r7, #20]
   136ac:	68db      	ldr	r3, [r3, #12]
   136ae:	697a      	ldr	r2, [r7, #20]
   136b0:	0010      	movs	r0, r2
   136b2:	4798      	blx	r3
   136b4:	e030      	b.n	13718 <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
   136b6:	697b      	ldr	r3, [r7, #20]
   136b8:	0018      	movs	r0, r3
   136ba:	4b5d      	ldr	r3, [pc, #372]	; (13830 <_spi_interrupt_handler+0x308>)
   136bc:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
   136be:	697b      	ldr	r3, [r7, #20]
   136c0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
   136c2:	b29b      	uxth	r3, r3
   136c4:	2b00      	cmp	r3, #0
   136c6:	d127      	bne.n	13718 <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
   136c8:	697b      	ldr	r3, [r7, #20]
   136ca:	2238      	movs	r2, #56	; 0x38
   136cc:	2100      	movs	r1, #0
   136ce:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
   136d0:	693b      	ldr	r3, [r7, #16]
   136d2:	2204      	movs	r2, #4
   136d4:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
   136d6:	697b      	ldr	r3, [r7, #20]
   136d8:	7a5b      	ldrb	r3, [r3, #9]
   136da:	b2db      	uxtb	r3, r3
   136dc:	2b02      	cmp	r3, #2
   136de:	d10b      	bne.n	136f8 <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
   136e0:	230f      	movs	r3, #15
   136e2:	18fb      	adds	r3, r7, r3
   136e4:	781b      	ldrb	r3, [r3, #0]
   136e6:	2204      	movs	r2, #4
   136e8:	4013      	ands	r3, r2
   136ea:	d015      	beq.n	13718 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
   136ec:	697b      	ldr	r3, [r7, #20]
   136ee:	695b      	ldr	r3, [r3, #20]
   136f0:	697a      	ldr	r2, [r7, #20]
   136f2:	0010      	movs	r0, r2
   136f4:	4798      	blx	r3
   136f6:	e00f      	b.n	13718 <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
   136f8:	697b      	ldr	r3, [r7, #20]
   136fa:	7a5b      	ldrb	r3, [r3, #9]
   136fc:	b2db      	uxtb	r3, r3
   136fe:	2b00      	cmp	r3, #0
   13700:	d10a      	bne.n	13718 <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
   13702:	230f      	movs	r3, #15
   13704:	18fb      	adds	r3, r7, r3
   13706:	781b      	ldrb	r3, [r3, #0]
   13708:	2202      	movs	r2, #2
   1370a:	4013      	ands	r3, r2
   1370c:	d004      	beq.n	13718 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
   1370e:	697b      	ldr	r3, [r7, #20]
   13710:	691b      	ldr	r3, [r3, #16]
   13712:	697a      	ldr	r2, [r7, #20]
   13714:	0010      	movs	r0, r2
   13716:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
   13718:	230c      	movs	r3, #12
   1371a:	18fb      	adds	r3, r7, r3
   1371c:	881b      	ldrh	r3, [r3, #0]
   1371e:	2202      	movs	r2, #2
   13720:	4013      	ands	r3, r2
   13722:	d046      	beq.n	137b2 <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
   13724:	697b      	ldr	r3, [r7, #20]
   13726:	795b      	ldrb	r3, [r3, #5]
   13728:	2b00      	cmp	r3, #0
   1372a:	d11d      	bne.n	13768 <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
   1372c:	693b      	ldr	r3, [r7, #16]
   1372e:	2207      	movs	r2, #7
   13730:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
   13732:	693b      	ldr	r3, [r7, #16]
   13734:	2202      	movs	r2, #2
   13736:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
   13738:	697b      	ldr	r3, [r7, #20]
   1373a:	2203      	movs	r2, #3
   1373c:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
   1373e:	697b      	ldr	r3, [r7, #20]
   13740:	2200      	movs	r2, #0
   13742:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
   13744:	697b      	ldr	r3, [r7, #20]
   13746:	2200      	movs	r2, #0
   13748:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
   1374a:	697b      	ldr	r3, [r7, #20]
   1374c:	2238      	movs	r2, #56	; 0x38
   1374e:	2100      	movs	r1, #0
   13750:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
   13752:	230f      	movs	r3, #15
   13754:	18fb      	adds	r3, r7, r3
   13756:	781b      	ldrb	r3, [r3, #0]
   13758:	2210      	movs	r2, #16
   1375a:	4013      	ands	r3, r2
   1375c:	d004      	beq.n	13768 <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
   1375e:	697b      	ldr	r3, [r7, #20]
   13760:	69db      	ldr	r3, [r3, #28]
   13762:	697a      	ldr	r2, [r7, #20]
   13764:	0010      	movs	r0, r2
   13766:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
   13768:	697b      	ldr	r3, [r7, #20]
   1376a:	795b      	ldrb	r3, [r3, #5]
   1376c:	2b01      	cmp	r3, #1
   1376e:	d120      	bne.n	137b2 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
   13770:	697b      	ldr	r3, [r7, #20]
   13772:	7a5b      	ldrb	r3, [r3, #9]
   13774:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
   13776:	2b01      	cmp	r3, #1
   13778:	d11b      	bne.n	137b2 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
   1377a:	697b      	ldr	r3, [r7, #20]
   1377c:	79db      	ldrb	r3, [r3, #7]
   1377e:	2201      	movs	r2, #1
   13780:	4053      	eors	r3, r2
   13782:	b2db      	uxtb	r3, r3
   13784:	2b00      	cmp	r3, #0
   13786:	d014      	beq.n	137b2 <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
   13788:	693b      	ldr	r3, [r7, #16]
   1378a:	2202      	movs	r2, #2
   1378c:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
   1378e:	697b      	ldr	r3, [r7, #20]
   13790:	2203      	movs	r2, #3
   13792:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
   13794:	697b      	ldr	r3, [r7, #20]
   13796:	2238      	movs	r2, #56	; 0x38
   13798:	2100      	movs	r1, #0
   1379a:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
   1379c:	230f      	movs	r3, #15
   1379e:	18fb      	adds	r3, r7, r3
   137a0:	781b      	ldrb	r3, [r3, #0]
   137a2:	2201      	movs	r2, #1
   137a4:	4013      	ands	r3, r2
   137a6:	d004      	beq.n	137b2 <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
   137a8:	697b      	ldr	r3, [r7, #20]
   137aa:	68db      	ldr	r3, [r3, #12]
   137ac:	697a      	ldr	r2, [r7, #20]
   137ae:	0010      	movs	r0, r2
   137b0:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
   137b2:	230c      	movs	r3, #12
   137b4:	18fb      	adds	r3, r7, r3
   137b6:	881b      	ldrh	r3, [r3, #0]
   137b8:	2208      	movs	r2, #8
   137ba:	4013      	ands	r3, r2
   137bc:	d014      	beq.n	137e8 <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
   137be:	697b      	ldr	r3, [r7, #20]
   137c0:	795b      	ldrb	r3, [r3, #5]
   137c2:	2b00      	cmp	r3, #0
   137c4:	d110      	bne.n	137e8 <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
   137c6:	693b      	ldr	r3, [r7, #16]
   137c8:	2208      	movs	r2, #8
   137ca:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
   137cc:	693b      	ldr	r3, [r7, #16]
   137ce:	2208      	movs	r2, #8
   137d0:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
   137d2:	230f      	movs	r3, #15
   137d4:	18fb      	adds	r3, r7, r3
   137d6:	781b      	ldrb	r3, [r3, #0]
   137d8:	2220      	movs	r2, #32
   137da:	4013      	ands	r3, r2
   137dc:	d004      	beq.n	137e8 <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
   137de:	697b      	ldr	r3, [r7, #20]
   137e0:	6a1b      	ldr	r3, [r3, #32]
   137e2:	697a      	ldr	r2, [r7, #20]
   137e4:	0010      	movs	r0, r2
   137e6:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
   137e8:	230c      	movs	r3, #12
   137ea:	18fb      	adds	r3, r7, r3
   137ec:	881b      	ldrh	r3, [r3, #0]
   137ee:	2280      	movs	r2, #128	; 0x80
   137f0:	4013      	ands	r3, r2
   137f2:	d010      	beq.n	13816 <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
   137f4:	693b      	ldr	r3, [r7, #16]
   137f6:	2280      	movs	r2, #128	; 0x80
   137f8:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
   137fa:	693b      	ldr	r3, [r7, #16]
   137fc:	2280      	movs	r2, #128	; 0x80
   137fe:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
   13800:	230f      	movs	r3, #15
   13802:	18fb      	adds	r3, r7, r3
   13804:	781b      	ldrb	r3, [r3, #0]
   13806:	2240      	movs	r2, #64	; 0x40
   13808:	4013      	ands	r3, r2
   1380a:	d004      	beq.n	13816 <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
   1380c:	697b      	ldr	r3, [r7, #20]
   1380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13810:	697a      	ldr	r2, [r7, #20]
   13812:	0010      	movs	r0, r2
   13814:	4798      	blx	r3
		}
	}
#  endif
}
   13816:	46c0      	nop			; (mov r8, r8)
   13818:	46bd      	mov	sp, r7
   1381a:	b006      	add	sp, #24
   1381c:	bd80      	pop	{r7, pc}
   1381e:	46c0      	nop			; (mov r8, r8)
   13820:	2000051c 	.word	0x2000051c
   13824:	0001344d 	.word	0x0001344d
   13828:	000133d1 	.word	0x000133d1
   1382c:	00013481 	.word	0x00013481
   13830:	000134b7 	.word	0x000134b7

00013834 <system_gclk_chan_get_config_defaults>:
{
   13834:	b580      	push	{r7, lr}
   13836:	b082      	sub	sp, #8
   13838:	af00      	add	r7, sp, #0
   1383a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   1383c:	687b      	ldr	r3, [r7, #4]
   1383e:	2200      	movs	r2, #0
   13840:	701a      	strb	r2, [r3, #0]
}
   13842:	46c0      	nop			; (mov r8, r8)
   13844:	46bd      	mov	sp, r7
   13846:	b002      	add	sp, #8
   13848:	bd80      	pop	{r7, pc}
	...

0001384c <system_apb_clock_set_mask>:
{
   1384c:	b580      	push	{r7, lr}
   1384e:	b082      	sub	sp, #8
   13850:	af00      	add	r7, sp, #0
   13852:	0002      	movs	r2, r0
   13854:	6039      	str	r1, [r7, #0]
   13856:	1dfb      	adds	r3, r7, #7
   13858:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   1385a:	1dfb      	adds	r3, r7, #7
   1385c:	781b      	ldrb	r3, [r3, #0]
   1385e:	2b01      	cmp	r3, #1
   13860:	d00a      	beq.n	13878 <system_apb_clock_set_mask+0x2c>
   13862:	2b02      	cmp	r3, #2
   13864:	d00f      	beq.n	13886 <system_apb_clock_set_mask+0x3a>
   13866:	2b00      	cmp	r3, #0
   13868:	d114      	bne.n	13894 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   1386a:	4b0e      	ldr	r3, [pc, #56]	; (138a4 <system_apb_clock_set_mask+0x58>)
   1386c:	4a0d      	ldr	r2, [pc, #52]	; (138a4 <system_apb_clock_set_mask+0x58>)
   1386e:	6991      	ldr	r1, [r2, #24]
   13870:	683a      	ldr	r2, [r7, #0]
   13872:	430a      	orrs	r2, r1
   13874:	619a      	str	r2, [r3, #24]
			break;
   13876:	e00f      	b.n	13898 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   13878:	4b0a      	ldr	r3, [pc, #40]	; (138a4 <system_apb_clock_set_mask+0x58>)
   1387a:	4a0a      	ldr	r2, [pc, #40]	; (138a4 <system_apb_clock_set_mask+0x58>)
   1387c:	69d1      	ldr	r1, [r2, #28]
   1387e:	683a      	ldr	r2, [r7, #0]
   13880:	430a      	orrs	r2, r1
   13882:	61da      	str	r2, [r3, #28]
			break;
   13884:	e008      	b.n	13898 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   13886:	4b07      	ldr	r3, [pc, #28]	; (138a4 <system_apb_clock_set_mask+0x58>)
   13888:	4a06      	ldr	r2, [pc, #24]	; (138a4 <system_apb_clock_set_mask+0x58>)
   1388a:	6a11      	ldr	r1, [r2, #32]
   1388c:	683a      	ldr	r2, [r7, #0]
   1388e:	430a      	orrs	r2, r1
   13890:	621a      	str	r2, [r3, #32]
			break;
   13892:	e001      	b.n	13898 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   13894:	2317      	movs	r3, #23
   13896:	e000      	b.n	1389a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   13898:	2300      	movs	r3, #0
}
   1389a:	0018      	movs	r0, r3
   1389c:	46bd      	mov	sp, r7
   1389e:	b002      	add	sp, #8
   138a0:	bd80      	pop	{r7, pc}
   138a2:	46c0      	nop			; (mov r8, r8)
   138a4:	40000400 	.word	0x40000400

000138a8 <system_pinmux_get_config_defaults>:
{
   138a8:	b580      	push	{r7, lr}
   138aa:	b082      	sub	sp, #8
   138ac:	af00      	add	r7, sp, #0
   138ae:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
   138b0:	687b      	ldr	r3, [r7, #4]
   138b2:	2280      	movs	r2, #128	; 0x80
   138b4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   138b6:	687b      	ldr	r3, [r7, #4]
   138b8:	2200      	movs	r2, #0
   138ba:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   138bc:	687b      	ldr	r3, [r7, #4]
   138be:	2201      	movs	r2, #1
   138c0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   138c2:	687b      	ldr	r3, [r7, #4]
   138c4:	2200      	movs	r2, #0
   138c6:	70da      	strb	r2, [r3, #3]
}
   138c8:	46c0      	nop			; (mov r8, r8)
   138ca:	46bd      	mov	sp, r7
   138cc:	b002      	add	sp, #8
   138ce:	bd80      	pop	{r7, pc}

000138d0 <system_is_debugger_present>:
{
   138d0:	b580      	push	{r7, lr}
   138d2:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
   138d4:	4b05      	ldr	r3, [pc, #20]	; (138ec <system_is_debugger_present+0x1c>)
   138d6:	789b      	ldrb	r3, [r3, #2]
   138d8:	b2db      	uxtb	r3, r3
   138da:	001a      	movs	r2, r3
   138dc:	2302      	movs	r3, #2
   138de:	4013      	ands	r3, r2
   138e0:	1e5a      	subs	r2, r3, #1
   138e2:	4193      	sbcs	r3, r2
   138e4:	b2db      	uxtb	r3, r3
}
   138e6:	0018      	movs	r0, r3
   138e8:	46bd      	mov	sp, r7
   138ea:	bd80      	pop	{r7, pc}
   138ec:	41002000 	.word	0x41002000

000138f0 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
   138f0:	b580      	push	{r7, lr}
   138f2:	b084      	sub	sp, #16
   138f4:	af00      	add	r7, sp, #0
   138f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
   138f8:	687b      	ldr	r3, [r7, #4]
   138fa:	681b      	ldr	r3, [r3, #0]
   138fc:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
   138fe:	68fb      	ldr	r3, [r7, #12]
   13900:	69db      	ldr	r3, [r3, #28]
   13902:	1e5a      	subs	r2, r3, #1
   13904:	4193      	sbcs	r3, r2
   13906:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
   13908:	0018      	movs	r0, r3
   1390a:	46bd      	mov	sp, r7
   1390c:	b004      	add	sp, #16
   1390e:	bd80      	pop	{r7, pc}

00013910 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
   13910:	b580      	push	{r7, lr}
   13912:	b082      	sub	sp, #8
   13914:	af00      	add	r7, sp, #0
   13916:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
   13918:	46c0      	nop			; (mov r8, r8)
   1391a:	687b      	ldr	r3, [r7, #4]
   1391c:	0018      	movs	r0, r3
   1391e:	4b04      	ldr	r3, [pc, #16]	; (13930 <_usart_wait_for_sync+0x20>)
   13920:	4798      	blx	r3
   13922:	1e03      	subs	r3, r0, #0
   13924:	d1f9      	bne.n	1391a <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
   13926:	46c0      	nop			; (mov r8, r8)
   13928:	46bd      	mov	sp, r7
   1392a:	b002      	add	sp, #8
   1392c:	bd80      	pop	{r7, pc}
   1392e:	46c0      	nop			; (mov r8, r8)
   13930:	000138f1 	.word	0x000138f1

00013934 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
   13934:	b5b0      	push	{r4, r5, r7, lr}
   13936:	b08c      	sub	sp, #48	; 0x30
   13938:	af02      	add	r7, sp, #8
   1393a:	6078      	str	r0, [r7, #4]
   1393c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   1393e:	687b      	ldr	r3, [r7, #4]
   13940:	681b      	ldr	r3, [r3, #0]
   13942:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   13944:	687b      	ldr	r3, [r7, #4]
   13946:	681b      	ldr	r3, [r3, #0]
   13948:	0018      	movs	r0, r3
   1394a:	4bab      	ldr	r3, [pc, #684]	; (13bf8 <_usart_set_config+0x2c4>)
   1394c:	4798      	blx	r3
   1394e:	0003      	movs	r3, r0
   13950:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   13952:	697b      	ldr	r3, [r7, #20]
   13954:	3314      	adds	r3, #20
   13956:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
   13958:	2300      	movs	r3, #0
   1395a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
   1395c:	2300      	movs	r3, #0
   1395e:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
   13960:	230a      	movs	r3, #10
   13962:	18fb      	adds	r3, r7, r3
   13964:	2200      	movs	r2, #0
   13966:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   13968:	231f      	movs	r3, #31
   1396a:	18fb      	adds	r3, r7, r3
   1396c:	2200      	movs	r2, #0
   1396e:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   13970:	231e      	movs	r3, #30
   13972:	18fb      	adds	r3, r7, r3
   13974:	2210      	movs	r2, #16
   13976:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
   13978:	683b      	ldr	r3, [r7, #0]
   1397a:	8a1b      	ldrh	r3, [r3, #16]
   1397c:	2280      	movs	r2, #128	; 0x80
   1397e:	01d2      	lsls	r2, r2, #7
   13980:	4293      	cmp	r3, r2
   13982:	d01c      	beq.n	139be <_usart_set_config+0x8a>
   13984:	2280      	movs	r2, #128	; 0x80
   13986:	01d2      	lsls	r2, r2, #7
   13988:	4293      	cmp	r3, r2
   1398a:	dc06      	bgt.n	1399a <_usart_set_config+0x66>
   1398c:	2b00      	cmp	r3, #0
   1398e:	d00d      	beq.n	139ac <_usart_set_config+0x78>
   13990:	2280      	movs	r2, #128	; 0x80
   13992:	0192      	lsls	r2, r2, #6
   13994:	4293      	cmp	r3, r2
   13996:	d024      	beq.n	139e2 <_usart_set_config+0xae>
   13998:	e035      	b.n	13a06 <_usart_set_config+0xd2>
   1399a:	22c0      	movs	r2, #192	; 0xc0
   1399c:	01d2      	lsls	r2, r2, #7
   1399e:	4293      	cmp	r3, r2
   139a0:	d028      	beq.n	139f4 <_usart_set_config+0xc0>
   139a2:	2280      	movs	r2, #128	; 0x80
   139a4:	0212      	lsls	r2, r2, #8
   139a6:	4293      	cmp	r3, r2
   139a8:	d012      	beq.n	139d0 <_usart_set_config+0x9c>
   139aa:	e02c      	b.n	13a06 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   139ac:	231f      	movs	r3, #31
   139ae:	18fb      	adds	r3, r7, r3
   139b0:	2200      	movs	r2, #0
   139b2:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   139b4:	231e      	movs	r3, #30
   139b6:	18fb      	adds	r3, r7, r3
   139b8:	2210      	movs	r2, #16
   139ba:	701a      	strb	r2, [r3, #0]
			break;
   139bc:	e023      	b.n	13a06 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   139be:	231f      	movs	r3, #31
   139c0:	18fb      	adds	r3, r7, r3
   139c2:	2200      	movs	r2, #0
   139c4:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
   139c6:	231e      	movs	r3, #30
   139c8:	18fb      	adds	r3, r7, r3
   139ca:	2208      	movs	r2, #8
   139cc:	701a      	strb	r2, [r3, #0]
			break;
   139ce:	e01a      	b.n	13a06 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   139d0:	231f      	movs	r3, #31
   139d2:	18fb      	adds	r3, r7, r3
   139d4:	2200      	movs	r2, #0
   139d6:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
   139d8:	231e      	movs	r3, #30
   139da:	18fb      	adds	r3, r7, r3
   139dc:	2203      	movs	r2, #3
   139de:	701a      	strb	r2, [r3, #0]
			break;
   139e0:	e011      	b.n	13a06 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
   139e2:	231f      	movs	r3, #31
   139e4:	18fb      	adds	r3, r7, r3
   139e6:	2201      	movs	r2, #1
   139e8:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   139ea:	231e      	movs	r3, #30
   139ec:	18fb      	adds	r3, r7, r3
   139ee:	2210      	movs	r2, #16
   139f0:	701a      	strb	r2, [r3, #0]
			break;
   139f2:	e008      	b.n	13a06 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
   139f4:	231f      	movs	r3, #31
   139f6:	18fb      	adds	r3, r7, r3
   139f8:	2201      	movs	r2, #1
   139fa:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
   139fc:	231e      	movs	r3, #30
   139fe:	18fb      	adds	r3, r7, r3
   13a00:	2208      	movs	r2, #8
   13a02:	701a      	strb	r2, [r3, #0]
			break;
   13a04:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
   13a06:	683b      	ldr	r3, [r7, #0]
   13a08:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
   13a0a:	683b      	ldr	r3, [r7, #0]
   13a0c:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
   13a0e:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
   13a10:	683b      	ldr	r3, [r7, #0]
   13a12:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
   13a14:	4313      	orrs	r3, r2
		config->sample_rate |
   13a16:	683a      	ldr	r2, [r7, #0]
   13a18:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
   13a1a:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
   13a1c:	683a      	ldr	r2, [r7, #0]
   13a1e:	7e12      	ldrb	r2, [r2, #24]
   13a20:	0212      	lsls	r2, r2, #8
		config->sample_rate |
   13a22:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
   13a24:	683a      	ldr	r2, [r7, #0]
   13a26:	2126      	movs	r1, #38	; 0x26
   13a28:	5c52      	ldrb	r2, [r2, r1]
   13a2a:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
   13a2c:	4313      	orrs	r3, r2
   13a2e:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
   13a30:	231d      	movs	r3, #29
   13a32:	18fb      	adds	r3, r7, r3
   13a34:	2200      	movs	r2, #0
   13a36:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
   13a38:	683b      	ldr	r3, [r7, #0]
   13a3a:	685b      	ldr	r3, [r3, #4]
   13a3c:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
   13a3e:	68fb      	ldr	r3, [r7, #12]
   13a40:	2b00      	cmp	r3, #0
   13a42:	d01e      	beq.n	13a82 <_usart_set_config+0x14e>
   13a44:	2280      	movs	r2, #128	; 0x80
   13a46:	0552      	lsls	r2, r2, #21
   13a48:	4293      	cmp	r3, r2
   13a4a:	d14f      	bne.n	13aec <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
   13a4c:	683b      	ldr	r3, [r7, #0]
   13a4e:	2227      	movs	r2, #39	; 0x27
   13a50:	5c9b      	ldrb	r3, [r3, r2]
   13a52:	2201      	movs	r2, #1
   13a54:	4053      	eors	r3, r2
   13a56:	b2db      	uxtb	r3, r3
   13a58:	2b00      	cmp	r3, #0
   13a5a:	d046      	beq.n	13aea <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
   13a5c:	683b      	ldr	r3, [r7, #0]
   13a5e:	6a1d      	ldr	r5, [r3, #32]
   13a60:	693b      	ldr	r3, [r7, #16]
   13a62:	b2db      	uxtb	r3, r3
   13a64:	0018      	movs	r0, r3
   13a66:	4b65      	ldr	r3, [pc, #404]	; (13bfc <_usart_set_config+0x2c8>)
   13a68:	4798      	blx	r3
   13a6a:	0001      	movs	r1, r0
   13a6c:	231d      	movs	r3, #29
   13a6e:	18fc      	adds	r4, r7, r3
   13a70:	230a      	movs	r3, #10
   13a72:	18fb      	adds	r3, r7, r3
   13a74:	001a      	movs	r2, r3
   13a76:	0028      	movs	r0, r5
   13a78:	4b61      	ldr	r3, [pc, #388]	; (13c00 <_usart_set_config+0x2cc>)
   13a7a:	4798      	blx	r3
   13a7c:	0003      	movs	r3, r0
   13a7e:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
   13a80:	e033      	b.n	13aea <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
   13a82:	683b      	ldr	r3, [r7, #0]
   13a84:	2227      	movs	r2, #39	; 0x27
   13a86:	5c9b      	ldrb	r3, [r3, r2]
   13a88:	2b00      	cmp	r3, #0
   13a8a:	d014      	beq.n	13ab6 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
   13a8c:	683b      	ldr	r3, [r7, #0]
   13a8e:	6a18      	ldr	r0, [r3, #32]
   13a90:	683b      	ldr	r3, [r7, #0]
   13a92:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
   13a94:	231d      	movs	r3, #29
   13a96:	18fc      	adds	r4, r7, r3
   13a98:	231f      	movs	r3, #31
   13a9a:	18fb      	adds	r3, r7, r3
   13a9c:	781d      	ldrb	r5, [r3, #0]
   13a9e:	230a      	movs	r3, #10
   13aa0:	18fa      	adds	r2, r7, r3
   13aa2:	231e      	movs	r3, #30
   13aa4:	18fb      	adds	r3, r7, r3
   13aa6:	781b      	ldrb	r3, [r3, #0]
   13aa8:	9300      	str	r3, [sp, #0]
   13aaa:	002b      	movs	r3, r5
   13aac:	4d55      	ldr	r5, [pc, #340]	; (13c04 <_usart_set_config+0x2d0>)
   13aae:	47a8      	blx	r5
   13ab0:	0003      	movs	r3, r0
   13ab2:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
   13ab4:	e01a      	b.n	13aec <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
   13ab6:	683b      	ldr	r3, [r7, #0]
   13ab8:	6a1d      	ldr	r5, [r3, #32]
   13aba:	693b      	ldr	r3, [r7, #16]
   13abc:	b2db      	uxtb	r3, r3
   13abe:	0018      	movs	r0, r3
   13ac0:	4b4e      	ldr	r3, [pc, #312]	; (13bfc <_usart_set_config+0x2c8>)
   13ac2:	4798      	blx	r3
				status_code =
   13ac4:	231d      	movs	r3, #29
   13ac6:	18fc      	adds	r4, r7, r3
   13ac8:	231f      	movs	r3, #31
   13aca:	18fb      	adds	r3, r7, r3
   13acc:	7819      	ldrb	r1, [r3, #0]
   13ace:	230a      	movs	r3, #10
   13ad0:	18fa      	adds	r2, r7, r3
   13ad2:	231e      	movs	r3, #30
   13ad4:	18fb      	adds	r3, r7, r3
   13ad6:	781b      	ldrb	r3, [r3, #0]
   13ad8:	9300      	str	r3, [sp, #0]
   13ada:	000b      	movs	r3, r1
   13adc:	0001      	movs	r1, r0
   13ade:	0028      	movs	r0, r5
   13ae0:	4d48      	ldr	r5, [pc, #288]	; (13c04 <_usart_set_config+0x2d0>)
   13ae2:	47a8      	blx	r5
   13ae4:	0003      	movs	r3, r0
   13ae6:	7023      	strb	r3, [r4, #0]
			break;
   13ae8:	e000      	b.n	13aec <_usart_set_config+0x1b8>
			break;
   13aea:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
   13aec:	231d      	movs	r3, #29
   13aee:	18fb      	adds	r3, r7, r3
   13af0:	781b      	ldrb	r3, [r3, #0]
   13af2:	2b00      	cmp	r3, #0
   13af4:	d003      	beq.n	13afe <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
   13af6:	231d      	movs	r3, #29
   13af8:	18fb      	adds	r3, r7, r3
   13afa:	781b      	ldrb	r3, [r3, #0]
   13afc:	e077      	b.n	13bee <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
   13afe:	683b      	ldr	r3, [r7, #0]
   13b00:	7e5b      	ldrb	r3, [r3, #25]
   13b02:	2b00      	cmp	r3, #0
   13b04:	d003      	beq.n	13b0e <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
   13b06:	683b      	ldr	r3, [r7, #0]
   13b08:	7e9a      	ldrb	r2, [r3, #26]
   13b0a:	69bb      	ldr	r3, [r7, #24]
   13b0c:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13b0e:	687b      	ldr	r3, [r7, #4]
   13b10:	0018      	movs	r0, r3
   13b12:	4b3d      	ldr	r3, [pc, #244]	; (13c08 <_usart_set_config+0x2d4>)
   13b14:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
   13b16:	230a      	movs	r3, #10
   13b18:	18fb      	adds	r3, r7, r3
   13b1a:	881a      	ldrh	r2, [r3, #0]
   13b1c:	69bb      	ldr	r3, [r7, #24]
   13b1e:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
   13b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   13b22:	68fb      	ldr	r3, [r7, #12]
   13b24:	4313      	orrs	r3, r2
   13b26:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
   13b28:	683b      	ldr	r3, [r7, #0]
   13b2a:	2227      	movs	r2, #39	; 0x27
   13b2c:	5c9b      	ldrb	r3, [r3, r2]
   13b2e:	2201      	movs	r2, #1
   13b30:	4053      	eors	r3, r2
   13b32:	b2db      	uxtb	r3, r3
   13b34:	2b00      	cmp	r3, #0
   13b36:	d003      	beq.n	13b40 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
   13b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13b3a:	2204      	movs	r2, #4
   13b3c:	4313      	orrs	r3, r2
   13b3e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
   13b40:	683b      	ldr	r3, [r7, #0]
   13b42:	7e5b      	ldrb	r3, [r3, #25]
   13b44:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
   13b46:	683b      	ldr	r3, [r7, #0]
   13b48:	7f1b      	ldrb	r3, [r3, #28]
   13b4a:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
   13b4c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
   13b4e:	683b      	ldr	r3, [r7, #0]
   13b50:	7f5b      	ldrb	r3, [r3, #29]
   13b52:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
   13b54:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
   13b56:	683b      	ldr	r3, [r7, #0]
   13b58:	2124      	movs	r1, #36	; 0x24
   13b5a:	5c5b      	ldrb	r3, [r3, r1]
   13b5c:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
   13b5e:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
   13b60:	683b      	ldr	r3, [r7, #0]
   13b62:	2125      	movs	r1, #37	; 0x25
   13b64:	5c5b      	ldrb	r3, [r3, r1]
   13b66:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
   13b68:	4313      	orrs	r3, r2
	ctrlb =  
   13b6a:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
   13b6c:	683b      	ldr	r3, [r7, #0]
   13b6e:	7a9b      	ldrb	r3, [r3, #10]
   13b70:	001a      	movs	r2, r3
   13b72:	6a3b      	ldr	r3, [r7, #32]
   13b74:	4313      	orrs	r3, r2
   13b76:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
   13b78:	683b      	ldr	r3, [r7, #0]
   13b7a:	7adb      	ldrb	r3, [r3, #11]
   13b7c:	001a      	movs	r2, r3
   13b7e:	6a3b      	ldr	r3, [r7, #32]
   13b80:	4313      	orrs	r3, r2
   13b82:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
   13b84:	683b      	ldr	r3, [r7, #0]
   13b86:	891b      	ldrh	r3, [r3, #8]
   13b88:	2bff      	cmp	r3, #255	; 0xff
   13b8a:	d00b      	beq.n	13ba4 <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
   13b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13b8e:	2280      	movs	r2, #128	; 0x80
   13b90:	0452      	lsls	r2, r2, #17
   13b92:	4313      	orrs	r3, r2
   13b94:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
   13b96:	683b      	ldr	r3, [r7, #0]
   13b98:	891b      	ldrh	r3, [r3, #8]
   13b9a:	001a      	movs	r2, r3
   13b9c:	6a3b      	ldr	r3, [r7, #32]
   13b9e:	4313      	orrs	r3, r2
   13ba0:	623b      	str	r3, [r7, #32]
   13ba2:	e008      	b.n	13bb6 <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
   13ba4:	683b      	ldr	r3, [r7, #0]
   13ba6:	7edb      	ldrb	r3, [r3, #27]
   13ba8:	2b00      	cmp	r3, #0
   13baa:	d004      	beq.n	13bb6 <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
   13bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13bae:	2280      	movs	r2, #128	; 0x80
   13bb0:	04d2      	lsls	r2, r2, #19
   13bb2:	4313      	orrs	r3, r2
   13bb4:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
   13bb6:	683b      	ldr	r3, [r7, #0]
   13bb8:	222c      	movs	r2, #44	; 0x2c
   13bba:	5c9b      	ldrb	r3, [r3, r2]
   13bbc:	2b00      	cmp	r3, #0
   13bbe:	d103      	bne.n	13bc8 <_usart_set_config+0x294>
   13bc0:	4b12      	ldr	r3, [pc, #72]	; (13c0c <_usart_set_config+0x2d8>)
   13bc2:	4798      	blx	r3
   13bc4:	1e03      	subs	r3, r0, #0
   13bc6:	d003      	beq.n	13bd0 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
   13bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13bca:	2280      	movs	r2, #128	; 0x80
   13bcc:	4313      	orrs	r3, r2
   13bce:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13bd0:	687b      	ldr	r3, [r7, #4]
   13bd2:	0018      	movs	r0, r3
   13bd4:	4b0c      	ldr	r3, [pc, #48]	; (13c08 <_usart_set_config+0x2d4>)
   13bd6:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
   13bd8:	69bb      	ldr	r3, [r7, #24]
   13bda:	6a3a      	ldr	r2, [r7, #32]
   13bdc:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13bde:	687b      	ldr	r3, [r7, #4]
   13be0:	0018      	movs	r0, r3
   13be2:	4b09      	ldr	r3, [pc, #36]	; (13c08 <_usart_set_config+0x2d4>)
   13be4:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
   13be6:	69bb      	ldr	r3, [r7, #24]
   13be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   13bea:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
   13bec:	2300      	movs	r3, #0
}
   13bee:	0018      	movs	r0, r3
   13bf0:	46bd      	mov	sp, r7
   13bf2:	b00a      	add	sp, #40	; 0x28
   13bf4:	bdb0      	pop	{r4, r5, r7, pc}
   13bf6:	46c0      	nop			; (mov r8, r8)
   13bf8:	00012569 	.word	0x00012569
   13bfc:	000150b9 	.word	0x000150b9
   13c00:	000120e3 	.word	0x000120e3
   13c04:	00012161 	.word	0x00012161
   13c08:	00013911 	.word	0x00013911
   13c0c:	000138d1 	.word	0x000138d1

00013c10 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
   13c10:	b590      	push	{r4, r7, lr}
   13c12:	b093      	sub	sp, #76	; 0x4c
   13c14:	af00      	add	r7, sp, #0
   13c16:	60f8      	str	r0, [r7, #12]
   13c18:	60b9      	str	r1, [r7, #8]
   13c1a:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
   13c1c:	233b      	movs	r3, #59	; 0x3b
   13c1e:	18fb      	adds	r3, r7, r3
   13c20:	2200      	movs	r2, #0
   13c22:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
   13c24:	68fb      	ldr	r3, [r7, #12]
   13c26:	68ba      	ldr	r2, [r7, #8]
   13c28:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13c2a:	68fb      	ldr	r3, [r7, #12]
   13c2c:	681b      	ldr	r3, [r3, #0]
   13c2e:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   13c30:	68fb      	ldr	r3, [r7, #12]
   13c32:	681b      	ldr	r3, [r3, #0]
   13c34:	0018      	movs	r0, r3
   13c36:	4b86      	ldr	r3, [pc, #536]	; (13e50 <usart_init+0x240>)
   13c38:	4798      	blx	r3
   13c3a:	0003      	movs	r3, r0
   13c3c:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
   13c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   13c40:	3302      	adds	r3, #2
   13c42:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   13c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   13c46:	3314      	adds	r3, #20
   13c48:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
   13c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13c4c:	681b      	ldr	r3, [r3, #0]
   13c4e:	2201      	movs	r2, #1
   13c50:	4013      	ands	r3, r2
   13c52:	d001      	beq.n	13c58 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
   13c54:	2305      	movs	r3, #5
   13c56:	e0f6      	b.n	13e46 <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
   13c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13c5a:	681b      	ldr	r3, [r3, #0]
   13c5c:	2202      	movs	r2, #2
   13c5e:	4013      	ands	r3, r2
   13c60:	d001      	beq.n	13c66 <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
   13c62:	231c      	movs	r3, #28
   13c64:	e0ef      	b.n	13e46 <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
   13c66:	2201      	movs	r2, #1
   13c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   13c6a:	409a      	lsls	r2, r3
   13c6c:	0013      	movs	r3, r2
   13c6e:	0019      	movs	r1, r3
   13c70:	2002      	movs	r0, #2
   13c72:	4b78      	ldr	r3, [pc, #480]	; (13e54 <usart_init+0x244>)
   13c74:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   13c76:	2324      	movs	r3, #36	; 0x24
   13c78:	18fb      	adds	r3, r7, r3
   13c7a:	0018      	movs	r0, r3
   13c7c:	4b76      	ldr	r3, [pc, #472]	; (13e58 <usart_init+0x248>)
   13c7e:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
   13c80:	687b      	ldr	r3, [r7, #4]
   13c82:	222d      	movs	r2, #45	; 0x2d
   13c84:	5c9a      	ldrb	r2, [r3, r2]
   13c86:	2324      	movs	r3, #36	; 0x24
   13c88:	18fb      	adds	r3, r7, r3
   13c8a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
   13c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   13c8e:	b2db      	uxtb	r3, r3
   13c90:	2224      	movs	r2, #36	; 0x24
   13c92:	18ba      	adds	r2, r7, r2
   13c94:	0011      	movs	r1, r2
   13c96:	0018      	movs	r0, r3
   13c98:	4b70      	ldr	r3, [pc, #448]	; (13e5c <usart_init+0x24c>)
   13c9a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
   13c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   13c9e:	b2db      	uxtb	r3, r3
   13ca0:	0018      	movs	r0, r3
   13ca2:	4b6f      	ldr	r3, [pc, #444]	; (13e60 <usart_init+0x250>)
   13ca4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
   13ca6:	687b      	ldr	r3, [r7, #4]
   13ca8:	222d      	movs	r2, #45	; 0x2d
   13caa:	5c9b      	ldrb	r3, [r3, r2]
   13cac:	2100      	movs	r1, #0
   13cae:	0018      	movs	r0, r3
   13cb0:	4b6c      	ldr	r3, [pc, #432]	; (13e64 <usart_init+0x254>)
   13cb2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
   13cb4:	687b      	ldr	r3, [r7, #4]
   13cb6:	7ada      	ldrb	r2, [r3, #11]
   13cb8:	68fb      	ldr	r3, [r7, #12]
   13cba:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
   13cbc:	687b      	ldr	r3, [r7, #4]
   13cbe:	2224      	movs	r2, #36	; 0x24
   13cc0:	5c9a      	ldrb	r2, [r3, r2]
   13cc2:	68fb      	ldr	r3, [r7, #12]
   13cc4:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
   13cc6:	687b      	ldr	r3, [r7, #4]
   13cc8:	2225      	movs	r2, #37	; 0x25
   13cca:	5c9a      	ldrb	r2, [r3, r2]
   13ccc:	68fb      	ldr	r3, [r7, #12]
   13cce:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
   13cd0:	687b      	ldr	r3, [r7, #4]
   13cd2:	7eda      	ldrb	r2, [r3, #27]
   13cd4:	68fb      	ldr	r3, [r7, #12]
   13cd6:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
   13cd8:	687b      	ldr	r3, [r7, #4]
   13cda:	7f1a      	ldrb	r2, [r3, #28]
   13cdc:	68fb      	ldr	r3, [r7, #12]
   13cde:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
   13ce0:	233b      	movs	r3, #59	; 0x3b
   13ce2:	18fc      	adds	r4, r7, r3
   13ce4:	687a      	ldr	r2, [r7, #4]
   13ce6:	68fb      	ldr	r3, [r7, #12]
   13ce8:	0011      	movs	r1, r2
   13cea:	0018      	movs	r0, r3
   13cec:	4b5e      	ldr	r3, [pc, #376]	; (13e68 <usart_init+0x258>)
   13cee:	4798      	blx	r3
   13cf0:	0003      	movs	r3, r0
   13cf2:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
   13cf4:	233b      	movs	r3, #59	; 0x3b
   13cf6:	18fb      	adds	r3, r7, r3
   13cf8:	781b      	ldrb	r3, [r3, #0]
   13cfa:	2b00      	cmp	r3, #0
   13cfc:	d003      	beq.n	13d06 <usart_init+0xf6>
		return status_code;
   13cfe:	233b      	movs	r3, #59	; 0x3b
   13d00:	18fb      	adds	r3, r7, r3
   13d02:	781b      	ldrb	r3, [r3, #0]
   13d04:	e09f      	b.n	13e46 <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
   13d06:	2320      	movs	r3, #32
   13d08:	18fb      	adds	r3, r7, r3
   13d0a:	0018      	movs	r0, r3
   13d0c:	4b57      	ldr	r3, [pc, #348]	; (13e6c <usart_init+0x25c>)
   13d0e:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
   13d10:	2320      	movs	r3, #32
   13d12:	18fb      	adds	r3, r7, r3
   13d14:	2200      	movs	r2, #0
   13d16:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
   13d18:	2320      	movs	r3, #32
   13d1a:	18fb      	adds	r3, r7, r3
   13d1c:	2200      	movs	r2, #0
   13d1e:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
   13d20:	687b      	ldr	r3, [r7, #4]
   13d22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
   13d24:	2310      	movs	r3, #16
   13d26:	18fb      	adds	r3, r7, r3
   13d28:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
   13d2a:	687b      	ldr	r3, [r7, #4]
   13d2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
   13d2e:	2310      	movs	r3, #16
   13d30:	18fb      	adds	r3, r7, r3
   13d32:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
   13d34:	687b      	ldr	r3, [r7, #4]
   13d36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
   13d38:	2310      	movs	r3, #16
   13d3a:	18fb      	adds	r3, r7, r3
   13d3c:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
   13d3e:	687b      	ldr	r3, [r7, #4]
   13d40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
   13d42:	2310      	movs	r3, #16
   13d44:	18fb      	adds	r3, r7, r3
   13d46:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   13d48:	2347      	movs	r3, #71	; 0x47
   13d4a:	18fb      	adds	r3, r7, r3
   13d4c:	2200      	movs	r2, #0
   13d4e:	701a      	strb	r2, [r3, #0]
   13d50:	e02c      	b.n	13dac <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
   13d52:	2347      	movs	r3, #71	; 0x47
   13d54:	18fb      	adds	r3, r7, r3
   13d56:	781a      	ldrb	r2, [r3, #0]
   13d58:	2310      	movs	r3, #16
   13d5a:	18fb      	adds	r3, r7, r3
   13d5c:	0092      	lsls	r2, r2, #2
   13d5e:	58d3      	ldr	r3, [r2, r3]
   13d60:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
   13d62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13d64:	2b00      	cmp	r3, #0
   13d66:	d109      	bne.n	13d7c <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
   13d68:	2347      	movs	r3, #71	; 0x47
   13d6a:	18fb      	adds	r3, r7, r3
   13d6c:	781a      	ldrb	r2, [r3, #0]
   13d6e:	68bb      	ldr	r3, [r7, #8]
   13d70:	0011      	movs	r1, r2
   13d72:	0018      	movs	r0, r3
   13d74:	4b3e      	ldr	r3, [pc, #248]	; (13e70 <usart_init+0x260>)
   13d76:	4798      	blx	r3
   13d78:	0003      	movs	r3, r0
   13d7a:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
   13d7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13d7e:	3301      	adds	r3, #1
   13d80:	d00d      	beq.n	13d9e <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
   13d82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13d84:	b2da      	uxtb	r2, r3
   13d86:	2320      	movs	r3, #32
   13d88:	18fb      	adds	r3, r7, r3
   13d8a:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
   13d8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13d8e:	0c1b      	lsrs	r3, r3, #16
   13d90:	b2db      	uxtb	r3, r3
   13d92:	2220      	movs	r2, #32
   13d94:	18ba      	adds	r2, r7, r2
   13d96:	0011      	movs	r1, r2
   13d98:	0018      	movs	r0, r3
   13d9a:	4b36      	ldr	r3, [pc, #216]	; (13e74 <usart_init+0x264>)
   13d9c:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
   13d9e:	2347      	movs	r3, #71	; 0x47
   13da0:	18fb      	adds	r3, r7, r3
   13da2:	781a      	ldrb	r2, [r3, #0]
   13da4:	2347      	movs	r3, #71	; 0x47
   13da6:	18fb      	adds	r3, r7, r3
   13da8:	3201      	adds	r2, #1
   13daa:	701a      	strb	r2, [r3, #0]
   13dac:	2347      	movs	r3, #71	; 0x47
   13dae:	18fb      	adds	r3, r7, r3
   13db0:	781b      	ldrb	r3, [r3, #0]
   13db2:	2b03      	cmp	r3, #3
   13db4:	d9cd      	bls.n	13d52 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
   13db6:	2300      	movs	r3, #0
   13db8:	63fb      	str	r3, [r7, #60]	; 0x3c
   13dba:	e00a      	b.n	13dd2 <usart_init+0x1c2>
		module->callback[i]            = NULL;
   13dbc:	68fa      	ldr	r2, [r7, #12]
   13dbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13dc0:	3302      	adds	r3, #2
   13dc2:	009b      	lsls	r3, r3, #2
   13dc4:	18d3      	adds	r3, r2, r3
   13dc6:	3304      	adds	r3, #4
   13dc8:	2200      	movs	r2, #0
   13dca:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
   13dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13dce:	3301      	adds	r3, #1
   13dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   13dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13dd4:	2b05      	cmp	r3, #5
   13dd6:	d9f1      	bls.n	13dbc <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
   13dd8:	68fb      	ldr	r3, [r7, #12]
   13dda:	2200      	movs	r2, #0
   13ddc:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
   13dde:	68fb      	ldr	r3, [r7, #12]
   13de0:	2200      	movs	r2, #0
   13de2:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
   13de4:	68fb      	ldr	r3, [r7, #12]
   13de6:	2200      	movs	r2, #0
   13de8:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
   13dea:	68fb      	ldr	r3, [r7, #12]
   13dec:	2200      	movs	r2, #0
   13dee:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
   13df0:	68fb      	ldr	r3, [r7, #12]
   13df2:	2230      	movs	r2, #48	; 0x30
   13df4:	2100      	movs	r1, #0
   13df6:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
   13df8:	68fb      	ldr	r3, [r7, #12]
   13dfa:	2231      	movs	r2, #49	; 0x31
   13dfc:	2100      	movs	r1, #0
   13dfe:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
   13e00:	68fb      	ldr	r3, [r7, #12]
   13e02:	2232      	movs	r2, #50	; 0x32
   13e04:	2100      	movs	r1, #0
   13e06:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
   13e08:	68fb      	ldr	r3, [r7, #12]
   13e0a:	2233      	movs	r2, #51	; 0x33
   13e0c:	2100      	movs	r1, #0
   13e0e:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
   13e10:	68fb      	ldr	r3, [r7, #12]
   13e12:	681b      	ldr	r3, [r3, #0]
   13e14:	2227      	movs	r2, #39	; 0x27
   13e16:	18bc      	adds	r4, r7, r2
   13e18:	0018      	movs	r0, r3
   13e1a:	4b0d      	ldr	r3, [pc, #52]	; (13e50 <usart_init+0x240>)
   13e1c:	4798      	blx	r3
   13e1e:	0003      	movs	r3, r0
   13e20:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
   13e22:	4a15      	ldr	r2, [pc, #84]	; (13e78 <usart_init+0x268>)
   13e24:	2327      	movs	r3, #39	; 0x27
   13e26:	18fb      	adds	r3, r7, r3
   13e28:	781b      	ldrb	r3, [r3, #0]
   13e2a:	0011      	movs	r1, r2
   13e2c:	0018      	movs	r0, r3
   13e2e:	4b13      	ldr	r3, [pc, #76]	; (13e7c <usart_init+0x26c>)
   13e30:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
   13e32:	2327      	movs	r3, #39	; 0x27
   13e34:	18fb      	adds	r3, r7, r3
   13e36:	781a      	ldrb	r2, [r3, #0]
   13e38:	4b11      	ldr	r3, [pc, #68]	; (13e80 <usart_init+0x270>)
   13e3a:	0092      	lsls	r2, r2, #2
   13e3c:	68f9      	ldr	r1, [r7, #12]
   13e3e:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
   13e40:	233b      	movs	r3, #59	; 0x3b
   13e42:	18fb      	adds	r3, r7, r3
   13e44:	781b      	ldrb	r3, [r3, #0]
}
   13e46:	0018      	movs	r0, r3
   13e48:	46bd      	mov	sp, r7
   13e4a:	b013      	add	sp, #76	; 0x4c
   13e4c:	bd90      	pop	{r4, r7, pc}
   13e4e:	46c0      	nop			; (mov r8, r8)
   13e50:	00012569 	.word	0x00012569
   13e54:	0001384d 	.word	0x0001384d
   13e58:	00013835 	.word	0x00013835
   13e5c:	00014f95 	.word	0x00014f95
   13e60:	00014fd9 	.word	0x00014fd9
   13e64:	00012321 	.word	0x00012321
   13e68:	00013935 	.word	0x00013935
   13e6c:	000138a9 	.word	0x000138a9
   13e70:	000123ad 	.word	0x000123ad
   13e74:	00015281 	.word	0x00015281
   13e78:	00014019 	.word	0x00014019
   13e7c:	000125cd 	.word	0x000125cd
   13e80:	2000051c 	.word	0x2000051c

00013e84 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
   13e84:	b580      	push	{r7, lr}
   13e86:	b084      	sub	sp, #16
   13e88:	af00      	add	r7, sp, #0
   13e8a:	6078      	str	r0, [r7, #4]
   13e8c:	000a      	movs	r2, r1
   13e8e:	1cbb      	adds	r3, r7, #2
   13e90:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13e92:	687b      	ldr	r3, [r7, #4]
   13e94:	681b      	ldr	r3, [r3, #0]
   13e96:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
   13e98:	687b      	ldr	r3, [r7, #4]
   13e9a:	79db      	ldrb	r3, [r3, #7]
   13e9c:	2201      	movs	r2, #1
   13e9e:	4053      	eors	r3, r2
   13ea0:	b2db      	uxtb	r3, r3
   13ea2:	2b00      	cmp	r3, #0
   13ea4:	d001      	beq.n	13eaa <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
   13ea6:	231c      	movs	r3, #28
   13ea8:	e017      	b.n	13eda <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
   13eaa:	687b      	ldr	r3, [r7, #4]
   13eac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   13eae:	b29b      	uxth	r3, r3
   13eb0:	2b00      	cmp	r3, #0
   13eb2:	d001      	beq.n	13eb8 <usart_write_wait+0x34>
		return STATUS_BUSY;
   13eb4:	2305      	movs	r3, #5
   13eb6:	e010      	b.n	13eda <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13eb8:	687b      	ldr	r3, [r7, #4]
   13eba:	0018      	movs	r0, r3
   13ebc:	4b09      	ldr	r3, [pc, #36]	; (13ee4 <usart_write_wait+0x60>)
   13ebe:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
   13ec0:	68fb      	ldr	r3, [r7, #12]
   13ec2:	1cba      	adds	r2, r7, #2
   13ec4:	8812      	ldrh	r2, [r2, #0]
   13ec6:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
   13ec8:	46c0      	nop			; (mov r8, r8)
   13eca:	68fb      	ldr	r3, [r7, #12]
   13ecc:	7e1b      	ldrb	r3, [r3, #24]
   13ece:	b2db      	uxtb	r3, r3
   13ed0:	001a      	movs	r2, r3
   13ed2:	2302      	movs	r3, #2
   13ed4:	4013      	ands	r3, r2
   13ed6:	d0f8      	beq.n	13eca <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
   13ed8:	2300      	movs	r3, #0
}
   13eda:	0018      	movs	r0, r3
   13edc:	46bd      	mov	sp, r7
   13ede:	b004      	add	sp, #16
   13ee0:	bd80      	pop	{r7, pc}
   13ee2:	46c0      	nop			; (mov r8, r8)
   13ee4:	00013911 	.word	0x00013911

00013ee8 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
   13ee8:	b580      	push	{r7, lr}
   13eea:	b084      	sub	sp, #16
   13eec:	af00      	add	r7, sp, #0
   13eee:	6078      	str	r0, [r7, #4]
   13ef0:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13ef2:	687b      	ldr	r3, [r7, #4]
   13ef4:	681b      	ldr	r3, [r3, #0]
   13ef6:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
   13ef8:	687b      	ldr	r3, [r7, #4]
   13efa:	799b      	ldrb	r3, [r3, #6]
   13efc:	2201      	movs	r2, #1
   13efe:	4053      	eors	r3, r2
   13f00:	b2db      	uxtb	r3, r3
   13f02:	2b00      	cmp	r3, #0
   13f04:	d001      	beq.n	13f0a <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
   13f06:	231c      	movs	r3, #28
   13f08:	e05e      	b.n	13fc8 <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
   13f0a:	687b      	ldr	r3, [r7, #4]
   13f0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   13f0e:	b29b      	uxth	r3, r3
   13f10:	2b00      	cmp	r3, #0
   13f12:	d001      	beq.n	13f18 <usart_read_wait+0x30>
		return STATUS_BUSY;
   13f14:	2305      	movs	r3, #5
   13f16:	e057      	b.n	13fc8 <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
   13f18:	68fb      	ldr	r3, [r7, #12]
   13f1a:	7e1b      	ldrb	r3, [r3, #24]
   13f1c:	b2db      	uxtb	r3, r3
   13f1e:	001a      	movs	r2, r3
   13f20:	2304      	movs	r3, #4
   13f22:	4013      	ands	r3, r2
   13f24:	d101      	bne.n	13f2a <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
   13f26:	2305      	movs	r3, #5
   13f28:	e04e      	b.n	13fc8 <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13f2a:	687b      	ldr	r3, [r7, #4]
   13f2c:	0018      	movs	r0, r3
   13f2e:	4b28      	ldr	r3, [pc, #160]	; (13fd0 <usart_read_wait+0xe8>)
   13f30:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
   13f32:	68fb      	ldr	r3, [r7, #12]
   13f34:	8b5b      	ldrh	r3, [r3, #26]
   13f36:	b29b      	uxth	r3, r3
   13f38:	b2da      	uxtb	r2, r3
   13f3a:	230b      	movs	r3, #11
   13f3c:	18fb      	adds	r3, r7, r3
   13f3e:	213f      	movs	r1, #63	; 0x3f
   13f40:	400a      	ands	r2, r1
   13f42:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
   13f44:	230b      	movs	r3, #11
   13f46:	18fb      	adds	r3, r7, r3
   13f48:	781b      	ldrb	r3, [r3, #0]
   13f4a:	2b00      	cmp	r3, #0
   13f4c:	d036      	beq.n	13fbc <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
   13f4e:	230b      	movs	r3, #11
   13f50:	18fb      	adds	r3, r7, r3
   13f52:	781b      	ldrb	r3, [r3, #0]
   13f54:	2202      	movs	r2, #2
   13f56:	4013      	ands	r3, r2
   13f58:	d004      	beq.n	13f64 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
   13f5a:	68fb      	ldr	r3, [r7, #12]
   13f5c:	2202      	movs	r2, #2
   13f5e:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
   13f60:	231a      	movs	r3, #26
   13f62:	e031      	b.n	13fc8 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
   13f64:	230b      	movs	r3, #11
   13f66:	18fb      	adds	r3, r7, r3
   13f68:	781b      	ldrb	r3, [r3, #0]
   13f6a:	2204      	movs	r2, #4
   13f6c:	4013      	ands	r3, r2
   13f6e:	d004      	beq.n	13f7a <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
   13f70:	68fb      	ldr	r3, [r7, #12]
   13f72:	2204      	movs	r2, #4
   13f74:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
   13f76:	231e      	movs	r3, #30
   13f78:	e026      	b.n	13fc8 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
   13f7a:	230b      	movs	r3, #11
   13f7c:	18fb      	adds	r3, r7, r3
   13f7e:	781b      	ldrb	r3, [r3, #0]
   13f80:	2201      	movs	r2, #1
   13f82:	4013      	ands	r3, r2
   13f84:	d004      	beq.n	13f90 <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
   13f86:	68fb      	ldr	r3, [r7, #12]
   13f88:	2201      	movs	r2, #1
   13f8a:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
   13f8c:	2313      	movs	r3, #19
   13f8e:	e01b      	b.n	13fc8 <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
   13f90:	230b      	movs	r3, #11
   13f92:	18fb      	adds	r3, r7, r3
   13f94:	781b      	ldrb	r3, [r3, #0]
   13f96:	2210      	movs	r2, #16
   13f98:	4013      	ands	r3, r2
   13f9a:	d004      	beq.n	13fa6 <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
   13f9c:	68fb      	ldr	r3, [r7, #12]
   13f9e:	2210      	movs	r2, #16
   13fa0:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
   13fa2:	2342      	movs	r3, #66	; 0x42
   13fa4:	e010      	b.n	13fc8 <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
   13fa6:	230b      	movs	r3, #11
   13fa8:	18fb      	adds	r3, r7, r3
   13faa:	781b      	ldrb	r3, [r3, #0]
   13fac:	2220      	movs	r2, #32
   13fae:	4013      	ands	r3, r2
   13fb0:	d004      	beq.n	13fbc <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
   13fb2:	68fb      	ldr	r3, [r7, #12]
   13fb4:	2220      	movs	r2, #32
   13fb6:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
   13fb8:	2341      	movs	r3, #65	; 0x41
   13fba:	e005      	b.n	13fc8 <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
   13fbc:	68fb      	ldr	r3, [r7, #12]
   13fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
   13fc0:	b29a      	uxth	r2, r3
   13fc2:	683b      	ldr	r3, [r7, #0]
   13fc4:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
   13fc6:	2300      	movs	r3, #0
}
   13fc8:	0018      	movs	r0, r3
   13fca:	46bd      	mov	sp, r7
   13fcc:	b004      	add	sp, #16
   13fce:	bd80      	pop	{r7, pc}
   13fd0:	00013911 	.word	0x00013911

00013fd4 <usart_is_syncing>:
{
   13fd4:	b580      	push	{r7, lr}
   13fd6:	b084      	sub	sp, #16
   13fd8:	af00      	add	r7, sp, #0
   13fda:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
   13fdc:	687b      	ldr	r3, [r7, #4]
   13fde:	681b      	ldr	r3, [r3, #0]
   13fe0:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
   13fe2:	68fb      	ldr	r3, [r7, #12]
   13fe4:	69db      	ldr	r3, [r3, #28]
   13fe6:	1e5a      	subs	r2, r3, #1
   13fe8:	4193      	sbcs	r3, r2
   13fea:	b2db      	uxtb	r3, r3
}
   13fec:	0018      	movs	r0, r3
   13fee:	46bd      	mov	sp, r7
   13ff0:	b004      	add	sp, #16
   13ff2:	bd80      	pop	{r7, pc}

00013ff4 <_usart_wait_for_sync>:
{
   13ff4:	b580      	push	{r7, lr}
   13ff6:	b082      	sub	sp, #8
   13ff8:	af00      	add	r7, sp, #0
   13ffa:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
   13ffc:	46c0      	nop			; (mov r8, r8)
   13ffe:	687b      	ldr	r3, [r7, #4]
   14000:	0018      	movs	r0, r3
   14002:	4b04      	ldr	r3, [pc, #16]	; (14014 <_usart_wait_for_sync+0x20>)
   14004:	4798      	blx	r3
   14006:	1e03      	subs	r3, r0, #0
   14008:	d1f9      	bne.n	13ffe <_usart_wait_for_sync+0xa>
}
   1400a:	46c0      	nop			; (mov r8, r8)
   1400c:	46bd      	mov	sp, r7
   1400e:	b002      	add	sp, #8
   14010:	bd80      	pop	{r7, pc}
   14012:	46c0      	nop			; (mov r8, r8)
   14014:	00013fd5 	.word	0x00013fd5

00014018 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
   14018:	b580      	push	{r7, lr}
   1401a:	b088      	sub	sp, #32
   1401c:	af00      	add	r7, sp, #0
   1401e:	0002      	movs	r2, r0
   14020:	1dfb      	adds	r3, r7, #7
   14022:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
   14024:	1dfb      	adds	r3, r7, #7
   14026:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
   14028:	4ba3      	ldr	r3, [pc, #652]	; (142b8 <_usart_interrupt_handler+0x2a0>)
   1402a:	0092      	lsls	r2, r2, #2
   1402c:	58d3      	ldr	r3, [r2, r3]
   1402e:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
   14030:	69bb      	ldr	r3, [r7, #24]
   14032:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
   14034:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
   14036:	69bb      	ldr	r3, [r7, #24]
   14038:	0018      	movs	r0, r3
   1403a:	4ba0      	ldr	r3, [pc, #640]	; (142bc <_usart_interrupt_handler+0x2a4>)
   1403c:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
   1403e:	697b      	ldr	r3, [r7, #20]
   14040:	7e1b      	ldrb	r3, [r3, #24]
   14042:	b2da      	uxtb	r2, r3
   14044:	2312      	movs	r3, #18
   14046:	18fb      	adds	r3, r7, r3
   14048:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
   1404a:	697b      	ldr	r3, [r7, #20]
   1404c:	7d9b      	ldrb	r3, [r3, #22]
   1404e:	b2db      	uxtb	r3, r3
   14050:	b29a      	uxth	r2, r3
   14052:	2312      	movs	r3, #18
   14054:	18fb      	adds	r3, r7, r3
   14056:	2112      	movs	r1, #18
   14058:	1879      	adds	r1, r7, r1
   1405a:	8809      	ldrh	r1, [r1, #0]
   1405c:	400a      	ands	r2, r1
   1405e:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
   14060:	69bb      	ldr	r3, [r7, #24]
   14062:	2230      	movs	r2, #48	; 0x30
   14064:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
   14066:	69ba      	ldr	r2, [r7, #24]
   14068:	2131      	movs	r1, #49	; 0x31
   1406a:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
   1406c:	4013      	ands	r3, r2
   1406e:	b2da      	uxtb	r2, r3
   14070:	2310      	movs	r3, #16
   14072:	18fb      	adds	r3, r7, r3
   14074:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
   14076:	2312      	movs	r3, #18
   14078:	18fb      	adds	r3, r7, r3
   1407a:	881b      	ldrh	r3, [r3, #0]
   1407c:	2201      	movs	r2, #1
   1407e:	4013      	ands	r3, r2
   14080:	d044      	beq.n	1410c <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
   14082:	69bb      	ldr	r3, [r7, #24]
   14084:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   14086:	b29b      	uxth	r3, r3
   14088:	2b00      	cmp	r3, #0
   1408a:	d03c      	beq.n	14106 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
   1408c:	69bb      	ldr	r3, [r7, #24]
   1408e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   14090:	781b      	ldrb	r3, [r3, #0]
   14092:	b2da      	uxtb	r2, r3
   14094:	231c      	movs	r3, #28
   14096:	18fb      	adds	r3, r7, r3
   14098:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
   1409a:	69bb      	ldr	r3, [r7, #24]
   1409c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1409e:	1c5a      	adds	r2, r3, #1
   140a0:	69bb      	ldr	r3, [r7, #24]
   140a2:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
   140a4:	69bb      	ldr	r3, [r7, #24]
   140a6:	795b      	ldrb	r3, [r3, #5]
   140a8:	2b01      	cmp	r3, #1
   140aa:	d113      	bne.n	140d4 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
   140ac:	69bb      	ldr	r3, [r7, #24]
   140ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   140b0:	781b      	ldrb	r3, [r3, #0]
   140b2:	b2db      	uxtb	r3, r3
   140b4:	021b      	lsls	r3, r3, #8
   140b6:	b21a      	sxth	r2, r3
   140b8:	231c      	movs	r3, #28
   140ba:	18fb      	adds	r3, r7, r3
   140bc:	2100      	movs	r1, #0
   140be:	5e5b      	ldrsh	r3, [r3, r1]
   140c0:	4313      	orrs	r3, r2
   140c2:	b21a      	sxth	r2, r3
   140c4:	231c      	movs	r3, #28
   140c6:	18fb      	adds	r3, r7, r3
   140c8:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
   140ca:	69bb      	ldr	r3, [r7, #24]
   140cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   140ce:	1c5a      	adds	r2, r3, #1
   140d0:	69bb      	ldr	r3, [r7, #24]
   140d2:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
   140d4:	231c      	movs	r3, #28
   140d6:	18fb      	adds	r3, r7, r3
   140d8:	881b      	ldrh	r3, [r3, #0]
   140da:	05db      	lsls	r3, r3, #23
   140dc:	0ddb      	lsrs	r3, r3, #23
   140de:	b29a      	uxth	r2, r3
   140e0:	697b      	ldr	r3, [r7, #20]
   140e2:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
   140e4:	69bb      	ldr	r3, [r7, #24]
   140e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   140e8:	b29b      	uxth	r3, r3
   140ea:	3b01      	subs	r3, #1
   140ec:	b29b      	uxth	r3, r3
   140ee:	69ba      	ldr	r2, [r7, #24]
   140f0:	1c19      	adds	r1, r3, #0
   140f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
   140f4:	2b00      	cmp	r3, #0
   140f6:	d109      	bne.n	1410c <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
   140f8:	697b      	ldr	r3, [r7, #20]
   140fa:	2201      	movs	r2, #1
   140fc:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
   140fe:	697b      	ldr	r3, [r7, #20]
   14100:	2202      	movs	r2, #2
   14102:	759a      	strb	r2, [r3, #22]
   14104:	e002      	b.n	1410c <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
   14106:	697b      	ldr	r3, [r7, #20]
   14108:	2201      	movs	r2, #1
   1410a:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
   1410c:	2312      	movs	r3, #18
   1410e:	18fb      	adds	r3, r7, r3
   14110:	881b      	ldrh	r3, [r3, #0]
   14112:	2202      	movs	r2, #2
   14114:	4013      	ands	r3, r2
   14116:	d011      	beq.n	1413c <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
   14118:	697b      	ldr	r3, [r7, #20]
   1411a:	2202      	movs	r2, #2
   1411c:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
   1411e:	69bb      	ldr	r3, [r7, #24]
   14120:	2233      	movs	r2, #51	; 0x33
   14122:	2100      	movs	r1, #0
   14124:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
   14126:	2310      	movs	r3, #16
   14128:	18fb      	adds	r3, r7, r3
   1412a:	881b      	ldrh	r3, [r3, #0]
   1412c:	2201      	movs	r2, #1
   1412e:	4013      	ands	r3, r2
   14130:	d004      	beq.n	1413c <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
   14132:	69bb      	ldr	r3, [r7, #24]
   14134:	68db      	ldr	r3, [r3, #12]
   14136:	69ba      	ldr	r2, [r7, #24]
   14138:	0010      	movs	r0, r2
   1413a:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
   1413c:	2312      	movs	r3, #18
   1413e:	18fb      	adds	r3, r7, r3
   14140:	881b      	ldrh	r3, [r3, #0]
   14142:	2204      	movs	r2, #4
   14144:	4013      	ands	r3, r2
   14146:	d100      	bne.n	1414a <_usart_interrupt_handler+0x132>
   14148:	e0bd      	b.n	142c6 <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
   1414a:	69bb      	ldr	r3, [r7, #24]
   1414c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   1414e:	b29b      	uxth	r3, r3
   14150:	2b00      	cmp	r3, #0
   14152:	d100      	bne.n	14156 <_usart_interrupt_handler+0x13e>
   14154:	e0b4      	b.n	142c0 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
   14156:	697b      	ldr	r3, [r7, #20]
   14158:	8b5b      	ldrh	r3, [r3, #26]
   1415a:	b29b      	uxth	r3, r3
   1415c:	b2da      	uxtb	r2, r3
   1415e:	231f      	movs	r3, #31
   14160:	18fb      	adds	r3, r7, r3
   14162:	213f      	movs	r1, #63	; 0x3f
   14164:	400a      	ands	r2, r1
   14166:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
   14168:	231f      	movs	r3, #31
   1416a:	18fb      	adds	r3, r7, r3
   1416c:	781b      	ldrb	r3, [r3, #0]
   1416e:	2208      	movs	r2, #8
   14170:	4013      	ands	r3, r2
   14172:	d007      	beq.n	14184 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
   14174:	231f      	movs	r3, #31
   14176:	18fb      	adds	r3, r7, r3
   14178:	221f      	movs	r2, #31
   1417a:	18ba      	adds	r2, r7, r2
   1417c:	7812      	ldrb	r2, [r2, #0]
   1417e:	2108      	movs	r1, #8
   14180:	438a      	bics	r2, r1
   14182:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
   14184:	231f      	movs	r3, #31
   14186:	18fb      	adds	r3, r7, r3
   14188:	781b      	ldrb	r3, [r3, #0]
   1418a:	2b00      	cmp	r3, #0
   1418c:	d050      	beq.n	14230 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
   1418e:	231f      	movs	r3, #31
   14190:	18fb      	adds	r3, r7, r3
   14192:	781b      	ldrb	r3, [r3, #0]
   14194:	2202      	movs	r2, #2
   14196:	4013      	ands	r3, r2
   14198:	d007      	beq.n	141aa <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
   1419a:	69bb      	ldr	r3, [r7, #24]
   1419c:	2232      	movs	r2, #50	; 0x32
   1419e:	211a      	movs	r1, #26
   141a0:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
   141a2:	697b      	ldr	r3, [r7, #20]
   141a4:	2202      	movs	r2, #2
   141a6:	835a      	strh	r2, [r3, #26]
   141a8:	e036      	b.n	14218 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
   141aa:	231f      	movs	r3, #31
   141ac:	18fb      	adds	r3, r7, r3
   141ae:	781b      	ldrb	r3, [r3, #0]
   141b0:	2204      	movs	r2, #4
   141b2:	4013      	ands	r3, r2
   141b4:	d007      	beq.n	141c6 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
   141b6:	69bb      	ldr	r3, [r7, #24]
   141b8:	2232      	movs	r2, #50	; 0x32
   141ba:	211e      	movs	r1, #30
   141bc:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
   141be:	697b      	ldr	r3, [r7, #20]
   141c0:	2204      	movs	r2, #4
   141c2:	835a      	strh	r2, [r3, #26]
   141c4:	e028      	b.n	14218 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
   141c6:	231f      	movs	r3, #31
   141c8:	18fb      	adds	r3, r7, r3
   141ca:	781b      	ldrb	r3, [r3, #0]
   141cc:	2201      	movs	r2, #1
   141ce:	4013      	ands	r3, r2
   141d0:	d007      	beq.n	141e2 <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
   141d2:	69bb      	ldr	r3, [r7, #24]
   141d4:	2232      	movs	r2, #50	; 0x32
   141d6:	2113      	movs	r1, #19
   141d8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
   141da:	697b      	ldr	r3, [r7, #20]
   141dc:	2201      	movs	r2, #1
   141de:	835a      	strh	r2, [r3, #26]
   141e0:	e01a      	b.n	14218 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
   141e2:	231f      	movs	r3, #31
   141e4:	18fb      	adds	r3, r7, r3
   141e6:	781b      	ldrb	r3, [r3, #0]
   141e8:	2210      	movs	r2, #16
   141ea:	4013      	ands	r3, r2
   141ec:	d007      	beq.n	141fe <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
   141ee:	69bb      	ldr	r3, [r7, #24]
   141f0:	2232      	movs	r2, #50	; 0x32
   141f2:	2142      	movs	r1, #66	; 0x42
   141f4:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
   141f6:	697b      	ldr	r3, [r7, #20]
   141f8:	2210      	movs	r2, #16
   141fa:	835a      	strh	r2, [r3, #26]
   141fc:	e00c      	b.n	14218 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
   141fe:	231f      	movs	r3, #31
   14200:	18fb      	adds	r3, r7, r3
   14202:	781b      	ldrb	r3, [r3, #0]
   14204:	2220      	movs	r2, #32
   14206:	4013      	ands	r3, r2
   14208:	d006      	beq.n	14218 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
   1420a:	69bb      	ldr	r3, [r7, #24]
   1420c:	2232      	movs	r2, #50	; 0x32
   1420e:	2141      	movs	r1, #65	; 0x41
   14210:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
   14212:	697b      	ldr	r3, [r7, #20]
   14214:	2220      	movs	r2, #32
   14216:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
   14218:	2310      	movs	r3, #16
   1421a:	18fb      	adds	r3, r7, r3
   1421c:	881b      	ldrh	r3, [r3, #0]
   1421e:	2204      	movs	r2, #4
   14220:	4013      	ands	r3, r2
				if (callback_status
   14222:	d050      	beq.n	142c6 <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
   14224:	69bb      	ldr	r3, [r7, #24]
   14226:	695b      	ldr	r3, [r3, #20]
   14228:	69ba      	ldr	r2, [r7, #24]
   1422a:	0010      	movs	r0, r2
   1422c:	4798      	blx	r3
   1422e:	e04a      	b.n	142c6 <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
   14230:	697b      	ldr	r3, [r7, #20]
   14232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
   14234:	b29a      	uxth	r2, r3
   14236:	230e      	movs	r3, #14
   14238:	18fb      	adds	r3, r7, r3
   1423a:	05d2      	lsls	r2, r2, #23
   1423c:	0dd2      	lsrs	r2, r2, #23
   1423e:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
   14240:	69bb      	ldr	r3, [r7, #24]
   14242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14244:	220e      	movs	r2, #14
   14246:	18ba      	adds	r2, r7, r2
   14248:	8812      	ldrh	r2, [r2, #0]
   1424a:	b2d2      	uxtb	r2, r2
   1424c:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
   1424e:	69bb      	ldr	r3, [r7, #24]
   14250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14252:	1c5a      	adds	r2, r3, #1
   14254:	69bb      	ldr	r3, [r7, #24]
   14256:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
   14258:	69bb      	ldr	r3, [r7, #24]
   1425a:	795b      	ldrb	r3, [r3, #5]
   1425c:	2b01      	cmp	r3, #1
   1425e:	d10d      	bne.n	1427c <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
   14260:	69bb      	ldr	r3, [r7, #24]
   14262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14264:	220e      	movs	r2, #14
   14266:	18ba      	adds	r2, r7, r2
   14268:	8812      	ldrh	r2, [r2, #0]
   1426a:	0a12      	lsrs	r2, r2, #8
   1426c:	b292      	uxth	r2, r2
   1426e:	b2d2      	uxtb	r2, r2
   14270:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
   14272:	69bb      	ldr	r3, [r7, #24]
   14274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   14276:	1c5a      	adds	r2, r3, #1
   14278:	69bb      	ldr	r3, [r7, #24]
   1427a:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
   1427c:	69bb      	ldr	r3, [r7, #24]
   1427e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   14280:	b29b      	uxth	r3, r3
   14282:	3b01      	subs	r3, #1
   14284:	b29b      	uxth	r3, r3
   14286:	69ba      	ldr	r2, [r7, #24]
   14288:	1c19      	adds	r1, r3, #0
   1428a:	8591      	strh	r1, [r2, #44]	; 0x2c
   1428c:	2b00      	cmp	r3, #0
   1428e:	d11a      	bne.n	142c6 <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
   14290:	697b      	ldr	r3, [r7, #20]
   14292:	2204      	movs	r2, #4
   14294:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
   14296:	69bb      	ldr	r3, [r7, #24]
   14298:	2232      	movs	r2, #50	; 0x32
   1429a:	2100      	movs	r1, #0
   1429c:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
   1429e:	2310      	movs	r3, #16
   142a0:	18fb      	adds	r3, r7, r3
   142a2:	881b      	ldrh	r3, [r3, #0]
   142a4:	2202      	movs	r2, #2
   142a6:	4013      	ands	r3, r2
					if (callback_status
   142a8:	d00d      	beq.n	142c6 <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
   142aa:	69bb      	ldr	r3, [r7, #24]
   142ac:	691b      	ldr	r3, [r3, #16]
   142ae:	69ba      	ldr	r2, [r7, #24]
   142b0:	0010      	movs	r0, r2
   142b2:	4798      	blx	r3
   142b4:	e007      	b.n	142c6 <_usart_interrupt_handler+0x2ae>
   142b6:	46c0      	nop			; (mov r8, r8)
   142b8:	2000051c 	.word	0x2000051c
   142bc:	00013ff5 	.word	0x00013ff5
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
   142c0:	697b      	ldr	r3, [r7, #20]
   142c2:	2204      	movs	r2, #4
   142c4:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
   142c6:	2312      	movs	r3, #18
   142c8:	18fb      	adds	r3, r7, r3
   142ca:	881b      	ldrh	r3, [r3, #0]
   142cc:	2210      	movs	r2, #16
   142ce:	4013      	ands	r3, r2
   142d0:	d010      	beq.n	142f4 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
   142d2:	697b      	ldr	r3, [r7, #20]
   142d4:	2210      	movs	r2, #16
   142d6:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
   142d8:	697b      	ldr	r3, [r7, #20]
   142da:	2210      	movs	r2, #16
   142dc:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
   142de:	2310      	movs	r3, #16
   142e0:	18fb      	adds	r3, r7, r3
   142e2:	881b      	ldrh	r3, [r3, #0]
   142e4:	2210      	movs	r2, #16
   142e6:	4013      	ands	r3, r2
   142e8:	d004      	beq.n	142f4 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
   142ea:	69bb      	ldr	r3, [r7, #24]
   142ec:	69db      	ldr	r3, [r3, #28]
   142ee:	69ba      	ldr	r2, [r7, #24]
   142f0:	0010      	movs	r0, r2
   142f2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
   142f4:	2312      	movs	r3, #18
   142f6:	18fb      	adds	r3, r7, r3
   142f8:	881b      	ldrh	r3, [r3, #0]
   142fa:	2220      	movs	r2, #32
   142fc:	4013      	ands	r3, r2
   142fe:	d010      	beq.n	14322 <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
   14300:	697b      	ldr	r3, [r7, #20]
   14302:	2220      	movs	r2, #32
   14304:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
   14306:	697b      	ldr	r3, [r7, #20]
   14308:	2220      	movs	r2, #32
   1430a:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
   1430c:	2310      	movs	r3, #16
   1430e:	18fb      	adds	r3, r7, r3
   14310:	881b      	ldrh	r3, [r3, #0]
   14312:	2208      	movs	r2, #8
   14314:	4013      	ands	r3, r2
   14316:	d004      	beq.n	14322 <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
   14318:	69bb      	ldr	r3, [r7, #24]
   1431a:	699b      	ldr	r3, [r3, #24]
   1431c:	69ba      	ldr	r2, [r7, #24]
   1431e:	0010      	movs	r0, r2
   14320:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
   14322:	2312      	movs	r3, #18
   14324:	18fb      	adds	r3, r7, r3
   14326:	881b      	ldrh	r3, [r3, #0]
   14328:	2208      	movs	r2, #8
   1432a:	4013      	ands	r3, r2
   1432c:	d010      	beq.n	14350 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
   1432e:	697b      	ldr	r3, [r7, #20]
   14330:	2208      	movs	r2, #8
   14332:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
   14334:	697b      	ldr	r3, [r7, #20]
   14336:	2208      	movs	r2, #8
   14338:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
   1433a:	2310      	movs	r3, #16
   1433c:	18fb      	adds	r3, r7, r3
   1433e:	881b      	ldrh	r3, [r3, #0]
   14340:	2220      	movs	r2, #32
   14342:	4013      	ands	r3, r2
   14344:	d004      	beq.n	14350 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
   14346:	69bb      	ldr	r3, [r7, #24]
   14348:	6a1b      	ldr	r3, [r3, #32]
   1434a:	69ba      	ldr	r2, [r7, #24]
   1434c:	0010      	movs	r0, r2
   1434e:	4798      	blx	r3
		}
	}
#endif
}
   14350:	46c0      	nop			; (mov r8, r8)
   14352:	46bd      	mov	sp, r7
   14354:	b008      	add	sp, #32
   14356:	bd80      	pop	{r7, pc}

00014358 <system_gclk_gen_get_config_defaults>:
{
   14358:	b580      	push	{r7, lr}
   1435a:	b082      	sub	sp, #8
   1435c:	af00      	add	r7, sp, #0
   1435e:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
   14360:	687b      	ldr	r3, [r7, #4]
   14362:	2201      	movs	r2, #1
   14364:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
   14366:	687b      	ldr	r3, [r7, #4]
   14368:	2200      	movs	r2, #0
   1436a:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
   1436c:	687b      	ldr	r3, [r7, #4]
   1436e:	2206      	movs	r2, #6
   14370:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
   14372:	687b      	ldr	r3, [r7, #4]
   14374:	2200      	movs	r2, #0
   14376:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
   14378:	687b      	ldr	r3, [r7, #4]
   1437a:	2200      	movs	r2, #0
   1437c:	725a      	strb	r2, [r3, #9]
}
   1437e:	46c0      	nop			; (mov r8, r8)
   14380:	46bd      	mov	sp, r7
   14382:	b002      	add	sp, #8
   14384:	bd80      	pop	{r7, pc}

00014386 <system_gclk_chan_get_config_defaults>:
{
   14386:	b580      	push	{r7, lr}
   14388:	b082      	sub	sp, #8
   1438a:	af00      	add	r7, sp, #0
   1438c:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
   1438e:	687b      	ldr	r3, [r7, #4]
   14390:	2200      	movs	r2, #0
   14392:	701a      	strb	r2, [r3, #0]
}
   14394:	46c0      	nop			; (mov r8, r8)
   14396:	46bd      	mov	sp, r7
   14398:	b002      	add	sp, #8
   1439a:	bd80      	pop	{r7, pc}

0001439c <system_clock_source_xosc32k_get_config_defaults>:
{
   1439c:	b580      	push	{r7, lr}
   1439e:	b082      	sub	sp, #8
   143a0:	af00      	add	r7, sp, #0
   143a2:	6078      	str	r0, [r7, #4]
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
   143a4:	687b      	ldr	r3, [r7, #4]
   143a6:	2200      	movs	r2, #0
   143a8:	701a      	strb	r2, [r3, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
   143aa:	687b      	ldr	r3, [r7, #4]
   143ac:	2204      	movs	r2, #4
   143ae:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control   = false;
   143b0:	687b      	ldr	r3, [r7, #4]
   143b2:	2200      	movs	r2, #0
   143b4:	709a      	strb	r2, [r3, #2]
	config->frequency           = 32768UL;
   143b6:	687b      	ldr	r3, [r7, #4]
   143b8:	2280      	movs	r2, #128	; 0x80
   143ba:	0212      	lsls	r2, r2, #8
   143bc:	609a      	str	r2, [r3, #8]
	config->enable_1khz_output  = false;
   143be:	687b      	ldr	r3, [r7, #4]
   143c0:	2200      	movs	r2, #0
   143c2:	70da      	strb	r2, [r3, #3]
	config->enable_32khz_output = true;
   143c4:	687b      	ldr	r3, [r7, #4]
   143c6:	2201      	movs	r2, #1
   143c8:	711a      	strb	r2, [r3, #4]
	config->run_in_standby      = false;
   143ca:	687b      	ldr	r3, [r7, #4]
   143cc:	2200      	movs	r2, #0
   143ce:	731a      	strb	r2, [r3, #12]
	config->on_demand           = true;
   143d0:	687b      	ldr	r3, [r7, #4]
   143d2:	2201      	movs	r2, #1
   143d4:	735a      	strb	r2, [r3, #13]
	config->write_once          = false;
   143d6:	687b      	ldr	r3, [r7, #4]
   143d8:	2200      	movs	r2, #0
   143da:	739a      	strb	r2, [r3, #14]
}
   143dc:	46c0      	nop			; (mov r8, r8)
   143de:	46bd      	mov	sp, r7
   143e0:	b002      	add	sp, #8
   143e2:	bd80      	pop	{r7, pc}

000143e4 <system_clock_source_osc8m_get_config_defaults>:
{
   143e4:	b580      	push	{r7, lr}
   143e6:	b082      	sub	sp, #8
   143e8:	af00      	add	r7, sp, #0
   143ea:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
   143ec:	687b      	ldr	r3, [r7, #4]
   143ee:	2203      	movs	r2, #3
   143f0:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
   143f2:	687b      	ldr	r3, [r7, #4]
   143f4:	2200      	movs	r2, #0
   143f6:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
   143f8:	687b      	ldr	r3, [r7, #4]
   143fa:	2201      	movs	r2, #1
   143fc:	709a      	strb	r2, [r3, #2]
}
   143fe:	46c0      	nop			; (mov r8, r8)
   14400:	46bd      	mov	sp, r7
   14402:	b002      	add	sp, #8
   14404:	bd80      	pop	{r7, pc}

00014406 <system_clock_source_dfll_get_config_defaults>:
{
   14406:	b580      	push	{r7, lr}
   14408:	b082      	sub	sp, #8
   1440a:	af00      	add	r7, sp, #0
   1440c:	6078      	str	r0, [r7, #4]
	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
   1440e:	687b      	ldr	r3, [r7, #4]
   14410:	2200      	movs	r2, #0
   14412:	701a      	strb	r2, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
   14414:	687b      	ldr	r3, [r7, #4]
   14416:	2200      	movs	r2, #0
   14418:	805a      	strh	r2, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
   1441a:	687b      	ldr	r3, [r7, #4]
   1441c:	2200      	movs	r2, #0
   1441e:	809a      	strh	r2, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
   14420:	687b      	ldr	r3, [r7, #4]
   14422:	2200      	movs	r2, #0
   14424:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
   14426:	687b      	ldr	r3, [r7, #4]
   14428:	2200      	movs	r2, #0
   1442a:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;
   1442c:	687b      	ldr	r3, [r7, #4]
   1442e:	2201      	movs	r2, #1
   14430:	705a      	strb	r2, [r3, #1]
	config->coarse_value    = 0x1f / 4; /* Midpoint */
   14432:	687b      	ldr	r3, [r7, #4]
   14434:	2207      	movs	r2, #7
   14436:	721a      	strb	r2, [r3, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
   14438:	687b      	ldr	r3, [r7, #4]
   1443a:	223f      	movs	r2, #63	; 0x3f
   1443c:	815a      	strh	r2, [r3, #10]
	config->coarse_max_step = 1;
   1443e:	687b      	ldr	r3, [r7, #4]
   14440:	2201      	movs	r2, #1
   14442:	731a      	strb	r2, [r3, #12]
	config->fine_max_step   = 1;
   14444:	687b      	ldr	r3, [r7, #4]
   14446:	2201      	movs	r2, #1
   14448:	81da      	strh	r2, [r3, #14]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
   1444a:	687b      	ldr	r3, [r7, #4]
   1444c:	2206      	movs	r2, #6
   1444e:	821a      	strh	r2, [r3, #16]
}
   14450:	46c0      	nop			; (mov r8, r8)
   14452:	46bd      	mov	sp, r7
   14454:	b002      	add	sp, #8
   14456:	bd80      	pop	{r7, pc}

00014458 <system_cpu_clock_set_divider>:
{
   14458:	b580      	push	{r7, lr}
   1445a:	b082      	sub	sp, #8
   1445c:	af00      	add	r7, sp, #0
   1445e:	0002      	movs	r2, r0
   14460:	1dfb      	adds	r3, r7, #7
   14462:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
   14464:	4a03      	ldr	r2, [pc, #12]	; (14474 <system_cpu_clock_set_divider+0x1c>)
   14466:	1dfb      	adds	r3, r7, #7
   14468:	781b      	ldrb	r3, [r3, #0]
   1446a:	7213      	strb	r3, [r2, #8]
}
   1446c:	46c0      	nop			; (mov r8, r8)
   1446e:	46bd      	mov	sp, r7
   14470:	b002      	add	sp, #8
   14472:	bd80      	pop	{r7, pc}
   14474:	40000400 	.word	0x40000400

00014478 <system_apb_clock_set_divider>:
{
   14478:	b580      	push	{r7, lr}
   1447a:	b082      	sub	sp, #8
   1447c:	af00      	add	r7, sp, #0
   1447e:	0002      	movs	r2, r0
   14480:	1dfb      	adds	r3, r7, #7
   14482:	701a      	strb	r2, [r3, #0]
   14484:	1dbb      	adds	r3, r7, #6
   14486:	1c0a      	adds	r2, r1, #0
   14488:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   1448a:	1dfb      	adds	r3, r7, #7
   1448c:	781b      	ldrb	r3, [r3, #0]
   1448e:	2b01      	cmp	r3, #1
   14490:	d008      	beq.n	144a4 <system_apb_clock_set_divider+0x2c>
   14492:	2b02      	cmp	r3, #2
   14494:	d00b      	beq.n	144ae <system_apb_clock_set_divider+0x36>
   14496:	2b00      	cmp	r3, #0
   14498:	d10e      	bne.n	144b8 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
   1449a:	4a0b      	ldr	r2, [pc, #44]	; (144c8 <system_apb_clock_set_divider+0x50>)
   1449c:	1dbb      	adds	r3, r7, #6
   1449e:	781b      	ldrb	r3, [r3, #0]
   144a0:	7253      	strb	r3, [r2, #9]
			break;
   144a2:	e00b      	b.n	144bc <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
   144a4:	4a08      	ldr	r2, [pc, #32]	; (144c8 <system_apb_clock_set_divider+0x50>)
   144a6:	1dbb      	adds	r3, r7, #6
   144a8:	781b      	ldrb	r3, [r3, #0]
   144aa:	7293      	strb	r3, [r2, #10]
			break;
   144ac:	e006      	b.n	144bc <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
   144ae:	4a06      	ldr	r2, [pc, #24]	; (144c8 <system_apb_clock_set_divider+0x50>)
   144b0:	1dbb      	adds	r3, r7, #6
   144b2:	781b      	ldrb	r3, [r3, #0]
   144b4:	72d3      	strb	r3, [r2, #11]
			break;
   144b6:	e001      	b.n	144bc <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
   144b8:	2317      	movs	r3, #23
   144ba:	e000      	b.n	144be <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
   144bc:	2300      	movs	r3, #0
}
   144be:	0018      	movs	r0, r3
   144c0:	46bd      	mov	sp, r7
   144c2:	b002      	add	sp, #8
   144c4:	bd80      	pop	{r7, pc}
   144c6:	46c0      	nop			; (mov r8, r8)
   144c8:	40000400 	.word	0x40000400

000144cc <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
   144cc:	b580      	push	{r7, lr}
   144ce:	b082      	sub	sp, #8
   144d0:	af00      	add	r7, sp, #0
   144d2:	0002      	movs	r2, r0
   144d4:	1dfb      	adds	r3, r7, #7
   144d6:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
   144d8:	4a08      	ldr	r2, [pc, #32]	; (144fc <system_flash_set_waitstates+0x30>)
   144da:	1dfb      	adds	r3, r7, #7
   144dc:	781b      	ldrb	r3, [r3, #0]
   144de:	210f      	movs	r1, #15
   144e0:	400b      	ands	r3, r1
   144e2:	b2d9      	uxtb	r1, r3
   144e4:	6853      	ldr	r3, [r2, #4]
   144e6:	200f      	movs	r0, #15
   144e8:	4001      	ands	r1, r0
   144ea:	0049      	lsls	r1, r1, #1
   144ec:	201e      	movs	r0, #30
   144ee:	4383      	bics	r3, r0
   144f0:	430b      	orrs	r3, r1
   144f2:	6053      	str	r3, [r2, #4]
}
   144f4:	46c0      	nop			; (mov r8, r8)
   144f6:	46bd      	mov	sp, r7
   144f8:	b002      	add	sp, #8
   144fa:	bd80      	pop	{r7, pc}
   144fc:	41004000 	.word	0x41004000

00014500 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
   14500:	b580      	push	{r7, lr}
   14502:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
   14504:	46c0      	nop			; (mov r8, r8)
   14506:	4b04      	ldr	r3, [pc, #16]	; (14518 <_system_dfll_wait_for_sync+0x18>)
   14508:	68db      	ldr	r3, [r3, #12]
   1450a:	2210      	movs	r2, #16
   1450c:	4013      	ands	r3, r2
   1450e:	d0fa      	beq.n	14506 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
   14510:	46c0      	nop			; (mov r8, r8)
   14512:	46bd      	mov	sp, r7
   14514:	bd80      	pop	{r7, pc}
   14516:	46c0      	nop			; (mov r8, r8)
   14518:	40000800 	.word	0x40000800

0001451c <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
   1451c:	b580      	push	{r7, lr}
   1451e:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
   14520:	4b0c      	ldr	r3, [pc, #48]	; (14554 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   14522:	2202      	movs	r2, #2
   14524:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
   14526:	4b0c      	ldr	r3, [pc, #48]	; (14558 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
   14528:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
   1452a:	4a0a      	ldr	r2, [pc, #40]	; (14554 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   1452c:	4b0b      	ldr	r3, [pc, #44]	; (1455c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   1452e:	689b      	ldr	r3, [r3, #8]
   14530:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
   14532:	4a08      	ldr	r2, [pc, #32]	; (14554 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   14534:	4b09      	ldr	r3, [pc, #36]	; (1455c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   14536:	685b      	ldr	r3, [r3, #4]
   14538:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
   1453a:	4b06      	ldr	r3, [pc, #24]	; (14554 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   1453c:	2200      	movs	r2, #0
   1453e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
   14540:	4b05      	ldr	r3, [pc, #20]	; (14558 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
   14542:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
   14544:	4a03      	ldr	r2, [pc, #12]	; (14554 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   14546:	4b05      	ldr	r3, [pc, #20]	; (1455c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   14548:	681b      	ldr	r3, [r3, #0]
   1454a:	b29b      	uxth	r3, r3
   1454c:	8493      	strh	r3, [r2, #36]	; 0x24
}
   1454e:	46c0      	nop			; (mov r8, r8)
   14550:	46bd      	mov	sp, r7
   14552:	bd80      	pop	{r7, pc}
   14554:	40000800 	.word	0x40000800
   14558:	00014501 	.word	0x00014501
   1455c:	2000026c 	.word	0x2000026c

00014560 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
   14560:	b580      	push	{r7, lr}
   14562:	b082      	sub	sp, #8
   14564:	af00      	add	r7, sp, #0
   14566:	0002      	movs	r2, r0
   14568:	1dfb      	adds	r3, r7, #7
   1456a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
   1456c:	1dfb      	adds	r3, r7, #7
   1456e:	781b      	ldrb	r3, [r3, #0]
   14570:	2b08      	cmp	r3, #8
   14572:	d840      	bhi.n	145f6 <system_clock_source_get_hz+0x96>
   14574:	009a      	lsls	r2, r3, #2
   14576:	4b22      	ldr	r3, [pc, #136]	; (14600 <system_clock_source_get_hz+0xa0>)
   14578:	18d3      	adds	r3, r2, r3
   1457a:	681b      	ldr	r3, [r3, #0]
   1457c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
   1457e:	4b21      	ldr	r3, [pc, #132]	; (14604 <system_clock_source_get_hz+0xa4>)
   14580:	691b      	ldr	r3, [r3, #16]
   14582:	e039      	b.n	145f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
   14584:	4b20      	ldr	r3, [pc, #128]	; (14608 <system_clock_source_get_hz+0xa8>)
   14586:	6a1b      	ldr	r3, [r3, #32]
   14588:	059b      	lsls	r3, r3, #22
   1458a:	0f9b      	lsrs	r3, r3, #30
   1458c:	b2db      	uxtb	r3, r3
   1458e:	001a      	movs	r2, r3
   14590:	4b1e      	ldr	r3, [pc, #120]	; (1460c <system_clock_source_get_hz+0xac>)
   14592:	40d3      	lsrs	r3, r2
   14594:	e030      	b.n	145f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
   14596:	2380      	movs	r3, #128	; 0x80
   14598:	021b      	lsls	r3, r3, #8
   1459a:	e02d      	b.n	145f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
   1459c:	2380      	movs	r3, #128	; 0x80
   1459e:	021b      	lsls	r3, r3, #8
   145a0:	e02a      	b.n	145f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
   145a2:	4b18      	ldr	r3, [pc, #96]	; (14604 <system_clock_source_get_hz+0xa4>)
   145a4:	695b      	ldr	r3, [r3, #20]
   145a6:	e027      	b.n	145f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
   145a8:	4b16      	ldr	r3, [pc, #88]	; (14604 <system_clock_source_get_hz+0xa4>)
   145aa:	681b      	ldr	r3, [r3, #0]
   145ac:	2202      	movs	r2, #2
   145ae:	4013      	ands	r3, r2
   145b0:	d101      	bne.n	145b6 <system_clock_source_get_hz+0x56>
			return 0;
   145b2:	2300      	movs	r3, #0
   145b4:	e020      	b.n	145f8 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
   145b6:	4b16      	ldr	r3, [pc, #88]	; (14610 <system_clock_source_get_hz+0xb0>)
   145b8:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
   145ba:	4b12      	ldr	r3, [pc, #72]	; (14604 <system_clock_source_get_hz+0xa4>)
   145bc:	681b      	ldr	r3, [r3, #0]
   145be:	2204      	movs	r2, #4
   145c0:	4013      	ands	r3, r2
   145c2:	d009      	beq.n	145d8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
   145c4:	2000      	movs	r0, #0
   145c6:	4b13      	ldr	r3, [pc, #76]	; (14614 <system_clock_source_get_hz+0xb4>)
   145c8:	4798      	blx	r3
   145ca:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
   145cc:	4b0d      	ldr	r3, [pc, #52]	; (14604 <system_clock_source_get_hz+0xa4>)
   145ce:	689b      	ldr	r3, [r3, #8]
   145d0:	041b      	lsls	r3, r3, #16
   145d2:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
   145d4:	4353      	muls	r3, r2
   145d6:	e00f      	b.n	145f8 <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
   145d8:	4b0f      	ldr	r3, [pc, #60]	; (14618 <system_clock_source_get_hz+0xb8>)
   145da:	e00d      	b.n	145f8 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
   145dc:	4a0a      	ldr	r2, [pc, #40]	; (14608 <system_clock_source_get_hz+0xa8>)
   145de:	2350      	movs	r3, #80	; 0x50
   145e0:	5cd3      	ldrb	r3, [r2, r3]
   145e2:	b2db      	uxtb	r3, r3
   145e4:	001a      	movs	r2, r3
   145e6:	2304      	movs	r3, #4
   145e8:	4013      	ands	r3, r2
   145ea:	d101      	bne.n	145f0 <system_clock_source_get_hz+0x90>
			return 0;
   145ec:	2300      	movs	r3, #0
   145ee:	e003      	b.n	145f8 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
   145f0:	4b04      	ldr	r3, [pc, #16]	; (14604 <system_clock_source_get_hz+0xa4>)
   145f2:	68db      	ldr	r3, [r3, #12]
   145f4:	e000      	b.n	145f8 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
   145f6:	2300      	movs	r3, #0
	}
}
   145f8:	0018      	movs	r0, r3
   145fa:	46bd      	mov	sp, r7
   145fc:	b002      	add	sp, #8
   145fe:	bd80      	pop	{r7, pc}
   14600:	000194f4 	.word	0x000194f4
   14604:	2000026c 	.word	0x2000026c
   14608:	40000800 	.word	0x40000800
   1460c:	007a1200 	.word	0x007a1200
   14610:	00014501 	.word	0x00014501
   14614:	000150b9 	.word	0x000150b9
   14618:	02dc6c00 	.word	0x02dc6c00

0001461c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
   1461c:	b580      	push	{r7, lr}
   1461e:	b084      	sub	sp, #16
   14620:	af00      	add	r7, sp, #0
   14622:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
   14624:	4b1a      	ldr	r3, [pc, #104]	; (14690 <system_clock_source_osc8m_set_config+0x74>)
   14626:	6a1b      	ldr	r3, [r3, #32]
   14628:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
   1462a:	687b      	ldr	r3, [r7, #4]
   1462c:	781b      	ldrb	r3, [r3, #0]
   1462e:	1c1a      	adds	r2, r3, #0
   14630:	2303      	movs	r3, #3
   14632:	4013      	ands	r3, r2
   14634:	b2da      	uxtb	r2, r3
   14636:	230d      	movs	r3, #13
   14638:	18fb      	adds	r3, r7, r3
   1463a:	2103      	movs	r1, #3
   1463c:	400a      	ands	r2, r1
   1463e:	0010      	movs	r0, r2
   14640:	781a      	ldrb	r2, [r3, #0]
   14642:	2103      	movs	r1, #3
   14644:	438a      	bics	r2, r1
   14646:	1c11      	adds	r1, r2, #0
   14648:	1c02      	adds	r2, r0, #0
   1464a:	430a      	orrs	r2, r1
   1464c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
   1464e:	687b      	ldr	r3, [r7, #4]
   14650:	789a      	ldrb	r2, [r3, #2]
   14652:	230c      	movs	r3, #12
   14654:	18fb      	adds	r3, r7, r3
   14656:	01d0      	lsls	r0, r2, #7
   14658:	781a      	ldrb	r2, [r3, #0]
   1465a:	217f      	movs	r1, #127	; 0x7f
   1465c:	400a      	ands	r2, r1
   1465e:	1c11      	adds	r1, r2, #0
   14660:	1c02      	adds	r2, r0, #0
   14662:	430a      	orrs	r2, r1
   14664:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
   14666:	687b      	ldr	r3, [r7, #4]
   14668:	785a      	ldrb	r2, [r3, #1]
   1466a:	230c      	movs	r3, #12
   1466c:	18fb      	adds	r3, r7, r3
   1466e:	2101      	movs	r1, #1
   14670:	400a      	ands	r2, r1
   14672:	0190      	lsls	r0, r2, #6
   14674:	781a      	ldrb	r2, [r3, #0]
   14676:	2140      	movs	r1, #64	; 0x40
   14678:	438a      	bics	r2, r1
   1467a:	1c11      	adds	r1, r2, #0
   1467c:	1c02      	adds	r2, r0, #0
   1467e:	430a      	orrs	r2, r1
   14680:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
   14682:	4b03      	ldr	r3, [pc, #12]	; (14690 <system_clock_source_osc8m_set_config+0x74>)
   14684:	68fa      	ldr	r2, [r7, #12]
   14686:	621a      	str	r2, [r3, #32]
}
   14688:	46c0      	nop			; (mov r8, r8)
   1468a:	46bd      	mov	sp, r7
   1468c:	b004      	add	sp, #16
   1468e:	bd80      	pop	{r7, pc}
   14690:	40000800 	.word	0x40000800

00014694 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
   14694:	b580      	push	{r7, lr}
   14696:	b084      	sub	sp, #16
   14698:	af00      	add	r7, sp, #0
   1469a:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
   1469c:	4a43      	ldr	r2, [pc, #268]	; (147ac <system_clock_source_xosc32k_set_config+0x118>)
   1469e:	230c      	movs	r3, #12
   146a0:	18fb      	adds	r3, r7, r3
   146a2:	8a92      	ldrh	r2, [r2, #20]
   146a4:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
   146a6:	687b      	ldr	r3, [r7, #4]
   146a8:	785b      	ldrb	r3, [r3, #1]
   146aa:	1c1a      	adds	r2, r3, #0
   146ac:	2307      	movs	r3, #7
   146ae:	4013      	ands	r3, r2
   146b0:	b2da      	uxtb	r2, r3
   146b2:	230c      	movs	r3, #12
   146b4:	18fb      	adds	r3, r7, r3
   146b6:	2107      	movs	r1, #7
   146b8:	400a      	ands	r2, r1
   146ba:	0010      	movs	r0, r2
   146bc:	785a      	ldrb	r2, [r3, #1]
   146be:	2107      	movs	r1, #7
   146c0:	438a      	bics	r2, r1
   146c2:	1c11      	adds	r1, r2, #0
   146c4:	1c02      	adds	r2, r0, #0
   146c6:	430a      	orrs	r2, r1
   146c8:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
   146ca:	687b      	ldr	r3, [r7, #4]
   146cc:	781b      	ldrb	r3, [r3, #0]
   146ce:	2b00      	cmp	r3, #0
   146d0:	d106      	bne.n	146e0 <system_clock_source_xosc32k_set_config+0x4c>
		temp.bit.XTALEN = 1;
   146d2:	230c      	movs	r3, #12
   146d4:	18fb      	adds	r3, r7, r3
   146d6:	781a      	ldrb	r2, [r3, #0]
   146d8:	2104      	movs	r1, #4
   146da:	430a      	orrs	r2, r1
   146dc:	701a      	strb	r2, [r3, #0]
   146de:	e005      	b.n	146ec <system_clock_source_xosc32k_set_config+0x58>
	} else {
		temp.bit.XTALEN = 0;
   146e0:	230c      	movs	r3, #12
   146e2:	18fb      	adds	r3, r7, r3
   146e4:	781a      	ldrb	r2, [r3, #0]
   146e6:	2104      	movs	r1, #4
   146e8:	438a      	bics	r2, r1
   146ea:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AAMPEN = config->auto_gain_control;
   146ec:	687b      	ldr	r3, [r7, #4]
   146ee:	789a      	ldrb	r2, [r3, #2]
   146f0:	230c      	movs	r3, #12
   146f2:	18fb      	adds	r3, r7, r3
   146f4:	2101      	movs	r1, #1
   146f6:	400a      	ands	r2, r1
   146f8:	0150      	lsls	r0, r2, #5
   146fa:	781a      	ldrb	r2, [r3, #0]
   146fc:	2120      	movs	r1, #32
   146fe:	438a      	bics	r2, r1
   14700:	1c11      	adds	r1, r2, #0
   14702:	1c02      	adds	r2, r0, #0
   14704:	430a      	orrs	r2, r1
   14706:	701a      	strb	r2, [r3, #0]
	temp.bit.EN1K = config->enable_1khz_output;
   14708:	687b      	ldr	r3, [r7, #4]
   1470a:	78da      	ldrb	r2, [r3, #3]
   1470c:	230c      	movs	r3, #12
   1470e:	18fb      	adds	r3, r7, r3
   14710:	2101      	movs	r1, #1
   14712:	400a      	ands	r2, r1
   14714:	0110      	lsls	r0, r2, #4
   14716:	781a      	ldrb	r2, [r3, #0]
   14718:	2110      	movs	r1, #16
   1471a:	438a      	bics	r2, r1
   1471c:	1c11      	adds	r1, r2, #0
   1471e:	1c02      	adds	r2, r0, #0
   14720:	430a      	orrs	r2, r1
   14722:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K = config->enable_32khz_output;
   14724:	687b      	ldr	r3, [r7, #4]
   14726:	791a      	ldrb	r2, [r3, #4]
   14728:	230c      	movs	r3, #12
   1472a:	18fb      	adds	r3, r7, r3
   1472c:	2101      	movs	r1, #1
   1472e:	400a      	ands	r2, r1
   14730:	00d0      	lsls	r0, r2, #3
   14732:	781a      	ldrb	r2, [r3, #0]
   14734:	2108      	movs	r1, #8
   14736:	438a      	bics	r2, r1
   14738:	1c11      	adds	r1, r2, #0
   1473a:	1c02      	adds	r2, r0, #0
   1473c:	430a      	orrs	r2, r1
   1473e:	701a      	strb	r2, [r3, #0]

	temp.bit.ONDEMAND = config->on_demand;
   14740:	687b      	ldr	r3, [r7, #4]
   14742:	7b5a      	ldrb	r2, [r3, #13]
   14744:	230c      	movs	r3, #12
   14746:	18fb      	adds	r3, r7, r3
   14748:	01d0      	lsls	r0, r2, #7
   1474a:	781a      	ldrb	r2, [r3, #0]
   1474c:	217f      	movs	r1, #127	; 0x7f
   1474e:	400a      	ands	r2, r1
   14750:	1c11      	adds	r1, r2, #0
   14752:	1c02      	adds	r2, r0, #0
   14754:	430a      	orrs	r2, r1
   14756:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
   14758:	687b      	ldr	r3, [r7, #4]
   1475a:	7b1a      	ldrb	r2, [r3, #12]
   1475c:	230c      	movs	r3, #12
   1475e:	18fb      	adds	r3, r7, r3
   14760:	2101      	movs	r1, #1
   14762:	400a      	ands	r2, r1
   14764:	0190      	lsls	r0, r2, #6
   14766:	781a      	ldrb	r2, [r3, #0]
   14768:	2140      	movs	r1, #64	; 0x40
   1476a:	438a      	bics	r2, r1
   1476c:	1c11      	adds	r1, r2, #0
   1476e:	1c02      	adds	r2, r0, #0
   14770:	430a      	orrs	r2, r1
   14772:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
   14774:	687b      	ldr	r3, [r7, #4]
   14776:	7b9a      	ldrb	r2, [r3, #14]
   14778:	230c      	movs	r3, #12
   1477a:	18fb      	adds	r3, r7, r3
   1477c:	2101      	movs	r1, #1
   1477e:	400a      	ands	r2, r1
   14780:	0110      	lsls	r0, r2, #4
   14782:	785a      	ldrb	r2, [r3, #1]
   14784:	2110      	movs	r1, #16
   14786:	438a      	bics	r2, r1
   14788:	1c11      	adds	r1, r2, #0
   1478a:	1c02      	adds	r2, r0, #0
   1478c:	430a      	orrs	r2, r1
   1478e:	705a      	strb	r2, [r3, #1]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
   14790:	687b      	ldr	r3, [r7, #4]
   14792:	689a      	ldr	r2, [r3, #8]
   14794:	4b06      	ldr	r3, [pc, #24]	; (147b0 <system_clock_source_xosc32k_set_config+0x11c>)
   14796:	615a      	str	r2, [r3, #20]

	SYSCTRL->XOSC32K = temp;
   14798:	4a04      	ldr	r2, [pc, #16]	; (147ac <system_clock_source_xosc32k_set_config+0x118>)
   1479a:	230c      	movs	r3, #12
   1479c:	18fb      	adds	r3, r7, r3
   1479e:	881b      	ldrh	r3, [r3, #0]
   147a0:	8293      	strh	r3, [r2, #20]
}
   147a2:	46c0      	nop			; (mov r8, r8)
   147a4:	46bd      	mov	sp, r7
   147a6:	b004      	add	sp, #16
   147a8:	bd80      	pop	{r7, pc}
   147aa:	46c0      	nop			; (mov r8, r8)
   147ac:	40000800 	.word	0x40000800
   147b0:	2000026c 	.word	0x2000026c

000147b4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
   147b4:	b580      	push	{r7, lr}
   147b6:	b082      	sub	sp, #8
   147b8:	af00      	add	r7, sp, #0
   147ba:	6078      	str	r0, [r7, #4]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
   147bc:	687b      	ldr	r3, [r7, #4]
   147be:	7a1b      	ldrb	r3, [r3, #8]
   147c0:	029b      	lsls	r3, r3, #10
   147c2:	041b      	lsls	r3, r3, #16
   147c4:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
   147c6:	687b      	ldr	r3, [r7, #4]
   147c8:	895b      	ldrh	r3, [r3, #10]
   147ca:	059b      	lsls	r3, r3, #22
   147cc:	0d9b      	lsrs	r3, r3, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
   147ce:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.val =
   147d0:	4b2a      	ldr	r3, [pc, #168]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   147d2:	605a      	str	r2, [r3, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
   147d4:	687b      	ldr	r3, [r7, #4]
   147d6:	799a      	ldrb	r2, [r3, #6]
			(uint32_t)config->stable_tracking |
   147d8:	687b      	ldr	r3, [r7, #4]
   147da:	79db      	ldrb	r3, [r3, #7]
			(uint32_t)config->wakeup_lock     |
   147dc:	4313      	orrs	r3, r2
   147de:	b2db      	uxtb	r3, r3
   147e0:	001a      	movs	r2, r3
			(uint32_t)config->quick_lock      |
   147e2:	687b      	ldr	r3, [r7, #4]
   147e4:	885b      	ldrh	r3, [r3, #2]
			(uint32_t)config->stable_tracking |
   147e6:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
   147e8:	687a      	ldr	r2, [r7, #4]
   147ea:	8892      	ldrh	r2, [r2, #4]
			(uint32_t)config->quick_lock      |
   147ec:	431a      	orrs	r2, r3
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
   147ee:	687b      	ldr	r3, [r7, #4]
   147f0:	785b      	ldrb	r3, [r3, #1]
   147f2:	01db      	lsls	r3, r3, #7
			(uint32_t)config->chill_cycle     |
   147f4:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.control =
   147f6:	4b21      	ldr	r3, [pc, #132]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   147f8:	601a      	str	r2, [r3, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
   147fa:	687b      	ldr	r3, [r7, #4]
   147fc:	781b      	ldrb	r3, [r3, #0]
   147fe:	2b04      	cmp	r3, #4
   14800:	d116      	bne.n	14830 <system_clock_source_dfll_set_config+0x7c>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   14802:	687b      	ldr	r3, [r7, #4]
   14804:	7b1b      	ldrb	r3, [r3, #12]
   14806:	069b      	lsls	r3, r3, #26
   14808:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   1480a:	687b      	ldr	r3, [r7, #4]
   1480c:	89db      	ldrh	r3, [r3, #14]
   1480e:	041b      	lsls	r3, r3, #16
   14810:	0019      	movs	r1, r3
   14812:	4b1b      	ldr	r3, [pc, #108]	; (14880 <system_clock_source_dfll_set_config+0xcc>)
   14814:	400b      	ands	r3, r1
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   14816:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
   14818:	687a      	ldr	r2, [r7, #4]
   1481a:	8a12      	ldrh	r2, [r2, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   1481c:	431a      	orrs	r2, r3
		_system_clock_inst.dfll.mul =
   1481e:	4b17      	ldr	r3, [pc, #92]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   14820:	609a      	str	r2, [r3, #8]

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
   14822:	4b16      	ldr	r3, [pc, #88]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   14824:	681b      	ldr	r3, [r3, #0]
   14826:	687a      	ldr	r2, [r7, #4]
   14828:	7812      	ldrb	r2, [r2, #0]
   1482a:	431a      	orrs	r2, r3
   1482c:	4b13      	ldr	r3, [pc, #76]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   1482e:	601a      	str	r2, [r3, #0]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
   14830:	687b      	ldr	r3, [r7, #4]
   14832:	781b      	ldrb	r3, [r3, #0]
   14834:	2b20      	cmp	r3, #32
   14836:	d11c      	bne.n	14872 <system_clock_source_dfll_set_config+0xbe>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   14838:	687b      	ldr	r3, [r7, #4]
   1483a:	7b1b      	ldrb	r3, [r3, #12]
   1483c:	069b      	lsls	r3, r3, #26
   1483e:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   14840:	687b      	ldr	r3, [r7, #4]
   14842:	89db      	ldrh	r3, [r3, #14]
   14844:	041b      	lsls	r3, r3, #16
   14846:	0019      	movs	r1, r3
   14848:	4b0d      	ldr	r3, [pc, #52]	; (14880 <system_clock_source_dfll_set_config+0xcc>)
   1484a:	400b      	ands	r3, r1
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   1484c:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
   1484e:	687a      	ldr	r2, [r7, #4]
   14850:	8a12      	ldrh	r2, [r2, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   14852:	431a      	orrs	r2, r3
		_system_clock_inst.dfll.mul =
   14854:	4b09      	ldr	r3, [pc, #36]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   14856:	609a      	str	r2, [r3, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
   14858:	4b08      	ldr	r3, [pc, #32]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   1485a:	681b      	ldr	r3, [r3, #0]
   1485c:	687a      	ldr	r2, [r7, #4]
   1485e:	7812      	ldrb	r2, [r2, #0]
   14860:	2104      	movs	r1, #4
   14862:	430a      	orrs	r2, r1
   14864:	b2d2      	uxtb	r2, r2
   14866:	4313      	orrs	r3, r2
   14868:	2280      	movs	r2, #128	; 0x80
   1486a:	00d2      	lsls	r2, r2, #3
   1486c:	431a      	orrs	r2, r3
   1486e:	4b03      	ldr	r3, [pc, #12]	; (1487c <system_clock_source_dfll_set_config+0xc8>)
   14870:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
   14872:	46c0      	nop			; (mov r8, r8)
   14874:	46bd      	mov	sp, r7
   14876:	b002      	add	sp, #8
   14878:	bd80      	pop	{r7, pc}
   1487a:	46c0      	nop			; (mov r8, r8)
   1487c:	2000026c 	.word	0x2000026c
   14880:	03ff0000 	.word	0x03ff0000

00014884 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
   14884:	b580      	push	{r7, lr}
   14886:	b082      	sub	sp, #8
   14888:	af00      	add	r7, sp, #0
   1488a:	0002      	movs	r2, r0
   1488c:	1dfb      	adds	r3, r7, #7
   1488e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
   14890:	1dfb      	adds	r3, r7, #7
   14892:	781b      	ldrb	r3, [r3, #0]
   14894:	2b08      	cmp	r3, #8
   14896:	d83b      	bhi.n	14910 <system_clock_source_enable+0x8c>
   14898:	009a      	lsls	r2, r3, #2
   1489a:	4b21      	ldr	r3, [pc, #132]	; (14920 <system_clock_source_enable+0x9c>)
   1489c:	18d3      	adds	r3, r2, r3
   1489e:	681b      	ldr	r3, [r3, #0]
   148a0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
   148a2:	4b20      	ldr	r3, [pc, #128]	; (14924 <system_clock_source_enable+0xa0>)
   148a4:	4a1f      	ldr	r2, [pc, #124]	; (14924 <system_clock_source_enable+0xa0>)
   148a6:	6a12      	ldr	r2, [r2, #32]
   148a8:	2102      	movs	r1, #2
   148aa:	430a      	orrs	r2, r1
   148ac:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
   148ae:	2300      	movs	r3, #0
   148b0:	e031      	b.n	14916 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
   148b2:	4b1c      	ldr	r3, [pc, #112]	; (14924 <system_clock_source_enable+0xa0>)
   148b4:	4a1b      	ldr	r2, [pc, #108]	; (14924 <system_clock_source_enable+0xa0>)
   148b6:	6992      	ldr	r2, [r2, #24]
   148b8:	2102      	movs	r1, #2
   148ba:	430a      	orrs	r2, r1
   148bc:	619a      	str	r2, [r3, #24]
		break;
   148be:	e029      	b.n	14914 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
   148c0:	4a18      	ldr	r2, [pc, #96]	; (14924 <system_clock_source_enable+0xa0>)
   148c2:	4b18      	ldr	r3, [pc, #96]	; (14924 <system_clock_source_enable+0xa0>)
   148c4:	8a1b      	ldrh	r3, [r3, #16]
   148c6:	b29b      	uxth	r3, r3
   148c8:	2102      	movs	r1, #2
   148ca:	430b      	orrs	r3, r1
   148cc:	b29b      	uxth	r3, r3
   148ce:	8213      	strh	r3, [r2, #16]
		break;
   148d0:	e020      	b.n	14914 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
   148d2:	4a14      	ldr	r2, [pc, #80]	; (14924 <system_clock_source_enable+0xa0>)
   148d4:	4b13      	ldr	r3, [pc, #76]	; (14924 <system_clock_source_enable+0xa0>)
   148d6:	8a9b      	ldrh	r3, [r3, #20]
   148d8:	b29b      	uxth	r3, r3
   148da:	2102      	movs	r1, #2
   148dc:	430b      	orrs	r3, r1
   148de:	b29b      	uxth	r3, r3
   148e0:	8293      	strh	r3, [r2, #20]
		break;
   148e2:	e017      	b.n	14914 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
   148e4:	4b10      	ldr	r3, [pc, #64]	; (14928 <system_clock_source_enable+0xa4>)
   148e6:	681b      	ldr	r3, [r3, #0]
   148e8:	2202      	movs	r2, #2
   148ea:	431a      	orrs	r2, r3
   148ec:	4b0e      	ldr	r3, [pc, #56]	; (14928 <system_clock_source_enable+0xa4>)
   148ee:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
   148f0:	4b0e      	ldr	r3, [pc, #56]	; (1492c <system_clock_source_enable+0xa8>)
   148f2:	4798      	blx	r3
		break;
   148f4:	e00e      	b.n	14914 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
   148f6:	4a0b      	ldr	r2, [pc, #44]	; (14924 <system_clock_source_enable+0xa0>)
   148f8:	490a      	ldr	r1, [pc, #40]	; (14924 <system_clock_source_enable+0xa0>)
   148fa:	2344      	movs	r3, #68	; 0x44
   148fc:	5ccb      	ldrb	r3, [r1, r3]
   148fe:	b2db      	uxtb	r3, r3
   14900:	2102      	movs	r1, #2
   14902:	430b      	orrs	r3, r1
   14904:	b2d9      	uxtb	r1, r3
   14906:	2344      	movs	r3, #68	; 0x44
   14908:	54d1      	strb	r1, [r2, r3]
		break;
   1490a:	e003      	b.n	14914 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
   1490c:	2300      	movs	r3, #0
   1490e:	e002      	b.n	14916 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
   14910:	2317      	movs	r3, #23
   14912:	e000      	b.n	14916 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
   14914:	2300      	movs	r3, #0
}
   14916:	0018      	movs	r0, r3
   14918:	46bd      	mov	sp, r7
   1491a:	b002      	add	sp, #8
   1491c:	bd80      	pop	{r7, pc}
   1491e:	46c0      	nop			; (mov r8, r8)
   14920:	00019518 	.word	0x00019518
   14924:	40000800 	.word	0x40000800
   14928:	2000026c 	.word	0x2000026c
   1492c:	0001451d 	.word	0x0001451d

00014930 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
   14930:	b580      	push	{r7, lr}
   14932:	b084      	sub	sp, #16
   14934:	af00      	add	r7, sp, #0
   14936:	0002      	movs	r2, r0
   14938:	1dfb      	adds	r3, r7, #7
   1493a:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
   1493c:	2300      	movs	r3, #0
   1493e:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
   14940:	1dfb      	adds	r3, r7, #7
   14942:	781b      	ldrb	r3, [r3, #0]
   14944:	2b08      	cmp	r3, #8
   14946:	d821      	bhi.n	1498c <system_clock_source_is_ready+0x5c>
   14948:	009a      	lsls	r2, r3, #2
   1494a:	4b18      	ldr	r3, [pc, #96]	; (149ac <system_clock_source_is_ready+0x7c>)
   1494c:	18d3      	adds	r3, r2, r3
   1494e:	681b      	ldr	r3, [r3, #0]
   14950:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
   14952:	2308      	movs	r3, #8
   14954:	60fb      	str	r3, [r7, #12]
		break;
   14956:	e01b      	b.n	14990 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
   14958:	2304      	movs	r3, #4
   1495a:	60fb      	str	r3, [r7, #12]
		break;
   1495c:	e018      	b.n	14990 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
   1495e:	2301      	movs	r3, #1
   14960:	60fb      	str	r3, [r7, #12]
		break;
   14962:	e015      	b.n	14990 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
   14964:	2302      	movs	r3, #2
   14966:	60fb      	str	r3, [r7, #12]
		break;
   14968:	e012      	b.n	14990 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
   1496a:	23d0      	movs	r3, #208	; 0xd0
   1496c:	60fb      	str	r3, [r7, #12]
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
		}
		break;
   1496e:	e00f      	b.n	14990 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
   14970:	4a0f      	ldr	r2, [pc, #60]	; (149b0 <system_clock_source_is_ready+0x80>)
   14972:	2350      	movs	r3, #80	; 0x50
   14974:	5cd3      	ldrb	r3, [r2, r3]
   14976:	b2db      	uxtb	r3, r3
   14978:	001a      	movs	r2, r3
   1497a:	2303      	movs	r3, #3
   1497c:	4013      	ands	r3, r2
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) ==
   1497e:	3b03      	subs	r3, #3
   14980:	425a      	negs	r2, r3
   14982:	4153      	adcs	r3, r2
   14984:	b2db      	uxtb	r3, r3
   14986:	e00c      	b.n	149a2 <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
   14988:	2301      	movs	r3, #1
   1498a:	e00a      	b.n	149a2 <system_clock_source_is_ready+0x72>

	default:
		return false;
   1498c:	2300      	movs	r3, #0
   1498e:	e008      	b.n	149a2 <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
   14990:	4b07      	ldr	r3, [pc, #28]	; (149b0 <system_clock_source_is_ready+0x80>)
   14992:	68db      	ldr	r3, [r3, #12]
   14994:	68fa      	ldr	r2, [r7, #12]
   14996:	401a      	ands	r2, r3
   14998:	68fb      	ldr	r3, [r7, #12]
   1499a:	1ad3      	subs	r3, r2, r3
   1499c:	425a      	negs	r2, r3
   1499e:	4153      	adcs	r3, r2
   149a0:	b2db      	uxtb	r3, r3
}
   149a2:	0018      	movs	r0, r3
   149a4:	46bd      	mov	sp, r7
   149a6:	b004      	add	sp, #16
   149a8:	bd80      	pop	{r7, pc}
   149aa:	46c0      	nop			; (mov r8, r8)
   149ac:	0001953c 	.word	0x0001953c
   149b0:	40000800 	.word	0x40000800

000149b4 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
   149b4:	b580      	push	{r7, lr}
   149b6:	b082      	sub	sp, #8
   149b8:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
   149ba:	003b      	movs	r3, r7
   149bc:	2202      	movs	r2, #2
   149be:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
   149c0:	2300      	movs	r3, #0
   149c2:	607b      	str	r3, [r7, #4]
   149c4:	e009      	b.n	149da <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
   149c6:	687b      	ldr	r3, [r7, #4]
   149c8:	b2db      	uxtb	r3, r3
   149ca:	003a      	movs	r2, r7
   149cc:	0011      	movs	r1, r2
   149ce:	0018      	movs	r0, r3
   149d0:	4b05      	ldr	r3, [pc, #20]	; (149e8 <_switch_peripheral_gclk+0x34>)
   149d2:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
   149d4:	687b      	ldr	r3, [r7, #4]
   149d6:	3301      	adds	r3, #1
   149d8:	607b      	str	r3, [r7, #4]
   149da:	687b      	ldr	r3, [r7, #4]
   149dc:	2b24      	cmp	r3, #36	; 0x24
   149de:	d9f2      	bls.n	149c6 <_switch_peripheral_gclk+0x12>
	}
}
   149e0:	46c0      	nop			; (mov r8, r8)
   149e2:	46bd      	mov	sp, r7
   149e4:	b002      	add	sp, #8
   149e6:	bd80      	pop	{r7, pc}
   149e8:	00014f95 	.word	0x00014f95

000149ec <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
   149ec:	b580      	push	{r7, lr}
   149ee:	b0aa      	sub	sp, #168	; 0xa8
   149f0:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
   149f2:	4b87      	ldr	r3, [pc, #540]	; (14c10 <system_clock_init+0x224>)
   149f4:	22c2      	movs	r2, #194	; 0xc2
   149f6:	00d2      	lsls	r2, r2, #3
   149f8:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
   149fa:	2002      	movs	r0, #2
   149fc:	4b85      	ldr	r3, [pc, #532]	; (14c14 <system_clock_init+0x228>)
   149fe:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
   14a00:	4b85      	ldr	r3, [pc, #532]	; (14c18 <system_clock_init+0x22c>)
   14a02:	4798      	blx	r3


	/* XOSC32K */
#if CONF_CLOCK_XOSC32K_ENABLE == true
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);
   14a04:	2394      	movs	r3, #148	; 0x94
   14a06:	18fb      	adds	r3, r7, r3
   14a08:	0018      	movs	r0, r3
   14a0a:	4b84      	ldr	r3, [pc, #528]	; (14c1c <system_clock_init+0x230>)
   14a0c:	4798      	blx	r3

	xosc32k_conf.frequency           = 32768UL;
   14a0e:	2394      	movs	r3, #148	; 0x94
   14a10:	18fb      	adds	r3, r7, r3
   14a12:	2280      	movs	r2, #128	; 0x80
   14a14:	0212      	lsls	r2, r2, #8
   14a16:	609a      	str	r2, [r3, #8]
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
   14a18:	2394      	movs	r3, #148	; 0x94
   14a1a:	18fb      	adds	r3, r7, r3
   14a1c:	2200      	movs	r2, #0
   14a1e:	701a      	strb	r2, [r3, #0]
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
   14a20:	2394      	movs	r3, #148	; 0x94
   14a22:	18fb      	adds	r3, r7, r3
   14a24:	2203      	movs	r2, #3
   14a26:	705a      	strb	r2, [r3, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
   14a28:	2394      	movs	r3, #148	; 0x94
   14a2a:	18fb      	adds	r3, r7, r3
   14a2c:	2200      	movs	r2, #0
   14a2e:	709a      	strb	r2, [r3, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
   14a30:	2394      	movs	r3, #148	; 0x94
   14a32:	18fb      	adds	r3, r7, r3
   14a34:	2200      	movs	r2, #0
   14a36:	70da      	strb	r2, [r3, #3]
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
   14a38:	2394      	movs	r3, #148	; 0x94
   14a3a:	18fb      	adds	r3, r7, r3
   14a3c:	2201      	movs	r2, #1
   14a3e:	711a      	strb	r2, [r3, #4]
	xosc32k_conf.on_demand           = false;
   14a40:	2394      	movs	r3, #148	; 0x94
   14a42:	18fb      	adds	r3, r7, r3
   14a44:	2200      	movs	r2, #0
   14a46:	735a      	strb	r2, [r3, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
   14a48:	2394      	movs	r3, #148	; 0x94
   14a4a:	18fb      	adds	r3, r7, r3
   14a4c:	2200      	movs	r2, #0
   14a4e:	731a      	strb	r2, [r3, #12]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
   14a50:	2394      	movs	r3, #148	; 0x94
   14a52:	18fb      	adds	r3, r7, r3
   14a54:	0018      	movs	r0, r3
   14a56:	4b72      	ldr	r3, [pc, #456]	; (14c20 <system_clock_init+0x234>)
   14a58:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
   14a5a:	2005      	movs	r0, #5
   14a5c:	4b71      	ldr	r3, [pc, #452]	; (14c24 <system_clock_init+0x238>)
   14a5e:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
   14a60:	46c0      	nop			; (mov r8, r8)
   14a62:	2005      	movs	r0, #5
   14a64:	4b70      	ldr	r3, [pc, #448]	; (14c28 <system_clock_init+0x23c>)
   14a66:	4798      	blx	r3
   14a68:	0003      	movs	r3, r0
   14a6a:	001a      	movs	r2, r3
   14a6c:	2301      	movs	r3, #1
   14a6e:	4053      	eors	r3, r2
   14a70:	b2db      	uxtb	r3, r3
   14a72:	2b00      	cmp	r3, #0
   14a74:	d1f5      	bne.n	14a62 <system_clock_init+0x76>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
   14a76:	4a66      	ldr	r2, [pc, #408]	; (14c10 <system_clock_init+0x224>)
   14a78:	8a93      	ldrh	r3, [r2, #20]
   14a7a:	2180      	movs	r1, #128	; 0x80
   14a7c:	430b      	orrs	r3, r1
   14a7e:	8293      	strh	r3, [r2, #20]


	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);
   14a80:	2380      	movs	r3, #128	; 0x80
   14a82:	18fb      	adds	r3, r7, r3
   14a84:	0018      	movs	r0, r3
   14a86:	4b69      	ldr	r3, [pc, #420]	; (14c2c <system_clock_init+0x240>)
   14a88:	4798      	blx	r3

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
   14a8a:	2380      	movs	r3, #128	; 0x80
   14a8c:	18fb      	adds	r3, r7, r3
   14a8e:	2204      	movs	r2, #4
   14a90:	701a      	strb	r2, [r3, #0]
	dfll_conf.on_demand      = false;
   14a92:	2380      	movs	r3, #128	; 0x80
   14a94:	18fb      	adds	r3, r7, r3
   14a96:	2200      	movs	r2, #0
   14a98:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
   14a9a:	4b65      	ldr	r3, [pc, #404]	; (14c30 <system_clock_init+0x244>)
   14a9c:	681b      	ldr	r3, [r3, #0]
   14a9e:	0e9b      	lsrs	r3, r3, #26
   14aa0:	22a4      	movs	r2, #164	; 0xa4
   14aa2:	18ba      	adds	r2, r7, r2
   14aa4:	6013      	str	r3, [r2, #0]
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
   14aa6:	23a4      	movs	r3, #164	; 0xa4
   14aa8:	18fb      	adds	r3, r7, r3
   14aaa:	681b      	ldr	r3, [r3, #0]
   14aac:	2b3f      	cmp	r3, #63	; 0x3f
   14aae:	d103      	bne.n	14ab8 <system_clock_init+0xcc>
		coarse = 0x1f;
   14ab0:	231f      	movs	r3, #31
   14ab2:	22a4      	movs	r2, #164	; 0xa4
   14ab4:	18ba      	adds	r2, r7, r2
   14ab6:	6013      	str	r3, [r2, #0]
	}
	dfll_conf.coarse_value = coarse;
   14ab8:	23a4      	movs	r3, #164	; 0xa4
   14aba:	18fb      	adds	r3, r7, r3
   14abc:	681b      	ldr	r3, [r3, #0]
   14abe:	b2da      	uxtb	r2, r3
   14ac0:	2380      	movs	r3, #128	; 0x80
   14ac2:	18fb      	adds	r3, r7, r3
   14ac4:	721a      	strb	r2, [r3, #8]
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
	}

#  if CONF_CLOCK_DFLL_QUICK_LOCK == true
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
   14ac6:	2380      	movs	r3, #128	; 0x80
   14ac8:	18fb      	adds	r3, r7, r3
   14aca:	2200      	movs	r2, #0
   14acc:	805a      	strh	r2, [r3, #2]
#  else
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE;
#  endif

#  if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
   14ace:	2380      	movs	r3, #128	; 0x80
   14ad0:	18fb      	adds	r3, r7, r3
   14ad2:	2200      	movs	r2, #0
   14ad4:	71da      	strb	r2, [r3, #7]
#  else
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK;
#  endif

#  if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
   14ad6:	2380      	movs	r3, #128	; 0x80
   14ad8:	18fb      	adds	r3, r7, r3
   14ada:	2200      	movs	r2, #0
   14adc:	719a      	strb	r2, [r3, #6]
#  else
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE;
#  endif

#  if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
   14ade:	2380      	movs	r3, #128	; 0x80
   14ae0:	18fb      	adds	r3, r7, r3
   14ae2:	2200      	movs	r2, #0
   14ae4:	809a      	strh	r2, [r3, #4]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
   14ae6:	2380      	movs	r3, #128	; 0x80
   14ae8:	18fb      	adds	r3, r7, r3
   14aea:	4a52      	ldr	r2, [pc, #328]	; (14c34 <system_clock_init+0x248>)
   14aec:	821a      	strh	r2, [r3, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
   14aee:	2380      	movs	r3, #128	; 0x80
   14af0:	18fb      	adds	r3, r7, r3
   14af2:	2207      	movs	r2, #7
   14af4:	731a      	strb	r2, [r3, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
   14af6:	2380      	movs	r3, #128	; 0x80
   14af8:	18fb      	adds	r3, r7, r3
   14afa:	223f      	movs	r2, #63	; 0x3f
   14afc:	81da      	strh	r2, [r3, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
   14afe:	2380      	movs	r3, #128	; 0x80
   14b00:	18fb      	adds	r3, r7, r3
   14b02:	0018      	movs	r0, r3
   14b04:	4b4c      	ldr	r3, [pc, #304]	; (14c38 <system_clock_init+0x24c>)
   14b06:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
   14b08:	237c      	movs	r3, #124	; 0x7c
   14b0a:	18fb      	adds	r3, r7, r3
   14b0c:	0018      	movs	r0, r3
   14b0e:	4b4b      	ldr	r3, [pc, #300]	; (14c3c <system_clock_init+0x250>)
   14b10:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
   14b12:	237c      	movs	r3, #124	; 0x7c
   14b14:	18fb      	adds	r3, r7, r3
   14b16:	2200      	movs	r2, #0
   14b18:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
   14b1a:	237c      	movs	r3, #124	; 0x7c
   14b1c:	18fb      	adds	r3, r7, r3
   14b1e:	2201      	movs	r2, #1
   14b20:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
   14b22:	237c      	movs	r3, #124	; 0x7c
   14b24:	18fb      	adds	r3, r7, r3
   14b26:	2200      	movs	r2, #0
   14b28:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
   14b2a:	237c      	movs	r3, #124	; 0x7c
   14b2c:	18fb      	adds	r3, r7, r3
   14b2e:	0018      	movs	r0, r3
   14b30:	4b43      	ldr	r3, [pc, #268]	; (14c40 <system_clock_init+0x254>)
   14b32:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
   14b34:	2006      	movs	r0, #6
   14b36:	4b3b      	ldr	r3, [pc, #236]	; (14c24 <system_clock_init+0x238>)
   14b38:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
   14b3a:	4b42      	ldr	r3, [pc, #264]	; (14c44 <system_clock_init+0x258>)
   14b3c:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
   14b3e:	2364      	movs	r3, #100	; 0x64
   14b40:	18fb      	adds	r3, r7, r3
   14b42:	0018      	movs	r0, r3
   14b44:	4b40      	ldr	r3, [pc, #256]	; (14c48 <system_clock_init+0x25c>)
   14b46:	4798      	blx	r3
   14b48:	2364      	movs	r3, #100	; 0x64
   14b4a:	18fb      	adds	r3, r7, r3
   14b4c:	2205      	movs	r2, #5
   14b4e:	701a      	strb	r2, [r3, #0]
   14b50:	2364      	movs	r3, #100	; 0x64
   14b52:	18fb      	adds	r3, r7, r3
   14b54:	2201      	movs	r2, #1
   14b56:	605a      	str	r2, [r3, #4]
   14b58:	2364      	movs	r3, #100	; 0x64
   14b5a:	18fb      	adds	r3, r7, r3
   14b5c:	2200      	movs	r2, #0
   14b5e:	721a      	strb	r2, [r3, #8]
   14b60:	2364      	movs	r3, #100	; 0x64
   14b62:	18fb      	adds	r3, r7, r3
   14b64:	2200      	movs	r2, #0
   14b66:	725a      	strb	r2, [r3, #9]
   14b68:	2364      	movs	r3, #100	; 0x64
   14b6a:	18fb      	adds	r3, r7, r3
   14b6c:	0019      	movs	r1, r3
   14b6e:	2001      	movs	r0, #1
   14b70:	4b36      	ldr	r3, [pc, #216]	; (14c4c <system_clock_init+0x260>)
   14b72:	4798      	blx	r3
   14b74:	2001      	movs	r0, #1
   14b76:	4b36      	ldr	r3, [pc, #216]	; (14c50 <system_clock_init+0x264>)
   14b78:	4798      	blx	r3
#  if CONF_CLOCK_DFLL_ENABLE == true
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
   14b7a:	230c      	movs	r3, #12
   14b7c:	18fb      	adds	r3, r7, r3
   14b7e:	0018      	movs	r0, r3
   14b80:	4b34      	ldr	r3, [pc, #208]	; (14c54 <system_clock_init+0x268>)
   14b82:	4798      	blx	r3
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
   14b84:	230c      	movs	r3, #12
   14b86:	18fb      	adds	r3, r7, r3
   14b88:	2201      	movs	r2, #1
   14b8a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
   14b8c:	230c      	movs	r3, #12
   14b8e:	18fb      	adds	r3, r7, r3
   14b90:	0019      	movs	r1, r3
   14b92:	2000      	movs	r0, #0
   14b94:	4b30      	ldr	r3, [pc, #192]	; (14c58 <system_clock_init+0x26c>)
   14b96:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
   14b98:	2000      	movs	r0, #0
   14b9a:	4b30      	ldr	r3, [pc, #192]	; (14c5c <system_clock_init+0x270>)
   14b9c:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
   14b9e:	2007      	movs	r0, #7
   14ba0:	4b20      	ldr	r3, [pc, #128]	; (14c24 <system_clock_init+0x238>)
   14ba2:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
   14ba4:	46c0      	nop			; (mov r8, r8)
   14ba6:	2007      	movs	r0, #7
   14ba8:	4b1f      	ldr	r3, [pc, #124]	; (14c28 <system_clock_init+0x23c>)
   14baa:	4798      	blx	r3
   14bac:	0003      	movs	r3, r0
   14bae:	001a      	movs	r2, r3
   14bb0:	2301      	movs	r3, #1
   14bb2:	4053      	eors	r3, r2
   14bb4:	b2db      	uxtb	r3, r3
   14bb6:	2b00      	cmp	r3, #0
   14bb8:	d1f5      	bne.n	14ba6 <system_clock_init+0x1ba>

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
   14bba:	2000      	movs	r0, #0
   14bbc:	4b28      	ldr	r3, [pc, #160]	; (14c60 <system_clock_init+0x274>)
   14bbe:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
   14bc0:	2100      	movs	r1, #0
   14bc2:	2000      	movs	r0, #0
   14bc4:	4b27      	ldr	r3, [pc, #156]	; (14c64 <system_clock_init+0x278>)
   14bc6:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
   14bc8:	2100      	movs	r1, #0
   14bca:	2001      	movs	r0, #1
   14bcc:	4b25      	ldr	r3, [pc, #148]	; (14c64 <system_clock_init+0x278>)
   14bce:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
   14bd0:	2100      	movs	r1, #0
   14bd2:	2002      	movs	r0, #2
   14bd4:	4b23      	ldr	r3, [pc, #140]	; (14c64 <system_clock_init+0x278>)
   14bd6:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
   14bd8:	003b      	movs	r3, r7
   14bda:	0018      	movs	r0, r3
   14bdc:	4b1a      	ldr	r3, [pc, #104]	; (14c48 <system_clock_init+0x25c>)
   14bde:	4798      	blx	r3
   14be0:	003b      	movs	r3, r7
   14be2:	2207      	movs	r2, #7
   14be4:	701a      	strb	r2, [r3, #0]
   14be6:	003b      	movs	r3, r7
   14be8:	2201      	movs	r2, #1
   14bea:	605a      	str	r2, [r3, #4]
   14bec:	003b      	movs	r3, r7
   14bee:	2200      	movs	r2, #0
   14bf0:	721a      	strb	r2, [r3, #8]
   14bf2:	003b      	movs	r3, r7
   14bf4:	2200      	movs	r2, #0
   14bf6:	725a      	strb	r2, [r3, #9]
   14bf8:	003b      	movs	r3, r7
   14bfa:	0019      	movs	r1, r3
   14bfc:	2000      	movs	r0, #0
   14bfe:	4b13      	ldr	r3, [pc, #76]	; (14c4c <system_clock_init+0x260>)
   14c00:	4798      	blx	r3
   14c02:	2000      	movs	r0, #0
   14c04:	4b12      	ldr	r3, [pc, #72]	; (14c50 <system_clock_init+0x264>)
   14c06:	4798      	blx	r3
#endif
}
   14c08:	46c0      	nop			; (mov r8, r8)
   14c0a:	46bd      	mov	sp, r7
   14c0c:	b02a      	add	sp, #168	; 0xa8
   14c0e:	bd80      	pop	{r7, pc}
   14c10:	40000800 	.word	0x40000800
   14c14:	000144cd 	.word	0x000144cd
   14c18:	000149b5 	.word	0x000149b5
   14c1c:	0001439d 	.word	0x0001439d
   14c20:	00014695 	.word	0x00014695
   14c24:	00014885 	.word	0x00014885
   14c28:	00014931 	.word	0x00014931
   14c2c:	00014407 	.word	0x00014407
   14c30:	00806024 	.word	0x00806024
   14c34:	000005b9 	.word	0x000005b9
   14c38:	000147b5 	.word	0x000147b5
   14c3c:	000143e5 	.word	0x000143e5
   14c40:	0001461d 	.word	0x0001461d
   14c44:	00014d0d 	.word	0x00014d0d
   14c48:	00014359 	.word	0x00014359
   14c4c:	00014d3d 	.word	0x00014d3d
   14c50:	00014e61 	.word	0x00014e61
   14c54:	00014387 	.word	0x00014387
   14c58:	00014f95 	.word	0x00014f95
   14c5c:	00014fd9 	.word	0x00014fd9
   14c60:	00014459 	.word	0x00014459
   14c64:	00014479 	.word	0x00014479

00014c68 <system_apb_clock_set_mask>:
{
   14c68:	b580      	push	{r7, lr}
   14c6a:	b082      	sub	sp, #8
   14c6c:	af00      	add	r7, sp, #0
   14c6e:	0002      	movs	r2, r0
   14c70:	6039      	str	r1, [r7, #0]
   14c72:	1dfb      	adds	r3, r7, #7
   14c74:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   14c76:	1dfb      	adds	r3, r7, #7
   14c78:	781b      	ldrb	r3, [r3, #0]
   14c7a:	2b01      	cmp	r3, #1
   14c7c:	d00a      	beq.n	14c94 <system_apb_clock_set_mask+0x2c>
   14c7e:	2b02      	cmp	r3, #2
   14c80:	d00f      	beq.n	14ca2 <system_apb_clock_set_mask+0x3a>
   14c82:	2b00      	cmp	r3, #0
   14c84:	d114      	bne.n	14cb0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
   14c86:	4b0e      	ldr	r3, [pc, #56]	; (14cc0 <system_apb_clock_set_mask+0x58>)
   14c88:	4a0d      	ldr	r2, [pc, #52]	; (14cc0 <system_apb_clock_set_mask+0x58>)
   14c8a:	6991      	ldr	r1, [r2, #24]
   14c8c:	683a      	ldr	r2, [r7, #0]
   14c8e:	430a      	orrs	r2, r1
   14c90:	619a      	str	r2, [r3, #24]
			break;
   14c92:	e00f      	b.n	14cb4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
   14c94:	4b0a      	ldr	r3, [pc, #40]	; (14cc0 <system_apb_clock_set_mask+0x58>)
   14c96:	4a0a      	ldr	r2, [pc, #40]	; (14cc0 <system_apb_clock_set_mask+0x58>)
   14c98:	69d1      	ldr	r1, [r2, #28]
   14c9a:	683a      	ldr	r2, [r7, #0]
   14c9c:	430a      	orrs	r2, r1
   14c9e:	61da      	str	r2, [r3, #28]
			break;
   14ca0:	e008      	b.n	14cb4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
   14ca2:	4b07      	ldr	r3, [pc, #28]	; (14cc0 <system_apb_clock_set_mask+0x58>)
   14ca4:	4a06      	ldr	r2, [pc, #24]	; (14cc0 <system_apb_clock_set_mask+0x58>)
   14ca6:	6a11      	ldr	r1, [r2, #32]
   14ca8:	683a      	ldr	r2, [r7, #0]
   14caa:	430a      	orrs	r2, r1
   14cac:	621a      	str	r2, [r3, #32]
			break;
   14cae:	e001      	b.n	14cb4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
   14cb0:	2317      	movs	r3, #23
   14cb2:	e000      	b.n	14cb6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
   14cb4:	2300      	movs	r3, #0
}
   14cb6:	0018      	movs	r0, r3
   14cb8:	46bd      	mov	sp, r7
   14cba:	b002      	add	sp, #8
   14cbc:	bd80      	pop	{r7, pc}
   14cbe:	46c0      	nop			; (mov r8, r8)
   14cc0:	40000400 	.word	0x40000400

00014cc4 <system_interrupt_enter_critical_section>:
{
   14cc4:	b580      	push	{r7, lr}
   14cc6:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   14cc8:	4b02      	ldr	r3, [pc, #8]	; (14cd4 <system_interrupt_enter_critical_section+0x10>)
   14cca:	4798      	blx	r3
}
   14ccc:	46c0      	nop			; (mov r8, r8)
   14cce:	46bd      	mov	sp, r7
   14cd0:	bd80      	pop	{r7, pc}
   14cd2:	46c0      	nop			; (mov r8, r8)
   14cd4:	00010a25 	.word	0x00010a25

00014cd8 <system_interrupt_leave_critical_section>:
{
   14cd8:	b580      	push	{r7, lr}
   14cda:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   14cdc:	4b02      	ldr	r3, [pc, #8]	; (14ce8 <system_interrupt_leave_critical_section+0x10>)
   14cde:	4798      	blx	r3
}
   14ce0:	46c0      	nop			; (mov r8, r8)
   14ce2:	46bd      	mov	sp, r7
   14ce4:	bd80      	pop	{r7, pc}
   14ce6:	46c0      	nop			; (mov r8, r8)
   14ce8:	00010a79 	.word	0x00010a79

00014cec <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
   14cec:	b580      	push	{r7, lr}
   14cee:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
   14cf0:	4b05      	ldr	r3, [pc, #20]	; (14d08 <system_gclk_is_syncing+0x1c>)
   14cf2:	785b      	ldrb	r3, [r3, #1]
   14cf4:	b2db      	uxtb	r3, r3
   14cf6:	b25b      	sxtb	r3, r3
   14cf8:	2b00      	cmp	r3, #0
   14cfa:	da01      	bge.n	14d00 <system_gclk_is_syncing+0x14>
		return true;
   14cfc:	2301      	movs	r3, #1
   14cfe:	e000      	b.n	14d02 <system_gclk_is_syncing+0x16>
	}

	return false;
   14d00:	2300      	movs	r3, #0
}
   14d02:	0018      	movs	r0, r3
   14d04:	46bd      	mov	sp, r7
   14d06:	bd80      	pop	{r7, pc}
   14d08:	40000c00 	.word	0x40000c00

00014d0c <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
   14d0c:	b580      	push	{r7, lr}
   14d0e:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
   14d10:	2108      	movs	r1, #8
   14d12:	2000      	movs	r0, #0
   14d14:	4b07      	ldr	r3, [pc, #28]	; (14d34 <system_gclk_init+0x28>)
   14d16:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
   14d18:	4b07      	ldr	r3, [pc, #28]	; (14d38 <system_gclk_init+0x2c>)
   14d1a:	2201      	movs	r2, #1
   14d1c:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
   14d1e:	46c0      	nop			; (mov r8, r8)
   14d20:	4b05      	ldr	r3, [pc, #20]	; (14d38 <system_gclk_init+0x2c>)
   14d22:	781b      	ldrb	r3, [r3, #0]
   14d24:	b2db      	uxtb	r3, r3
   14d26:	001a      	movs	r2, r3
   14d28:	2301      	movs	r3, #1
   14d2a:	4013      	ands	r3, r2
   14d2c:	d1f8      	bne.n	14d20 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
   14d2e:	46c0      	nop			; (mov r8, r8)
   14d30:	46bd      	mov	sp, r7
   14d32:	bd80      	pop	{r7, pc}
   14d34:	00014c69 	.word	0x00014c69
   14d38:	40000c00 	.word	0x40000c00

00014d3c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
   14d3c:	b580      	push	{r7, lr}
   14d3e:	b086      	sub	sp, #24
   14d40:	af00      	add	r7, sp, #0
   14d42:	0002      	movs	r2, r0
   14d44:	6039      	str	r1, [r7, #0]
   14d46:	1dfb      	adds	r3, r7, #7
   14d48:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
   14d4a:	1dfb      	adds	r3, r7, #7
   14d4c:	781b      	ldrb	r3, [r3, #0]
   14d4e:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
   14d50:	1dfb      	adds	r3, r7, #7
   14d52:	781b      	ldrb	r3, [r3, #0]
   14d54:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
   14d56:	683b      	ldr	r3, [r7, #0]
   14d58:	781b      	ldrb	r3, [r3, #0]
   14d5a:	021b      	lsls	r3, r3, #8
   14d5c:	001a      	movs	r2, r3
   14d5e:	697b      	ldr	r3, [r7, #20]
   14d60:	4313      	orrs	r3, r2
   14d62:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
   14d64:	683b      	ldr	r3, [r7, #0]
   14d66:	785b      	ldrb	r3, [r3, #1]
   14d68:	2b00      	cmp	r3, #0
   14d6a:	d004      	beq.n	14d76 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
   14d6c:	697b      	ldr	r3, [r7, #20]
   14d6e:	2280      	movs	r2, #128	; 0x80
   14d70:	02d2      	lsls	r2, r2, #11
   14d72:	4313      	orrs	r3, r2
   14d74:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
   14d76:	683b      	ldr	r3, [r7, #0]
   14d78:	7a5b      	ldrb	r3, [r3, #9]
   14d7a:	2b00      	cmp	r3, #0
   14d7c:	d004      	beq.n	14d88 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
   14d7e:	697b      	ldr	r3, [r7, #20]
   14d80:	2280      	movs	r2, #128	; 0x80
   14d82:	0312      	lsls	r2, r2, #12
   14d84:	4313      	orrs	r3, r2
   14d86:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
   14d88:	683b      	ldr	r3, [r7, #0]
   14d8a:	685b      	ldr	r3, [r3, #4]
   14d8c:	2b01      	cmp	r3, #1
   14d8e:	d92c      	bls.n	14dea <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
   14d90:	683b      	ldr	r3, [r7, #0]
   14d92:	685a      	ldr	r2, [r3, #4]
   14d94:	683b      	ldr	r3, [r7, #0]
   14d96:	685b      	ldr	r3, [r3, #4]
   14d98:	3b01      	subs	r3, #1
   14d9a:	4013      	ands	r3, r2
   14d9c:	d11a      	bne.n	14dd4 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
   14d9e:	2300      	movs	r3, #0
   14da0:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
   14da2:	2302      	movs	r3, #2
   14da4:	60bb      	str	r3, [r7, #8]
   14da6:	e005      	b.n	14db4 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
   14da8:	68fb      	ldr	r3, [r7, #12]
   14daa:	3301      	adds	r3, #1
   14dac:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
   14dae:	68bb      	ldr	r3, [r7, #8]
   14db0:	005b      	lsls	r3, r3, #1
   14db2:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
   14db4:	683b      	ldr	r3, [r7, #0]
   14db6:	685a      	ldr	r2, [r3, #4]
   14db8:	68bb      	ldr	r3, [r7, #8]
   14dba:	429a      	cmp	r2, r3
   14dbc:	d8f4      	bhi.n	14da8 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
   14dbe:	68fb      	ldr	r3, [r7, #12]
   14dc0:	021b      	lsls	r3, r3, #8
   14dc2:	693a      	ldr	r2, [r7, #16]
   14dc4:	4313      	orrs	r3, r2
   14dc6:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
   14dc8:	697b      	ldr	r3, [r7, #20]
   14dca:	2280      	movs	r2, #128	; 0x80
   14dcc:	0352      	lsls	r2, r2, #13
   14dce:	4313      	orrs	r3, r2
   14dd0:	617b      	str	r3, [r7, #20]
   14dd2:	e00a      	b.n	14dea <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
   14dd4:	683b      	ldr	r3, [r7, #0]
   14dd6:	685b      	ldr	r3, [r3, #4]
   14dd8:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
   14dda:	693a      	ldr	r2, [r7, #16]
   14ddc:	4313      	orrs	r3, r2
   14dde:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
   14de0:	697b      	ldr	r3, [r7, #20]
   14de2:	2280      	movs	r2, #128	; 0x80
   14de4:	0292      	lsls	r2, r2, #10
   14de6:	4313      	orrs	r3, r2
   14de8:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
   14dea:	683b      	ldr	r3, [r7, #0]
   14dec:	7a1b      	ldrb	r3, [r3, #8]
   14dee:	2b00      	cmp	r3, #0
   14df0:	d004      	beq.n	14dfc <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
   14df2:	697b      	ldr	r3, [r7, #20]
   14df4:	2280      	movs	r2, #128	; 0x80
   14df6:	0392      	lsls	r2, r2, #14
   14df8:	4313      	orrs	r3, r2
   14dfa:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
   14dfc:	46c0      	nop			; (mov r8, r8)
   14dfe:	4b13      	ldr	r3, [pc, #76]	; (14e4c <system_gclk_gen_set_config+0x110>)
   14e00:	4798      	blx	r3
   14e02:	1e03      	subs	r3, r0, #0
   14e04:	d1fb      	bne.n	14dfe <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   14e06:	4b12      	ldr	r3, [pc, #72]	; (14e50 <system_gclk_gen_set_config+0x114>)
   14e08:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
   14e0a:	4a12      	ldr	r2, [pc, #72]	; (14e54 <system_gclk_gen_set_config+0x118>)
   14e0c:	1dfb      	adds	r3, r7, #7
   14e0e:	781b      	ldrb	r3, [r3, #0]
   14e10:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
   14e12:	46c0      	nop			; (mov r8, r8)
   14e14:	4b0d      	ldr	r3, [pc, #52]	; (14e4c <system_gclk_gen_set_config+0x110>)
   14e16:	4798      	blx	r3
   14e18:	1e03      	subs	r3, r0, #0
   14e1a:	d1fb      	bne.n	14e14 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
   14e1c:	4b0e      	ldr	r3, [pc, #56]	; (14e58 <system_gclk_gen_set_config+0x11c>)
   14e1e:	693a      	ldr	r2, [r7, #16]
   14e20:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
   14e22:	46c0      	nop			; (mov r8, r8)
   14e24:	4b09      	ldr	r3, [pc, #36]	; (14e4c <system_gclk_gen_set_config+0x110>)
   14e26:	4798      	blx	r3
   14e28:	1e03      	subs	r3, r0, #0
   14e2a:	d1fb      	bne.n	14e24 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
   14e2c:	4b0a      	ldr	r3, [pc, #40]	; (14e58 <system_gclk_gen_set_config+0x11c>)
   14e2e:	4a0a      	ldr	r2, [pc, #40]	; (14e58 <system_gclk_gen_set_config+0x11c>)
   14e30:	6851      	ldr	r1, [r2, #4]
   14e32:	2280      	movs	r2, #128	; 0x80
   14e34:	0252      	lsls	r2, r2, #9
   14e36:	4011      	ands	r1, r2
   14e38:	697a      	ldr	r2, [r7, #20]
   14e3a:	430a      	orrs	r2, r1
   14e3c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
   14e3e:	4b07      	ldr	r3, [pc, #28]	; (14e5c <system_gclk_gen_set_config+0x120>)
   14e40:	4798      	blx	r3
}
   14e42:	46c0      	nop			; (mov r8, r8)
   14e44:	46bd      	mov	sp, r7
   14e46:	b006      	add	sp, #24
   14e48:	bd80      	pop	{r7, pc}
   14e4a:	46c0      	nop			; (mov r8, r8)
   14e4c:	00014ced 	.word	0x00014ced
   14e50:	00014cc5 	.word	0x00014cc5
   14e54:	40000c08 	.word	0x40000c08
   14e58:	40000c00 	.word	0x40000c00
   14e5c:	00014cd9 	.word	0x00014cd9

00014e60 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
   14e60:	b580      	push	{r7, lr}
   14e62:	b082      	sub	sp, #8
   14e64:	af00      	add	r7, sp, #0
   14e66:	0002      	movs	r2, r0
   14e68:	1dfb      	adds	r3, r7, #7
   14e6a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
   14e6c:	46c0      	nop			; (mov r8, r8)
   14e6e:	4b0e      	ldr	r3, [pc, #56]	; (14ea8 <system_gclk_gen_enable+0x48>)
   14e70:	4798      	blx	r3
   14e72:	1e03      	subs	r3, r0, #0
   14e74:	d1fb      	bne.n	14e6e <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   14e76:	4b0d      	ldr	r3, [pc, #52]	; (14eac <system_gclk_gen_enable+0x4c>)
   14e78:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   14e7a:	4a0d      	ldr	r2, [pc, #52]	; (14eb0 <system_gclk_gen_enable+0x50>)
   14e7c:	1dfb      	adds	r3, r7, #7
   14e7e:	781b      	ldrb	r3, [r3, #0]
   14e80:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   14e82:	46c0      	nop			; (mov r8, r8)
   14e84:	4b08      	ldr	r3, [pc, #32]	; (14ea8 <system_gclk_gen_enable+0x48>)
   14e86:	4798      	blx	r3
   14e88:	1e03      	subs	r3, r0, #0
   14e8a:	d1fb      	bne.n	14e84 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
   14e8c:	4b09      	ldr	r3, [pc, #36]	; (14eb4 <system_gclk_gen_enable+0x54>)
   14e8e:	4a09      	ldr	r2, [pc, #36]	; (14eb4 <system_gclk_gen_enable+0x54>)
   14e90:	6852      	ldr	r2, [r2, #4]
   14e92:	2180      	movs	r1, #128	; 0x80
   14e94:	0249      	lsls	r1, r1, #9
   14e96:	430a      	orrs	r2, r1
   14e98:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
   14e9a:	4b07      	ldr	r3, [pc, #28]	; (14eb8 <system_gclk_gen_enable+0x58>)
   14e9c:	4798      	blx	r3
}
   14e9e:	46c0      	nop			; (mov r8, r8)
   14ea0:	46bd      	mov	sp, r7
   14ea2:	b002      	add	sp, #8
   14ea4:	bd80      	pop	{r7, pc}
   14ea6:	46c0      	nop			; (mov r8, r8)
   14ea8:	00014ced 	.word	0x00014ced
   14eac:	00014cc5 	.word	0x00014cc5
   14eb0:	40000c04 	.word	0x40000c04
   14eb4:	40000c00 	.word	0x40000c00
   14eb8:	00014cd9 	.word	0x00014cd9

00014ebc <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
   14ebc:	b580      	push	{r7, lr}
   14ebe:	b086      	sub	sp, #24
   14ec0:	af00      	add	r7, sp, #0
   14ec2:	0002      	movs	r2, r0
   14ec4:	1dfb      	adds	r3, r7, #7
   14ec6:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
   14ec8:	46c0      	nop			; (mov r8, r8)
   14eca:	4b2a      	ldr	r3, [pc, #168]	; (14f74 <system_gclk_gen_get_hz+0xb8>)
   14ecc:	4798      	blx	r3
   14ece:	1e03      	subs	r3, r0, #0
   14ed0:	d1fb      	bne.n	14eca <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   14ed2:	4b29      	ldr	r3, [pc, #164]	; (14f78 <system_gclk_gen_get_hz+0xbc>)
   14ed4:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   14ed6:	4a29      	ldr	r2, [pc, #164]	; (14f7c <system_gclk_gen_get_hz+0xc0>)
   14ed8:	1dfb      	adds	r3, r7, #7
   14eda:	781b      	ldrb	r3, [r3, #0]
   14edc:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   14ede:	46c0      	nop			; (mov r8, r8)
   14ee0:	4b24      	ldr	r3, [pc, #144]	; (14f74 <system_gclk_gen_get_hz+0xb8>)
   14ee2:	4798      	blx	r3
   14ee4:	1e03      	subs	r3, r0, #0
   14ee6:	d1fb      	bne.n	14ee0 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
   14ee8:	4b25      	ldr	r3, [pc, #148]	; (14f80 <system_gclk_gen_get_hz+0xc4>)
   14eea:	685b      	ldr	r3, [r3, #4]
   14eec:	04db      	lsls	r3, r3, #19
   14eee:	0edb      	lsrs	r3, r3, #27
   14ef0:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
   14ef2:	0018      	movs	r0, r3
   14ef4:	4b23      	ldr	r3, [pc, #140]	; (14f84 <system_gclk_gen_get_hz+0xc8>)
   14ef6:	4798      	blx	r3
   14ef8:	0003      	movs	r3, r0
   14efa:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   14efc:	4a1f      	ldr	r2, [pc, #124]	; (14f7c <system_gclk_gen_get_hz+0xc0>)
   14efe:	1dfb      	adds	r3, r7, #7
   14f00:	781b      	ldrb	r3, [r3, #0]
   14f02:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
   14f04:	4b1e      	ldr	r3, [pc, #120]	; (14f80 <system_gclk_gen_get_hz+0xc4>)
   14f06:	685b      	ldr	r3, [r3, #4]
   14f08:	02db      	lsls	r3, r3, #11
   14f0a:	0fdb      	lsrs	r3, r3, #31
   14f0c:	b2da      	uxtb	r2, r3
   14f0e:	2313      	movs	r3, #19
   14f10:	18fb      	adds	r3, r7, r3
   14f12:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
   14f14:	4a1c      	ldr	r2, [pc, #112]	; (14f88 <system_gclk_gen_get_hz+0xcc>)
   14f16:	1dfb      	adds	r3, r7, #7
   14f18:	781b      	ldrb	r3, [r3, #0]
   14f1a:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   14f1c:	46c0      	nop			; (mov r8, r8)
   14f1e:	4b15      	ldr	r3, [pc, #84]	; (14f74 <system_gclk_gen_get_hz+0xb8>)
   14f20:	4798      	blx	r3
   14f22:	1e03      	subs	r3, r0, #0
   14f24:	d1fb      	bne.n	14f1e <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
   14f26:	4b16      	ldr	r3, [pc, #88]	; (14f80 <system_gclk_gen_get_hz+0xc4>)
   14f28:	689b      	ldr	r3, [r3, #8]
   14f2a:	021b      	lsls	r3, r3, #8
   14f2c:	0c1b      	lsrs	r3, r3, #16
   14f2e:	b29b      	uxth	r3, r3
   14f30:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
   14f32:	4b16      	ldr	r3, [pc, #88]	; (14f8c <system_gclk_gen_get_hz+0xd0>)
   14f34:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
   14f36:	2313      	movs	r3, #19
   14f38:	18fb      	adds	r3, r7, r3
   14f3a:	781b      	ldrb	r3, [r3, #0]
   14f3c:	2b00      	cmp	r3, #0
   14f3e:	d109      	bne.n	14f54 <system_gclk_gen_get_hz+0x98>
   14f40:	68fb      	ldr	r3, [r7, #12]
   14f42:	2b01      	cmp	r3, #1
   14f44:	d906      	bls.n	14f54 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
   14f46:	4b12      	ldr	r3, [pc, #72]	; (14f90 <system_gclk_gen_get_hz+0xd4>)
   14f48:	68f9      	ldr	r1, [r7, #12]
   14f4a:	6978      	ldr	r0, [r7, #20]
   14f4c:	4798      	blx	r3
   14f4e:	0003      	movs	r3, r0
   14f50:	617b      	str	r3, [r7, #20]
   14f52:	e00a      	b.n	14f6a <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
   14f54:	2313      	movs	r3, #19
   14f56:	18fb      	adds	r3, r7, r3
   14f58:	781b      	ldrb	r3, [r3, #0]
   14f5a:	2b00      	cmp	r3, #0
   14f5c:	d005      	beq.n	14f6a <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
   14f5e:	68fb      	ldr	r3, [r7, #12]
   14f60:	3301      	adds	r3, #1
   14f62:	697a      	ldr	r2, [r7, #20]
   14f64:	40da      	lsrs	r2, r3
   14f66:	0013      	movs	r3, r2
   14f68:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
   14f6a:	697b      	ldr	r3, [r7, #20]
}
   14f6c:	0018      	movs	r0, r3
   14f6e:	46bd      	mov	sp, r7
   14f70:	b006      	add	sp, #24
   14f72:	bd80      	pop	{r7, pc}
   14f74:	00014ced 	.word	0x00014ced
   14f78:	00014cc5 	.word	0x00014cc5
   14f7c:	40000c04 	.word	0x40000c04
   14f80:	40000c00 	.word	0x40000c00
   14f84:	00014561 	.word	0x00014561
   14f88:	40000c08 	.word	0x40000c08
   14f8c:	00014cd9 	.word	0x00014cd9
   14f90:	000165f5 	.word	0x000165f5

00014f94 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
   14f94:	b580      	push	{r7, lr}
   14f96:	b084      	sub	sp, #16
   14f98:	af00      	add	r7, sp, #0
   14f9a:	0002      	movs	r2, r0
   14f9c:	6039      	str	r1, [r7, #0]
   14f9e:	1dfb      	adds	r3, r7, #7
   14fa0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
   14fa2:	1dfb      	adds	r3, r7, #7
   14fa4:	781b      	ldrb	r3, [r3, #0]
   14fa6:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
   14fa8:	683b      	ldr	r3, [r7, #0]
   14faa:	781b      	ldrb	r3, [r3, #0]
   14fac:	021b      	lsls	r3, r3, #8
   14fae:	001a      	movs	r2, r3
   14fb0:	68fb      	ldr	r3, [r7, #12]
   14fb2:	4313      	orrs	r3, r2
   14fb4:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
   14fb6:	1dfb      	adds	r3, r7, #7
   14fb8:	781b      	ldrb	r3, [r3, #0]
   14fba:	0018      	movs	r0, r3
   14fbc:	4b04      	ldr	r3, [pc, #16]	; (14fd0 <system_gclk_chan_set_config+0x3c>)
   14fbe:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
   14fc0:	4b04      	ldr	r3, [pc, #16]	; (14fd4 <system_gclk_chan_set_config+0x40>)
   14fc2:	68fa      	ldr	r2, [r7, #12]
   14fc4:	b292      	uxth	r2, r2
   14fc6:	805a      	strh	r2, [r3, #2]
}
   14fc8:	46c0      	nop			; (mov r8, r8)
   14fca:	46bd      	mov	sp, r7
   14fcc:	b004      	add	sp, #16
   14fce:	bd80      	pop	{r7, pc}
   14fd0:	00015021 	.word	0x00015021
   14fd4:	40000c00 	.word	0x40000c00

00014fd8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
   14fd8:	b580      	push	{r7, lr}
   14fda:	b082      	sub	sp, #8
   14fdc:	af00      	add	r7, sp, #0
   14fde:	0002      	movs	r2, r0
   14fe0:	1dfb      	adds	r3, r7, #7
   14fe2:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
   14fe4:	4b0a      	ldr	r3, [pc, #40]	; (15010 <system_gclk_chan_enable+0x38>)
   14fe6:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   14fe8:	4a0a      	ldr	r2, [pc, #40]	; (15014 <system_gclk_chan_enable+0x3c>)
   14fea:	1dfb      	adds	r3, r7, #7
   14fec:	781b      	ldrb	r3, [r3, #0]
   14fee:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
   14ff0:	4909      	ldr	r1, [pc, #36]	; (15018 <system_gclk_chan_enable+0x40>)
   14ff2:	4b09      	ldr	r3, [pc, #36]	; (15018 <system_gclk_chan_enable+0x40>)
   14ff4:	885b      	ldrh	r3, [r3, #2]
   14ff6:	b29b      	uxth	r3, r3
   14ff8:	2280      	movs	r2, #128	; 0x80
   14ffa:	01d2      	lsls	r2, r2, #7
   14ffc:	4313      	orrs	r3, r2
   14ffe:	b29b      	uxth	r3, r3
   15000:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
   15002:	4b06      	ldr	r3, [pc, #24]	; (1501c <system_gclk_chan_enable+0x44>)
   15004:	4798      	blx	r3
}
   15006:	46c0      	nop			; (mov r8, r8)
   15008:	46bd      	mov	sp, r7
   1500a:	b002      	add	sp, #8
   1500c:	bd80      	pop	{r7, pc}
   1500e:	46c0      	nop			; (mov r8, r8)
   15010:	00014cc5 	.word	0x00014cc5
   15014:	40000c02 	.word	0x40000c02
   15018:	40000c00 	.word	0x40000c00
   1501c:	00014cd9 	.word	0x00014cd9

00015020 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
   15020:	b580      	push	{r7, lr}
   15022:	b084      	sub	sp, #16
   15024:	af00      	add	r7, sp, #0
   15026:	0002      	movs	r2, r0
   15028:	1dfb      	adds	r3, r7, #7
   1502a:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
   1502c:	4b1c      	ldr	r3, [pc, #112]	; (150a0 <system_gclk_chan_disable+0x80>)
   1502e:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   15030:	4a1c      	ldr	r2, [pc, #112]	; (150a4 <system_gclk_chan_disable+0x84>)
   15032:	1dfb      	adds	r3, r7, #7
   15034:	781b      	ldrb	r3, [r3, #0]
   15036:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
   15038:	4b1b      	ldr	r3, [pc, #108]	; (150a8 <system_gclk_chan_disable+0x88>)
   1503a:	885b      	ldrh	r3, [r3, #2]
   1503c:	051b      	lsls	r3, r3, #20
   1503e:	0f1b      	lsrs	r3, r3, #28
   15040:	b2db      	uxtb	r3, r3
   15042:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
   15044:	4a18      	ldr	r2, [pc, #96]	; (150a8 <system_gclk_chan_disable+0x88>)
   15046:	8853      	ldrh	r3, [r2, #2]
   15048:	4918      	ldr	r1, [pc, #96]	; (150ac <system_gclk_chan_disable+0x8c>)
   1504a:	400b      	ands	r3, r1
   1504c:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
   1504e:	4a16      	ldr	r2, [pc, #88]	; (150a8 <system_gclk_chan_disable+0x88>)
   15050:	4b15      	ldr	r3, [pc, #84]	; (150a8 <system_gclk_chan_disable+0x88>)
   15052:	885b      	ldrh	r3, [r3, #2]
   15054:	b29b      	uxth	r3, r3
   15056:	4916      	ldr	r1, [pc, #88]	; (150b0 <system_gclk_chan_disable+0x90>)
   15058:	400b      	ands	r3, r1
   1505a:	b29b      	uxth	r3, r3
   1505c:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
   1505e:	46c0      	nop			; (mov r8, r8)
   15060:	4b11      	ldr	r3, [pc, #68]	; (150a8 <system_gclk_chan_disable+0x88>)
   15062:	885b      	ldrh	r3, [r3, #2]
   15064:	b29b      	uxth	r3, r3
   15066:	001a      	movs	r2, r3
   15068:	2380      	movs	r3, #128	; 0x80
   1506a:	01db      	lsls	r3, r3, #7
   1506c:	4013      	ands	r3, r2
   1506e:	d1f7      	bne.n	15060 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
   15070:	4a0d      	ldr	r2, [pc, #52]	; (150a8 <system_gclk_chan_disable+0x88>)
   15072:	68fb      	ldr	r3, [r7, #12]
   15074:	b2db      	uxtb	r3, r3
   15076:	1c19      	adds	r1, r3, #0
   15078:	230f      	movs	r3, #15
   1507a:	400b      	ands	r3, r1
   1507c:	b2d9      	uxtb	r1, r3
   1507e:	8853      	ldrh	r3, [r2, #2]
   15080:	1c08      	adds	r0, r1, #0
   15082:	210f      	movs	r1, #15
   15084:	4001      	ands	r1, r0
   15086:	0208      	lsls	r0, r1, #8
   15088:	4908      	ldr	r1, [pc, #32]	; (150ac <system_gclk_chan_disable+0x8c>)
   1508a:	400b      	ands	r3, r1
   1508c:	1c19      	adds	r1, r3, #0
   1508e:	1c03      	adds	r3, r0, #0
   15090:	430b      	orrs	r3, r1
   15092:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
   15094:	4b07      	ldr	r3, [pc, #28]	; (150b4 <system_gclk_chan_disable+0x94>)
   15096:	4798      	blx	r3
}
   15098:	46c0      	nop			; (mov r8, r8)
   1509a:	46bd      	mov	sp, r7
   1509c:	b004      	add	sp, #16
   1509e:	bd80      	pop	{r7, pc}
   150a0:	00014cc5 	.word	0x00014cc5
   150a4:	40000c02 	.word	0x40000c02
   150a8:	40000c00 	.word	0x40000c00
   150ac:	fffff0ff 	.word	0xfffff0ff
   150b0:	ffffbfff 	.word	0xffffbfff
   150b4:	00014cd9 	.word	0x00014cd9

000150b8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
   150b8:	b580      	push	{r7, lr}
   150ba:	b084      	sub	sp, #16
   150bc:	af00      	add	r7, sp, #0
   150be:	0002      	movs	r2, r0
   150c0:	1dfb      	adds	r3, r7, #7
   150c2:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
   150c4:	4b0d      	ldr	r3, [pc, #52]	; (150fc <system_gclk_chan_get_hz+0x44>)
   150c6:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   150c8:	4a0d      	ldr	r2, [pc, #52]	; (15100 <system_gclk_chan_get_hz+0x48>)
   150ca:	1dfb      	adds	r3, r7, #7
   150cc:	781b      	ldrb	r3, [r3, #0]
   150ce:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
   150d0:	4b0c      	ldr	r3, [pc, #48]	; (15104 <system_gclk_chan_get_hz+0x4c>)
   150d2:	885b      	ldrh	r3, [r3, #2]
   150d4:	051b      	lsls	r3, r3, #20
   150d6:	0f1b      	lsrs	r3, r3, #28
   150d8:	b2da      	uxtb	r2, r3
   150da:	230f      	movs	r3, #15
   150dc:	18fb      	adds	r3, r7, r3
   150de:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
   150e0:	4b09      	ldr	r3, [pc, #36]	; (15108 <system_gclk_chan_get_hz+0x50>)
   150e2:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
   150e4:	230f      	movs	r3, #15
   150e6:	18fb      	adds	r3, r7, r3
   150e8:	781b      	ldrb	r3, [r3, #0]
   150ea:	0018      	movs	r0, r3
   150ec:	4b07      	ldr	r3, [pc, #28]	; (1510c <system_gclk_chan_get_hz+0x54>)
   150ee:	4798      	blx	r3
   150f0:	0003      	movs	r3, r0
}
   150f2:	0018      	movs	r0, r3
   150f4:	46bd      	mov	sp, r7
   150f6:	b004      	add	sp, #16
   150f8:	bd80      	pop	{r7, pc}
   150fa:	46c0      	nop			; (mov r8, r8)
   150fc:	00014cc5 	.word	0x00014cc5
   15100:	40000c02 	.word	0x40000c02
   15104:	40000c00 	.word	0x40000c00
   15108:	00014cd9 	.word	0x00014cd9
   1510c:	00014ebd 	.word	0x00014ebd

00015110 <system_pinmux_get_group_from_gpio_pin>:
{
   15110:	b580      	push	{r7, lr}
   15112:	b084      	sub	sp, #16
   15114:	af00      	add	r7, sp, #0
   15116:	0002      	movs	r2, r0
   15118:	1dfb      	adds	r3, r7, #7
   1511a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   1511c:	230f      	movs	r3, #15
   1511e:	18fb      	adds	r3, r7, r3
   15120:	1dfa      	adds	r2, r7, #7
   15122:	7812      	ldrb	r2, [r2, #0]
   15124:	09d2      	lsrs	r2, r2, #7
   15126:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   15128:	230e      	movs	r3, #14
   1512a:	18fb      	adds	r3, r7, r3
   1512c:	1dfa      	adds	r2, r7, #7
   1512e:	7812      	ldrb	r2, [r2, #0]
   15130:	0952      	lsrs	r2, r2, #5
   15132:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   15134:	4b0d      	ldr	r3, [pc, #52]	; (1516c <system_pinmux_get_group_from_gpio_pin+0x5c>)
   15136:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
   15138:	230f      	movs	r3, #15
   1513a:	18fb      	adds	r3, r7, r3
   1513c:	781b      	ldrb	r3, [r3, #0]
   1513e:	2b00      	cmp	r3, #0
   15140:	d10f      	bne.n	15162 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   15142:	230f      	movs	r3, #15
   15144:	18fb      	adds	r3, r7, r3
   15146:	781b      	ldrb	r3, [r3, #0]
   15148:	009b      	lsls	r3, r3, #2
   1514a:	2210      	movs	r2, #16
   1514c:	4694      	mov	ip, r2
   1514e:	44bc      	add	ip, r7
   15150:	4463      	add	r3, ip
   15152:	3b08      	subs	r3, #8
   15154:	681a      	ldr	r2, [r3, #0]
   15156:	230e      	movs	r3, #14
   15158:	18fb      	adds	r3, r7, r3
   1515a:	781b      	ldrb	r3, [r3, #0]
   1515c:	01db      	lsls	r3, r3, #7
   1515e:	18d3      	adds	r3, r2, r3
   15160:	e000      	b.n	15164 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
   15162:	2300      	movs	r3, #0
}
   15164:	0018      	movs	r0, r3
   15166:	46bd      	mov	sp, r7
   15168:	b004      	add	sp, #16
   1516a:	bd80      	pop	{r7, pc}
   1516c:	41004400 	.word	0x41004400

00015170 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
   15170:	b580      	push	{r7, lr}
   15172:	b088      	sub	sp, #32
   15174:	af00      	add	r7, sp, #0
   15176:	60f8      	str	r0, [r7, #12]
   15178:	60b9      	str	r1, [r7, #8]
   1517a:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
   1517c:	2300      	movs	r3, #0
   1517e:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
   15180:	687b      	ldr	r3, [r7, #4]
   15182:	78db      	ldrb	r3, [r3, #3]
   15184:	2201      	movs	r2, #1
   15186:	4053      	eors	r3, r2
   15188:	b2db      	uxtb	r3, r3
   1518a:	2b00      	cmp	r3, #0
   1518c:	d035      	beq.n	151fa <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
   1518e:	687b      	ldr	r3, [r7, #4]
   15190:	781b      	ldrb	r3, [r3, #0]
   15192:	2b80      	cmp	r3, #128	; 0x80
   15194:	d00b      	beq.n	151ae <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
   15196:	69fb      	ldr	r3, [r7, #28]
   15198:	2280      	movs	r2, #128	; 0x80
   1519a:	0252      	lsls	r2, r2, #9
   1519c:	4313      	orrs	r3, r2
   1519e:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
   151a0:	687b      	ldr	r3, [r7, #4]
   151a2:	781b      	ldrb	r3, [r3, #0]
   151a4:	061b      	lsls	r3, r3, #24
   151a6:	001a      	movs	r2, r3
   151a8:	69fb      	ldr	r3, [r7, #28]
   151aa:	4313      	orrs	r3, r2
   151ac:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
   151ae:	687b      	ldr	r3, [r7, #4]
   151b0:	785b      	ldrb	r3, [r3, #1]
   151b2:	2b00      	cmp	r3, #0
   151b4:	d003      	beq.n	151be <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   151b6:	687b      	ldr	r3, [r7, #4]
   151b8:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
   151ba:	2b02      	cmp	r3, #2
   151bc:	d110      	bne.n	151e0 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
   151be:	69fb      	ldr	r3, [r7, #28]
   151c0:	2280      	movs	r2, #128	; 0x80
   151c2:	0292      	lsls	r2, r2, #10
   151c4:	4313      	orrs	r3, r2
   151c6:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
   151c8:	687b      	ldr	r3, [r7, #4]
   151ca:	789b      	ldrb	r3, [r3, #2]
   151cc:	2b00      	cmp	r3, #0
   151ce:	d004      	beq.n	151da <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
   151d0:	69fb      	ldr	r3, [r7, #28]
   151d2:	2280      	movs	r2, #128	; 0x80
   151d4:	02d2      	lsls	r2, r2, #11
   151d6:	4313      	orrs	r3, r2
   151d8:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
   151da:	68fb      	ldr	r3, [r7, #12]
   151dc:	68ba      	ldr	r2, [r7, #8]
   151de:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   151e0:	687b      	ldr	r3, [r7, #4]
   151e2:	785b      	ldrb	r3, [r3, #1]
   151e4:	2b01      	cmp	r3, #1
   151e6:	d003      	beq.n	151f0 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   151e8:	687b      	ldr	r3, [r7, #4]
   151ea:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   151ec:	2b02      	cmp	r3, #2
   151ee:	d107      	bne.n	15200 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
   151f0:	69fb      	ldr	r3, [r7, #28]
   151f2:	4a22      	ldr	r2, [pc, #136]	; (1527c <_system_pinmux_config+0x10c>)
   151f4:	4013      	ands	r3, r2
   151f6:	61fb      	str	r3, [r7, #28]
   151f8:	e002      	b.n	15200 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
   151fa:	68fb      	ldr	r3, [r7, #12]
   151fc:	68ba      	ldr	r2, [r7, #8]
   151fe:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
   15200:	68bb      	ldr	r3, [r7, #8]
   15202:	041b      	lsls	r3, r3, #16
   15204:	0c1b      	lsrs	r3, r3, #16
   15206:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
   15208:	68bb      	ldr	r3, [r7, #8]
   1520a:	0c1b      	lsrs	r3, r3, #16
   1520c:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   1520e:	69ba      	ldr	r2, [r7, #24]
   15210:	69fb      	ldr	r3, [r7, #28]
   15212:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
   15214:	22a0      	movs	r2, #160	; 0xa0
   15216:	05d2      	lsls	r2, r2, #23
   15218:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   1521a:	68fb      	ldr	r3, [r7, #12]
   1521c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   1521e:	697a      	ldr	r2, [r7, #20]
   15220:	69fb      	ldr	r3, [r7, #28]
   15222:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
   15224:	22d0      	movs	r2, #208	; 0xd0
   15226:	0612      	lsls	r2, r2, #24
   15228:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   1522a:	68fb      	ldr	r3, [r7, #12]
   1522c:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
   1522e:	687b      	ldr	r3, [r7, #4]
   15230:	78db      	ldrb	r3, [r3, #3]
   15232:	2201      	movs	r2, #1
   15234:	4053      	eors	r3, r2
   15236:	b2db      	uxtb	r3, r3
   15238:	2b00      	cmp	r3, #0
   1523a:	d01a      	beq.n	15272 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
   1523c:	69fa      	ldr	r2, [r7, #28]
   1523e:	2380      	movs	r3, #128	; 0x80
   15240:	02db      	lsls	r3, r3, #11
   15242:	4013      	ands	r3, r2
   15244:	d00a      	beq.n	1525c <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
   15246:	687b      	ldr	r3, [r7, #4]
   15248:	789b      	ldrb	r3, [r3, #2]
   1524a:	2b01      	cmp	r3, #1
   1524c:	d103      	bne.n	15256 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
   1524e:	68fb      	ldr	r3, [r7, #12]
   15250:	68ba      	ldr	r2, [r7, #8]
   15252:	619a      	str	r2, [r3, #24]
   15254:	e002      	b.n	1525c <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
   15256:	68fb      	ldr	r3, [r7, #12]
   15258:	68ba      	ldr	r2, [r7, #8]
   1525a:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   1525c:	687b      	ldr	r3, [r7, #4]
   1525e:	785b      	ldrb	r3, [r3, #1]
   15260:	2b01      	cmp	r3, #1
   15262:	d003      	beq.n	1526c <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   15264:	687b      	ldr	r3, [r7, #4]
   15266:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   15268:	2b02      	cmp	r3, #2
   1526a:	d102      	bne.n	15272 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
   1526c:	68fb      	ldr	r3, [r7, #12]
   1526e:	68ba      	ldr	r2, [r7, #8]
   15270:	609a      	str	r2, [r3, #8]
		}
	}
}
   15272:	46c0      	nop			; (mov r8, r8)
   15274:	46bd      	mov	sp, r7
   15276:	b008      	add	sp, #32
   15278:	bd80      	pop	{r7, pc}
   1527a:	46c0      	nop			; (mov r8, r8)
   1527c:	fffbffff 	.word	0xfffbffff

00015280 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
   15280:	b580      	push	{r7, lr}
   15282:	b084      	sub	sp, #16
   15284:	af00      	add	r7, sp, #0
   15286:	0002      	movs	r2, r0
   15288:	6039      	str	r1, [r7, #0]
   1528a:	1dfb      	adds	r3, r7, #7
   1528c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
   1528e:	1dfb      	adds	r3, r7, #7
   15290:	781b      	ldrb	r3, [r3, #0]
   15292:	0018      	movs	r0, r3
   15294:	4b0a      	ldr	r3, [pc, #40]	; (152c0 <system_pinmux_pin_set_config+0x40>)
   15296:	4798      	blx	r3
   15298:	0003      	movs	r3, r0
   1529a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
   1529c:	1dfb      	adds	r3, r7, #7
   1529e:	781b      	ldrb	r3, [r3, #0]
   152a0:	221f      	movs	r2, #31
   152a2:	4013      	ands	r3, r2
   152a4:	2201      	movs	r2, #1
   152a6:	409a      	lsls	r2, r3
   152a8:	0013      	movs	r3, r2
   152aa:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
   152ac:	683a      	ldr	r2, [r7, #0]
   152ae:	68b9      	ldr	r1, [r7, #8]
   152b0:	68fb      	ldr	r3, [r7, #12]
   152b2:	0018      	movs	r0, r3
   152b4:	4b03      	ldr	r3, [pc, #12]	; (152c4 <system_pinmux_pin_set_config+0x44>)
   152b6:	4798      	blx	r3
}
   152b8:	46c0      	nop			; (mov r8, r8)
   152ba:	46bd      	mov	sp, r7
   152bc:	b004      	add	sp, #16
   152be:	bd80      	pop	{r7, pc}
   152c0:	00015111 	.word	0x00015111
   152c4:	00015171 	.word	0x00015171

000152c8 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
   152c8:	b580      	push	{r7, lr}
   152ca:	af00      	add	r7, sp, #0
	return;
   152cc:	46c0      	nop			; (mov r8, r8)
}
   152ce:	46bd      	mov	sp, r7
   152d0:	bd80      	pop	{r7, pc}
	...

000152d4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
   152d4:	b580      	push	{r7, lr}
   152d6:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
   152d8:	4b06      	ldr	r3, [pc, #24]	; (152f4 <system_init+0x20>)
   152da:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
   152dc:	4b06      	ldr	r3, [pc, #24]	; (152f8 <system_init+0x24>)
   152de:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
   152e0:	4b06      	ldr	r3, [pc, #24]	; (152fc <system_init+0x28>)
   152e2:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
   152e4:	4b06      	ldr	r3, [pc, #24]	; (15300 <system_init+0x2c>)
   152e6:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
   152e8:	4b06      	ldr	r3, [pc, #24]	; (15304 <system_init+0x30>)
   152ea:	4798      	blx	r3
}
   152ec:	46c0      	nop			; (mov r8, r8)
   152ee:	46bd      	mov	sp, r7
   152f0:	bd80      	pop	{r7, pc}
   152f2:	46c0      	nop			; (mov r8, r8)
   152f4:	000149ed 	.word	0x000149ed
   152f8:	00010c4d 	.word	0x00010c4d
   152fc:	000152c9 	.word	0x000152c9
   15300:	0000dde5 	.word	0x0000dde5
   15304:	000152c9 	.word	0x000152c9

00015308 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   15308:	b580      	push	{r7, lr}
   1530a:	b086      	sub	sp, #24
   1530c:	af00      	add	r7, sp, #0
   1530e:	60f8      	str	r0, [r7, #12]
   15310:	60b9      	str	r1, [r7, #8]
   15312:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   15314:	2300      	movs	r3, #0
   15316:	617b      	str	r3, [r7, #20]

	if (file != 0) {
   15318:	68fb      	ldr	r3, [r7, #12]
   1531a:	2b00      	cmp	r3, #0
   1531c:	d012      	beq.n	15344 <_read+0x3c>
		return -1;
   1531e:	2301      	movs	r3, #1
   15320:	425b      	negs	r3, r3
   15322:	e013      	b.n	1534c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   15324:	4b0b      	ldr	r3, [pc, #44]	; (15354 <_read+0x4c>)
   15326:	681a      	ldr	r2, [r3, #0]
   15328:	4b0b      	ldr	r3, [pc, #44]	; (15358 <_read+0x50>)
   1532a:	681b      	ldr	r3, [r3, #0]
   1532c:	68b9      	ldr	r1, [r7, #8]
   1532e:	0018      	movs	r0, r3
   15330:	4790      	blx	r2
		ptr++;
   15332:	68bb      	ldr	r3, [r7, #8]
   15334:	3301      	adds	r3, #1
   15336:	60bb      	str	r3, [r7, #8]
		nChars++;
   15338:	697b      	ldr	r3, [r7, #20]
   1533a:	3301      	adds	r3, #1
   1533c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
   1533e:	687b      	ldr	r3, [r7, #4]
   15340:	3b01      	subs	r3, #1
   15342:	607b      	str	r3, [r7, #4]
   15344:	687b      	ldr	r3, [r7, #4]
   15346:	2b00      	cmp	r3, #0
   15348:	dcec      	bgt.n	15324 <_read+0x1c>
	}
	return nChars;
   1534a:	697b      	ldr	r3, [r7, #20]
}
   1534c:	0018      	movs	r0, r3
   1534e:	46bd      	mov	sp, r7
   15350:	b006      	add	sp, #24
   15352:	bd80      	pop	{r7, pc}
   15354:	20000538 	.word	0x20000538
   15358:	20000540 	.word	0x20000540

0001535c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
   1535c:	b580      	push	{r7, lr}
   1535e:	b086      	sub	sp, #24
   15360:	af00      	add	r7, sp, #0
   15362:	60f8      	str	r0, [r7, #12]
   15364:	60b9      	str	r1, [r7, #8]
   15366:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   15368:	2300      	movs	r3, #0
   1536a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
   1536c:	68fb      	ldr	r3, [r7, #12]
   1536e:	2b01      	cmp	r3, #1
   15370:	d01d      	beq.n	153ae <_write+0x52>
   15372:	68fb      	ldr	r3, [r7, #12]
   15374:	2b02      	cmp	r3, #2
   15376:	d01a      	beq.n	153ae <_write+0x52>
   15378:	68fb      	ldr	r3, [r7, #12]
   1537a:	2b03      	cmp	r3, #3
   1537c:	d017      	beq.n	153ae <_write+0x52>
		return -1;
   1537e:	2301      	movs	r3, #1
   15380:	425b      	negs	r3, r3
   15382:	e018      	b.n	153b6 <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
   15384:	4b0e      	ldr	r3, [pc, #56]	; (153c0 <_write+0x64>)
   15386:	681a      	ldr	r2, [r3, #0]
   15388:	4b0e      	ldr	r3, [pc, #56]	; (153c4 <_write+0x68>)
   1538a:	6818      	ldr	r0, [r3, #0]
   1538c:	68bb      	ldr	r3, [r7, #8]
   1538e:	1c59      	adds	r1, r3, #1
   15390:	60b9      	str	r1, [r7, #8]
   15392:	781b      	ldrb	r3, [r3, #0]
   15394:	0019      	movs	r1, r3
   15396:	4790      	blx	r2
   15398:	1e03      	subs	r3, r0, #0
   1539a:	da02      	bge.n	153a2 <_write+0x46>
			return -1;
   1539c:	2301      	movs	r3, #1
   1539e:	425b      	negs	r3, r3
   153a0:	e009      	b.n	153b6 <_write+0x5a>
		}
		++nChars;
   153a2:	697b      	ldr	r3, [r7, #20]
   153a4:	3301      	adds	r3, #1
   153a6:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
   153a8:	687b      	ldr	r3, [r7, #4]
   153aa:	3b01      	subs	r3, #1
   153ac:	607b      	str	r3, [r7, #4]
   153ae:	687b      	ldr	r3, [r7, #4]
   153b0:	2b00      	cmp	r3, #0
   153b2:	d1e7      	bne.n	15384 <_write+0x28>
	}
	return nChars;
   153b4:	697b      	ldr	r3, [r7, #20]
}
   153b6:	0018      	movs	r0, r3
   153b8:	46bd      	mov	sp, r7
   153ba:	b006      	add	sp, #24
   153bc:	bd80      	pop	{r7, pc}
   153be:	46c0      	nop			; (mov r8, r8)
   153c0:	2000053c 	.word	0x2000053c
   153c4:	20000540 	.word	0x20000540

000153c8 <NVIC_SystemReset>:
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
   153c8:	b580      	push	{r7, lr}
   153ca:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
   153cc:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
   153d0:	4b02      	ldr	r3, [pc, #8]	; (153dc <NVIC_SystemReset+0x14>)
   153d2:	4a03      	ldr	r2, [pc, #12]	; (153e0 <NVIC_SystemReset+0x18>)
   153d4:	60da      	str	r2, [r3, #12]
   153d6:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
   153da:	e7fe      	b.n	153da <NVIC_SystemReset+0x12>
   153dc:	e000ed00 	.word	0xe000ed00
   153e0:	05fa0004 	.word	0x05fa0004

000153e4 <system_pinmux_get_group_from_gpio_pin>:
{
   153e4:	b580      	push	{r7, lr}
   153e6:	b084      	sub	sp, #16
   153e8:	af00      	add	r7, sp, #0
   153ea:	0002      	movs	r2, r0
   153ec:	1dfb      	adds	r3, r7, #7
   153ee:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   153f0:	230f      	movs	r3, #15
   153f2:	18fb      	adds	r3, r7, r3
   153f4:	1dfa      	adds	r2, r7, #7
   153f6:	7812      	ldrb	r2, [r2, #0]
   153f8:	09d2      	lsrs	r2, r2, #7
   153fa:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   153fc:	230e      	movs	r3, #14
   153fe:	18fb      	adds	r3, r7, r3
   15400:	1dfa      	adds	r2, r7, #7
   15402:	7812      	ldrb	r2, [r2, #0]
   15404:	0952      	lsrs	r2, r2, #5
   15406:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   15408:	4b0d      	ldr	r3, [pc, #52]	; (15440 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   1540a:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
   1540c:	230f      	movs	r3, #15
   1540e:	18fb      	adds	r3, r7, r3
   15410:	781b      	ldrb	r3, [r3, #0]
   15412:	2b00      	cmp	r3, #0
   15414:	d10f      	bne.n	15436 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   15416:	230f      	movs	r3, #15
   15418:	18fb      	adds	r3, r7, r3
   1541a:	781b      	ldrb	r3, [r3, #0]
   1541c:	009b      	lsls	r3, r3, #2
   1541e:	2210      	movs	r2, #16
   15420:	4694      	mov	ip, r2
   15422:	44bc      	add	ip, r7
   15424:	4463      	add	r3, ip
   15426:	3b08      	subs	r3, #8
   15428:	681a      	ldr	r2, [r3, #0]
   1542a:	230e      	movs	r3, #14
   1542c:	18fb      	adds	r3, r7, r3
   1542e:	781b      	ldrb	r3, [r3, #0]
   15430:	01db      	lsls	r3, r3, #7
   15432:	18d3      	adds	r3, r2, r3
   15434:	e000      	b.n	15438 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
   15436:	2300      	movs	r3, #0
}
   15438:	0018      	movs	r0, r3
   1543a:	46bd      	mov	sp, r7
   1543c:	b004      	add	sp, #16
   1543e:	bd80      	pop	{r7, pc}
   15440:	41004400 	.word	0x41004400

00015444 <port_get_group_from_gpio_pin>:
{
   15444:	b580      	push	{r7, lr}
   15446:	b082      	sub	sp, #8
   15448:	af00      	add	r7, sp, #0
   1544a:	0002      	movs	r2, r0
   1544c:	1dfb      	adds	r3, r7, #7
   1544e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   15450:	1dfb      	adds	r3, r7, #7
   15452:	781b      	ldrb	r3, [r3, #0]
   15454:	0018      	movs	r0, r3
   15456:	4b03      	ldr	r3, [pc, #12]	; (15464 <port_get_group_from_gpio_pin+0x20>)
   15458:	4798      	blx	r3
   1545a:	0003      	movs	r3, r0
}
   1545c:	0018      	movs	r0, r3
   1545e:	46bd      	mov	sp, r7
   15460:	b002      	add	sp, #8
   15462:	bd80      	pop	{r7, pc}
   15464:	000153e5 	.word	0x000153e5

00015468 <port_get_config_defaults>:
{
   15468:	b580      	push	{r7, lr}
   1546a:	b082      	sub	sp, #8
   1546c:	af00      	add	r7, sp, #0
   1546e:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
   15470:	687b      	ldr	r3, [r7, #4]
   15472:	2200      	movs	r2, #0
   15474:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
   15476:	687b      	ldr	r3, [r7, #4]
   15478:	2201      	movs	r2, #1
   1547a:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
   1547c:	687b      	ldr	r3, [r7, #4]
   1547e:	2200      	movs	r2, #0
   15480:	709a      	strb	r2, [r3, #2]
}
   15482:	46c0      	nop			; (mov r8, r8)
   15484:	46bd      	mov	sp, r7
   15486:	b002      	add	sp, #8
   15488:	bd80      	pop	{r7, pc}
	...

0001548c <port_pin_get_input_level>:
{
   1548c:	b580      	push	{r7, lr}
   1548e:	b084      	sub	sp, #16
   15490:	af00      	add	r7, sp, #0
   15492:	0002      	movs	r2, r0
   15494:	1dfb      	adds	r3, r7, #7
   15496:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   15498:	1dfb      	adds	r3, r7, #7
   1549a:	781b      	ldrb	r3, [r3, #0]
   1549c:	0018      	movs	r0, r3
   1549e:	4b0b      	ldr	r3, [pc, #44]	; (154cc <port_pin_get_input_level+0x40>)
   154a0:	4798      	blx	r3
   154a2:	0003      	movs	r3, r0
   154a4:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   154a6:	1dfb      	adds	r3, r7, #7
   154a8:	781b      	ldrb	r3, [r3, #0]
   154aa:	221f      	movs	r2, #31
   154ac:	4013      	ands	r3, r2
   154ae:	2201      	movs	r2, #1
   154b0:	409a      	lsls	r2, r3
   154b2:	0013      	movs	r3, r2
   154b4:	60bb      	str	r3, [r7, #8]
	return (port_base->IN.reg & pin_mask);
   154b6:	68fb      	ldr	r3, [r7, #12]
   154b8:	6a1b      	ldr	r3, [r3, #32]
   154ba:	68ba      	ldr	r2, [r7, #8]
   154bc:	4013      	ands	r3, r2
   154be:	1e5a      	subs	r2, r3, #1
   154c0:	4193      	sbcs	r3, r2
   154c2:	b2db      	uxtb	r3, r3
}
   154c4:	0018      	movs	r0, r3
   154c6:	46bd      	mov	sp, r7
   154c8:	b004      	add	sp, #16
   154ca:	bd80      	pop	{r7, pc}
   154cc:	00015445 	.word	0x00015445

000154d0 <port_pin_set_output_level>:
{
   154d0:	b580      	push	{r7, lr}
   154d2:	b084      	sub	sp, #16
   154d4:	af00      	add	r7, sp, #0
   154d6:	0002      	movs	r2, r0
   154d8:	1dfb      	adds	r3, r7, #7
   154da:	701a      	strb	r2, [r3, #0]
   154dc:	1dbb      	adds	r3, r7, #6
   154de:	1c0a      	adds	r2, r1, #0
   154e0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   154e2:	1dfb      	adds	r3, r7, #7
   154e4:	781b      	ldrb	r3, [r3, #0]
   154e6:	0018      	movs	r0, r3
   154e8:	4b0d      	ldr	r3, [pc, #52]	; (15520 <port_pin_set_output_level+0x50>)
   154ea:	4798      	blx	r3
   154ec:	0003      	movs	r3, r0
   154ee:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   154f0:	1dfb      	adds	r3, r7, #7
   154f2:	781b      	ldrb	r3, [r3, #0]
   154f4:	221f      	movs	r2, #31
   154f6:	4013      	ands	r3, r2
   154f8:	2201      	movs	r2, #1
   154fa:	409a      	lsls	r2, r3
   154fc:	0013      	movs	r3, r2
   154fe:	60bb      	str	r3, [r7, #8]
	if (level) {
   15500:	1dbb      	adds	r3, r7, #6
   15502:	781b      	ldrb	r3, [r3, #0]
   15504:	2b00      	cmp	r3, #0
   15506:	d003      	beq.n	15510 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   15508:	68fb      	ldr	r3, [r7, #12]
   1550a:	68ba      	ldr	r2, [r7, #8]
   1550c:	619a      	str	r2, [r3, #24]
}
   1550e:	e002      	b.n	15516 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
   15510:	68fb      	ldr	r3, [r7, #12]
   15512:	68ba      	ldr	r2, [r7, #8]
   15514:	615a      	str	r2, [r3, #20]
}
   15516:	46c0      	nop			; (mov r8, r8)
   15518:	46bd      	mov	sp, r7
   1551a:	b004      	add	sp, #16
   1551c:	bd80      	pop	{r7, pc}
   1551e:	46c0      	nop			; (mov r8, r8)
   15520:	00015445 	.word	0x00015445

00015524 <system_reset>:
 * Resets the MCU and all associated peripherals and registers, except RTC, all 32KHz sources,
 * WDT (if ALWAYSON is set) and GCLK (if WRTLOCK is set).
 *
 */
static inline void system_reset(void)
{
   15524:	b580      	push	{r7, lr}
   15526:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
   15528:	4b02      	ldr	r3, [pc, #8]	; (15534 <system_reset+0x10>)
   1552a:	4798      	blx	r3
}
   1552c:	46c0      	nop			; (mov r8, r8)
   1552e:	46bd      	mov	sp, r7
   15530:	bd80      	pop	{r7, pc}
   15532:	46c0      	nop			; (mov r8, r8)
   15534:	000153c9 	.word	0x000153c9

00015538 <system_interrupt_enable>:
{
   15538:	b580      	push	{r7, lr}
   1553a:	b082      	sub	sp, #8
   1553c:	af00      	add	r7, sp, #0
   1553e:	0002      	movs	r2, r0
   15540:	1dfb      	adds	r3, r7, #7
   15542:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   15544:	4b06      	ldr	r3, [pc, #24]	; (15560 <system_interrupt_enable+0x28>)
   15546:	1dfa      	adds	r2, r7, #7
   15548:	7812      	ldrb	r2, [r2, #0]
   1554a:	0011      	movs	r1, r2
   1554c:	221f      	movs	r2, #31
   1554e:	400a      	ands	r2, r1
   15550:	2101      	movs	r1, #1
   15552:	4091      	lsls	r1, r2
   15554:	000a      	movs	r2, r1
   15556:	601a      	str	r2, [r3, #0]
}
   15558:	46c0      	nop			; (mov r8, r8)
   1555a:	46bd      	mov	sp, r7
   1555c:	b002      	add	sp, #8
   1555e:	bd80      	pop	{r7, pc}
   15560:	e000e100 	.word	0xe000e100

00015564 <spi_is_syncing>:
{
   15564:	b580      	push	{r7, lr}
   15566:	b084      	sub	sp, #16
   15568:	af00      	add	r7, sp, #0
   1556a:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   1556c:	687b      	ldr	r3, [r7, #4]
   1556e:	681b      	ldr	r3, [r3, #0]
   15570:	60fb      	str	r3, [r7, #12]
	return (spi_module->SYNCBUSY.reg);
   15572:	68fb      	ldr	r3, [r7, #12]
   15574:	69db      	ldr	r3, [r3, #28]
   15576:	1e5a      	subs	r2, r3, #1
   15578:	4193      	sbcs	r3, r2
   1557a:	b2db      	uxtb	r3, r3
}
   1557c:	0018      	movs	r0, r3
   1557e:	46bd      	mov	sp, r7
   15580:	b004      	add	sp, #16
   15582:	bd80      	pop	{r7, pc}

00015584 <spi_get_config_defaults>:
{
   15584:	b580      	push	{r7, lr}
   15586:	b082      	sub	sp, #8
   15588:	af00      	add	r7, sp, #0
   1558a:	6078      	str	r0, [r7, #4]
	config->mode             = SPI_MODE_MASTER;
   1558c:	687b      	ldr	r3, [r7, #4]
   1558e:	2201      	movs	r2, #1
   15590:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
   15592:	687b      	ldr	r3, [r7, #4]
   15594:	2200      	movs	r2, #0
   15596:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
   15598:	687b      	ldr	r3, [r7, #4]
   1559a:	2200      	movs	r2, #0
   1559c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
   1559e:	687b      	ldr	r3, [r7, #4]
   155a0:	22c0      	movs	r2, #192	; 0xc0
   155a2:	0392      	lsls	r2, r2, #14
   155a4:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
   155a6:	687b      	ldr	r3, [r7, #4]
   155a8:	2200      	movs	r2, #0
   155aa:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
   155ac:	687b      	ldr	r3, [r7, #4]
   155ae:	2200      	movs	r2, #0
   155b0:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
   155b2:	687b      	ldr	r3, [r7, #4]
   155b4:	2201      	movs	r2, #1
   155b6:	749a      	strb	r2, [r3, #18]
	config->select_slave_low_detect_enable= true;
   155b8:	687b      	ldr	r3, [r7, #4]
   155ba:	2201      	movs	r2, #1
   155bc:	74da      	strb	r2, [r3, #19]
	config->master_slave_select_enable= false;
   155be:	687b      	ldr	r3, [r7, #4]
   155c0:	2200      	movs	r2, #0
   155c2:	751a      	strb	r2, [r3, #20]
	config->generator_source = GCLK_GENERATOR_0;
   155c4:	687b      	ldr	r3, [r7, #4]
   155c6:	2224      	movs	r2, #36	; 0x24
   155c8:	2100      	movs	r1, #0
   155ca:	5499      	strb	r1, [r3, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
   155cc:	687b      	ldr	r3, [r7, #4]
   155ce:	3318      	adds	r3, #24
   155d0:	220c      	movs	r2, #12
   155d2:	2100      	movs	r1, #0
   155d4:	0018      	movs	r0, r3
   155d6:	4b0a      	ldr	r3, [pc, #40]	; (15600 <spi_get_config_defaults+0x7c>)
   155d8:	4798      	blx	r3
	config->mode_specific.master.baudrate = 100000;
   155da:	687b      	ldr	r3, [r7, #4]
   155dc:	4a09      	ldr	r2, [pc, #36]	; (15604 <spi_get_config_defaults+0x80>)
   155de:	619a      	str	r2, [r3, #24]
	config->pinmux_pad0 = PINMUX_DEFAULT;
   155e0:	687b      	ldr	r3, [r7, #4]
   155e2:	2200      	movs	r2, #0
   155e4:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
   155e6:	687b      	ldr	r3, [r7, #4]
   155e8:	2200      	movs	r2, #0
   155ea:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
   155ec:	687b      	ldr	r3, [r7, #4]
   155ee:	2200      	movs	r2, #0
   155f0:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
   155f2:	687b      	ldr	r3, [r7, #4]
   155f4:	2200      	movs	r2, #0
   155f6:	635a      	str	r2, [r3, #52]	; 0x34
};
   155f8:	46c0      	nop			; (mov r8, r8)
   155fa:	46bd      	mov	sp, r7
   155fc:	b002      	add	sp, #8
   155fe:	bd80      	pop	{r7, pc}
   15600:	000169e7 	.word	0x000169e7
   15604:	000186a0 	.word	0x000186a0

00015608 <spi_enable>:
{
   15608:	b580      	push	{r7, lr}
   1560a:	b084      	sub	sp, #16
   1560c:	af00      	add	r7, sp, #0
   1560e:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
   15610:	687b      	ldr	r3, [r7, #4]
   15612:	681b      	ldr	r3, [r3, #0]
   15614:	60fb      	str	r3, [r7, #12]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   15616:	687b      	ldr	r3, [r7, #4]
   15618:	681b      	ldr	r3, [r3, #0]
   1561a:	0018      	movs	r0, r3
   1561c:	4b0b      	ldr	r3, [pc, #44]	; (1564c <spi_enable+0x44>)
   1561e:	4798      	blx	r3
   15620:	0003      	movs	r3, r0
   15622:	0018      	movs	r0, r3
   15624:	4b0a      	ldr	r3, [pc, #40]	; (15650 <spi_enable+0x48>)
   15626:	4798      	blx	r3
	while (spi_is_syncing(module)) {
   15628:	46c0      	nop			; (mov r8, r8)
   1562a:	687b      	ldr	r3, [r7, #4]
   1562c:	0018      	movs	r0, r3
   1562e:	4b09      	ldr	r3, [pc, #36]	; (15654 <spi_enable+0x4c>)
   15630:	4798      	blx	r3
   15632:	1e03      	subs	r3, r0, #0
   15634:	d1f9      	bne.n	1562a <spi_enable+0x22>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
   15636:	68fb      	ldr	r3, [r7, #12]
   15638:	681b      	ldr	r3, [r3, #0]
   1563a:	2202      	movs	r2, #2
   1563c:	431a      	orrs	r2, r3
   1563e:	68fb      	ldr	r3, [r7, #12]
   15640:	601a      	str	r2, [r3, #0]
}
   15642:	46c0      	nop			; (mov r8, r8)
   15644:	46bd      	mov	sp, r7
   15646:	b004      	add	sp, #16
   15648:	bd80      	pop	{r7, pc}
   1564a:	46c0      	nop			; (mov r8, r8)
   1564c:	00012639 	.word	0x00012639
   15650:	00015539 	.word	0x00015539
   15654:	00015565 	.word	0x00015565

00015658 <at25dfx_chip_init>:
 */
static inline enum status_code at25dfx_chip_init(
		struct at25dfx_chip_module *const module,
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
   15658:	b580      	push	{r7, lr}
   1565a:	b086      	sub	sp, #24
   1565c:	af00      	add	r7, sp, #0
   1565e:	60f8      	str	r0, [r7, #12]
   15660:	60b9      	str	r1, [r7, #8]
   15662:	607a      	str	r2, [r7, #4]
	struct port_config port_config;

	module->type = config->type;
   15664:	687b      	ldr	r3, [r7, #4]
   15666:	781a      	ldrb	r2, [r3, #0]
   15668:	68fb      	ldr	r3, [r7, #12]
   1566a:	711a      	strb	r2, [r3, #4]
	module->cs_pin = config->cs_pin;
   1566c:	687b      	ldr	r3, [r7, #4]
   1566e:	785a      	ldrb	r2, [r3, #1]
   15670:	68fb      	ldr	r3, [r7, #12]
   15672:	715a      	strb	r2, [r3, #5]
	module->spi = spi_module;
   15674:	68fb      	ldr	r3, [r7, #12]
   15676:	68ba      	ldr	r2, [r7, #8]
   15678:	601a      	str	r2, [r3, #0]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
   1567a:	2314      	movs	r3, #20
   1567c:	18fb      	adds	r3, r7, r3
   1567e:	0018      	movs	r0, r3
   15680:	4b0c      	ldr	r3, [pc, #48]	; (156b4 <at25dfx_chip_init+0x5c>)
   15682:	4798      	blx	r3
	port_config.direction = PORT_PIN_DIR_OUTPUT;
   15684:	2314      	movs	r3, #20
   15686:	18fb      	adds	r3, r7, r3
   15688:	2201      	movs	r2, #1
   1568a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(module->cs_pin, &port_config);
   1568c:	68fb      	ldr	r3, [r7, #12]
   1568e:	795b      	ldrb	r3, [r3, #5]
   15690:	2214      	movs	r2, #20
   15692:	18ba      	adds	r2, r7, r2
   15694:	0011      	movs	r1, r2
   15696:	0018      	movs	r0, r3
   15698:	4b07      	ldr	r3, [pc, #28]	; (156b8 <at25dfx_chip_init+0x60>)
   1569a:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
   1569c:	68fb      	ldr	r3, [r7, #12]
   1569e:	795b      	ldrb	r3, [r3, #5]
   156a0:	2101      	movs	r1, #1
   156a2:	0018      	movs	r0, r3
   156a4:	4b05      	ldr	r3, [pc, #20]	; (156bc <at25dfx_chip_init+0x64>)
   156a6:	4798      	blx	r3

	return STATUS_OK;
   156a8:	2300      	movs	r3, #0
}
   156aa:	0018      	movs	r0, r3
   156ac:	46bd      	mov	sp, r7
   156ae:	b006      	add	sp, #24
   156b0:	bd80      	pop	{r7, pc}
   156b2:	46c0      	nop			; (mov r8, r8)
   156b4:	00015469 	.word	0x00015469
   156b8:	00011f8d 	.word	0x00011f8d
   156bc:	000154d1 	.word	0x000154d1

000156c0 <nvm_get_config_defaults>:
{
   156c0:	b580      	push	{r7, lr}
   156c2:	b082      	sub	sp, #8
   156c4:	af00      	add	r7, sp, #0
   156c6:	6078      	str	r0, [r7, #4]
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
   156c8:	687b      	ldr	r3, [r7, #4]
   156ca:	2200      	movs	r2, #0
   156cc:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
   156ce:	687b      	ldr	r3, [r7, #4]
   156d0:	2201      	movs	r2, #1
   156d2:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
   156d4:	4b08      	ldr	r3, [pc, #32]	; (156f8 <nvm_get_config_defaults+0x38>)
   156d6:	685b      	ldr	r3, [r3, #4]
   156d8:	06db      	lsls	r3, r3, #27
   156da:	0f1b      	lsrs	r3, r3, #28
   156dc:	b2db      	uxtb	r3, r3
   156de:	001a      	movs	r2, r3
   156e0:	687b      	ldr	r3, [r7, #4]
   156e2:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
   156e4:	687b      	ldr	r3, [r7, #4]
   156e6:	2200      	movs	r2, #0
   156e8:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
   156ea:	687b      	ldr	r3, [r7, #4]
   156ec:	2200      	movs	r2, #0
   156ee:	711a      	strb	r2, [r3, #4]
}
   156f0:	46c0      	nop			; (mov r8, r8)
   156f2:	46bd      	mov	sp, r7
   156f4:	b002      	add	sp, #8
   156f6:	bd80      	pop	{r7, pc}
   156f8:	41004000 	.word	0x41004000

000156fc <usart_is_syncing>:
{
   156fc:	b580      	push	{r7, lr}
   156fe:	b084      	sub	sp, #16
   15700:	af00      	add	r7, sp, #0
   15702:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
   15704:	687b      	ldr	r3, [r7, #4]
   15706:	681b      	ldr	r3, [r3, #0]
   15708:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
   1570a:	68fb      	ldr	r3, [r7, #12]
   1570c:	69db      	ldr	r3, [r3, #28]
   1570e:	1e5a      	subs	r2, r3, #1
   15710:	4193      	sbcs	r3, r2
   15712:	b2db      	uxtb	r3, r3
}
   15714:	0018      	movs	r0, r3
   15716:	46bd      	mov	sp, r7
   15718:	b004      	add	sp, #16
   1571a:	bd80      	pop	{r7, pc}

0001571c <_usart_wait_for_sync>:
{
   1571c:	b580      	push	{r7, lr}
   1571e:	b082      	sub	sp, #8
   15720:	af00      	add	r7, sp, #0
   15722:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
   15724:	46c0      	nop			; (mov r8, r8)
   15726:	687b      	ldr	r3, [r7, #4]
   15728:	0018      	movs	r0, r3
   1572a:	4b04      	ldr	r3, [pc, #16]	; (1573c <_usart_wait_for_sync+0x20>)
   1572c:	4798      	blx	r3
   1572e:	1e03      	subs	r3, r0, #0
   15730:	d1f9      	bne.n	15726 <_usart_wait_for_sync+0xa>
}
   15732:	46c0      	nop			; (mov r8, r8)
   15734:	46bd      	mov	sp, r7
   15736:	b002      	add	sp, #8
   15738:	bd80      	pop	{r7, pc}
   1573a:	46c0      	nop			; (mov r8, r8)
   1573c:	000156fd 	.word	0x000156fd

00015740 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
   15740:	b580      	push	{r7, lr}
   15742:	b082      	sub	sp, #8
   15744:	af00      	add	r7, sp, #0
   15746:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
   15748:	687b      	ldr	r3, [r7, #4]
   1574a:	2280      	movs	r2, #128	; 0x80
   1574c:	05d2      	lsls	r2, r2, #23
   1574e:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
   15750:	687b      	ldr	r3, [r7, #4]
   15752:	2200      	movs	r2, #0
   15754:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
   15756:	687b      	ldr	r3, [r7, #4]
   15758:	22ff      	movs	r2, #255	; 0xff
   1575a:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
   1575c:	687b      	ldr	r3, [r7, #4]
   1575e:	2200      	movs	r2, #0
   15760:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
   15762:	687b      	ldr	r3, [r7, #4]
   15764:	2200      	movs	r2, #0
   15766:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
   15768:	687b      	ldr	r3, [r7, #4]
   1576a:	2296      	movs	r2, #150	; 0x96
   1576c:	0192      	lsls	r2, r2, #6
   1576e:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
   15770:	687b      	ldr	r3, [r7, #4]
   15772:	2224      	movs	r2, #36	; 0x24
   15774:	2101      	movs	r1, #1
   15776:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
   15778:	687b      	ldr	r3, [r7, #4]
   1577a:	2225      	movs	r2, #37	; 0x25
   1577c:	2101      	movs	r1, #1
   1577e:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
   15780:	687b      	ldr	r3, [r7, #4]
   15782:	2226      	movs	r2, #38	; 0x26
   15784:	2100      	movs	r1, #0
   15786:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
   15788:	687b      	ldr	r3, [r7, #4]
   1578a:	2227      	movs	r2, #39	; 0x27
   1578c:	2100      	movs	r1, #0
   1578e:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
   15790:	687b      	ldr	r3, [r7, #4]
   15792:	2200      	movs	r2, #0
   15794:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
   15796:	687b      	ldr	r3, [r7, #4]
   15798:	2288      	movs	r2, #136	; 0x88
   1579a:	0352      	lsls	r2, r2, #13
   1579c:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
   1579e:	687b      	ldr	r3, [r7, #4]
   157a0:	222c      	movs	r2, #44	; 0x2c
   157a2:	2100      	movs	r1, #0
   157a4:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
   157a6:	687b      	ldr	r3, [r7, #4]
   157a8:	222d      	movs	r2, #45	; 0x2d
   157aa:	2100      	movs	r1, #0
   157ac:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
   157ae:	687b      	ldr	r3, [r7, #4]
   157b0:	2200      	movs	r2, #0
   157b2:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
   157b4:	687b      	ldr	r3, [r7, #4]
   157b6:	2200      	movs	r2, #0
   157b8:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
   157ba:	687b      	ldr	r3, [r7, #4]
   157bc:	2200      	movs	r2, #0
   157be:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
   157c0:	687b      	ldr	r3, [r7, #4]
   157c2:	2200      	movs	r2, #0
   157c4:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
   157c6:	687b      	ldr	r3, [r7, #4]
   157c8:	2200      	movs	r2, #0
   157ca:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
   157cc:	687b      	ldr	r3, [r7, #4]
   157ce:	2200      	movs	r2, #0
   157d0:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
   157d2:	687b      	ldr	r3, [r7, #4]
   157d4:	2200      	movs	r2, #0
   157d6:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
   157d8:	687b      	ldr	r3, [r7, #4]
   157da:	2200      	movs	r2, #0
   157dc:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
   157de:	687b      	ldr	r3, [r7, #4]
   157e0:	2200      	movs	r2, #0
   157e2:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
   157e4:	687b      	ldr	r3, [r7, #4]
   157e6:	2200      	movs	r2, #0
   157e8:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
   157ea:	687b      	ldr	r3, [r7, #4]
   157ec:	2213      	movs	r2, #19
   157ee:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
   157f0:	687b      	ldr	r3, [r7, #4]
   157f2:	2200      	movs	r2, #0
   157f4:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
   157f6:	46c0      	nop			; (mov r8, r8)
   157f8:	46bd      	mov	sp, r7
   157fa:	b002      	add	sp, #8
   157fc:	bd80      	pop	{r7, pc}
	...

00015800 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
   15800:	b580      	push	{r7, lr}
   15802:	b084      	sub	sp, #16
   15804:	af00      	add	r7, sp, #0
   15806:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   15808:	687b      	ldr	r3, [r7, #4]
   1580a:	681b      	ldr	r3, [r3, #0]
   1580c:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   1580e:	687b      	ldr	r3, [r7, #4]
   15810:	681b      	ldr	r3, [r3, #0]
   15812:	0018      	movs	r0, r3
   15814:	4b09      	ldr	r3, [pc, #36]	; (1583c <usart_enable+0x3c>)
   15816:	4798      	blx	r3
   15818:	0003      	movs	r3, r0
   1581a:	0018      	movs	r0, r3
   1581c:	4b08      	ldr	r3, [pc, #32]	; (15840 <usart_enable+0x40>)
   1581e:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   15820:	687b      	ldr	r3, [r7, #4]
   15822:	0018      	movs	r0, r3
   15824:	4b07      	ldr	r3, [pc, #28]	; (15844 <usart_enable+0x44>)
   15826:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   15828:	68fb      	ldr	r3, [r7, #12]
   1582a:	681b      	ldr	r3, [r3, #0]
   1582c:	2202      	movs	r2, #2
   1582e:	431a      	orrs	r2, r3
   15830:	68fb      	ldr	r3, [r7, #12]
   15832:	601a      	str	r2, [r3, #0]
}
   15834:	46c0      	nop			; (mov r8, r8)
   15836:	46bd      	mov	sp, r7
   15838:	b004      	add	sp, #16
   1583a:	bd80      	pop	{r7, pc}
   1583c:	00012639 	.word	0x00012639
   15840:	00015539 	.word	0x00015539
   15844:	0001571d 	.word	0x0001571d

00015848 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
   15848:	b580      	push	{r7, lr}
   1584a:	b084      	sub	sp, #16
   1584c:	af00      	add	r7, sp, #0
   1584e:	60f8      	str	r0, [r7, #12]
   15850:	60b9      	str	r1, [r7, #8]
   15852:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
   15854:	687a      	ldr	r2, [r7, #4]
   15856:	68b9      	ldr	r1, [r7, #8]
   15858:	68fb      	ldr	r3, [r7, #12]
   1585a:	0018      	movs	r0, r3
   1585c:	4b05      	ldr	r3, [pc, #20]	; (15874 <usart_serial_init+0x2c>)
   1585e:	4798      	blx	r3
   15860:	1e03      	subs	r3, r0, #0
   15862:	d101      	bne.n	15868 <usart_serial_init+0x20>
		return true;
   15864:	2301      	movs	r3, #1
   15866:	e000      	b.n	1586a <usart_serial_init+0x22>
	}
	else {
		return false;
   15868:	2300      	movs	r3, #0
	}
}
   1586a:	0018      	movs	r0, r3
   1586c:	46bd      	mov	sp, r7
   1586e:	b004      	add	sp, #16
   15870:	bd80      	pop	{r7, pc}
   15872:	46c0      	nop			; (mov r8, r8)
   15874:	00013c11 	.word	0x00013c11

00015878 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
   15878:	b580      	push	{r7, lr}
   1587a:	b082      	sub	sp, #8
   1587c:	af00      	add	r7, sp, #0
   1587e:	6078      	str	r0, [r7, #4]
   15880:	000a      	movs	r2, r1
   15882:	1cfb      	adds	r3, r7, #3
   15884:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
   15886:	46c0      	nop			; (mov r8, r8)
   15888:	1cfb      	adds	r3, r7, #3
   1588a:	781b      	ldrb	r3, [r3, #0]
   1588c:	b29a      	uxth	r2, r3
   1588e:	687b      	ldr	r3, [r7, #4]
   15890:	0011      	movs	r1, r2
   15892:	0018      	movs	r0, r3
   15894:	4b04      	ldr	r3, [pc, #16]	; (158a8 <usart_serial_putchar+0x30>)
   15896:	4798      	blx	r3
   15898:	1e03      	subs	r3, r0, #0
   1589a:	d1f5      	bne.n	15888 <usart_serial_putchar+0x10>

	return STATUS_OK;
   1589c:	2300      	movs	r3, #0
}
   1589e:	0018      	movs	r0, r3
   158a0:	46bd      	mov	sp, r7
   158a2:	b002      	add	sp, #8
   158a4:	bd80      	pop	{r7, pc}
   158a6:	46c0      	nop			; (mov r8, r8)
   158a8:	00013e85 	.word	0x00013e85

000158ac <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
   158ac:	b580      	push	{r7, lr}
   158ae:	b084      	sub	sp, #16
   158b0:	af00      	add	r7, sp, #0
   158b2:	6078      	str	r0, [r7, #4]
   158b4:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
   158b6:	230e      	movs	r3, #14
   158b8:	18fb      	adds	r3, r7, r3
   158ba:	2200      	movs	r2, #0
   158bc:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
   158be:	46c0      	nop			; (mov r8, r8)
   158c0:	230e      	movs	r3, #14
   158c2:	18fa      	adds	r2, r7, r3
   158c4:	687b      	ldr	r3, [r7, #4]
   158c6:	0011      	movs	r1, r2
   158c8:	0018      	movs	r0, r3
   158ca:	4b07      	ldr	r3, [pc, #28]	; (158e8 <usart_serial_getchar+0x3c>)
   158cc:	4798      	blx	r3
   158ce:	1e03      	subs	r3, r0, #0
   158d0:	d1f6      	bne.n	158c0 <usart_serial_getchar+0x14>

	*c = temp;
   158d2:	230e      	movs	r3, #14
   158d4:	18fb      	adds	r3, r7, r3
   158d6:	881b      	ldrh	r3, [r3, #0]
   158d8:	b2da      	uxtb	r2, r3
   158da:	683b      	ldr	r3, [r7, #0]
   158dc:	701a      	strb	r2, [r3, #0]
}
   158de:	46c0      	nop			; (mov r8, r8)
   158e0:	46bd      	mov	sp, r7
   158e2:	b004      	add	sp, #16
   158e4:	bd80      	pop	{r7, pc}
   158e6:	46c0      	nop			; (mov r8, r8)
   158e8:	00013ee9 	.word	0x00013ee9

000158ec <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
   158ec:	b580      	push	{r7, lr}
   158ee:	b084      	sub	sp, #16
   158f0:	af00      	add	r7, sp, #0
   158f2:	60f8      	str	r0, [r7, #12]
   158f4:	60b9      	str	r1, [r7, #8]
   158f6:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
   158f8:	4b10      	ldr	r3, [pc, #64]	; (1593c <stdio_serial_init+0x50>)
   158fa:	68fa      	ldr	r2, [r7, #12]
   158fc:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   158fe:	4b10      	ldr	r3, [pc, #64]	; (15940 <stdio_serial_init+0x54>)
   15900:	4a10      	ldr	r2, [pc, #64]	; (15944 <stdio_serial_init+0x58>)
   15902:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   15904:	4b10      	ldr	r3, [pc, #64]	; (15948 <stdio_serial_init+0x5c>)
   15906:	4a11      	ldr	r2, [pc, #68]	; (1594c <stdio_serial_init+0x60>)
   15908:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
   1590a:	687a      	ldr	r2, [r7, #4]
   1590c:	68b9      	ldr	r1, [r7, #8]
   1590e:	68fb      	ldr	r3, [r7, #12]
   15910:	0018      	movs	r0, r3
   15912:	4b0f      	ldr	r3, [pc, #60]	; (15950 <stdio_serial_init+0x64>)
   15914:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   15916:	4b0f      	ldr	r3, [pc, #60]	; (15954 <stdio_serial_init+0x68>)
   15918:	681b      	ldr	r3, [r3, #0]
   1591a:	689b      	ldr	r3, [r3, #8]
   1591c:	2100      	movs	r1, #0
   1591e:	0018      	movs	r0, r3
   15920:	4b0d      	ldr	r3, [pc, #52]	; (15958 <stdio_serial_init+0x6c>)
   15922:	4798      	blx	r3
	setbuf(stdin, NULL);
   15924:	4b0b      	ldr	r3, [pc, #44]	; (15954 <stdio_serial_init+0x68>)
   15926:	681b      	ldr	r3, [r3, #0]
   15928:	685b      	ldr	r3, [r3, #4]
   1592a:	2100      	movs	r1, #0
   1592c:	0018      	movs	r0, r3
   1592e:	4b0a      	ldr	r3, [pc, #40]	; (15958 <stdio_serial_init+0x6c>)
   15930:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
   15932:	46c0      	nop			; (mov r8, r8)
   15934:	46bd      	mov	sp, r7
   15936:	b004      	add	sp, #16
   15938:	bd80      	pop	{r7, pc}
   1593a:	46c0      	nop			; (mov r8, r8)
   1593c:	20000540 	.word	0x20000540
   15940:	2000053c 	.word	0x2000053c
   15944:	00015879 	.word	0x00015879
   15948:	20000538 	.word	0x20000538
   1594c:	000158ad 	.word	0x000158ad
   15950:	00015849 	.word	0x00015849
   15954:	20000018 	.word	0x20000018
   15958:	00016c9d 	.word	0x00016c9d

0001595c <configure_console>:
// begin source code



static void configure_console(void)
{
   1595c:	b580      	push	{r7, lr}
   1595e:	b090      	sub	sp, #64	; 0x40
   15960:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;
	usart_get_config_defaults(&usart_conf);
   15962:	003b      	movs	r3, r7
   15964:	0018      	movs	r0, r3
   15966:	4b13      	ldr	r3, [pc, #76]	; (159b4 <configure_console+0x58>)
   15968:	4798      	blx	r3
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
   1596a:	003b      	movs	r3, r7
   1596c:	22c4      	movs	r2, #196	; 0xc4
   1596e:	0392      	lsls	r2, r2, #14
   15970:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
   15972:	003b      	movs	r3, r7
   15974:	2201      	movs	r2, #1
   15976:	4252      	negs	r2, r2
   15978:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
   1597a:	003b      	movs	r3, r7
   1597c:	2201      	movs	r2, #1
   1597e:	4252      	negs	r2, r2
   15980:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
   15982:	003b      	movs	r3, r7
   15984:	4a0c      	ldr	r2, [pc, #48]	; (159b8 <configure_console+0x5c>)
   15986:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
   15988:	003b      	movs	r3, r7
   1598a:	4a0c      	ldr	r2, [pc, #48]	; (159bc <configure_console+0x60>)
   1598c:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
   1598e:	003b      	movs	r3, r7
   15990:	22e1      	movs	r2, #225	; 0xe1
   15992:	0252      	lsls	r2, r2, #9
   15994:	621a      	str	r2, [r3, #32]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);
   15996:	003a      	movs	r2, r7
   15998:	4909      	ldr	r1, [pc, #36]	; (159c0 <configure_console+0x64>)
   1599a:	4b0a      	ldr	r3, [pc, #40]	; (159c4 <configure_console+0x68>)
   1599c:	0018      	movs	r0, r3
   1599e:	4b0a      	ldr	r3, [pc, #40]	; (159c8 <configure_console+0x6c>)
   159a0:	4798      	blx	r3
	usart_enable(&usart_instance);
   159a2:	4b08      	ldr	r3, [pc, #32]	; (159c4 <configure_console+0x68>)
   159a4:	0018      	movs	r0, r3
   159a6:	4b09      	ldr	r3, [pc, #36]	; (159cc <configure_console+0x70>)
   159a8:	4798      	blx	r3
}
   159aa:	46c0      	nop			; (mov r8, r8)
   159ac:	46bd      	mov	sp, r7
   159ae:	b010      	add	sp, #64	; 0x40
   159b0:	bd80      	pop	{r7, pc}
   159b2:	46c0      	nop			; (mov r8, r8)
   159b4:	00015741 	.word	0x00015741
   159b8:	002a0003 	.word	0x002a0003
   159bc:	002b0003 	.word	0x002b0003
   159c0:	42001800 	.word	0x42001800
   159c4:	20000544 	.word	0x20000544
   159c8:	000158ed 	.word	0x000158ed
   159cc:	00015801 	.word	0x00015801

000159d0 <configure_nvm>:


static void configure_nvm()
{
   159d0:	b580      	push	{r7, lr}
   159d2:	b082      	sub	sp, #8
   159d4:	af00      	add	r7, sp, #0
	struct nvm_config config;
	nvm_get_config_defaults(&config);
   159d6:	003b      	movs	r3, r7
   159d8:	0018      	movs	r0, r3
   159da:	4b06      	ldr	r3, [pc, #24]	; (159f4 <configure_nvm+0x24>)
   159dc:	4798      	blx	r3
	config.manual_page_write = false;
   159de:	003b      	movs	r3, r7
   159e0:	2200      	movs	r2, #0
   159e2:	705a      	strb	r2, [r3, #1]
	nvm_set_config(&config);
   159e4:	003b      	movs	r3, r7
   159e6:	0018      	movs	r0, r3
   159e8:	4b03      	ldr	r3, [pc, #12]	; (159f8 <configure_nvm+0x28>)
   159ea:	4798      	blx	r3
}
   159ec:	46c0      	nop			; (mov r8, r8)
   159ee:	46bd      	mov	sp, r7
   159f0:	b002      	add	sp, #8
   159f2:	bd80      	pop	{r7, pc}
   159f4:	000156c1 	.word	0x000156c1
   159f8:	00011a85 	.word	0x00011a85

000159fc <getFWStat>:

static Firmware_Status_t getFWStat()
{
   159fc:	b590      	push	{r4, r7, lr}
   159fe:	b097      	sub	sp, #92	; 0x5c
   15a00:	af00      	add	r7, sp, #0
   15a02:	6078      	str	r0, [r7, #4]
	status_code_genare_t error_code;
	uint8_t read_buffer[NVMCTRL_PAGE_SIZE]={0};
   15a04:	2314      	movs	r3, #20
   15a06:	18fb      	adds	r3, r7, r3
   15a08:	0018      	movs	r0, r3
   15a0a:	2340      	movs	r3, #64	; 0x40
   15a0c:	001a      	movs	r2, r3
   15a0e:	2100      	movs	r1, #0
   15a10:	4b27      	ldr	r3, [pc, #156]	; (15ab0 <getFWStat+0xb4>)
   15a12:	4798      	blx	r3
	do
	{
		error_code = nvm_read_buffer(FW_STAT_ADDRESS, read_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   15a14:	2357      	movs	r3, #87	; 0x57
   15a16:	18fc      	adds	r4, r7, r3
   15a18:	2314      	movs	r3, #20
   15a1a:	18f9      	adds	r1, r7, r3
   15a1c:	23fe      	movs	r3, #254	; 0xfe
   15a1e:	01db      	lsls	r3, r3, #7
   15a20:	2240      	movs	r2, #64	; 0x40
   15a22:	0018      	movs	r0, r3
   15a24:	4b23      	ldr	r3, [pc, #140]	; (15ab4 <getFWStat+0xb8>)
   15a26:	4798      	blx	r3
   15a28:	0003      	movs	r3, r0
   15a2a:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15a2c:	2357      	movs	r3, #87	; 0x57
   15a2e:	18fb      	adds	r3, r7, r3
   15a30:	781b      	ldrb	r3, [r3, #0]
   15a32:	2b05      	cmp	r3, #5
   15a34:	d0ee      	beq.n	15a14 <getFWStat+0x18>
	Firmware_Status_t thisFW;
	thisFW.signature[0]			= read_buffer[0];
   15a36:	2314      	movs	r3, #20
   15a38:	18fb      	adds	r3, r7, r3
   15a3a:	781a      	ldrb	r2, [r3, #0]
   15a3c:	230c      	movs	r3, #12
   15a3e:	18fb      	adds	r3, r7, r3
   15a40:	701a      	strb	r2, [r3, #0]
	thisFW.signature[1]			= read_buffer[1];
   15a42:	2314      	movs	r3, #20
   15a44:	18fb      	adds	r3, r7, r3
   15a46:	785a      	ldrb	r2, [r3, #1]
   15a48:	230c      	movs	r3, #12
   15a4a:	18fb      	adds	r3, r7, r3
   15a4c:	705a      	strb	r2, [r3, #1]
	thisFW.signature[2]			= read_buffer[2];
   15a4e:	2314      	movs	r3, #20
   15a50:	18fb      	adds	r3, r7, r3
   15a52:	789a      	ldrb	r2, [r3, #2]
   15a54:	230c      	movs	r3, #12
   15a56:	18fb      	adds	r3, r7, r3
   15a58:	709a      	strb	r2, [r3, #2]
	thisFW.signature[3]			= read_buffer[3];
   15a5a:	2314      	movs	r3, #20
   15a5c:	18fb      	adds	r3, r7, r3
   15a5e:	78da      	ldrb	r2, [r3, #3]
   15a60:	230c      	movs	r3, #12
   15a62:	18fb      	adds	r3, r7, r3
   15a64:	70da      	strb	r2, [r3, #3]
	thisFW.executing_image		= read_buffer[4];
   15a66:	2314      	movs	r3, #20
   15a68:	18fb      	adds	r3, r7, r3
   15a6a:	791a      	ldrb	r2, [r3, #4]
   15a6c:	230c      	movs	r3, #12
   15a6e:	18fb      	adds	r3, r7, r3
   15a70:	711a      	strb	r2, [r3, #4]
	thisFW.downloaded_image		= read_buffer[5];
   15a72:	2314      	movs	r3, #20
   15a74:	18fb      	adds	r3, r7, r3
   15a76:	795a      	ldrb	r2, [r3, #5]
   15a78:	230c      	movs	r3, #12
   15a7a:	18fb      	adds	r3, r7, r3
   15a7c:	715a      	strb	r2, [r3, #5]
	thisFW.writenew_image		= read_buffer[6];
   15a7e:	2314      	movs	r3, #20
   15a80:	18fb      	adds	r3, r7, r3
   15a82:	799a      	ldrb	r2, [r3, #6]
   15a84:	230c      	movs	r3, #12
   15a86:	18fb      	adds	r3, r7, r3
   15a88:	719a      	strb	r2, [r3, #6]
	thisFW.reset_count			= read_buffer[7];
   15a8a:	2314      	movs	r3, #20
   15a8c:	18fb      	adds	r3, r7, r3
   15a8e:	79da      	ldrb	r2, [r3, #7]
   15a90:	230c      	movs	r3, #12
   15a92:	18fb      	adds	r3, r7, r3
   15a94:	71da      	strb	r2, [r3, #7]
	return thisFW;
   15a96:	687a      	ldr	r2, [r7, #4]
   15a98:	230c      	movs	r3, #12
   15a9a:	18fb      	adds	r3, r7, r3
   15a9c:	0010      	movs	r0, r2
   15a9e:	0019      	movs	r1, r3
   15aa0:	2308      	movs	r3, #8
   15aa2:	001a      	movs	r2, r3
   15aa4:	4b04      	ldr	r3, [pc, #16]	; (15ab8 <getFWStat+0xbc>)
   15aa6:	4798      	blx	r3
	//return *(Firmware_Status_t*)FW_STAT_ADDRESS;	// return the firmware status
}
   15aa8:	6878      	ldr	r0, [r7, #4]
   15aaa:	46bd      	mov	sp, r7
   15aac:	b017      	add	sp, #92	; 0x5c
   15aae:	bd90      	pop	{r4, r7, pc}
   15ab0:	000169e7 	.word	0x000169e7
   15ab4:	00011dc1 	.word	0x00011dc1
   15ab8:	000169b1 	.word	0x000169b1

00015abc <writeFWStat>:

static void writeFWStat(Firmware_Status_t thisFW)
{
   15abc:	b590      	push	{r4, r7, lr}
   15abe:	b0a5      	sub	sp, #148	; 0x94
   15ac0:	af00      	add	r7, sp, #0
   15ac2:	003b      	movs	r3, r7
   15ac4:	6018      	str	r0, [r3, #0]
   15ac6:	6059      	str	r1, [r3, #4]
	uint8_t page_buffer[NVMCTRL_PAGE_SIZE]={0};
   15ac8:	234c      	movs	r3, #76	; 0x4c
   15aca:	18fb      	adds	r3, r7, r3
   15acc:	0018      	movs	r0, r3
   15ace:	2340      	movs	r3, #64	; 0x40
   15ad0:	001a      	movs	r2, r3
   15ad2:	2100      	movs	r1, #0
   15ad4:	4b30      	ldr	r3, [pc, #192]	; (15b98 <writeFWStat+0xdc>)
   15ad6:	4798      	blx	r3
	page_buffer[0] = thisFW.signature[0];
   15ad8:	003b      	movs	r3, r7
   15ada:	781a      	ldrb	r2, [r3, #0]
   15adc:	234c      	movs	r3, #76	; 0x4c
   15ade:	18fb      	adds	r3, r7, r3
   15ae0:	701a      	strb	r2, [r3, #0]
	page_buffer[1] = thisFW.signature[1];
   15ae2:	003b      	movs	r3, r7
   15ae4:	785a      	ldrb	r2, [r3, #1]
   15ae6:	234c      	movs	r3, #76	; 0x4c
   15ae8:	18fb      	adds	r3, r7, r3
   15aea:	705a      	strb	r2, [r3, #1]
	page_buffer[2] = thisFW.signature[2];
   15aec:	003b      	movs	r3, r7
   15aee:	789a      	ldrb	r2, [r3, #2]
   15af0:	234c      	movs	r3, #76	; 0x4c
   15af2:	18fb      	adds	r3, r7, r3
   15af4:	709a      	strb	r2, [r3, #2]
	page_buffer[3] = thisFW.signature[3];
   15af6:	003b      	movs	r3, r7
   15af8:	78da      	ldrb	r2, [r3, #3]
   15afa:	234c      	movs	r3, #76	; 0x4c
   15afc:	18fb      	adds	r3, r7, r3
   15afe:	70da      	strb	r2, [r3, #3]
	page_buffer[4] = thisFW.executing_image;
   15b00:	003b      	movs	r3, r7
   15b02:	791a      	ldrb	r2, [r3, #4]
   15b04:	234c      	movs	r3, #76	; 0x4c
   15b06:	18fb      	adds	r3, r7, r3
   15b08:	711a      	strb	r2, [r3, #4]
	page_buffer[5] = thisFW.downloaded_image;
   15b0a:	003b      	movs	r3, r7
   15b0c:	795a      	ldrb	r2, [r3, #5]
   15b0e:	234c      	movs	r3, #76	; 0x4c
   15b10:	18fb      	adds	r3, r7, r3
   15b12:	715a      	strb	r2, [r3, #5]
	page_buffer[6] = thisFW.writenew_image;
   15b14:	003b      	movs	r3, r7
   15b16:	799a      	ldrb	r2, [r3, #6]
   15b18:	234c      	movs	r3, #76	; 0x4c
   15b1a:	18fb      	adds	r3, r7, r3
   15b1c:	719a      	strb	r2, [r3, #6]
	
	status_code_genare_t error_code;
	do
	{
		error_code = nvm_erase_row(FW_STAT_ADDRESS);			// Erase FW stat row
   15b1e:	238f      	movs	r3, #143	; 0x8f
   15b20:	18fc      	adds	r4, r7, r3
   15b22:	23fe      	movs	r3, #254	; 0xfe
   15b24:	01db      	lsls	r3, r3, #7
   15b26:	0018      	movs	r0, r3
   15b28:	4b1c      	ldr	r3, [pc, #112]	; (15b9c <writeFWStat+0xe0>)
   15b2a:	4798      	blx	r3
   15b2c:	0003      	movs	r3, r0
   15b2e:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15b30:	238f      	movs	r3, #143	; 0x8f
   15b32:	18fb      	adds	r3, r7, r3
   15b34:	781b      	ldrb	r3, [r3, #0]
   15b36:	2b05      	cmp	r3, #5
   15b38:	d0f1      	beq.n	15b1e <writeFWStat+0x62>
	
	do
	{
		error_code = nvm_write_buffer(FW_STAT_ADDRESS, page_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   15b3a:	238f      	movs	r3, #143	; 0x8f
   15b3c:	18fc      	adds	r4, r7, r3
   15b3e:	234c      	movs	r3, #76	; 0x4c
   15b40:	18f9      	adds	r1, r7, r3
   15b42:	23fe      	movs	r3, #254	; 0xfe
   15b44:	01db      	lsls	r3, r3, #7
   15b46:	2240      	movs	r2, #64	; 0x40
   15b48:	0018      	movs	r0, r3
   15b4a:	4b15      	ldr	r3, [pc, #84]	; (15ba0 <writeFWStat+0xe4>)
   15b4c:	4798      	blx	r3
   15b4e:	0003      	movs	r3, r0
   15b50:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15b52:	238f      	movs	r3, #143	; 0x8f
   15b54:	18fb      	adds	r3, r7, r3
   15b56:	781b      	ldrb	r3, [r3, #0]
   15b58:	2b05      	cmp	r3, #5
   15b5a:	d0ee      	beq.n	15b3a <writeFWStat+0x7e>
	
	/* test - read back NVM ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
	uint8_t read_buffer[NVMCTRL_PAGE_SIZE]={0};
   15b5c:	230c      	movs	r3, #12
   15b5e:	18fb      	adds	r3, r7, r3
   15b60:	0018      	movs	r0, r3
   15b62:	2340      	movs	r3, #64	; 0x40
   15b64:	001a      	movs	r2, r3
   15b66:	2100      	movs	r1, #0
   15b68:	4b0b      	ldr	r3, [pc, #44]	; (15b98 <writeFWStat+0xdc>)
   15b6a:	4798      	blx	r3
	do
	{
		error_code = nvm_read_buffer(FW_STAT_ADDRESS, read_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   15b6c:	238f      	movs	r3, #143	; 0x8f
   15b6e:	18fc      	adds	r4, r7, r3
   15b70:	230c      	movs	r3, #12
   15b72:	18f9      	adds	r1, r7, r3
   15b74:	23fe      	movs	r3, #254	; 0xfe
   15b76:	01db      	lsls	r3, r3, #7
   15b78:	2240      	movs	r2, #64	; 0x40
   15b7a:	0018      	movs	r0, r3
   15b7c:	4b09      	ldr	r3, [pc, #36]	; (15ba4 <writeFWStat+0xe8>)
   15b7e:	4798      	blx	r3
   15b80:	0003      	movs	r3, r0
   15b82:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15b84:	238f      	movs	r3, #143	; 0x8f
   15b86:	18fb      	adds	r3, r7, r3
   15b88:	781b      	ldrb	r3, [r3, #0]
   15b8a:	2b05      	cmp	r3, #5
   15b8c:	d0ee      	beq.n	15b6c <writeFWStat+0xb0>
}
   15b8e:	46c0      	nop			; (mov r8, r8)
   15b90:	46bd      	mov	sp, r7
   15b92:	b025      	add	sp, #148	; 0x94
   15b94:	bd90      	pop	{r4, r7, pc}
   15b96:	46c0      	nop			; (mov r8, r8)
   15b98:	000169e7 	.word	0x000169e7
   15b9c:	00011ebd 	.word	0x00011ebd
   15ba0:	00011c75 	.word	0x00011c75
   15ba4:	00011dc1 	.word	0x00011dc1

00015ba8 <configure_port_pins>:
void configure_port_pins(void)
{
   15ba8:	b580      	push	{r7, lr}
   15baa:	b082      	sub	sp, #8
   15bac:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
   15bae:	1d3b      	adds	r3, r7, #4
   15bb0:	0018      	movs	r0, r3
   15bb2:	4b0b      	ldr	r3, [pc, #44]	; (15be0 <configure_port_pins+0x38>)
   15bb4:	4798      	blx	r3
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   15bb6:	1d3b      	adds	r3, r7, #4
   15bb8:	2201      	movs	r2, #1
   15bba:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &config_port_pin);
   15bbc:	1d3b      	adds	r3, r7, #4
   15bbe:	0019      	movs	r1, r3
   15bc0:	2017      	movs	r0, #23
   15bc2:	4b08      	ldr	r3, [pc, #32]	; (15be4 <configure_port_pins+0x3c>)
   15bc4:	4798      	blx	r3
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   15bc6:	1d3b      	adds	r3, r7, #4
   15bc8:	2200      	movs	r2, #0
   15bca:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(B1, &config_port_pin);
   15bcc:	1d3b      	adds	r3, r7, #4
   15bce:	0019      	movs	r1, r3
   15bd0:	2037      	movs	r0, #55	; 0x37
   15bd2:	4b04      	ldr	r3, [pc, #16]	; (15be4 <configure_port_pins+0x3c>)
   15bd4:	4798      	blx	r3
}
   15bd6:	46c0      	nop			; (mov r8, r8)
   15bd8:	46bd      	mov	sp, r7
   15bda:	b002      	add	sp, #8
   15bdc:	bd80      	pop	{r7, pc}
   15bde:	46c0      	nop			; (mov r8, r8)
   15be0:	00015469 	.word	0x00015469
   15be4:	00011f8d 	.word	0x00011f8d

00015be8 <configure_spi_flash>:

static void configure_spi_flash()
{
   15be8:	b580      	push	{r7, lr}
   15bea:	b090      	sub	sp, #64	; 0x40
   15bec:	af00      	add	r7, sp, #0
	struct at25dfx_chip_config at25dfx_chip_config;
	struct spi_config at25dfx_spi_config;
	spi_get_config_defaults(&at25dfx_spi_config);
   15bee:	1d3b      	adds	r3, r7, #4
   15bf0:	0018      	movs	r0, r3
   15bf2:	4b19      	ldr	r3, [pc, #100]	; (15c58 <configure_spi_flash+0x70>)
   15bf4:	4798      	blx	r3
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
   15bf6:	1d3b      	adds	r3, r7, #4
   15bf8:	4a18      	ldr	r2, [pc, #96]	; (15c5c <configure_spi_flash+0x74>)
   15bfa:	619a      	str	r2, [r3, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
   15bfc:	1d3b      	adds	r3, r7, #4
   15bfe:	2280      	movs	r2, #128	; 0x80
   15c00:	0252      	lsls	r2, r2, #9
   15c02:	60da      	str	r2, [r3, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
   15c04:	1d3b      	adds	r3, r7, #4
   15c06:	4a16      	ldr	r2, [pc, #88]	; (15c60 <configure_spi_flash+0x78>)
   15c08:	629a      	str	r2, [r3, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
   15c0a:	1d3b      	adds	r3, r7, #4
   15c0c:	2201      	movs	r2, #1
   15c0e:	4252      	negs	r2, r2
   15c10:	62da      	str	r2, [r3, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
   15c12:	1d3b      	adds	r3, r7, #4
   15c14:	4a13      	ldr	r2, [pc, #76]	; (15c64 <configure_spi_flash+0x7c>)
   15c16:	631a      	str	r2, [r3, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
   15c18:	1d3b      	adds	r3, r7, #4
   15c1a:	4a13      	ldr	r2, [pc, #76]	; (15c68 <configure_spi_flash+0x80>)
   15c1c:	635a      	str	r2, [r3, #52]	; 0x34
	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
   15c1e:	1d3a      	adds	r2, r7, #4
   15c20:	4912      	ldr	r1, [pc, #72]	; (15c6c <configure_spi_flash+0x84>)
   15c22:	4b13      	ldr	r3, [pc, #76]	; (15c70 <configure_spi_flash+0x88>)
   15c24:	0018      	movs	r0, r3
   15c26:	4b13      	ldr	r3, [pc, #76]	; (15c74 <configure_spi_flash+0x8c>)
   15c28:	4798      	blx	r3
	spi_enable(&at25dfx_spi);
   15c2a:	4b11      	ldr	r3, [pc, #68]	; (15c70 <configure_spi_flash+0x88>)
   15c2c:	0018      	movs	r0, r3
   15c2e:	4b12      	ldr	r3, [pc, #72]	; (15c78 <configure_spi_flash+0x90>)
   15c30:	4798      	blx	r3
	
	at25dfx_chip_config.type = AT25DFX_MEM_TYPE;
   15c32:	233c      	movs	r3, #60	; 0x3c
   15c34:	18fb      	adds	r3, r7, r3
   15c36:	2204      	movs	r2, #4
   15c38:	701a      	strb	r2, [r3, #0]
	at25dfx_chip_config.cs_pin = AT25DFX_CS;
   15c3a:	233c      	movs	r3, #60	; 0x3c
   15c3c:	18fb      	adds	r3, r7, r3
   15c3e:	2207      	movs	r2, #7
   15c40:	705a      	strb	r2, [r3, #1]
	at25dfx_chip_init(&at25dfx_chip, &at25dfx_spi, &at25dfx_chip_config);
   15c42:	233c      	movs	r3, #60	; 0x3c
   15c44:	18fa      	adds	r2, r7, r3
   15c46:	490a      	ldr	r1, [pc, #40]	; (15c70 <configure_spi_flash+0x88>)
   15c48:	4b0c      	ldr	r3, [pc, #48]	; (15c7c <configure_spi_flash+0x94>)
   15c4a:	0018      	movs	r0, r3
   15c4c:	4b0c      	ldr	r3, [pc, #48]	; (15c80 <configure_spi_flash+0x98>)
   15c4e:	4798      	blx	r3
}
   15c50:	46c0      	nop			; (mov r8, r8)
   15c52:	46bd      	mov	sp, r7
   15c54:	b010      	add	sp, #64	; 0x40
   15c56:	bd80      	pop	{r7, pc}
   15c58:	00015585 	.word	0x00015585
   15c5c:	0001d4c0 	.word	0x0001d4c0
   15c60:	00100002 	.word	0x00100002
   15c64:	00120002 	.word	0x00120002
   15c68:	00130002 	.word	0x00130002
   15c6c:	42000c00 	.word	0x42000c00
   15c70:	20000ec0 	.word	0x20000ec0
   15c74:	00012c5d 	.word	0x00012c5d
   15c78:	00015609 	.word	0x00015609
   15c7c:	20000d78 	.word	0x20000d78
   15c80:	00015659 	.word	0x00015659

00015c84 <configure_timer>:

//Http downloader source code

static void configure_timer(void)
{
   15c84:	b580      	push	{r7, lr}
   15c86:	b082      	sub	sp, #8
   15c88:	af00      	add	r7, sp, #0
	struct sw_timer_config swt_conf;
	sw_timer_get_config_defaults(&swt_conf);
   15c8a:	1d3b      	adds	r3, r7, #4
   15c8c:	0018      	movs	r0, r3
   15c8e:	4b08      	ldr	r3, [pc, #32]	; (15cb0 <configure_timer+0x2c>)
   15c90:	4798      	blx	r3

	sw_timer_init(&swt_module_inst, &swt_conf);
   15c92:	1d3a      	adds	r2, r7, #4
   15c94:	4b07      	ldr	r3, [pc, #28]	; (15cb4 <configure_timer+0x30>)
   15c96:	0011      	movs	r1, r2
   15c98:	0018      	movs	r0, r3
   15c9a:	4b07      	ldr	r3, [pc, #28]	; (15cb8 <configure_timer+0x34>)
   15c9c:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
   15c9e:	4b05      	ldr	r3, [pc, #20]	; (15cb4 <configure_timer+0x30>)
   15ca0:	0018      	movs	r0, r3
   15ca2:	4b06      	ldr	r3, [pc, #24]	; (15cbc <configure_timer+0x38>)
   15ca4:	4798      	blx	r3
}
   15ca6:	46c0      	nop			; (mov r8, r8)
   15ca8:	46bd      	mov	sp, r7
   15caa:	b002      	add	sp, #8
   15cac:	bd80      	pop	{r7, pc}
   15cae:	46c0      	nop			; (mov r8, r8)
   15cb0:	0001071d 	.word	0x0001071d
   15cb4:	20000d80 	.word	0x20000d80
   15cb8:	00010741 	.word	0x00010741
   15cbc:	0001082d 	.word	0x0001082d

00015cc0 <init_state>:

static void init_state(void)
{
   15cc0:	b580      	push	{r7, lr}
   15cc2:	af00      	add	r7, sp, #0
	down_state = NOT_READY;
   15cc4:	4b02      	ldr	r3, [pc, #8]	; (15cd0 <init_state+0x10>)
   15cc6:	2200      	movs	r2, #0
   15cc8:	701a      	strb	r2, [r3, #0]
}
   15cca:	46c0      	nop			; (mov r8, r8)
   15ccc:	46bd      	mov	sp, r7
   15cce:	bd80      	pop	{r7, pc}
   15cd0:	20000394 	.word	0x20000394

00015cd4 <clear_state>:

static void clear_state(download_state mask)
{
   15cd4:	b580      	push	{r7, lr}
   15cd6:	b082      	sub	sp, #8
   15cd8:	af00      	add	r7, sp, #0
   15cda:	0002      	movs	r2, r0
   15cdc:	1dfb      	adds	r3, r7, #7
   15cde:	701a      	strb	r2, [r3, #0]
	down_state &= ~mask;
   15ce0:	1dfb      	adds	r3, r7, #7
   15ce2:	781b      	ldrb	r3, [r3, #0]
   15ce4:	b25b      	sxtb	r3, r3
   15ce6:	43db      	mvns	r3, r3
   15ce8:	b25b      	sxtb	r3, r3
   15cea:	4a06      	ldr	r2, [pc, #24]	; (15d04 <clear_state+0x30>)
   15cec:	7812      	ldrb	r2, [r2, #0]
   15cee:	b252      	sxtb	r2, r2
   15cf0:	4013      	ands	r3, r2
   15cf2:	b25b      	sxtb	r3, r3
   15cf4:	b2da      	uxtb	r2, r3
   15cf6:	4b03      	ldr	r3, [pc, #12]	; (15d04 <clear_state+0x30>)
   15cf8:	701a      	strb	r2, [r3, #0]
}
   15cfa:	46c0      	nop			; (mov r8, r8)
   15cfc:	46bd      	mov	sp, r7
   15cfe:	b002      	add	sp, #8
   15d00:	bd80      	pop	{r7, pc}
   15d02:	46c0      	nop			; (mov r8, r8)
   15d04:	20000394 	.word	0x20000394

00015d08 <add_state>:

static void add_state(download_state mask)
{
   15d08:	b580      	push	{r7, lr}
   15d0a:	b082      	sub	sp, #8
   15d0c:	af00      	add	r7, sp, #0
   15d0e:	0002      	movs	r2, r0
   15d10:	1dfb      	adds	r3, r7, #7
   15d12:	701a      	strb	r2, [r3, #0]
	down_state |= mask;
   15d14:	4b05      	ldr	r3, [pc, #20]	; (15d2c <add_state+0x24>)
   15d16:	781a      	ldrb	r2, [r3, #0]
   15d18:	1dfb      	adds	r3, r7, #7
   15d1a:	781b      	ldrb	r3, [r3, #0]
   15d1c:	4313      	orrs	r3, r2
   15d1e:	b2da      	uxtb	r2, r3
   15d20:	4b02      	ldr	r3, [pc, #8]	; (15d2c <add_state+0x24>)
   15d22:	701a      	strb	r2, [r3, #0]
}
   15d24:	46c0      	nop			; (mov r8, r8)
   15d26:	46bd      	mov	sp, r7
   15d28:	b002      	add	sp, #8
   15d2a:	bd80      	pop	{r7, pc}
   15d2c:	20000394 	.word	0x20000394

00015d30 <is_state_set>:

static inline bool is_state_set(download_state mask)
{
   15d30:	b580      	push	{r7, lr}
   15d32:	b082      	sub	sp, #8
   15d34:	af00      	add	r7, sp, #0
   15d36:	0002      	movs	r2, r0
   15d38:	1dfb      	adds	r3, r7, #7
   15d3a:	701a      	strb	r2, [r3, #0]
	return ((down_state & mask) != 0);
   15d3c:	4b06      	ldr	r3, [pc, #24]	; (15d58 <is_state_set+0x28>)
   15d3e:	781b      	ldrb	r3, [r3, #0]
   15d40:	1dfa      	adds	r2, r7, #7
   15d42:	7812      	ldrb	r2, [r2, #0]
   15d44:	4013      	ands	r3, r2
   15d46:	b2db      	uxtb	r3, r3
   15d48:	1e5a      	subs	r2, r3, #1
   15d4a:	4193      	sbcs	r3, r2
   15d4c:	b2db      	uxtb	r3, r3
}
   15d4e:	0018      	movs	r0, r3
   15d50:	46bd      	mov	sp, r7
   15d52:	b002      	add	sp, #8
   15d54:	bd80      	pop	{r7, pc}
   15d56:	46c0      	nop			; (mov r8, r8)
   15d58:	20000394 	.word	0x20000394

00015d5c <write_spi_flash_frm_buf>:

void write_spi_flash_frm_buf(uint32 len){
   15d5c:	b590      	push	{r4, r7, lr}
   15d5e:	b083      	sub	sp, #12
   15d60:	af00      	add	r7, sp, #0
   15d62:	6078      	str	r0, [r7, #4]
	at25dfx_chip_wake(&at25dfx_chip);
   15d64:	4b13      	ldr	r3, [pc, #76]	; (15db4 <write_spi_flash_frm_buf+0x58>)
   15d66:	0018      	movs	r0, r3
   15d68:	4b13      	ldr	r3, [pc, #76]	; (15db8 <write_spi_flash_frm_buf+0x5c>)
   15d6a:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
   15d6c:	4b11      	ldr	r3, [pc, #68]	; (15db4 <write_spi_flash_frm_buf+0x58>)
   15d6e:	0018      	movs	r0, r3
   15d70:	4b12      	ldr	r3, [pc, #72]	; (15dbc <write_spi_flash_frm_buf+0x60>)
   15d72:	4798      	blx	r3
   15d74:	1e03      	subs	r3, r0, #0
   15d76:	d003      	beq.n	15d80 <write_spi_flash_frm_buf+0x24>
		// Handle missing or non-responsive device
		printf("Chip didnt wake \r\n");
   15d78:	4b11      	ldr	r3, [pc, #68]	; (15dc0 <write_spi_flash_frm_buf+0x64>)
   15d7a:	0018      	movs	r0, r3
   15d7c:	4b11      	ldr	r3, [pc, #68]	; (15dc4 <write_spi_flash_frm_buf+0x68>)
   15d7e:	4798      	blx	r3
	}
	
	//at25dfx_chip_set_sector_protect(&at25dfx_chip, flash_addr, false);				// unprotect sector
	
	at25dfx_chip_write_buffer(&at25dfx_chip, flash_addr, http_buf + http_buf_read_ptr, len);	// write buffer
   15d80:	4b11      	ldr	r3, [pc, #68]	; (15dc8 <write_spi_flash_frm_buf+0x6c>)
   15d82:	6819      	ldr	r1, [r3, #0]
   15d84:	4b11      	ldr	r3, [pc, #68]	; (15dcc <write_spi_flash_frm_buf+0x70>)
   15d86:	681a      	ldr	r2, [r3, #0]
   15d88:	4b11      	ldr	r3, [pc, #68]	; (15dd0 <write_spi_flash_frm_buf+0x74>)
   15d8a:	18d2      	adds	r2, r2, r3
   15d8c:	687b      	ldr	r3, [r7, #4]
   15d8e:	b29b      	uxth	r3, r3
   15d90:	4808      	ldr	r0, [pc, #32]	; (15db4 <write_spi_flash_frm_buf+0x58>)
   15d92:	4c10      	ldr	r4, [pc, #64]	; (15dd4 <write_spi_flash_frm_buf+0x78>)
   15d94:	47a0      	blx	r4
	//at25dfx_chip_read_buffer(&at25dfx_chip, flash_addr, read_buffer, len);		// read same location
	//at25dfx_chip_read_buffer(&at25dfx_chip, (flash_addr+0x0020), read_buffer, AT25DFX_BUFFER_SIZE);		// read same location
	//at25dfx_chip_set_global_sector_protect(&at25dfx_chip, true);				// protect sector
	at25dfx_chip_sleep(&at25dfx_chip);											// back to sleep
   15d96:	4b07      	ldr	r3, [pc, #28]	; (15db4 <write_spi_flash_frm_buf+0x58>)
   15d98:	0018      	movs	r0, r3
   15d9a:	4b0f      	ldr	r3, [pc, #60]	; (15dd8 <write_spi_flash_frm_buf+0x7c>)
   15d9c:	4798      	blx	r3
	flash_addr = flash_addr + len;
   15d9e:	4b0a      	ldr	r3, [pc, #40]	; (15dc8 <write_spi_flash_frm_buf+0x6c>)
   15da0:	681a      	ldr	r2, [r3, #0]
   15da2:	687b      	ldr	r3, [r7, #4]
   15da4:	18d2      	adds	r2, r2, r3
   15da6:	4b08      	ldr	r3, [pc, #32]	; (15dc8 <write_spi_flash_frm_buf+0x6c>)
   15da8:	601a      	str	r2, [r3, #0]
}
   15daa:	46c0      	nop			; (mov r8, r8)
   15dac:	46bd      	mov	sp, r7
   15dae:	b003      	add	sp, #12
   15db0:	bd90      	pop	{r4, r7, pc}
   15db2:	46c0      	nop			; (mov r8, r8)
   15db4:	20000d78 	.word	0x20000d78
   15db8:	000118b9 	.word	0x000118b9
   15dbc:	00011371 	.word	0x00011371
   15dc0:	00019560 	.word	0x00019560
   15dc4:	00016c65 	.word	0x00016c65
   15dc8:	20000388 	.word	0x20000388
   15dcc:	20000390 	.word	0x20000390
   15dd0:	20000578 	.word	0x20000578
   15dd4:	000114d5 	.word	0x000114d5
   15dd8:	0001182d 	.word	0x0001182d

00015ddc <start_download>:

static void start_download(void)
{
   15ddc:	b590      	push	{r4, r7, lr}
   15dde:	b083      	sub	sp, #12
   15de0:	af02      	add	r7, sp, #8
	if (!is_state_set(STORAGE_READY)) {
		printf("start_download: Flash not initialized.\r\n");
		return;
	}
	*/
	if (!is_state_set(WIFI_CONNECTED)) {
   15de2:	2002      	movs	r0, #2
   15de4:	4b18      	ldr	r3, [pc, #96]	; (15e48 <start_download+0x6c>)
   15de6:	4798      	blx	r3
   15de8:	0003      	movs	r3, r0
   15dea:	001a      	movs	r2, r3
   15dec:	2301      	movs	r3, #1
   15dee:	4053      	eors	r3, r2
   15df0:	b2db      	uxtb	r3, r3
   15df2:	2b00      	cmp	r3, #0
   15df4:	d004      	beq.n	15e00 <start_download+0x24>
		printf("start_download: Wi-Fi is not connected.\r\n");
   15df6:	4b15      	ldr	r3, [pc, #84]	; (15e4c <start_download+0x70>)
   15df8:	0018      	movs	r0, r3
   15dfa:	4b15      	ldr	r3, [pc, #84]	; (15e50 <start_download+0x74>)
   15dfc:	4798      	blx	r3
		return;
   15dfe:	e01f      	b.n	15e40 <start_download+0x64>
	}

	if (is_state_set(GET_REQUESTED)) {
   15e00:	2004      	movs	r0, #4
   15e02:	4b11      	ldr	r3, [pc, #68]	; (15e48 <start_download+0x6c>)
   15e04:	4798      	blx	r3
   15e06:	1e03      	subs	r3, r0, #0
   15e08:	d004      	beq.n	15e14 <start_download+0x38>
		printf("start_download: request is sent already.\r\n");
   15e0a:	4b12      	ldr	r3, [pc, #72]	; (15e54 <start_download+0x78>)
   15e0c:	0018      	movs	r0, r3
   15e0e:	4b10      	ldr	r3, [pc, #64]	; (15e50 <start_download+0x74>)
   15e10:	4798      	blx	r3
		return;
   15e12:	e015      	b.n	15e40 <start_download+0x64>
	}

	if (is_state_set(DOWNLOADING)) {
   15e14:	2008      	movs	r0, #8
   15e16:	4b0c      	ldr	r3, [pc, #48]	; (15e48 <start_download+0x6c>)
   15e18:	4798      	blx	r3
   15e1a:	1e03      	subs	r3, r0, #0
   15e1c:	d004      	beq.n	15e28 <start_download+0x4c>
		printf("start_download: running download already.\r\n");
   15e1e:	4b0e      	ldr	r3, [pc, #56]	; (15e58 <start_download+0x7c>)
   15e20:	0018      	movs	r0, r3
   15e22:	4b0b      	ldr	r3, [pc, #44]	; (15e50 <start_download+0x74>)
   15e24:	4798      	blx	r3
		return;
   15e26:	e00b      	b.n	15e40 <start_download+0x64>
	}

	/* Send the HTTP request. */
	printf("start_download: sending HTTP request...\r\n");
   15e28:	4b0c      	ldr	r3, [pc, #48]	; (15e5c <start_download+0x80>)
   15e2a:	0018      	movs	r0, r3
   15e2c:	4b08      	ldr	r3, [pc, #32]	; (15e50 <start_download+0x74>)
   15e2e:	4798      	blx	r3
	http_client_send_request(&http_client_module_inst, MAIN_HTTP_FILE_URL, HTTP_METHOD_GET, NULL, NULL);
   15e30:	490b      	ldr	r1, [pc, #44]	; (15e60 <start_download+0x84>)
   15e32:	480c      	ldr	r0, [pc, #48]	; (15e64 <start_download+0x88>)
   15e34:	2300      	movs	r3, #0
   15e36:	9300      	str	r3, [sp, #0]
   15e38:	2300      	movs	r3, #0
   15e3a:	2201      	movs	r2, #1
   15e3c:	4c0a      	ldr	r4, [pc, #40]	; (15e68 <start_download+0x8c>)
   15e3e:	47a0      	blx	r4
}
   15e40:	46bd      	mov	sp, r7
   15e42:	b001      	add	sp, #4
   15e44:	bd90      	pop	{r4, r7, pc}
   15e46:	46c0      	nop			; (mov r8, r8)
   15e48:	00015d31 	.word	0x00015d31
   15e4c:	00019574 	.word	0x00019574
   15e50:	00016c65 	.word	0x00016c65
   15e54:	000195a0 	.word	0x000195a0
   15e58:	000195cc 	.word	0x000195cc
   15e5c:	000195f8 	.word	0x000195f8
   15e60:	00019624 	.word	0x00019624
   15e64:	20000dd8 	.word	0x20000dd8
   15e68:	0000f28d 	.word	0x0000f28d

00015e6c <http_client_callback>:

static void http_client_callback(struct http_client_module *module_inst, int type, union http_client_data *data)
{
   15e6c:	b580      	push	{r7, lr}
   15e6e:	b088      	sub	sp, #32
   15e70:	af00      	add	r7, sp, #0
   15e72:	60f8      	str	r0, [r7, #12]
   15e74:	60b9      	str	r1, [r7, #8]
   15e76:	607a      	str	r2, [r7, #4]
	switch (type) {
   15e78:	68bb      	ldr	r3, [r7, #8]
   15e7a:	2b04      	cmp	r3, #4
   15e7c:	d900      	bls.n	15e80 <http_client_callback+0x14>
   15e7e:	e137      	b.n	160f0 <http_client_callback+0x284>
   15e80:	68bb      	ldr	r3, [r7, #8]
   15e82:	009a      	lsls	r2, r3, #2
   15e84:	4b9c      	ldr	r3, [pc, #624]	; (160f8 <http_client_callback+0x28c>)
   15e86:	18d3      	adds	r3, r2, r3
   15e88:	681b      	ldr	r3, [r3, #0]
   15e8a:	469f      	mov	pc, r3
	case HTTP_CLIENT_CALLBACK_SOCK_CONNECTED:
		printf("http_client_callback: HTTP client socket connected.\r\n");
   15e8c:	4b9b      	ldr	r3, [pc, #620]	; (160fc <http_client_callback+0x290>)
   15e8e:	0018      	movs	r0, r3
   15e90:	4b9b      	ldr	r3, [pc, #620]	; (16100 <http_client_callback+0x294>)
   15e92:	4798      	blx	r3
		break;
   15e94:	e12c      	b.n	160f0 <http_client_callback+0x284>

	case HTTP_CLIENT_CALLBACK_REQUESTED:
		printf("http_client_callback: request completed.\r\n");
   15e96:	4b9b      	ldr	r3, [pc, #620]	; (16104 <http_client_callback+0x298>)
   15e98:	0018      	movs	r0, r3
   15e9a:	4b99      	ldr	r3, [pc, #612]	; (16100 <http_client_callback+0x294>)
   15e9c:	4798      	blx	r3
		add_state(GET_REQUESTED);
   15e9e:	2004      	movs	r0, #4
   15ea0:	4b99      	ldr	r3, [pc, #612]	; (16108 <http_client_callback+0x29c>)
   15ea2:	4798      	blx	r3
		break;
   15ea4:	e124      	b.n	160f0 <http_client_callback+0x284>

	case HTTP_CLIENT_CALLBACK_RECV_RESPONSE:
		printf("http_client_callback: received response %u data size %u\r\n",
				(unsigned int)data->recv_response.response_code,
   15ea6:	687b      	ldr	r3, [r7, #4]
   15ea8:	881b      	ldrh	r3, [r3, #0]
		printf("http_client_callback: received response %u data size %u\r\n",
   15eaa:	0019      	movs	r1, r3
				(unsigned int)data->recv_response.content_length);
   15eac:	687b      	ldr	r3, [r7, #4]
   15eae:	685a      	ldr	r2, [r3, #4]
		printf("http_client_callback: received response %u data size %u\r\n",
   15eb0:	4b96      	ldr	r3, [pc, #600]	; (1610c <http_client_callback+0x2a0>)
   15eb2:	0018      	movs	r0, r3
   15eb4:	4b96      	ldr	r3, [pc, #600]	; (16110 <http_client_callback+0x2a4>)
   15eb6:	4798      	blx	r3
		if ((unsigned int)data->recv_response.response_code == 200) {
   15eb8:	687b      	ldr	r3, [r7, #4]
   15eba:	881b      	ldrh	r3, [r3, #0]
   15ebc:	2bc8      	cmp	r3, #200	; 0xc8
   15ebe:	d003      	beq.n	15ec8 <http_client_callback+0x5c>
		} 
		else {
			add_state(CANCELED);
   15ec0:	2020      	movs	r0, #32
   15ec2:	4b91      	ldr	r3, [pc, #580]	; (16108 <http_client_callback+0x29c>)
   15ec4:	4798      	blx	r3
			return;
   15ec6:	e113      	b.n	160f0 <http_client_callback+0x284>
		}
		if (data->recv_response.content_length <= MAIN_BUFFER_MAX_SIZE) {
   15ec8:	687b      	ldr	r3, [r7, #4]
   15eca:	685a      	ldr	r2, [r3, #4]
   15ecc:	2380      	movs	r3, #128	; 0x80
   15ece:	00db      	lsls	r3, r3, #3
   15ed0:	429a      	cmp	r2, r3
   15ed2:	d900      	bls.n	15ed6 <http_client_callback+0x6a>
   15ed4:	e107      	b.n	160e6 <http_client_callback+0x27a>
			//***store_file_packet(data->recv_response.content, data->recv_response.content_length);
			
			//This is run only when file size < MAIN_BUFFER_MAX_SIZE which we assume never happens!
			
			add_state(COMPLETED);
   15ed6:	2010      	movs	r0, #16
   15ed8:	4b8b      	ldr	r3, [pc, #556]	; (16108 <http_client_callback+0x29c>)
   15eda:	4798      	blx	r3
		}
		break;
   15edc:	e103      	b.n	160e6 <http_client_callback+0x27a>

	case HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA:
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
				(unsigned int)data->recv_chunked_data.length);
   15ede:	687b      	ldr	r3, [r7, #4]
   15ee0:	681a      	ldr	r2, [r3, #0]
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
   15ee2:	4b8c      	ldr	r3, [pc, #560]	; (16114 <http_client_callback+0x2a8>)
   15ee4:	0011      	movs	r1, r2
   15ee6:	0018      	movs	r0, r3
   15ee8:	4b89      	ldr	r3, [pc, #548]	; (16110 <http_client_callback+0x2a4>)
   15eea:	4798      	blx	r3
		//***store_file_packet(data->recv_chunked_data.data, data->recv_chunked_data.length);
		if (http_buf_write_ptr + data->recv_chunked_data.length > 2048){
   15eec:	687b      	ldr	r3, [r7, #4]
   15eee:	681a      	ldr	r2, [r3, #0]
   15ef0:	4b89      	ldr	r3, [pc, #548]	; (16118 <http_client_callback+0x2ac>)
   15ef2:	681b      	ldr	r3, [r3, #0]
   15ef4:	18d2      	adds	r2, r2, r3
   15ef6:	2380      	movs	r3, #128	; 0x80
   15ef8:	011b      	lsls	r3, r3, #4
   15efa:	429a      	cmp	r2, r3
   15efc:	d92a      	bls.n	15f54 <http_client_callback+0xe8>
			memcpy_ram2ram(http_buf + http_buf_write_ptr,data->recv_chunked_data.data,(2048-http_buf_write_ptr));
   15efe:	4b86      	ldr	r3, [pc, #536]	; (16118 <http_client_callback+0x2ac>)
   15f00:	681a      	ldr	r2, [r3, #0]
   15f02:	4b86      	ldr	r3, [pc, #536]	; (1611c <http_client_callback+0x2b0>)
   15f04:	18d0      	adds	r0, r2, r3
   15f06:	687b      	ldr	r3, [r7, #4]
   15f08:	6859      	ldr	r1, [r3, #4]
   15f0a:	4b83      	ldr	r3, [pc, #524]	; (16118 <http_client_callback+0x2ac>)
   15f0c:	681b      	ldr	r3, [r3, #0]
   15f0e:	2280      	movs	r2, #128	; 0x80
   15f10:	0112      	lsls	r2, r2, #4
   15f12:	1ad3      	subs	r3, r2, r3
   15f14:	001a      	movs	r2, r3
   15f16:	4b82      	ldr	r3, [pc, #520]	; (16120 <http_client_callback+0x2b4>)
   15f18:	4798      	blx	r3
			memcpy_ram2ram(http_buf, data->recv_chunked_data.data + (2048-http_buf_write_ptr), data->recv_chunked_data.length-(2048-http_buf_write_ptr));
   15f1a:	687b      	ldr	r3, [r7, #4]
   15f1c:	685a      	ldr	r2, [r3, #4]
   15f1e:	4b7e      	ldr	r3, [pc, #504]	; (16118 <http_client_callback+0x2ac>)
   15f20:	681b      	ldr	r3, [r3, #0]
   15f22:	2180      	movs	r1, #128	; 0x80
   15f24:	0109      	lsls	r1, r1, #4
   15f26:	1acb      	subs	r3, r1, r3
   15f28:	18d1      	adds	r1, r2, r3
   15f2a:	687b      	ldr	r3, [r7, #4]
   15f2c:	681a      	ldr	r2, [r3, #0]
   15f2e:	4b7a      	ldr	r3, [pc, #488]	; (16118 <http_client_callback+0x2ac>)
   15f30:	681b      	ldr	r3, [r3, #0]
   15f32:	18d3      	adds	r3, r2, r3
   15f34:	4a7b      	ldr	r2, [pc, #492]	; (16124 <http_client_callback+0x2b8>)
   15f36:	189a      	adds	r2, r3, r2
   15f38:	4b78      	ldr	r3, [pc, #480]	; (1611c <http_client_callback+0x2b0>)
   15f3a:	0018      	movs	r0, r3
   15f3c:	4b78      	ldr	r3, [pc, #480]	; (16120 <http_client_callback+0x2b4>)
   15f3e:	4798      	blx	r3
			http_buf_write_ptr = data->recv_chunked_data.length-(2048-http_buf_write_ptr);
   15f40:	687b      	ldr	r3, [r7, #4]
   15f42:	681a      	ldr	r2, [r3, #0]
   15f44:	4b74      	ldr	r3, [pc, #464]	; (16118 <http_client_callback+0x2ac>)
   15f46:	681b      	ldr	r3, [r3, #0]
   15f48:	18d3      	adds	r3, r2, r3
   15f4a:	4a76      	ldr	r2, [pc, #472]	; (16124 <http_client_callback+0x2b8>)
   15f4c:	189a      	adds	r2, r3, r2
   15f4e:	4b72      	ldr	r3, [pc, #456]	; (16118 <http_client_callback+0x2ac>)
   15f50:	601a      	str	r2, [r3, #0]
   15f52:	e011      	b.n	15f78 <http_client_callback+0x10c>
		}
		else {
			memcpy_ram2ram(http_buf + http_buf_write_ptr, data->recv_chunked_data.data, data->recv_chunked_data.length);
   15f54:	4b70      	ldr	r3, [pc, #448]	; (16118 <http_client_callback+0x2ac>)
   15f56:	681a      	ldr	r2, [r3, #0]
   15f58:	4b70      	ldr	r3, [pc, #448]	; (1611c <http_client_callback+0x2b0>)
   15f5a:	18d0      	adds	r0, r2, r3
   15f5c:	687b      	ldr	r3, [r7, #4]
   15f5e:	6859      	ldr	r1, [r3, #4]
   15f60:	687b      	ldr	r3, [r7, #4]
   15f62:	681b      	ldr	r3, [r3, #0]
   15f64:	001a      	movs	r2, r3
   15f66:	4b6e      	ldr	r3, [pc, #440]	; (16120 <http_client_callback+0x2b4>)
   15f68:	4798      	blx	r3
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
   15f6a:	687b      	ldr	r3, [r7, #4]
   15f6c:	681a      	ldr	r2, [r3, #0]
   15f6e:	4b6a      	ldr	r3, [pc, #424]	; (16118 <http_client_callback+0x2ac>)
   15f70:	681b      	ldr	r3, [r3, #0]
   15f72:	18d2      	adds	r2, r2, r3
   15f74:	4b68      	ldr	r3, [pc, #416]	; (16118 <http_client_callback+0x2ac>)
   15f76:	601a      	str	r2, [r3, #0]
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
   15f78:	4b67      	ldr	r3, [pc, #412]	; (16118 <http_client_callback+0x2ac>)
   15f7a:	681a      	ldr	r2, [r3, #0]
   15f7c:	4b6a      	ldr	r3, [pc, #424]	; (16128 <http_client_callback+0x2bc>)
   15f7e:	681b      	ldr	r3, [r3, #0]
   15f80:	429a      	cmp	r2, r3
   15f82:	d920      	bls.n	15fc6 <http_client_callback+0x15a>
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
   15f84:	4b64      	ldr	r3, [pc, #400]	; (16118 <http_client_callback+0x2ac>)
   15f86:	681a      	ldr	r2, [r3, #0]
   15f88:	4b67      	ldr	r3, [pc, #412]	; (16128 <http_client_callback+0x2bc>)
   15f8a:	681b      	ldr	r3, [r3, #0]
   15f8c:	1ad3      	subs	r3, r2, r3
   15f8e:	0a1a      	lsrs	r2, r3, #8
   15f90:	2313      	movs	r3, #19
   15f92:	18fb      	adds	r3, r7, r3
   15f94:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   15f96:	2300      	movs	r3, #0
   15f98:	61fb      	str	r3, [r7, #28]
   15f9a:	e00d      	b.n	15fb8 <http_client_callback+0x14c>
				write_spi_flash_frm_buf(256);
   15f9c:	2380      	movs	r3, #128	; 0x80
   15f9e:	005b      	lsls	r3, r3, #1
   15fa0:	0018      	movs	r0, r3
   15fa2:	4b62      	ldr	r3, [pc, #392]	; (1612c <http_client_callback+0x2c0>)
   15fa4:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   15fa6:	4b60      	ldr	r3, [pc, #384]	; (16128 <http_client_callback+0x2bc>)
   15fa8:	681b      	ldr	r3, [r3, #0]
   15faa:	1c5a      	adds	r2, r3, #1
   15fac:	32ff      	adds	r2, #255	; 0xff
   15fae:	4b5e      	ldr	r3, [pc, #376]	; (16128 <http_client_callback+0x2bc>)
   15fb0:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   15fb2:	69fb      	ldr	r3, [r7, #28]
   15fb4:	3301      	adds	r3, #1
   15fb6:	61fb      	str	r3, [r7, #28]
   15fb8:	2313      	movs	r3, #19
   15fba:	18fb      	adds	r3, r7, r3
   15fbc:	781a      	ldrb	r2, [r3, #0]
   15fbe:	69fb      	ldr	r3, [r7, #28]
   15fc0:	429a      	cmp	r2, r3
   15fc2:	dceb      	bgt.n	15f9c <http_client_callback+0x130>
   15fc4:	e048      	b.n	16058 <http_client_callback+0x1ec>
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
   15fc6:	4b54      	ldr	r3, [pc, #336]	; (16118 <http_client_callback+0x2ac>)
   15fc8:	681a      	ldr	r2, [r3, #0]
   15fca:	4b57      	ldr	r3, [pc, #348]	; (16128 <http_client_callback+0x2bc>)
   15fcc:	681b      	ldr	r3, [r3, #0]
   15fce:	429a      	cmp	r2, r3
   15fd0:	d242      	bcs.n	16058 <http_client_callback+0x1ec>
			uint8 n = (2048 - http_buf_read_ptr) / 256;
   15fd2:	4b55      	ldr	r3, [pc, #340]	; (16128 <http_client_callback+0x2bc>)
   15fd4:	681b      	ldr	r3, [r3, #0]
   15fd6:	2280      	movs	r2, #128	; 0x80
   15fd8:	0112      	lsls	r2, r2, #4
   15fda:	1ad3      	subs	r3, r2, r3
   15fdc:	0a1a      	lsrs	r2, r3, #8
   15fde:	2312      	movs	r3, #18
   15fe0:	18fb      	adds	r3, r7, r3
   15fe2:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   15fe4:	2300      	movs	r3, #0
   15fe6:	61bb      	str	r3, [r7, #24]
   15fe8:	e00d      	b.n	16006 <http_client_callback+0x19a>
				write_spi_flash_frm_buf(256);
   15fea:	2380      	movs	r3, #128	; 0x80
   15fec:	005b      	lsls	r3, r3, #1
   15fee:	0018      	movs	r0, r3
   15ff0:	4b4e      	ldr	r3, [pc, #312]	; (1612c <http_client_callback+0x2c0>)
   15ff2:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   15ff4:	4b4c      	ldr	r3, [pc, #304]	; (16128 <http_client_callback+0x2bc>)
   15ff6:	681b      	ldr	r3, [r3, #0]
   15ff8:	1c5a      	adds	r2, r3, #1
   15ffa:	32ff      	adds	r2, #255	; 0xff
   15ffc:	4b4a      	ldr	r3, [pc, #296]	; (16128 <http_client_callback+0x2bc>)
   15ffe:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   16000:	69bb      	ldr	r3, [r7, #24]
   16002:	3301      	adds	r3, #1
   16004:	61bb      	str	r3, [r7, #24]
   16006:	2312      	movs	r3, #18
   16008:	18fb      	adds	r3, r7, r3
   1600a:	781a      	ldrb	r2, [r3, #0]
   1600c:	69bb      	ldr	r3, [r7, #24]
   1600e:	429a      	cmp	r2, r3
   16010:	dceb      	bgt.n	15fea <http_client_callback+0x17e>
			}
			http_buf_read_ptr = 0;
   16012:	4b45      	ldr	r3, [pc, #276]	; (16128 <http_client_callback+0x2bc>)
   16014:	2200      	movs	r2, #0
   16016:	601a      	str	r2, [r3, #0]
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
   16018:	4b3f      	ldr	r3, [pc, #252]	; (16118 <http_client_callback+0x2ac>)
   1601a:	681a      	ldr	r2, [r3, #0]
   1601c:	4b42      	ldr	r3, [pc, #264]	; (16128 <http_client_callback+0x2bc>)
   1601e:	681b      	ldr	r3, [r3, #0]
   16020:	1ad3      	subs	r3, r2, r3
   16022:	0a1a      	lsrs	r2, r3, #8
   16024:	2312      	movs	r3, #18
   16026:	18fb      	adds	r3, r7, r3
   16028:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   1602a:	2300      	movs	r3, #0
   1602c:	617b      	str	r3, [r7, #20]
   1602e:	e00d      	b.n	1604c <http_client_callback+0x1e0>
				write_spi_flash_frm_buf(256);
   16030:	2380      	movs	r3, #128	; 0x80
   16032:	005b      	lsls	r3, r3, #1
   16034:	0018      	movs	r0, r3
   16036:	4b3d      	ldr	r3, [pc, #244]	; (1612c <http_client_callback+0x2c0>)
   16038:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   1603a:	4b3b      	ldr	r3, [pc, #236]	; (16128 <http_client_callback+0x2bc>)
   1603c:	681b      	ldr	r3, [r3, #0]
   1603e:	1c5a      	adds	r2, r3, #1
   16040:	32ff      	adds	r2, #255	; 0xff
   16042:	4b39      	ldr	r3, [pc, #228]	; (16128 <http_client_callback+0x2bc>)
   16044:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   16046:	697b      	ldr	r3, [r7, #20]
   16048:	3301      	adds	r3, #1
   1604a:	617b      	str	r3, [r7, #20]
   1604c:	2312      	movs	r3, #18
   1604e:	18fb      	adds	r3, r7, r3
   16050:	781a      	ldrb	r2, [r3, #0]
   16052:	697b      	ldr	r3, [r7, #20]
   16054:	429a      	cmp	r2, r3
   16056:	dceb      	bgt.n	16030 <http_client_callback+0x1c4>
			}
		}
		
		
		if (data->recv_chunked_data.is_complete) {
   16058:	687b      	ldr	r3, [r7, #4]
   1605a:	7a1b      	ldrb	r3, [r3, #8]
   1605c:	2b00      	cmp	r3, #0
   1605e:	d044      	beq.n	160ea <http_client_callback+0x27e>
			add_state(COMPLETED);
   16060:	2010      	movs	r0, #16
   16062:	4b29      	ldr	r3, [pc, #164]	; (16108 <http_client_callback+0x29c>)
   16064:	4798      	blx	r3
			if  (http_buf_write_ptr < http_buf_read_ptr){
   16066:	4b2c      	ldr	r3, [pc, #176]	; (16118 <http_client_callback+0x2ac>)
   16068:	681a      	ldr	r2, [r3, #0]
   1606a:	4b2f      	ldr	r3, [pc, #188]	; (16128 <http_client_callback+0x2bc>)
   1606c:	681b      	ldr	r3, [r3, #0]
   1606e:	429a      	cmp	r2, r3
   16070:	d20b      	bcs.n	1608a <http_client_callback+0x21e>
				http_buf_read_ptr =0;
   16072:	4b2d      	ldr	r3, [pc, #180]	; (16128 <http_client_callback+0x2bc>)
   16074:	2200      	movs	r2, #0
   16076:	601a      	str	r2, [r3, #0]
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
   16078:	4b27      	ldr	r3, [pc, #156]	; (16118 <http_client_callback+0x2ac>)
   1607a:	681a      	ldr	r2, [r3, #0]
   1607c:	4b2a      	ldr	r3, [pc, #168]	; (16128 <http_client_callback+0x2bc>)
   1607e:	681b      	ldr	r3, [r3, #0]
   16080:	1ad3      	subs	r3, r2, r3
   16082:	0018      	movs	r0, r3
   16084:	4b29      	ldr	r3, [pc, #164]	; (1612c <http_client_callback+0x2c0>)
   16086:	4798      	blx	r3
			else if(http_buf_write_ptr > http_buf_read_ptr){
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
			}
		}

		break;
   16088:	e02f      	b.n	160ea <http_client_callback+0x27e>
			else if(http_buf_write_ptr > http_buf_read_ptr){
   1608a:	4b23      	ldr	r3, [pc, #140]	; (16118 <http_client_callback+0x2ac>)
   1608c:	681a      	ldr	r2, [r3, #0]
   1608e:	4b26      	ldr	r3, [pc, #152]	; (16128 <http_client_callback+0x2bc>)
   16090:	681b      	ldr	r3, [r3, #0]
   16092:	429a      	cmp	r2, r3
   16094:	d929      	bls.n	160ea <http_client_callback+0x27e>
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
   16096:	4b20      	ldr	r3, [pc, #128]	; (16118 <http_client_callback+0x2ac>)
   16098:	681a      	ldr	r2, [r3, #0]
   1609a:	4b23      	ldr	r3, [pc, #140]	; (16128 <http_client_callback+0x2bc>)
   1609c:	681b      	ldr	r3, [r3, #0]
   1609e:	1ad3      	subs	r3, r2, r3
   160a0:	0018      	movs	r0, r3
   160a2:	4b22      	ldr	r3, [pc, #136]	; (1612c <http_client_callback+0x2c0>)
   160a4:	4798      	blx	r3
		break;
   160a6:	e020      	b.n	160ea <http_client_callback+0x27e>

	case HTTP_CLIENT_CALLBACK_DISCONNECTED:
		printf("http_client_callback: disconnection reason:%d\r\n", data->disconnected.reason);
   160a8:	687b      	ldr	r3, [r7, #4]
   160aa:	681a      	ldr	r2, [r3, #0]
   160ac:	4b20      	ldr	r3, [pc, #128]	; (16130 <http_client_callback+0x2c4>)
   160ae:	0011      	movs	r1, r2
   160b0:	0018      	movs	r0, r3
   160b2:	4b17      	ldr	r3, [pc, #92]	; (16110 <http_client_callback+0x2a4>)
   160b4:	4798      	blx	r3

		/* If disconnect reason is equal to -ECONNRESET(-104),
		 * It means the server has closed the connection (timeout).
		 * This is normal operation.
		 */
		if (data->disconnected.reason == -EAGAIN) {
   160b6:	687b      	ldr	r3, [r7, #4]
   160b8:	681b      	ldr	r3, [r3, #0]
   160ba:	330b      	adds	r3, #11
   160bc:	d117      	bne.n	160ee <http_client_callback+0x282>
			/* Server has not responded. Retry immediately. */
			if (is_state_set(DOWNLOADING)) {
   160be:	2008      	movs	r0, #8
   160c0:	4b1c      	ldr	r3, [pc, #112]	; (16134 <http_client_callback+0x2c8>)
   160c2:	4798      	blx	r3
   160c4:	1e03      	subs	r3, r0, #0
   160c6:	d002      	beq.n	160ce <http_client_callback+0x262>
				//f_close(&file_object);
				clear_state(DOWNLOADING);
   160c8:	2008      	movs	r0, #8
   160ca:	4b1b      	ldr	r3, [pc, #108]	; (16138 <http_client_callback+0x2cc>)
   160cc:	4798      	blx	r3
			}

			if (is_state_set(GET_REQUESTED)) {
   160ce:	2004      	movs	r0, #4
   160d0:	4b18      	ldr	r3, [pc, #96]	; (16134 <http_client_callback+0x2c8>)
   160d2:	4798      	blx	r3
   160d4:	1e03      	subs	r3, r0, #0
   160d6:	d002      	beq.n	160de <http_client_callback+0x272>
				clear_state(GET_REQUESTED);
   160d8:	2004      	movs	r0, #4
   160da:	4b17      	ldr	r3, [pc, #92]	; (16138 <http_client_callback+0x2cc>)
   160dc:	4798      	blx	r3
			}

			start_download();
   160de:	4b17      	ldr	r3, [pc, #92]	; (1613c <http_client_callback+0x2d0>)
   160e0:	4798      	blx	r3
		}

		break;
   160e2:	46c0      	nop			; (mov r8, r8)
   160e4:	e003      	b.n	160ee <http_client_callback+0x282>
		break;
   160e6:	46c0      	nop			; (mov r8, r8)
   160e8:	e002      	b.n	160f0 <http_client_callback+0x284>
		break;
   160ea:	46c0      	nop			; (mov r8, r8)
   160ec:	e000      	b.n	160f0 <http_client_callback+0x284>
		break;
   160ee:	46c0      	nop			; (mov r8, r8)
	}
}
   160f0:	46bd      	mov	sp, r7
   160f2:	b008      	add	sp, #32
   160f4:	bd80      	pop	{r7, pc}
   160f6:	46c0      	nop			; (mov r8, r8)
   160f8:	00019908 	.word	0x00019908
   160fc:	00019658 	.word	0x00019658
   16100:	00016c65 	.word	0x00016c65
   16104:	00019690 	.word	0x00019690
   16108:	00015d09 	.word	0x00015d09
   1610c:	000196bc 	.word	0x000196bc
   16110:	00016b49 	.word	0x00016b49
   16114:	000196f8 	.word	0x000196f8
   16118:	2000038c 	.word	0x2000038c
   1611c:	20000578 	.word	0x20000578
   16120:	000169b1 	.word	0x000169b1
   16124:	fffff800 	.word	0xfffff800
   16128:	20000390 	.word	0x20000390
   1612c:	00015d5d 	.word	0x00015d5d
   16130:	0001973c 	.word	0x0001973c
   16134:	00015d31 	.word	0x00015d31
   16138:	00015cd5 	.word	0x00015cd5
   1613c:	00015ddd 	.word	0x00015ddd

00016140 <socket_cb>:

static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
   16140:	b580      	push	{r7, lr}
   16142:	b082      	sub	sp, #8
   16144:	af00      	add	r7, sp, #0
   16146:	603a      	str	r2, [r7, #0]
   16148:	1dfb      	adds	r3, r7, #7
   1614a:	1c02      	adds	r2, r0, #0
   1614c:	701a      	strb	r2, [r3, #0]
   1614e:	1dbb      	adds	r3, r7, #6
   16150:	1c0a      	adds	r2, r1, #0
   16152:	701a      	strb	r2, [r3, #0]
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
   16154:	683a      	ldr	r2, [r7, #0]
   16156:	1dbb      	adds	r3, r7, #6
   16158:	7819      	ldrb	r1, [r3, #0]
   1615a:	1dfb      	adds	r3, r7, #7
   1615c:	781b      	ldrb	r3, [r3, #0]
   1615e:	b25b      	sxtb	r3, r3
   16160:	0018      	movs	r0, r3
   16162:	4b03      	ldr	r3, [pc, #12]	; (16170 <socket_cb+0x30>)
   16164:	4798      	blx	r3
}
   16166:	46c0      	nop			; (mov r8, r8)
   16168:	46bd      	mov	sp, r7
   1616a:	b002      	add	sp, #8
   1616c:	bd80      	pop	{r7, pc}
   1616e:	46c0      	nop			; (mov r8, r8)
   16170:	0000ef9d 	.word	0x0000ef9d

00016174 <resolve_cb>:

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
   16174:	b5b0      	push	{r4, r5, r7, lr}
   16176:	b084      	sub	sp, #16
   16178:	af02      	add	r7, sp, #8
   1617a:	6078      	str	r0, [r7, #4]
   1617c:	6039      	str	r1, [r7, #0]
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
   1617e:	683b      	ldr	r3, [r7, #0]
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   16180:	22ff      	movs	r2, #255	; 0xff
   16182:	4013      	ands	r3, r2
   16184:	001c      	movs	r4, r3
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
   16186:	683b      	ldr	r3, [r7, #0]
   16188:	0a1b      	lsrs	r3, r3, #8
   1618a:	001a      	movs	r2, r3
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   1618c:	23ff      	movs	r3, #255	; 0xff
   1618e:	401a      	ands	r2, r3
   16190:	0015      	movs	r5, r2
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
   16192:	683b      	ldr	r3, [r7, #0]
   16194:	0c1b      	lsrs	r3, r3, #16
   16196:	001a      	movs	r2, r3
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   16198:	23ff      	movs	r3, #255	; 0xff
   1619a:	4013      	ands	r3, r2
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
   1619c:	683a      	ldr	r2, [r7, #0]
   1619e:	0e12      	lsrs	r2, r2, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   161a0:	6879      	ldr	r1, [r7, #4]
   161a2:	4808      	ldr	r0, [pc, #32]	; (161c4 <resolve_cb+0x50>)
   161a4:	9201      	str	r2, [sp, #4]
   161a6:	9300      	str	r3, [sp, #0]
   161a8:	002b      	movs	r3, r5
   161aa:	0022      	movs	r2, r4
   161ac:	4c06      	ldr	r4, [pc, #24]	; (161c8 <resolve_cb+0x54>)
   161ae:	47a0      	blx	r4
	http_client_socket_resolve_handler(pu8DomainName, u32ServerIP);
   161b0:	683a      	ldr	r2, [r7, #0]
   161b2:	687b      	ldr	r3, [r7, #4]
   161b4:	0011      	movs	r1, r2
   161b6:	0018      	movs	r0, r3
   161b8:	4b04      	ldr	r3, [pc, #16]	; (161cc <resolve_cb+0x58>)
   161ba:	4798      	blx	r3
}
   161bc:	46c0      	nop			; (mov r8, r8)
   161be:	46bd      	mov	sp, r7
   161c0:	b002      	add	sp, #8
   161c2:	bdb0      	pop	{r4, r5, r7, pc}
   161c4:	0001976c 	.word	0x0001976c
   161c8:	00016b49 	.word	0x00016b49
   161cc:	0000f101 	.word	0x0000f101

000161d0 <wifi_cb>:

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
   161d0:	b590      	push	{r4, r7, lr}
   161d2:	b087      	sub	sp, #28
   161d4:	af02      	add	r7, sp, #8
   161d6:	0002      	movs	r2, r0
   161d8:	6039      	str	r1, [r7, #0]
   161da:	1dfb      	adds	r3, r7, #7
   161dc:	701a      	strb	r2, [r3, #0]
	switch (u8MsgType) {
   161de:	1dfb      	adds	r3, r7, #7
   161e0:	781b      	ldrb	r3, [r3, #0]
   161e2:	2b2c      	cmp	r3, #44	; 0x2c
   161e4:	d002      	beq.n	161ec <wifi_cb+0x1c>
   161e6:	2b32      	cmp	r3, #50	; 0x32
   161e8:	d032      	beq.n	16250 <wifi_cb+0x80>
			start_download();
			break;
		}

		default:
		break;
   161ea:	e04d      	b.n	16288 <wifi_cb+0xb8>
			tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
   161ec:	683b      	ldr	r3, [r7, #0]
   161ee:	60fb      	str	r3, [r7, #12]
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
   161f0:	68fb      	ldr	r3, [r7, #12]
   161f2:	781b      	ldrb	r3, [r3, #0]
   161f4:	2b01      	cmp	r3, #1
   161f6:	d106      	bne.n	16206 <wifi_cb+0x36>
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
   161f8:	4b25      	ldr	r3, [pc, #148]	; (16290 <wifi_cb+0xc0>)
   161fa:	0018      	movs	r0, r3
   161fc:	4b25      	ldr	r3, [pc, #148]	; (16294 <wifi_cb+0xc4>)
   161fe:	4798      	blx	r3
				m2m_wifi_request_dhcp_client();
   16200:	4b25      	ldr	r3, [pc, #148]	; (16298 <wifi_cb+0xc8>)
   16202:	4798      	blx	r3
			break;
   16204:	e03f      	b.n	16286 <wifi_cb+0xb6>
				} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
   16206:	68fb      	ldr	r3, [r7, #12]
   16208:	781b      	ldrb	r3, [r3, #0]
   1620a:	2b00      	cmp	r3, #0
   1620c:	d13b      	bne.n	16286 <wifi_cb+0xb6>
				printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
   1620e:	4b23      	ldr	r3, [pc, #140]	; (1629c <wifi_cb+0xcc>)
   16210:	0018      	movs	r0, r3
   16212:	4b20      	ldr	r3, [pc, #128]	; (16294 <wifi_cb+0xc4>)
   16214:	4798      	blx	r3
				clear_state(WIFI_CONNECTED);
   16216:	2002      	movs	r0, #2
   16218:	4b21      	ldr	r3, [pc, #132]	; (162a0 <wifi_cb+0xd0>)
   1621a:	4798      	blx	r3
				if (is_state_set(DOWNLOADING)) {
   1621c:	2008      	movs	r0, #8
   1621e:	4b21      	ldr	r3, [pc, #132]	; (162a4 <wifi_cb+0xd4>)
   16220:	4798      	blx	r3
   16222:	1e03      	subs	r3, r0, #0
   16224:	d002      	beq.n	1622c <wifi_cb+0x5c>
					clear_state(DOWNLOADING);
   16226:	2008      	movs	r0, #8
   16228:	4b1d      	ldr	r3, [pc, #116]	; (162a0 <wifi_cb+0xd0>)
   1622a:	4798      	blx	r3
				if (is_state_set(GET_REQUESTED)) {
   1622c:	2004      	movs	r0, #4
   1622e:	4b1d      	ldr	r3, [pc, #116]	; (162a4 <wifi_cb+0xd4>)
   16230:	4798      	blx	r3
   16232:	1e03      	subs	r3, r0, #0
   16234:	d002      	beq.n	1623c <wifi_cb+0x6c>
					clear_state(GET_REQUESTED);
   16236:	2004      	movs	r0, #4
   16238:	4b19      	ldr	r3, [pc, #100]	; (162a0 <wifi_cb+0xd0>)
   1623a:	4798      	blx	r3
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
   1623c:	4a1a      	ldr	r2, [pc, #104]	; (162a8 <wifi_cb+0xd8>)
   1623e:	481b      	ldr	r0, [pc, #108]	; (162ac <wifi_cb+0xdc>)
   16240:	23ff      	movs	r3, #255	; 0xff
   16242:	9300      	str	r3, [sp, #0]
   16244:	0013      	movs	r3, r2
   16246:	2202      	movs	r2, #2
   16248:	210b      	movs	r1, #11
   1624a:	4c19      	ldr	r4, [pc, #100]	; (162b0 <wifi_cb+0xe0>)
   1624c:	47a0      	blx	r4
			break;
   1624e:	e01a      	b.n	16286 <wifi_cb+0xb6>
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
   16250:	683b      	ldr	r3, [r7, #0]
   16252:	60bb      	str	r3, [r7, #8]
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   16254:	68bb      	ldr	r3, [r7, #8]
   16256:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   16258:	0019      	movs	r1, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   1625a:	68bb      	ldr	r3, [r7, #8]
   1625c:	3301      	adds	r3, #1
   1625e:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   16260:	001a      	movs	r2, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   16262:	68bb      	ldr	r3, [r7, #8]
   16264:	3302      	adds	r3, #2
   16266:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   16268:	001c      	movs	r4, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   1626a:	68bb      	ldr	r3, [r7, #8]
   1626c:	3303      	adds	r3, #3
   1626e:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   16270:	4810      	ldr	r0, [pc, #64]	; (162b4 <wifi_cb+0xe4>)
   16272:	9300      	str	r3, [sp, #0]
   16274:	0023      	movs	r3, r4
   16276:	4c10      	ldr	r4, [pc, #64]	; (162b8 <wifi_cb+0xe8>)
   16278:	47a0      	blx	r4
			add_state(WIFI_CONNECTED);
   1627a:	2002      	movs	r0, #2
   1627c:	4b0f      	ldr	r3, [pc, #60]	; (162bc <wifi_cb+0xec>)
   1627e:	4798      	blx	r3
			start_download();
   16280:	4b0f      	ldr	r3, [pc, #60]	; (162c0 <wifi_cb+0xf0>)
   16282:	4798      	blx	r3
			break;
   16284:	e000      	b.n	16288 <wifi_cb+0xb8>
			break;
   16286:	46c0      	nop			; (mov r8, r8)
	}
}
   16288:	46c0      	nop			; (mov r8, r8)
   1628a:	46bd      	mov	sp, r7
   1628c:	b005      	add	sp, #20
   1628e:	bd90      	pop	{r4, r7, pc}
   16290:	0001979c 	.word	0x0001979c
   16294:	00016c65 	.word	0x00016c65
   16298:	0000a429 	.word	0x0000a429
   1629c:	000197bc 	.word	0x000197bc
   162a0:	00015cd5 	.word	0x00015cd5
   162a4:	00015d31 	.word	0x00015d31
   162a8:	000197dc 	.word	0x000197dc
   162ac:	000197e8 	.word	0x000197e8
   162b0:	00009f61 	.word	0x00009f61
   162b4:	000197f4 	.word	0x000197f4
   162b8:	00016b49 	.word	0x00016b49
   162bc:	00015d09 	.word	0x00015d09
   162c0:	00015ddd 	.word	0x00015ddd

000162c4 <configure_http_client>:

static void configure_http_client(void)
{
   162c4:	b580      	push	{r7, lr}
   162c6:	b088      	sub	sp, #32
   162c8:	af00      	add	r7, sp, #0
	struct http_client_config httpc_conf;
	int ret;

	http_client_get_config_defaults(&httpc_conf);
   162ca:	003b      	movs	r3, r7
   162cc:	0018      	movs	r0, r3
   162ce:	4b12      	ldr	r3, [pc, #72]	; (16318 <configure_http_client+0x54>)
   162d0:	4798      	blx	r3

	httpc_conf.recv_buffer_size = MAIN_BUFFER_MAX_SIZE;
   162d2:	003b      	movs	r3, r7
   162d4:	2280      	movs	r2, #128	; 0x80
   162d6:	00d2      	lsls	r2, r2, #3
   162d8:	611a      	str	r2, [r3, #16]
	httpc_conf.timer_inst = &swt_module_inst;
   162da:	003b      	movs	r3, r7
   162dc:	4a0f      	ldr	r2, [pc, #60]	; (1631c <configure_http_client+0x58>)
   162de:	605a      	str	r2, [r3, #4]

	ret = http_client_init(&http_client_module_inst, &httpc_conf);
   162e0:	003a      	movs	r2, r7
   162e2:	4b0f      	ldr	r3, [pc, #60]	; (16320 <configure_http_client+0x5c>)
   162e4:	0011      	movs	r1, r2
   162e6:	0018      	movs	r0, r3
   162e8:	4b0e      	ldr	r3, [pc, #56]	; (16324 <configure_http_client+0x60>)
   162ea:	4798      	blx	r3
   162ec:	0003      	movs	r3, r0
   162ee:	61fb      	str	r3, [r7, #28]
	if (ret < 0) {
   162f0:	69fb      	ldr	r3, [r7, #28]
   162f2:	2b00      	cmp	r3, #0
   162f4:	da06      	bge.n	16304 <configure_http_client+0x40>
		printf("configure_http_client: HTTP client initialization failed! (res %d)\r\n", ret);
   162f6:	69fa      	ldr	r2, [r7, #28]
   162f8:	4b0b      	ldr	r3, [pc, #44]	; (16328 <configure_http_client+0x64>)
   162fa:	0011      	movs	r1, r2
   162fc:	0018      	movs	r0, r3
   162fe:	4b0b      	ldr	r3, [pc, #44]	; (1632c <configure_http_client+0x68>)
   16300:	4798      	blx	r3
		while (1) {
   16302:	e7fe      	b.n	16302 <configure_http_client+0x3e>
			} // Loop forever
		}

		http_client_register_callback(&http_client_module_inst, http_client_callback);
   16304:	4a0a      	ldr	r2, [pc, #40]	; (16330 <configure_http_client+0x6c>)
   16306:	4b06      	ldr	r3, [pc, #24]	; (16320 <configure_http_client+0x5c>)
   16308:	0011      	movs	r1, r2
   1630a:	0018      	movs	r0, r3
   1630c:	4b09      	ldr	r3, [pc, #36]	; (16334 <configure_http_client+0x70>)
   1630e:	4798      	blx	r3
}
   16310:	46c0      	nop			; (mov r8, r8)
   16312:	46bd      	mov	sp, r7
   16314:	b008      	add	sp, #32
   16316:	bd80      	pop	{r7, pc}
   16318:	0000edc5 	.word	0x0000edc5
   1631c:	20000d80 	.word	0x20000d80
   16320:	20000dd8 	.word	0x20000dd8
   16324:	0000ee11 	.word	0x0000ee11
   16328:	0001981c 	.word	0x0001981c
   1632c:	00016b49 	.word	0x00016b49
   16330:	00015e6d 	.word	0x00015e6d
   16334:	0000eefd 	.word	0x0000eefd

00016338 <download_firmware>:

static void download_firmware()
{
   16338:	b590      	push	{r4, r7, lr}
   1633a:	b083      	sub	sp, #12
   1633c:	af02      	add	r7, sp, #8
	flash_addr = 0x00000; //Starting addr on flash where downloaded file is stored
   1633e:	4b44      	ldr	r3, [pc, #272]	; (16450 <download_firmware+0x118>)
   16340:	2200      	movs	r2, #0
   16342:	601a      	str	r2, [r3, #0]
	at25dfx_chip_wake(&at25dfx_chip);
   16344:	4b43      	ldr	r3, [pc, #268]	; (16454 <download_firmware+0x11c>)
   16346:	0018      	movs	r0, r3
   16348:	4b43      	ldr	r3, [pc, #268]	; (16458 <download_firmware+0x120>)
   1634a:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
   1634c:	4b41      	ldr	r3, [pc, #260]	; (16454 <download_firmware+0x11c>)
   1634e:	0018      	movs	r0, r3
   16350:	4b42      	ldr	r3, [pc, #264]	; (1645c <download_firmware+0x124>)
   16352:	4798      	blx	r3
		// Handle missing or non-responsive device
	}
	
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
   16354:	4b3f      	ldr	r3, [pc, #252]	; (16454 <download_firmware+0x11c>)
   16356:	2100      	movs	r1, #0
   16358:	0018      	movs	r0, r3
   1635a:	4b41      	ldr	r3, [pc, #260]	; (16460 <download_firmware+0x128>)
   1635c:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr, AT25DFX_BLOCK_SIZE_64KB);	// erase block
   1635e:	4b3c      	ldr	r3, [pc, #240]	; (16450 <download_firmware+0x118>)
   16360:	6819      	ldr	r1, [r3, #0]
   16362:	4b3c      	ldr	r3, [pc, #240]	; (16454 <download_firmware+0x11c>)
   16364:	2202      	movs	r2, #2
   16366:	0018      	movs	r0, r3
   16368:	4b3e      	ldr	r3, [pc, #248]	; (16464 <download_firmware+0x12c>)
   1636a:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x10000, AT25DFX_BLOCK_SIZE_64KB);
   1636c:	4b38      	ldr	r3, [pc, #224]	; (16450 <download_firmware+0x118>)
   1636e:	681b      	ldr	r3, [r3, #0]
   16370:	2280      	movs	r2, #128	; 0x80
   16372:	0252      	lsls	r2, r2, #9
   16374:	1899      	adds	r1, r3, r2
   16376:	4b37      	ldr	r3, [pc, #220]	; (16454 <download_firmware+0x11c>)
   16378:	2202      	movs	r2, #2
   1637a:	0018      	movs	r0, r3
   1637c:	4b39      	ldr	r3, [pc, #228]	; (16464 <download_firmware+0x12c>)
   1637e:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x20000, AT25DFX_BLOCK_SIZE_64KB);
   16380:	4b33      	ldr	r3, [pc, #204]	; (16450 <download_firmware+0x118>)
   16382:	681b      	ldr	r3, [r3, #0]
   16384:	2280      	movs	r2, #128	; 0x80
   16386:	0292      	lsls	r2, r2, #10
   16388:	1899      	adds	r1, r3, r2
   1638a:	4b32      	ldr	r3, [pc, #200]	; (16454 <download_firmware+0x11c>)
   1638c:	2202      	movs	r2, #2
   1638e:	0018      	movs	r0, r3
   16390:	4b34      	ldr	r3, [pc, #208]	; (16464 <download_firmware+0x12c>)
   16392:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x30000, AT25DFX_BLOCK_SIZE_64KB);
   16394:	4b2e      	ldr	r3, [pc, #184]	; (16450 <download_firmware+0x118>)
   16396:	681b      	ldr	r3, [r3, #0]
   16398:	22c0      	movs	r2, #192	; 0xc0
   1639a:	0292      	lsls	r2, r2, #10
   1639c:	1899      	adds	r1, r3, r2
   1639e:	4b2d      	ldr	r3, [pc, #180]	; (16454 <download_firmware+0x11c>)
   163a0:	2202      	movs	r2, #2
   163a2:	0018      	movs	r0, r3
   163a4:	4b2f      	ldr	r3, [pc, #188]	; (16464 <download_firmware+0x12c>)
   163a6:	4798      	blx	r3
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
   163a8:	4a2f      	ldr	r2, [pc, #188]	; (16468 <download_firmware+0x130>)
   163aa:	4b30      	ldr	r3, [pc, #192]	; (1646c <download_firmware+0x134>)
   163ac:	0011      	movs	r1, r2
   163ae:	0018      	movs	r0, r3
   163b0:	4b2f      	ldr	r3, [pc, #188]	; (16470 <download_firmware+0x138>)
   163b2:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
   163b4:	4a2f      	ldr	r2, [pc, #188]	; (16474 <download_firmware+0x13c>)
   163b6:	482c      	ldr	r0, [pc, #176]	; (16468 <download_firmware+0x130>)
   163b8:	23ff      	movs	r3, #255	; 0xff
   163ba:	9300      	str	r3, [sp, #0]
   163bc:	0013      	movs	r3, r2
   163be:	2202      	movs	r2, #2
   163c0:	210b      	movs	r1, #11
   163c2:	4c2d      	ldr	r4, [pc, #180]	; (16478 <download_firmware+0x140>)
   163c4:	47a0      	blx	r4
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   163c6:	e006      	b.n	163d6 <download_firmware+0x9e>
		m2m_wifi_handle_events(NULL);
   163c8:	2000      	movs	r0, #0
   163ca:	4b2c      	ldr	r3, [pc, #176]	; (1647c <download_firmware+0x144>)
   163cc:	4798      	blx	r3
		sw_timer_task(&swt_module_inst);
   163ce:	4b2c      	ldr	r3, [pc, #176]	; (16480 <download_firmware+0x148>)
   163d0:	0018      	movs	r0, r3
   163d2:	4b2c      	ldr	r3, [pc, #176]	; (16484 <download_firmware+0x14c>)
   163d4:	4798      	blx	r3
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   163d6:	2010      	movs	r0, #16
   163d8:	4b2b      	ldr	r3, [pc, #172]	; (16488 <download_firmware+0x150>)
   163da:	4798      	blx	r3
   163dc:	0003      	movs	r3, r0
   163de:	001a      	movs	r2, r3
   163e0:	2301      	movs	r3, #1
   163e2:	4053      	eors	r3, r2
   163e4:	b2db      	uxtb	r3, r3
   163e6:	2b00      	cmp	r3, #0
   163e8:	d009      	beq.n	163fe <download_firmware+0xc6>
   163ea:	2020      	movs	r0, #32
   163ec:	4b26      	ldr	r3, [pc, #152]	; (16488 <download_firmware+0x150>)
   163ee:	4798      	blx	r3
   163f0:	0003      	movs	r3, r0
   163f2:	001a      	movs	r2, r3
   163f4:	2301      	movs	r3, #1
   163f6:	4053      	eors	r3, r2
   163f8:	b2db      	uxtb	r3, r3
   163fa:	2b00      	cmp	r3, #0
   163fc:	d1e4      	bne.n	163c8 <download_firmware+0x90>
	}
	printf("download_firmware: done.\r\n");
   163fe:	4b23      	ldr	r3, [pc, #140]	; (1648c <download_firmware+0x154>)
   16400:	0018      	movs	r0, r3
   16402:	4b23      	ldr	r3, [pc, #140]	; (16490 <download_firmware+0x158>)
   16404:	4798      	blx	r3
	
	//For debugging this shit
	flash_addr = 0x00000;
   16406:	4b12      	ldr	r3, [pc, #72]	; (16450 <download_firmware+0x118>)
   16408:	2200      	movs	r2, #0
   1640a:	601a      	str	r2, [r3, #0]
	at25dfx_chip_wake(&at25dfx_chip);
   1640c:	4b11      	ldr	r3, [pc, #68]	; (16454 <download_firmware+0x11c>)
   1640e:	0018      	movs	r0, r3
   16410:	4b11      	ldr	r3, [pc, #68]	; (16458 <download_firmware+0x120>)
   16412:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
   16414:	4b0f      	ldr	r3, [pc, #60]	; (16454 <download_firmware+0x11c>)
   16416:	0018      	movs	r0, r3
   16418:	4b10      	ldr	r3, [pc, #64]	; (1645c <download_firmware+0x124>)
   1641a:	4798      	blx	r3
		// Handle missing or non-responsive device
	}
	at25dfx_chip_read_buffer(&at25dfx_chip, flash_addr, read_buffer, AT25DFX_BUFFER_SIZE);
   1641c:	4b0c      	ldr	r3, [pc, #48]	; (16450 <download_firmware+0x118>)
   1641e:	6819      	ldr	r1, [r3, #0]
   16420:	2380      	movs	r3, #128	; 0x80
   16422:	005b      	lsls	r3, r3, #1
   16424:	4a1b      	ldr	r2, [pc, #108]	; (16494 <download_firmware+0x15c>)
   16426:	480b      	ldr	r0, [pc, #44]	; (16454 <download_firmware+0x11c>)
   16428:	4c1b      	ldr	r4, [pc, #108]	; (16498 <download_firmware+0x160>)
   1642a:	47a0      	blx	r4
	at25dfx_chip_read_buffer(&at25dfx_chip, flash_addr+AT25DFX_BUFFER_SIZE, read_buffer, AT25DFX_BUFFER_SIZE);
   1642c:	4b08      	ldr	r3, [pc, #32]	; (16450 <download_firmware+0x118>)
   1642e:	681b      	ldr	r3, [r3, #0]
   16430:	1c59      	adds	r1, r3, #1
   16432:	31ff      	adds	r1, #255	; 0xff
   16434:	2380      	movs	r3, #128	; 0x80
   16436:	005b      	lsls	r3, r3, #1
   16438:	4a16      	ldr	r2, [pc, #88]	; (16494 <download_firmware+0x15c>)
   1643a:	4806      	ldr	r0, [pc, #24]	; (16454 <download_firmware+0x11c>)
   1643c:	4c16      	ldr	r4, [pc, #88]	; (16498 <download_firmware+0x160>)
   1643e:	47a0      	blx	r4
	at25dfx_chip_sleep(&at25dfx_chip);
   16440:	4b04      	ldr	r3, [pc, #16]	; (16454 <download_firmware+0x11c>)
   16442:	0018      	movs	r0, r3
   16444:	4b15      	ldr	r3, [pc, #84]	; (1649c <download_firmware+0x164>)
   16446:	4798      	blx	r3
}
   16448:	46c0      	nop			; (mov r8, r8)
   1644a:	46bd      	mov	sp, r7
   1644c:	b001      	add	sp, #4
   1644e:	bd90      	pop	{r4, r7, pc}
   16450:	20000388 	.word	0x20000388
   16454:	20000d78 	.word	0x20000d78
   16458:	000118b9 	.word	0x000118b9
   1645c:	00011371 	.word	0x00011371
   16460:	00011779 	.word	0x00011779
   16464:	0001167d 	.word	0x0001167d
   16468:	000197e8 	.word	0x000197e8
   1646c:	00019864 	.word	0x00019864
   16470:	00016b49 	.word	0x00016b49
   16474:	000197dc 	.word	0x000197dc
   16478:	00009f61 	.word	0x00009f61
   1647c:	00009f45 	.word	0x00009f45
   16480:	20000d80 	.word	0x20000d80
   16484:	0001095d 	.word	0x0001095d
   16488:	00015d31 	.word	0x00015d31
   1648c:	00019898 	.word	0x00019898
   16490:	00016c65 	.word	0x00016c65
   16494:	20000288 	.word	0x20000288
   16498:	0001141d 	.word	0x0001141d
   1649c:	0001182d 	.word	0x0001182d

000164a0 <main>:

int main (void)
{
   164a0:	b590      	push	{r4, r7, lr}
   164a2:	b08b      	sub	sp, #44	; 0x2c
   164a4:	af00      	add	r7, sp, #0
	
	tstrWifiInitParam param;
	int8_t ret;
	init_state();
   164a6:	4b38      	ldr	r3, [pc, #224]	; (16588 <main+0xe8>)
   164a8:	4798      	blx	r3
	
	system_init();
   164aa:	4b38      	ldr	r3, [pc, #224]	; (1658c <main+0xec>)
   164ac:	4798      	blx	r3
	//system_interrupt_enable_global();
	configure_port_pins();
   164ae:	4b38      	ldr	r3, [pc, #224]	; (16590 <main+0xf0>)
   164b0:	4798      	blx	r3
	//delay_init();
	configure_console();
   164b2:	4b38      	ldr	r3, [pc, #224]	; (16594 <main+0xf4>)
   164b4:	4798      	blx	r3
	configure_nvm();
   164b6:	4b38      	ldr	r3, [pc, #224]	; (16598 <main+0xf8>)
   164b8:	4798      	blx	r3
	configure_spi_flash();
   164ba:	4b38      	ldr	r3, [pc, #224]	; (1659c <main+0xfc>)
   164bc:	4798      	blx	r3
	configure_timer();
   164be:	4b38      	ldr	r3, [pc, #224]	; (165a0 <main+0x100>)
   164c0:	4798      	blx	r3
	configure_http_client();
   164c2:	4b38      	ldr	r3, [pc, #224]	; (165a4 <main+0x104>)
   164c4:	4798      	blx	r3
	nm_bsp_init();
   164c6:	4b38      	ldr	r3, [pc, #224]	; (165a8 <main+0x108>)
   164c8:	4798      	blx	r3
	
	
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
   164ca:	230c      	movs	r3, #12
   164cc:	18fb      	adds	r3, r7, r3
   164ce:	2218      	movs	r2, #24
   164d0:	2100      	movs	r1, #0
   164d2:	0018      	movs	r0, r3
   164d4:	4b35      	ldr	r3, [pc, #212]	; (165ac <main+0x10c>)
   164d6:	4798      	blx	r3
	
	param.pfAppWifiCb = wifi_cb;
   164d8:	230c      	movs	r3, #12
   164da:	18fb      	adds	r3, r7, r3
   164dc:	4a34      	ldr	r2, [pc, #208]	; (165b0 <main+0x110>)
   164de:	601a      	str	r2, [r3, #0]
	ret = m2m_wifi_init(&param);
   164e0:	2327      	movs	r3, #39	; 0x27
   164e2:	18fc      	adds	r4, r7, r3
   164e4:	230c      	movs	r3, #12
   164e6:	18fb      	adds	r3, r7, r3
   164e8:	0018      	movs	r0, r3
   164ea:	4b32      	ldr	r3, [pc, #200]	; (165b4 <main+0x114>)
   164ec:	4798      	blx	r3
   164ee:	0003      	movs	r3, r0
   164f0:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
   164f2:	2327      	movs	r3, #39	; 0x27
   164f4:	18fb      	adds	r3, r7, r3
   164f6:	781b      	ldrb	r3, [r3, #0]
   164f8:	b25b      	sxtb	r3, r3
   164fa:	2b00      	cmp	r3, #0
   164fc:	d009      	beq.n	16512 <main+0x72>
		printf("main: m2m_wifi_init call error! (res %d)\r\n", ret);
   164fe:	2327      	movs	r3, #39	; 0x27
   16500:	18fb      	adds	r3, r7, r3
   16502:	2200      	movs	r2, #0
   16504:	569a      	ldrsb	r2, [r3, r2]
   16506:	4b2c      	ldr	r3, [pc, #176]	; (165b8 <main+0x118>)
   16508:	0011      	movs	r1, r2
   1650a:	0018      	movs	r0, r3
   1650c:	4b2b      	ldr	r3, [pc, #172]	; (165bc <main+0x11c>)
   1650e:	4798      	blx	r3
		while (1) {
   16510:	e7fe      	b.n	16510 <main+0x70>
		}
	}
	
	socketInit();
   16512:	4b2b      	ldr	r3, [pc, #172]	; (165c0 <main+0x120>)
   16514:	4798      	blx	r3
	registerSocketCallback(socket_cb, resolve_cb);
   16516:	4a2b      	ldr	r2, [pc, #172]	; (165c4 <main+0x124>)
   16518:	4b2b      	ldr	r3, [pc, #172]	; (165c8 <main+0x128>)
   1651a:	0011      	movs	r1, r2
   1651c:	0018      	movs	r0, r3
   1651e:	4b2b      	ldr	r3, [pc, #172]	; (165cc <main+0x12c>)
   16520:	4798      	blx	r3
	write_firmware = false; 
   16522:	4b2b      	ldr	r3, [pc, #172]	; (165d0 <main+0x130>)
   16524:	2200      	movs	r2, #0
   16526:	701a      	strb	r2, [r3, #0]
	while (1) 
	{
		if (port_pin_get_input_level(B1) == true) {
   16528:	2037      	movs	r0, #55	; 0x37
   1652a:	4b2a      	ldr	r3, [pc, #168]	; (165d4 <main+0x134>)
   1652c:	4798      	blx	r3
   1652e:	1e03      	subs	r3, r0, #0
   16530:	d004      	beq.n	1653c <main+0x9c>
			port_pin_set_output_level(LED_0_PIN, false);
   16532:	2100      	movs	r1, #0
   16534:	2017      	movs	r0, #23
   16536:	4b28      	ldr	r3, [pc, #160]	; (165d8 <main+0x138>)
   16538:	4798      	blx	r3
   1653a:	e006      	b.n	1654a <main+0xaa>
		}
		else 
		{
			port_pin_set_output_level(LED_0_PIN, true);
   1653c:	2101      	movs	r1, #1
   1653e:	2017      	movs	r0, #23
   16540:	4b25      	ldr	r3, [pc, #148]	; (165d8 <main+0x138>)
   16542:	4798      	blx	r3
			write_firmware = true;
   16544:	4b22      	ldr	r3, [pc, #136]	; (165d0 <main+0x130>)
   16546:	2201      	movs	r2, #1
   16548:	701a      	strb	r2, [r3, #0]
		}
		
		// receive command from IBM BlueMix
		//....................
		//write the updated status
		if(write_firmware)
   1654a:	4b21      	ldr	r3, [pc, #132]	; (165d0 <main+0x130>)
   1654c:	781b      	ldrb	r3, [r3, #0]
   1654e:	2b00      	cmp	r3, #0
   16550:	d0ea      	beq.n	16528 <main+0x88>
		{
			// download firmware into serial flash and upgrade
			download_firmware();
   16552:	4b22      	ldr	r3, [pc, #136]	; (165dc <main+0x13c>)
   16554:	4798      	blx	r3
			printf("\n\r Main: Done downloading firmware\n\r");
   16556:	4b22      	ldr	r3, [pc, #136]	; (165e0 <main+0x140>)
   16558:	0018      	movs	r0, r3
   1655a:	4b18      	ldr	r3, [pc, #96]	; (165bc <main+0x11c>)
   1655c:	4798      	blx	r3
			Firmware_Status_t fw_status = getFWStat();//*(Firmware_Status_t*)FW_STAT_ADDRESS;
   1655e:	1d3b      	adds	r3, r7, #4
   16560:	0018      	movs	r0, r3
   16562:	4b20      	ldr	r3, [pc, #128]	; (165e4 <main+0x144>)
   16564:	4798      	blx	r3
			//printf("fw_status.writenew_image = %d\n\r before mod\n\r", fw_status.writenew_image);
			*(uint32_t*)fw_status.signature = 0xEFBEADDE; //replace with checksum of downloaded image
   16566:	1d3b      	adds	r3, r7, #4
   16568:	4a1f      	ldr	r2, [pc, #124]	; (165e8 <main+0x148>)
   1656a:	601a      	str	r2, [r3, #0]
 			fw_status.downloaded_image = 0;
   1656c:	1d3b      	adds	r3, r7, #4
   1656e:	2200      	movs	r2, #0
   16570:	715a      	strb	r2, [r3, #5]
 			fw_status.writenew_image = 1;  // write image flag
   16572:	1d3b      	adds	r3, r7, #4
   16574:	2201      	movs	r2, #1
   16576:	719a      	strb	r2, [r3, #6]
			//printf("fw_status.writenew_image = %d\n\r after mod before write\n\r", fw_status.writenew_image);
			writeFWStat(fw_status);
   16578:	1d3b      	adds	r3, r7, #4
   1657a:	6818      	ldr	r0, [r3, #0]
   1657c:	6859      	ldr	r1, [r3, #4]
   1657e:	4b1b      	ldr	r3, [pc, #108]	; (165ec <main+0x14c>)
   16580:	4798      	blx	r3
			// reset to begin writing firmware
			system_reset();
   16582:	4b1b      	ldr	r3, [pc, #108]	; (165f0 <main+0x150>)
   16584:	4798      	blx	r3
		if (port_pin_get_input_level(B1) == true) {
   16586:	e7cf      	b.n	16528 <main+0x88>
   16588:	00015cc1 	.word	0x00015cc1
   1658c:	000152d5 	.word	0x000152d5
   16590:	00015ba9 	.word	0x00015ba9
   16594:	0001595d 	.word	0x0001595d
   16598:	000159d1 	.word	0x000159d1
   1659c:	00015be9 	.word	0x00015be9
   165a0:	00015c85 	.word	0x00015c85
   165a4:	000162c5 	.word	0x000162c5
   165a8:	000082a1 	.word	0x000082a1
   165ac:	000169e7 	.word	0x000169e7
   165b0:	000161d1 	.word	0x000161d1
   165b4:	00009d59 	.word	0x00009d59
   165b8:	000198b4 	.word	0x000198b4
   165bc:	00016b49 	.word	0x00016b49
   165c0:	0000cf5d 	.word	0x0000cf5d
   165c4:	00016175 	.word	0x00016175
   165c8:	00016141 	.word	0x00016141
   165cc:	0000cfad 	.word	0x0000cfad
   165d0:	20000284 	.word	0x20000284
   165d4:	0001548d 	.word	0x0001548d
   165d8:	000154d1 	.word	0x000154d1
   165dc:	00016339 	.word	0x00016339
   165e0:	000198e0 	.word	0x000198e0
   165e4:	000159fd 	.word	0x000159fd
   165e8:	efbeadde 	.word	0xefbeadde
   165ec:	00015abd 	.word	0x00015abd
   165f0:	00015525 	.word	0x00015525

000165f4 <__udivsi3>:
   165f4:	2200      	movs	r2, #0
   165f6:	0843      	lsrs	r3, r0, #1
   165f8:	428b      	cmp	r3, r1
   165fa:	d374      	bcc.n	166e6 <__udivsi3+0xf2>
   165fc:	0903      	lsrs	r3, r0, #4
   165fe:	428b      	cmp	r3, r1
   16600:	d35f      	bcc.n	166c2 <__udivsi3+0xce>
   16602:	0a03      	lsrs	r3, r0, #8
   16604:	428b      	cmp	r3, r1
   16606:	d344      	bcc.n	16692 <__udivsi3+0x9e>
   16608:	0b03      	lsrs	r3, r0, #12
   1660a:	428b      	cmp	r3, r1
   1660c:	d328      	bcc.n	16660 <__udivsi3+0x6c>
   1660e:	0c03      	lsrs	r3, r0, #16
   16610:	428b      	cmp	r3, r1
   16612:	d30d      	bcc.n	16630 <__udivsi3+0x3c>
   16614:	22ff      	movs	r2, #255	; 0xff
   16616:	0209      	lsls	r1, r1, #8
   16618:	ba12      	rev	r2, r2
   1661a:	0c03      	lsrs	r3, r0, #16
   1661c:	428b      	cmp	r3, r1
   1661e:	d302      	bcc.n	16626 <__udivsi3+0x32>
   16620:	1212      	asrs	r2, r2, #8
   16622:	0209      	lsls	r1, r1, #8
   16624:	d065      	beq.n	166f2 <__udivsi3+0xfe>
   16626:	0b03      	lsrs	r3, r0, #12
   16628:	428b      	cmp	r3, r1
   1662a:	d319      	bcc.n	16660 <__udivsi3+0x6c>
   1662c:	e000      	b.n	16630 <__udivsi3+0x3c>
   1662e:	0a09      	lsrs	r1, r1, #8
   16630:	0bc3      	lsrs	r3, r0, #15
   16632:	428b      	cmp	r3, r1
   16634:	d301      	bcc.n	1663a <__udivsi3+0x46>
   16636:	03cb      	lsls	r3, r1, #15
   16638:	1ac0      	subs	r0, r0, r3
   1663a:	4152      	adcs	r2, r2
   1663c:	0b83      	lsrs	r3, r0, #14
   1663e:	428b      	cmp	r3, r1
   16640:	d301      	bcc.n	16646 <__udivsi3+0x52>
   16642:	038b      	lsls	r3, r1, #14
   16644:	1ac0      	subs	r0, r0, r3
   16646:	4152      	adcs	r2, r2
   16648:	0b43      	lsrs	r3, r0, #13
   1664a:	428b      	cmp	r3, r1
   1664c:	d301      	bcc.n	16652 <__udivsi3+0x5e>
   1664e:	034b      	lsls	r3, r1, #13
   16650:	1ac0      	subs	r0, r0, r3
   16652:	4152      	adcs	r2, r2
   16654:	0b03      	lsrs	r3, r0, #12
   16656:	428b      	cmp	r3, r1
   16658:	d301      	bcc.n	1665e <__udivsi3+0x6a>
   1665a:	030b      	lsls	r3, r1, #12
   1665c:	1ac0      	subs	r0, r0, r3
   1665e:	4152      	adcs	r2, r2
   16660:	0ac3      	lsrs	r3, r0, #11
   16662:	428b      	cmp	r3, r1
   16664:	d301      	bcc.n	1666a <__udivsi3+0x76>
   16666:	02cb      	lsls	r3, r1, #11
   16668:	1ac0      	subs	r0, r0, r3
   1666a:	4152      	adcs	r2, r2
   1666c:	0a83      	lsrs	r3, r0, #10
   1666e:	428b      	cmp	r3, r1
   16670:	d301      	bcc.n	16676 <__udivsi3+0x82>
   16672:	028b      	lsls	r3, r1, #10
   16674:	1ac0      	subs	r0, r0, r3
   16676:	4152      	adcs	r2, r2
   16678:	0a43      	lsrs	r3, r0, #9
   1667a:	428b      	cmp	r3, r1
   1667c:	d301      	bcc.n	16682 <__udivsi3+0x8e>
   1667e:	024b      	lsls	r3, r1, #9
   16680:	1ac0      	subs	r0, r0, r3
   16682:	4152      	adcs	r2, r2
   16684:	0a03      	lsrs	r3, r0, #8
   16686:	428b      	cmp	r3, r1
   16688:	d301      	bcc.n	1668e <__udivsi3+0x9a>
   1668a:	020b      	lsls	r3, r1, #8
   1668c:	1ac0      	subs	r0, r0, r3
   1668e:	4152      	adcs	r2, r2
   16690:	d2cd      	bcs.n	1662e <__udivsi3+0x3a>
   16692:	09c3      	lsrs	r3, r0, #7
   16694:	428b      	cmp	r3, r1
   16696:	d301      	bcc.n	1669c <__udivsi3+0xa8>
   16698:	01cb      	lsls	r3, r1, #7
   1669a:	1ac0      	subs	r0, r0, r3
   1669c:	4152      	adcs	r2, r2
   1669e:	0983      	lsrs	r3, r0, #6
   166a0:	428b      	cmp	r3, r1
   166a2:	d301      	bcc.n	166a8 <__udivsi3+0xb4>
   166a4:	018b      	lsls	r3, r1, #6
   166a6:	1ac0      	subs	r0, r0, r3
   166a8:	4152      	adcs	r2, r2
   166aa:	0943      	lsrs	r3, r0, #5
   166ac:	428b      	cmp	r3, r1
   166ae:	d301      	bcc.n	166b4 <__udivsi3+0xc0>
   166b0:	014b      	lsls	r3, r1, #5
   166b2:	1ac0      	subs	r0, r0, r3
   166b4:	4152      	adcs	r2, r2
   166b6:	0903      	lsrs	r3, r0, #4
   166b8:	428b      	cmp	r3, r1
   166ba:	d301      	bcc.n	166c0 <__udivsi3+0xcc>
   166bc:	010b      	lsls	r3, r1, #4
   166be:	1ac0      	subs	r0, r0, r3
   166c0:	4152      	adcs	r2, r2
   166c2:	08c3      	lsrs	r3, r0, #3
   166c4:	428b      	cmp	r3, r1
   166c6:	d301      	bcc.n	166cc <__udivsi3+0xd8>
   166c8:	00cb      	lsls	r3, r1, #3
   166ca:	1ac0      	subs	r0, r0, r3
   166cc:	4152      	adcs	r2, r2
   166ce:	0883      	lsrs	r3, r0, #2
   166d0:	428b      	cmp	r3, r1
   166d2:	d301      	bcc.n	166d8 <__udivsi3+0xe4>
   166d4:	008b      	lsls	r3, r1, #2
   166d6:	1ac0      	subs	r0, r0, r3
   166d8:	4152      	adcs	r2, r2
   166da:	0843      	lsrs	r3, r0, #1
   166dc:	428b      	cmp	r3, r1
   166de:	d301      	bcc.n	166e4 <__udivsi3+0xf0>
   166e0:	004b      	lsls	r3, r1, #1
   166e2:	1ac0      	subs	r0, r0, r3
   166e4:	4152      	adcs	r2, r2
   166e6:	1a41      	subs	r1, r0, r1
   166e8:	d200      	bcs.n	166ec <__udivsi3+0xf8>
   166ea:	4601      	mov	r1, r0
   166ec:	4152      	adcs	r2, r2
   166ee:	4610      	mov	r0, r2
   166f0:	4770      	bx	lr
   166f2:	e7ff      	b.n	166f4 <__udivsi3+0x100>
   166f4:	b501      	push	{r0, lr}
   166f6:	2000      	movs	r0, #0
   166f8:	f000 f8f0 	bl	168dc <__aeabi_idiv0>
   166fc:	bd02      	pop	{r1, pc}
   166fe:	46c0      	nop			; (mov r8, r8)

00016700 <__aeabi_uidivmod>:
   16700:	2900      	cmp	r1, #0
   16702:	d0f7      	beq.n	166f4 <__udivsi3+0x100>
   16704:	e776      	b.n	165f4 <__udivsi3>
   16706:	4770      	bx	lr

00016708 <__divsi3>:
   16708:	4603      	mov	r3, r0
   1670a:	430b      	orrs	r3, r1
   1670c:	d47f      	bmi.n	1680e <__divsi3+0x106>
   1670e:	2200      	movs	r2, #0
   16710:	0843      	lsrs	r3, r0, #1
   16712:	428b      	cmp	r3, r1
   16714:	d374      	bcc.n	16800 <__divsi3+0xf8>
   16716:	0903      	lsrs	r3, r0, #4
   16718:	428b      	cmp	r3, r1
   1671a:	d35f      	bcc.n	167dc <__divsi3+0xd4>
   1671c:	0a03      	lsrs	r3, r0, #8
   1671e:	428b      	cmp	r3, r1
   16720:	d344      	bcc.n	167ac <__divsi3+0xa4>
   16722:	0b03      	lsrs	r3, r0, #12
   16724:	428b      	cmp	r3, r1
   16726:	d328      	bcc.n	1677a <__divsi3+0x72>
   16728:	0c03      	lsrs	r3, r0, #16
   1672a:	428b      	cmp	r3, r1
   1672c:	d30d      	bcc.n	1674a <__divsi3+0x42>
   1672e:	22ff      	movs	r2, #255	; 0xff
   16730:	0209      	lsls	r1, r1, #8
   16732:	ba12      	rev	r2, r2
   16734:	0c03      	lsrs	r3, r0, #16
   16736:	428b      	cmp	r3, r1
   16738:	d302      	bcc.n	16740 <__divsi3+0x38>
   1673a:	1212      	asrs	r2, r2, #8
   1673c:	0209      	lsls	r1, r1, #8
   1673e:	d065      	beq.n	1680c <__divsi3+0x104>
   16740:	0b03      	lsrs	r3, r0, #12
   16742:	428b      	cmp	r3, r1
   16744:	d319      	bcc.n	1677a <__divsi3+0x72>
   16746:	e000      	b.n	1674a <__divsi3+0x42>
   16748:	0a09      	lsrs	r1, r1, #8
   1674a:	0bc3      	lsrs	r3, r0, #15
   1674c:	428b      	cmp	r3, r1
   1674e:	d301      	bcc.n	16754 <__divsi3+0x4c>
   16750:	03cb      	lsls	r3, r1, #15
   16752:	1ac0      	subs	r0, r0, r3
   16754:	4152      	adcs	r2, r2
   16756:	0b83      	lsrs	r3, r0, #14
   16758:	428b      	cmp	r3, r1
   1675a:	d301      	bcc.n	16760 <__divsi3+0x58>
   1675c:	038b      	lsls	r3, r1, #14
   1675e:	1ac0      	subs	r0, r0, r3
   16760:	4152      	adcs	r2, r2
   16762:	0b43      	lsrs	r3, r0, #13
   16764:	428b      	cmp	r3, r1
   16766:	d301      	bcc.n	1676c <__divsi3+0x64>
   16768:	034b      	lsls	r3, r1, #13
   1676a:	1ac0      	subs	r0, r0, r3
   1676c:	4152      	adcs	r2, r2
   1676e:	0b03      	lsrs	r3, r0, #12
   16770:	428b      	cmp	r3, r1
   16772:	d301      	bcc.n	16778 <__divsi3+0x70>
   16774:	030b      	lsls	r3, r1, #12
   16776:	1ac0      	subs	r0, r0, r3
   16778:	4152      	adcs	r2, r2
   1677a:	0ac3      	lsrs	r3, r0, #11
   1677c:	428b      	cmp	r3, r1
   1677e:	d301      	bcc.n	16784 <__divsi3+0x7c>
   16780:	02cb      	lsls	r3, r1, #11
   16782:	1ac0      	subs	r0, r0, r3
   16784:	4152      	adcs	r2, r2
   16786:	0a83      	lsrs	r3, r0, #10
   16788:	428b      	cmp	r3, r1
   1678a:	d301      	bcc.n	16790 <__divsi3+0x88>
   1678c:	028b      	lsls	r3, r1, #10
   1678e:	1ac0      	subs	r0, r0, r3
   16790:	4152      	adcs	r2, r2
   16792:	0a43      	lsrs	r3, r0, #9
   16794:	428b      	cmp	r3, r1
   16796:	d301      	bcc.n	1679c <__divsi3+0x94>
   16798:	024b      	lsls	r3, r1, #9
   1679a:	1ac0      	subs	r0, r0, r3
   1679c:	4152      	adcs	r2, r2
   1679e:	0a03      	lsrs	r3, r0, #8
   167a0:	428b      	cmp	r3, r1
   167a2:	d301      	bcc.n	167a8 <__divsi3+0xa0>
   167a4:	020b      	lsls	r3, r1, #8
   167a6:	1ac0      	subs	r0, r0, r3
   167a8:	4152      	adcs	r2, r2
   167aa:	d2cd      	bcs.n	16748 <__divsi3+0x40>
   167ac:	09c3      	lsrs	r3, r0, #7
   167ae:	428b      	cmp	r3, r1
   167b0:	d301      	bcc.n	167b6 <__divsi3+0xae>
   167b2:	01cb      	lsls	r3, r1, #7
   167b4:	1ac0      	subs	r0, r0, r3
   167b6:	4152      	adcs	r2, r2
   167b8:	0983      	lsrs	r3, r0, #6
   167ba:	428b      	cmp	r3, r1
   167bc:	d301      	bcc.n	167c2 <__divsi3+0xba>
   167be:	018b      	lsls	r3, r1, #6
   167c0:	1ac0      	subs	r0, r0, r3
   167c2:	4152      	adcs	r2, r2
   167c4:	0943      	lsrs	r3, r0, #5
   167c6:	428b      	cmp	r3, r1
   167c8:	d301      	bcc.n	167ce <__divsi3+0xc6>
   167ca:	014b      	lsls	r3, r1, #5
   167cc:	1ac0      	subs	r0, r0, r3
   167ce:	4152      	adcs	r2, r2
   167d0:	0903      	lsrs	r3, r0, #4
   167d2:	428b      	cmp	r3, r1
   167d4:	d301      	bcc.n	167da <__divsi3+0xd2>
   167d6:	010b      	lsls	r3, r1, #4
   167d8:	1ac0      	subs	r0, r0, r3
   167da:	4152      	adcs	r2, r2
   167dc:	08c3      	lsrs	r3, r0, #3
   167de:	428b      	cmp	r3, r1
   167e0:	d301      	bcc.n	167e6 <__divsi3+0xde>
   167e2:	00cb      	lsls	r3, r1, #3
   167e4:	1ac0      	subs	r0, r0, r3
   167e6:	4152      	adcs	r2, r2
   167e8:	0883      	lsrs	r3, r0, #2
   167ea:	428b      	cmp	r3, r1
   167ec:	d301      	bcc.n	167f2 <__divsi3+0xea>
   167ee:	008b      	lsls	r3, r1, #2
   167f0:	1ac0      	subs	r0, r0, r3
   167f2:	4152      	adcs	r2, r2
   167f4:	0843      	lsrs	r3, r0, #1
   167f6:	428b      	cmp	r3, r1
   167f8:	d301      	bcc.n	167fe <__divsi3+0xf6>
   167fa:	004b      	lsls	r3, r1, #1
   167fc:	1ac0      	subs	r0, r0, r3
   167fe:	4152      	adcs	r2, r2
   16800:	1a41      	subs	r1, r0, r1
   16802:	d200      	bcs.n	16806 <__divsi3+0xfe>
   16804:	4601      	mov	r1, r0
   16806:	4152      	adcs	r2, r2
   16808:	4610      	mov	r0, r2
   1680a:	4770      	bx	lr
   1680c:	e05d      	b.n	168ca <__divsi3+0x1c2>
   1680e:	0fca      	lsrs	r2, r1, #31
   16810:	d000      	beq.n	16814 <__divsi3+0x10c>
   16812:	4249      	negs	r1, r1
   16814:	1003      	asrs	r3, r0, #32
   16816:	d300      	bcc.n	1681a <__divsi3+0x112>
   16818:	4240      	negs	r0, r0
   1681a:	4053      	eors	r3, r2
   1681c:	2200      	movs	r2, #0
   1681e:	469c      	mov	ip, r3
   16820:	0903      	lsrs	r3, r0, #4
   16822:	428b      	cmp	r3, r1
   16824:	d32d      	bcc.n	16882 <__divsi3+0x17a>
   16826:	0a03      	lsrs	r3, r0, #8
   16828:	428b      	cmp	r3, r1
   1682a:	d312      	bcc.n	16852 <__divsi3+0x14a>
   1682c:	22fc      	movs	r2, #252	; 0xfc
   1682e:	0189      	lsls	r1, r1, #6
   16830:	ba12      	rev	r2, r2
   16832:	0a03      	lsrs	r3, r0, #8
   16834:	428b      	cmp	r3, r1
   16836:	d30c      	bcc.n	16852 <__divsi3+0x14a>
   16838:	0189      	lsls	r1, r1, #6
   1683a:	1192      	asrs	r2, r2, #6
   1683c:	428b      	cmp	r3, r1
   1683e:	d308      	bcc.n	16852 <__divsi3+0x14a>
   16840:	0189      	lsls	r1, r1, #6
   16842:	1192      	asrs	r2, r2, #6
   16844:	428b      	cmp	r3, r1
   16846:	d304      	bcc.n	16852 <__divsi3+0x14a>
   16848:	0189      	lsls	r1, r1, #6
   1684a:	d03a      	beq.n	168c2 <__divsi3+0x1ba>
   1684c:	1192      	asrs	r2, r2, #6
   1684e:	e000      	b.n	16852 <__divsi3+0x14a>
   16850:	0989      	lsrs	r1, r1, #6
   16852:	09c3      	lsrs	r3, r0, #7
   16854:	428b      	cmp	r3, r1
   16856:	d301      	bcc.n	1685c <__divsi3+0x154>
   16858:	01cb      	lsls	r3, r1, #7
   1685a:	1ac0      	subs	r0, r0, r3
   1685c:	4152      	adcs	r2, r2
   1685e:	0983      	lsrs	r3, r0, #6
   16860:	428b      	cmp	r3, r1
   16862:	d301      	bcc.n	16868 <__divsi3+0x160>
   16864:	018b      	lsls	r3, r1, #6
   16866:	1ac0      	subs	r0, r0, r3
   16868:	4152      	adcs	r2, r2
   1686a:	0943      	lsrs	r3, r0, #5
   1686c:	428b      	cmp	r3, r1
   1686e:	d301      	bcc.n	16874 <__divsi3+0x16c>
   16870:	014b      	lsls	r3, r1, #5
   16872:	1ac0      	subs	r0, r0, r3
   16874:	4152      	adcs	r2, r2
   16876:	0903      	lsrs	r3, r0, #4
   16878:	428b      	cmp	r3, r1
   1687a:	d301      	bcc.n	16880 <__divsi3+0x178>
   1687c:	010b      	lsls	r3, r1, #4
   1687e:	1ac0      	subs	r0, r0, r3
   16880:	4152      	adcs	r2, r2
   16882:	08c3      	lsrs	r3, r0, #3
   16884:	428b      	cmp	r3, r1
   16886:	d301      	bcc.n	1688c <__divsi3+0x184>
   16888:	00cb      	lsls	r3, r1, #3
   1688a:	1ac0      	subs	r0, r0, r3
   1688c:	4152      	adcs	r2, r2
   1688e:	0883      	lsrs	r3, r0, #2
   16890:	428b      	cmp	r3, r1
   16892:	d301      	bcc.n	16898 <__divsi3+0x190>
   16894:	008b      	lsls	r3, r1, #2
   16896:	1ac0      	subs	r0, r0, r3
   16898:	4152      	adcs	r2, r2
   1689a:	d2d9      	bcs.n	16850 <__divsi3+0x148>
   1689c:	0843      	lsrs	r3, r0, #1
   1689e:	428b      	cmp	r3, r1
   168a0:	d301      	bcc.n	168a6 <__divsi3+0x19e>
   168a2:	004b      	lsls	r3, r1, #1
   168a4:	1ac0      	subs	r0, r0, r3
   168a6:	4152      	adcs	r2, r2
   168a8:	1a41      	subs	r1, r0, r1
   168aa:	d200      	bcs.n	168ae <__divsi3+0x1a6>
   168ac:	4601      	mov	r1, r0
   168ae:	4663      	mov	r3, ip
   168b0:	4152      	adcs	r2, r2
   168b2:	105b      	asrs	r3, r3, #1
   168b4:	4610      	mov	r0, r2
   168b6:	d301      	bcc.n	168bc <__divsi3+0x1b4>
   168b8:	4240      	negs	r0, r0
   168ba:	2b00      	cmp	r3, #0
   168bc:	d500      	bpl.n	168c0 <__divsi3+0x1b8>
   168be:	4249      	negs	r1, r1
   168c0:	4770      	bx	lr
   168c2:	4663      	mov	r3, ip
   168c4:	105b      	asrs	r3, r3, #1
   168c6:	d300      	bcc.n	168ca <__divsi3+0x1c2>
   168c8:	4240      	negs	r0, r0
   168ca:	b501      	push	{r0, lr}
   168cc:	2000      	movs	r0, #0
   168ce:	f000 f805 	bl	168dc <__aeabi_idiv0>
   168d2:	bd02      	pop	{r1, pc}

000168d4 <__aeabi_idivmod>:
   168d4:	2900      	cmp	r1, #0
   168d6:	d0f8      	beq.n	168ca <__divsi3+0x1c2>
   168d8:	e716      	b.n	16708 <__divsi3>
   168da:	4770      	bx	lr

000168dc <__aeabi_idiv0>:
   168dc:	4770      	bx	lr
   168de:	46c0      	nop			; (mov r8, r8)

000168e0 <__aeabi_lmul>:
   168e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   168e2:	46ce      	mov	lr, r9
   168e4:	4647      	mov	r7, r8
   168e6:	0415      	lsls	r5, r2, #16
   168e8:	0c2d      	lsrs	r5, r5, #16
   168ea:	002e      	movs	r6, r5
   168ec:	b580      	push	{r7, lr}
   168ee:	0407      	lsls	r7, r0, #16
   168f0:	0c14      	lsrs	r4, r2, #16
   168f2:	0c3f      	lsrs	r7, r7, #16
   168f4:	4699      	mov	r9, r3
   168f6:	0c03      	lsrs	r3, r0, #16
   168f8:	437e      	muls	r6, r7
   168fa:	435d      	muls	r5, r3
   168fc:	4367      	muls	r7, r4
   168fe:	4363      	muls	r3, r4
   16900:	197f      	adds	r7, r7, r5
   16902:	0c34      	lsrs	r4, r6, #16
   16904:	19e4      	adds	r4, r4, r7
   16906:	469c      	mov	ip, r3
   16908:	42a5      	cmp	r5, r4
   1690a:	d903      	bls.n	16914 <__aeabi_lmul+0x34>
   1690c:	2380      	movs	r3, #128	; 0x80
   1690e:	025b      	lsls	r3, r3, #9
   16910:	4698      	mov	r8, r3
   16912:	44c4      	add	ip, r8
   16914:	464b      	mov	r3, r9
   16916:	4351      	muls	r1, r2
   16918:	4343      	muls	r3, r0
   1691a:	0436      	lsls	r6, r6, #16
   1691c:	0c36      	lsrs	r6, r6, #16
   1691e:	0c25      	lsrs	r5, r4, #16
   16920:	0424      	lsls	r4, r4, #16
   16922:	4465      	add	r5, ip
   16924:	19a4      	adds	r4, r4, r6
   16926:	1859      	adds	r1, r3, r1
   16928:	1949      	adds	r1, r1, r5
   1692a:	0020      	movs	r0, r4
   1692c:	bc0c      	pop	{r2, r3}
   1692e:	4690      	mov	r8, r2
   16930:	4699      	mov	r9, r3
   16932:	bdf0      	pop	{r4, r5, r6, r7, pc}

00016934 <atoi>:
   16934:	b510      	push	{r4, lr}
   16936:	220a      	movs	r2, #10
   16938:	2100      	movs	r1, #0
   1693a:	f000 fb6d 	bl	17018 <strtol>
   1693e:	bd10      	pop	{r4, pc}

00016940 <__libc_init_array>:
   16940:	b570      	push	{r4, r5, r6, lr}
   16942:	2600      	movs	r6, #0
   16944:	4d0c      	ldr	r5, [pc, #48]	; (16978 <__libc_init_array+0x38>)
   16946:	4c0d      	ldr	r4, [pc, #52]	; (1697c <__libc_init_array+0x3c>)
   16948:	1b64      	subs	r4, r4, r5
   1694a:	10a4      	asrs	r4, r4, #2
   1694c:	42a6      	cmp	r6, r4
   1694e:	d109      	bne.n	16964 <__libc_init_array+0x24>
   16950:	2600      	movs	r6, #0
   16952:	f003 f8b5 	bl	19ac0 <_init>
   16956:	4d0a      	ldr	r5, [pc, #40]	; (16980 <__libc_init_array+0x40>)
   16958:	4c0a      	ldr	r4, [pc, #40]	; (16984 <__libc_init_array+0x44>)
   1695a:	1b64      	subs	r4, r4, r5
   1695c:	10a4      	asrs	r4, r4, #2
   1695e:	42a6      	cmp	r6, r4
   16960:	d105      	bne.n	1696e <__libc_init_array+0x2e>
   16962:	bd70      	pop	{r4, r5, r6, pc}
   16964:	00b3      	lsls	r3, r6, #2
   16966:	58eb      	ldr	r3, [r5, r3]
   16968:	4798      	blx	r3
   1696a:	3601      	adds	r6, #1
   1696c:	e7ee      	b.n	1694c <__libc_init_array+0xc>
   1696e:	00b3      	lsls	r3, r6, #2
   16970:	58eb      	ldr	r3, [r5, r3]
   16972:	4798      	blx	r3
   16974:	3601      	adds	r6, #1
   16976:	e7f2      	b.n	1695e <__libc_init_array+0x1e>
   16978:	00019acc 	.word	0x00019acc
   1697c:	00019acc 	.word	0x00019acc
   16980:	00019acc 	.word	0x00019acc
   16984:	00019ad0 	.word	0x00019ad0

00016988 <malloc>:
   16988:	b510      	push	{r4, lr}
   1698a:	4b03      	ldr	r3, [pc, #12]	; (16998 <malloc+0x10>)
   1698c:	0001      	movs	r1, r0
   1698e:	6818      	ldr	r0, [r3, #0]
   16990:	f000 f87c 	bl	16a8c <_malloc_r>
   16994:	bd10      	pop	{r4, pc}
   16996:	46c0      	nop			; (mov r8, r8)
   16998:	20000018 	.word	0x20000018

0001699c <free>:
   1699c:	b510      	push	{r4, lr}
   1699e:	4b03      	ldr	r3, [pc, #12]	; (169ac <free+0x10>)
   169a0:	0001      	movs	r1, r0
   169a2:	6818      	ldr	r0, [r3, #0]
   169a4:	f000 f828 	bl	169f8 <_free_r>
   169a8:	bd10      	pop	{r4, pc}
   169aa:	46c0      	nop			; (mov r8, r8)
   169ac:	20000018 	.word	0x20000018

000169b0 <memcpy>:
   169b0:	2300      	movs	r3, #0
   169b2:	b510      	push	{r4, lr}
   169b4:	429a      	cmp	r2, r3
   169b6:	d100      	bne.n	169ba <memcpy+0xa>
   169b8:	bd10      	pop	{r4, pc}
   169ba:	5ccc      	ldrb	r4, [r1, r3]
   169bc:	54c4      	strb	r4, [r0, r3]
   169be:	3301      	adds	r3, #1
   169c0:	e7f8      	b.n	169b4 <memcpy+0x4>

000169c2 <memmove>:
   169c2:	b510      	push	{r4, lr}
   169c4:	4288      	cmp	r0, r1
   169c6:	d902      	bls.n	169ce <memmove+0xc>
   169c8:	188b      	adds	r3, r1, r2
   169ca:	4298      	cmp	r0, r3
   169cc:	d308      	bcc.n	169e0 <memmove+0x1e>
   169ce:	2300      	movs	r3, #0
   169d0:	429a      	cmp	r2, r3
   169d2:	d007      	beq.n	169e4 <memmove+0x22>
   169d4:	5ccc      	ldrb	r4, [r1, r3]
   169d6:	54c4      	strb	r4, [r0, r3]
   169d8:	3301      	adds	r3, #1
   169da:	e7f9      	b.n	169d0 <memmove+0xe>
   169dc:	5c8b      	ldrb	r3, [r1, r2]
   169de:	5483      	strb	r3, [r0, r2]
   169e0:	3a01      	subs	r2, #1
   169e2:	d2fb      	bcs.n	169dc <memmove+0x1a>
   169e4:	bd10      	pop	{r4, pc}

000169e6 <memset>:
   169e6:	0003      	movs	r3, r0
   169e8:	1882      	adds	r2, r0, r2
   169ea:	4293      	cmp	r3, r2
   169ec:	d100      	bne.n	169f0 <memset+0xa>
   169ee:	4770      	bx	lr
   169f0:	7019      	strb	r1, [r3, #0]
   169f2:	3301      	adds	r3, #1
   169f4:	e7f9      	b.n	169ea <memset+0x4>
	...

000169f8 <_free_r>:
   169f8:	b570      	push	{r4, r5, r6, lr}
   169fa:	0005      	movs	r5, r0
   169fc:	2900      	cmp	r1, #0
   169fe:	d010      	beq.n	16a22 <_free_r+0x2a>
   16a00:	1f0c      	subs	r4, r1, #4
   16a02:	6823      	ldr	r3, [r4, #0]
   16a04:	2b00      	cmp	r3, #0
   16a06:	da00      	bge.n	16a0a <_free_r+0x12>
   16a08:	18e4      	adds	r4, r4, r3
   16a0a:	0028      	movs	r0, r5
   16a0c:	f000 fdec 	bl	175e8 <__malloc_lock>
   16a10:	4a1d      	ldr	r2, [pc, #116]	; (16a88 <_free_r+0x90>)
   16a12:	6813      	ldr	r3, [r2, #0]
   16a14:	2b00      	cmp	r3, #0
   16a16:	d105      	bne.n	16a24 <_free_r+0x2c>
   16a18:	6063      	str	r3, [r4, #4]
   16a1a:	6014      	str	r4, [r2, #0]
   16a1c:	0028      	movs	r0, r5
   16a1e:	f000 fde4 	bl	175ea <__malloc_unlock>
   16a22:	bd70      	pop	{r4, r5, r6, pc}
   16a24:	42a3      	cmp	r3, r4
   16a26:	d909      	bls.n	16a3c <_free_r+0x44>
   16a28:	6821      	ldr	r1, [r4, #0]
   16a2a:	1860      	adds	r0, r4, r1
   16a2c:	4283      	cmp	r3, r0
   16a2e:	d1f3      	bne.n	16a18 <_free_r+0x20>
   16a30:	6818      	ldr	r0, [r3, #0]
   16a32:	685b      	ldr	r3, [r3, #4]
   16a34:	1841      	adds	r1, r0, r1
   16a36:	6021      	str	r1, [r4, #0]
   16a38:	e7ee      	b.n	16a18 <_free_r+0x20>
   16a3a:	0013      	movs	r3, r2
   16a3c:	685a      	ldr	r2, [r3, #4]
   16a3e:	2a00      	cmp	r2, #0
   16a40:	d001      	beq.n	16a46 <_free_r+0x4e>
   16a42:	42a2      	cmp	r2, r4
   16a44:	d9f9      	bls.n	16a3a <_free_r+0x42>
   16a46:	6819      	ldr	r1, [r3, #0]
   16a48:	1858      	adds	r0, r3, r1
   16a4a:	42a0      	cmp	r0, r4
   16a4c:	d10b      	bne.n	16a66 <_free_r+0x6e>
   16a4e:	6820      	ldr	r0, [r4, #0]
   16a50:	1809      	adds	r1, r1, r0
   16a52:	1858      	adds	r0, r3, r1
   16a54:	6019      	str	r1, [r3, #0]
   16a56:	4282      	cmp	r2, r0
   16a58:	d1e0      	bne.n	16a1c <_free_r+0x24>
   16a5a:	6810      	ldr	r0, [r2, #0]
   16a5c:	6852      	ldr	r2, [r2, #4]
   16a5e:	1841      	adds	r1, r0, r1
   16a60:	6019      	str	r1, [r3, #0]
   16a62:	605a      	str	r2, [r3, #4]
   16a64:	e7da      	b.n	16a1c <_free_r+0x24>
   16a66:	42a0      	cmp	r0, r4
   16a68:	d902      	bls.n	16a70 <_free_r+0x78>
   16a6a:	230c      	movs	r3, #12
   16a6c:	602b      	str	r3, [r5, #0]
   16a6e:	e7d5      	b.n	16a1c <_free_r+0x24>
   16a70:	6821      	ldr	r1, [r4, #0]
   16a72:	1860      	adds	r0, r4, r1
   16a74:	4282      	cmp	r2, r0
   16a76:	d103      	bne.n	16a80 <_free_r+0x88>
   16a78:	6810      	ldr	r0, [r2, #0]
   16a7a:	6852      	ldr	r2, [r2, #4]
   16a7c:	1841      	adds	r1, r0, r1
   16a7e:	6021      	str	r1, [r4, #0]
   16a80:	6062      	str	r2, [r4, #4]
   16a82:	605c      	str	r4, [r3, #4]
   16a84:	e7ca      	b.n	16a1c <_free_r+0x24>
   16a86:	46c0      	nop			; (mov r8, r8)
   16a88:	20000398 	.word	0x20000398

00016a8c <_malloc_r>:
   16a8c:	2303      	movs	r3, #3
   16a8e:	b570      	push	{r4, r5, r6, lr}
   16a90:	1ccd      	adds	r5, r1, #3
   16a92:	439d      	bics	r5, r3
   16a94:	3508      	adds	r5, #8
   16a96:	0006      	movs	r6, r0
   16a98:	2d0c      	cmp	r5, #12
   16a9a:	d21e      	bcs.n	16ada <_malloc_r+0x4e>
   16a9c:	250c      	movs	r5, #12
   16a9e:	42a9      	cmp	r1, r5
   16aa0:	d81d      	bhi.n	16ade <_malloc_r+0x52>
   16aa2:	0030      	movs	r0, r6
   16aa4:	f000 fda0 	bl	175e8 <__malloc_lock>
   16aa8:	4a25      	ldr	r2, [pc, #148]	; (16b40 <_malloc_r+0xb4>)
   16aaa:	6814      	ldr	r4, [r2, #0]
   16aac:	0021      	movs	r1, r4
   16aae:	2900      	cmp	r1, #0
   16ab0:	d119      	bne.n	16ae6 <_malloc_r+0x5a>
   16ab2:	4c24      	ldr	r4, [pc, #144]	; (16b44 <_malloc_r+0xb8>)
   16ab4:	6823      	ldr	r3, [r4, #0]
   16ab6:	2b00      	cmp	r3, #0
   16ab8:	d103      	bne.n	16ac2 <_malloc_r+0x36>
   16aba:	0030      	movs	r0, r6
   16abc:	f000 f8dc 	bl	16c78 <_sbrk_r>
   16ac0:	6020      	str	r0, [r4, #0]
   16ac2:	0029      	movs	r1, r5
   16ac4:	0030      	movs	r0, r6
   16ac6:	f000 f8d7 	bl	16c78 <_sbrk_r>
   16aca:	1c43      	adds	r3, r0, #1
   16acc:	d12c      	bne.n	16b28 <_malloc_r+0x9c>
   16ace:	230c      	movs	r3, #12
   16ad0:	0030      	movs	r0, r6
   16ad2:	6033      	str	r3, [r6, #0]
   16ad4:	f000 fd89 	bl	175ea <__malloc_unlock>
   16ad8:	e003      	b.n	16ae2 <_malloc_r+0x56>
   16ada:	2d00      	cmp	r5, #0
   16adc:	dadf      	bge.n	16a9e <_malloc_r+0x12>
   16ade:	230c      	movs	r3, #12
   16ae0:	6033      	str	r3, [r6, #0]
   16ae2:	2000      	movs	r0, #0
   16ae4:	bd70      	pop	{r4, r5, r6, pc}
   16ae6:	680b      	ldr	r3, [r1, #0]
   16ae8:	1b5b      	subs	r3, r3, r5
   16aea:	d41a      	bmi.n	16b22 <_malloc_r+0x96>
   16aec:	2b0b      	cmp	r3, #11
   16aee:	d903      	bls.n	16af8 <_malloc_r+0x6c>
   16af0:	600b      	str	r3, [r1, #0]
   16af2:	18cc      	adds	r4, r1, r3
   16af4:	6025      	str	r5, [r4, #0]
   16af6:	e003      	b.n	16b00 <_malloc_r+0x74>
   16af8:	428c      	cmp	r4, r1
   16afa:	d10e      	bne.n	16b1a <_malloc_r+0x8e>
   16afc:	6863      	ldr	r3, [r4, #4]
   16afe:	6013      	str	r3, [r2, #0]
   16b00:	0030      	movs	r0, r6
   16b02:	f000 fd72 	bl	175ea <__malloc_unlock>
   16b06:	0020      	movs	r0, r4
   16b08:	2207      	movs	r2, #7
   16b0a:	300b      	adds	r0, #11
   16b0c:	1d23      	adds	r3, r4, #4
   16b0e:	4390      	bics	r0, r2
   16b10:	1ac3      	subs	r3, r0, r3
   16b12:	d0e7      	beq.n	16ae4 <_malloc_r+0x58>
   16b14:	425a      	negs	r2, r3
   16b16:	50e2      	str	r2, [r4, r3]
   16b18:	e7e4      	b.n	16ae4 <_malloc_r+0x58>
   16b1a:	684b      	ldr	r3, [r1, #4]
   16b1c:	6063      	str	r3, [r4, #4]
   16b1e:	000c      	movs	r4, r1
   16b20:	e7ee      	b.n	16b00 <_malloc_r+0x74>
   16b22:	000c      	movs	r4, r1
   16b24:	6849      	ldr	r1, [r1, #4]
   16b26:	e7c2      	b.n	16aae <_malloc_r+0x22>
   16b28:	2303      	movs	r3, #3
   16b2a:	1cc4      	adds	r4, r0, #3
   16b2c:	439c      	bics	r4, r3
   16b2e:	42a0      	cmp	r0, r4
   16b30:	d0e0      	beq.n	16af4 <_malloc_r+0x68>
   16b32:	1a21      	subs	r1, r4, r0
   16b34:	0030      	movs	r0, r6
   16b36:	f000 f89f 	bl	16c78 <_sbrk_r>
   16b3a:	1c43      	adds	r3, r0, #1
   16b3c:	d1da      	bne.n	16af4 <_malloc_r+0x68>
   16b3e:	e7c6      	b.n	16ace <_malloc_r+0x42>
   16b40:	20000398 	.word	0x20000398
   16b44:	2000039c 	.word	0x2000039c

00016b48 <iprintf>:
   16b48:	b40f      	push	{r0, r1, r2, r3}
   16b4a:	4b0b      	ldr	r3, [pc, #44]	; (16b78 <iprintf+0x30>)
   16b4c:	b513      	push	{r0, r1, r4, lr}
   16b4e:	681c      	ldr	r4, [r3, #0]
   16b50:	2c00      	cmp	r4, #0
   16b52:	d005      	beq.n	16b60 <iprintf+0x18>
   16b54:	69a3      	ldr	r3, [r4, #24]
   16b56:	2b00      	cmp	r3, #0
   16b58:	d102      	bne.n	16b60 <iprintf+0x18>
   16b5a:	0020      	movs	r0, r4
   16b5c:	f000 fc34 	bl	173c8 <__sinit>
   16b60:	ab05      	add	r3, sp, #20
   16b62:	9a04      	ldr	r2, [sp, #16]
   16b64:	68a1      	ldr	r1, [r4, #8]
   16b66:	0020      	movs	r0, r4
   16b68:	9301      	str	r3, [sp, #4]
   16b6a:	f000 fecd 	bl	17908 <_vfiprintf_r>
   16b6e:	bc16      	pop	{r1, r2, r4}
   16b70:	bc08      	pop	{r3}
   16b72:	b004      	add	sp, #16
   16b74:	4718      	bx	r3
   16b76:	46c0      	nop			; (mov r8, r8)
   16b78:	20000018 	.word	0x20000018

00016b7c <putchar>:
   16b7c:	4b08      	ldr	r3, [pc, #32]	; (16ba0 <putchar+0x24>)
   16b7e:	b570      	push	{r4, r5, r6, lr}
   16b80:	681c      	ldr	r4, [r3, #0]
   16b82:	0005      	movs	r5, r0
   16b84:	2c00      	cmp	r4, #0
   16b86:	d005      	beq.n	16b94 <putchar+0x18>
   16b88:	69a3      	ldr	r3, [r4, #24]
   16b8a:	2b00      	cmp	r3, #0
   16b8c:	d102      	bne.n	16b94 <putchar+0x18>
   16b8e:	0020      	movs	r0, r4
   16b90:	f000 fc1a 	bl	173c8 <__sinit>
   16b94:	0029      	movs	r1, r5
   16b96:	68a2      	ldr	r2, [r4, #8]
   16b98:	0020      	movs	r0, r4
   16b9a:	f001 f959 	bl	17e50 <_putc_r>
   16b9e:	bd70      	pop	{r4, r5, r6, pc}
   16ba0:	20000018 	.word	0x20000018

00016ba4 <_puts_r>:
   16ba4:	b570      	push	{r4, r5, r6, lr}
   16ba6:	0005      	movs	r5, r0
   16ba8:	000e      	movs	r6, r1
   16baa:	2800      	cmp	r0, #0
   16bac:	d004      	beq.n	16bb8 <_puts_r+0x14>
   16bae:	6983      	ldr	r3, [r0, #24]
   16bb0:	2b00      	cmp	r3, #0
   16bb2:	d101      	bne.n	16bb8 <_puts_r+0x14>
   16bb4:	f000 fc08 	bl	173c8 <__sinit>
   16bb8:	69ab      	ldr	r3, [r5, #24]
   16bba:	68ac      	ldr	r4, [r5, #8]
   16bbc:	2b00      	cmp	r3, #0
   16bbe:	d102      	bne.n	16bc6 <_puts_r+0x22>
   16bc0:	0028      	movs	r0, r5
   16bc2:	f000 fc01 	bl	173c8 <__sinit>
   16bc6:	4b24      	ldr	r3, [pc, #144]	; (16c58 <_puts_r+0xb4>)
   16bc8:	429c      	cmp	r4, r3
   16bca:	d10f      	bne.n	16bec <_puts_r+0x48>
   16bcc:	686c      	ldr	r4, [r5, #4]
   16bce:	89a3      	ldrh	r3, [r4, #12]
   16bd0:	071b      	lsls	r3, r3, #28
   16bd2:	d502      	bpl.n	16bda <_puts_r+0x36>
   16bd4:	6923      	ldr	r3, [r4, #16]
   16bd6:	2b00      	cmp	r3, #0
   16bd8:	d120      	bne.n	16c1c <_puts_r+0x78>
   16bda:	0021      	movs	r1, r4
   16bdc:	0028      	movs	r0, r5
   16bde:	f000 fa85 	bl	170ec <__swsetup_r>
   16be2:	2800      	cmp	r0, #0
   16be4:	d01a      	beq.n	16c1c <_puts_r+0x78>
   16be6:	2001      	movs	r0, #1
   16be8:	4240      	negs	r0, r0
   16bea:	bd70      	pop	{r4, r5, r6, pc}
   16bec:	4b1b      	ldr	r3, [pc, #108]	; (16c5c <_puts_r+0xb8>)
   16bee:	429c      	cmp	r4, r3
   16bf0:	d101      	bne.n	16bf6 <_puts_r+0x52>
   16bf2:	68ac      	ldr	r4, [r5, #8]
   16bf4:	e7eb      	b.n	16bce <_puts_r+0x2a>
   16bf6:	4b1a      	ldr	r3, [pc, #104]	; (16c60 <_puts_r+0xbc>)
   16bf8:	429c      	cmp	r4, r3
   16bfa:	d1e8      	bne.n	16bce <_puts_r+0x2a>
   16bfc:	68ec      	ldr	r4, [r5, #12]
   16bfe:	e7e6      	b.n	16bce <_puts_r+0x2a>
   16c00:	3b01      	subs	r3, #1
   16c02:	3601      	adds	r6, #1
   16c04:	60a3      	str	r3, [r4, #8]
   16c06:	2b00      	cmp	r3, #0
   16c08:	da04      	bge.n	16c14 <_puts_r+0x70>
   16c0a:	69a2      	ldr	r2, [r4, #24]
   16c0c:	4293      	cmp	r3, r2
   16c0e:	db16      	blt.n	16c3e <_puts_r+0x9a>
   16c10:	290a      	cmp	r1, #10
   16c12:	d014      	beq.n	16c3e <_puts_r+0x9a>
   16c14:	6823      	ldr	r3, [r4, #0]
   16c16:	1c5a      	adds	r2, r3, #1
   16c18:	6022      	str	r2, [r4, #0]
   16c1a:	7019      	strb	r1, [r3, #0]
   16c1c:	7831      	ldrb	r1, [r6, #0]
   16c1e:	68a3      	ldr	r3, [r4, #8]
   16c20:	2900      	cmp	r1, #0
   16c22:	d1ed      	bne.n	16c00 <_puts_r+0x5c>
   16c24:	3b01      	subs	r3, #1
   16c26:	60a3      	str	r3, [r4, #8]
   16c28:	2b00      	cmp	r3, #0
   16c2a:	da0f      	bge.n	16c4c <_puts_r+0xa8>
   16c2c:	0022      	movs	r2, r4
   16c2e:	310a      	adds	r1, #10
   16c30:	0028      	movs	r0, r5
   16c32:	f000 fa05 	bl	17040 <__swbuf_r>
   16c36:	1c43      	adds	r3, r0, #1
   16c38:	d0d5      	beq.n	16be6 <_puts_r+0x42>
   16c3a:	200a      	movs	r0, #10
   16c3c:	e7d5      	b.n	16bea <_puts_r+0x46>
   16c3e:	0022      	movs	r2, r4
   16c40:	0028      	movs	r0, r5
   16c42:	f000 f9fd 	bl	17040 <__swbuf_r>
   16c46:	1c43      	adds	r3, r0, #1
   16c48:	d1e8      	bne.n	16c1c <_puts_r+0x78>
   16c4a:	e7cc      	b.n	16be6 <_puts_r+0x42>
   16c4c:	200a      	movs	r0, #10
   16c4e:	6823      	ldr	r3, [r4, #0]
   16c50:	1c5a      	adds	r2, r3, #1
   16c52:	6022      	str	r2, [r4, #0]
   16c54:	7018      	strb	r0, [r3, #0]
   16c56:	e7c8      	b.n	16bea <_puts_r+0x46>
   16c58:	00019940 	.word	0x00019940
   16c5c:	00019960 	.word	0x00019960
   16c60:	00019920 	.word	0x00019920

00016c64 <puts>:
   16c64:	b510      	push	{r4, lr}
   16c66:	4b03      	ldr	r3, [pc, #12]	; (16c74 <puts+0x10>)
   16c68:	0001      	movs	r1, r0
   16c6a:	6818      	ldr	r0, [r3, #0]
   16c6c:	f7ff ff9a 	bl	16ba4 <_puts_r>
   16c70:	bd10      	pop	{r4, pc}
   16c72:	46c0      	nop			; (mov r8, r8)
   16c74:	20000018 	.word	0x20000018

00016c78 <_sbrk_r>:
   16c78:	2300      	movs	r3, #0
   16c7a:	b570      	push	{r4, r5, r6, lr}
   16c7c:	4c06      	ldr	r4, [pc, #24]	; (16c98 <_sbrk_r+0x20>)
   16c7e:	0005      	movs	r5, r0
   16c80:	0008      	movs	r0, r1
   16c82:	6023      	str	r3, [r4, #0]
   16c84:	f7f9 ff98 	bl	10bb8 <_sbrk>
   16c88:	1c43      	adds	r3, r0, #1
   16c8a:	d103      	bne.n	16c94 <_sbrk_r+0x1c>
   16c8c:	6823      	ldr	r3, [r4, #0]
   16c8e:	2b00      	cmp	r3, #0
   16c90:	d000      	beq.n	16c94 <_sbrk_r+0x1c>
   16c92:	602b      	str	r3, [r5, #0]
   16c94:	bd70      	pop	{r4, r5, r6, pc}
   16c96:	46c0      	nop			; (mov r8, r8)
   16c98:	20000efc 	.word	0x20000efc

00016c9c <setbuf>:
   16c9c:	424a      	negs	r2, r1
   16c9e:	414a      	adcs	r2, r1
   16ca0:	2380      	movs	r3, #128	; 0x80
   16ca2:	b510      	push	{r4, lr}
   16ca4:	0052      	lsls	r2, r2, #1
   16ca6:	00db      	lsls	r3, r3, #3
   16ca8:	f000 f802 	bl	16cb0 <setvbuf>
   16cac:	bd10      	pop	{r4, pc}
	...

00016cb0 <setvbuf>:
   16cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
   16cb2:	001d      	movs	r5, r3
   16cb4:	4b4f      	ldr	r3, [pc, #316]	; (16df4 <setvbuf+0x144>)
   16cb6:	b085      	sub	sp, #20
   16cb8:	681e      	ldr	r6, [r3, #0]
   16cba:	0004      	movs	r4, r0
   16cbc:	000f      	movs	r7, r1
   16cbe:	9200      	str	r2, [sp, #0]
   16cc0:	2e00      	cmp	r6, #0
   16cc2:	d005      	beq.n	16cd0 <setvbuf+0x20>
   16cc4:	69b3      	ldr	r3, [r6, #24]
   16cc6:	2b00      	cmp	r3, #0
   16cc8:	d102      	bne.n	16cd0 <setvbuf+0x20>
   16cca:	0030      	movs	r0, r6
   16ccc:	f000 fb7c 	bl	173c8 <__sinit>
   16cd0:	4b49      	ldr	r3, [pc, #292]	; (16df8 <setvbuf+0x148>)
   16cd2:	429c      	cmp	r4, r3
   16cd4:	d150      	bne.n	16d78 <setvbuf+0xc8>
   16cd6:	6874      	ldr	r4, [r6, #4]
   16cd8:	9b00      	ldr	r3, [sp, #0]
   16cda:	2b02      	cmp	r3, #2
   16cdc:	d005      	beq.n	16cea <setvbuf+0x3a>
   16cde:	2b01      	cmp	r3, #1
   16ce0:	d900      	bls.n	16ce4 <setvbuf+0x34>
   16ce2:	e084      	b.n	16dee <setvbuf+0x13e>
   16ce4:	2d00      	cmp	r5, #0
   16ce6:	da00      	bge.n	16cea <setvbuf+0x3a>
   16ce8:	e081      	b.n	16dee <setvbuf+0x13e>
   16cea:	0021      	movs	r1, r4
   16cec:	0030      	movs	r0, r6
   16cee:	f000 fafd 	bl	172ec <_fflush_r>
   16cf2:	6b61      	ldr	r1, [r4, #52]	; 0x34
   16cf4:	2900      	cmp	r1, #0
   16cf6:	d008      	beq.n	16d0a <setvbuf+0x5a>
   16cf8:	0023      	movs	r3, r4
   16cfa:	3344      	adds	r3, #68	; 0x44
   16cfc:	4299      	cmp	r1, r3
   16cfe:	d002      	beq.n	16d06 <setvbuf+0x56>
   16d00:	0030      	movs	r0, r6
   16d02:	f7ff fe79 	bl	169f8 <_free_r>
   16d06:	2300      	movs	r3, #0
   16d08:	6363      	str	r3, [r4, #52]	; 0x34
   16d0a:	2300      	movs	r3, #0
   16d0c:	61a3      	str	r3, [r4, #24]
   16d0e:	6063      	str	r3, [r4, #4]
   16d10:	89a3      	ldrh	r3, [r4, #12]
   16d12:	061b      	lsls	r3, r3, #24
   16d14:	d503      	bpl.n	16d1e <setvbuf+0x6e>
   16d16:	6921      	ldr	r1, [r4, #16]
   16d18:	0030      	movs	r0, r6
   16d1a:	f7ff fe6d 	bl	169f8 <_free_r>
   16d1e:	89a3      	ldrh	r3, [r4, #12]
   16d20:	4a36      	ldr	r2, [pc, #216]	; (16dfc <setvbuf+0x14c>)
   16d22:	4013      	ands	r3, r2
   16d24:	81a3      	strh	r3, [r4, #12]
   16d26:	9b00      	ldr	r3, [sp, #0]
   16d28:	2b02      	cmp	r3, #2
   16d2a:	d05a      	beq.n	16de2 <setvbuf+0x132>
   16d2c:	ab03      	add	r3, sp, #12
   16d2e:	aa02      	add	r2, sp, #8
   16d30:	0021      	movs	r1, r4
   16d32:	0030      	movs	r0, r6
   16d34:	f000 fbe0 	bl	174f8 <__swhatbuf_r>
   16d38:	89a3      	ldrh	r3, [r4, #12]
   16d3a:	4318      	orrs	r0, r3
   16d3c:	81a0      	strh	r0, [r4, #12]
   16d3e:	2d00      	cmp	r5, #0
   16d40:	d124      	bne.n	16d8c <setvbuf+0xdc>
   16d42:	9d02      	ldr	r5, [sp, #8]
   16d44:	0028      	movs	r0, r5
   16d46:	f7ff fe1f 	bl	16988 <malloc>
   16d4a:	9501      	str	r5, [sp, #4]
   16d4c:	1e07      	subs	r7, r0, #0
   16d4e:	d142      	bne.n	16dd6 <setvbuf+0x126>
   16d50:	9b02      	ldr	r3, [sp, #8]
   16d52:	9301      	str	r3, [sp, #4]
   16d54:	42ab      	cmp	r3, r5
   16d56:	d139      	bne.n	16dcc <setvbuf+0x11c>
   16d58:	2001      	movs	r0, #1
   16d5a:	4240      	negs	r0, r0
   16d5c:	2302      	movs	r3, #2
   16d5e:	89a2      	ldrh	r2, [r4, #12]
   16d60:	4313      	orrs	r3, r2
   16d62:	81a3      	strh	r3, [r4, #12]
   16d64:	2300      	movs	r3, #0
   16d66:	60a3      	str	r3, [r4, #8]
   16d68:	0023      	movs	r3, r4
   16d6a:	3347      	adds	r3, #71	; 0x47
   16d6c:	6023      	str	r3, [r4, #0]
   16d6e:	6123      	str	r3, [r4, #16]
   16d70:	2301      	movs	r3, #1
   16d72:	6163      	str	r3, [r4, #20]
   16d74:	b005      	add	sp, #20
   16d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16d78:	4b21      	ldr	r3, [pc, #132]	; (16e00 <setvbuf+0x150>)
   16d7a:	429c      	cmp	r4, r3
   16d7c:	d101      	bne.n	16d82 <setvbuf+0xd2>
   16d7e:	68b4      	ldr	r4, [r6, #8]
   16d80:	e7aa      	b.n	16cd8 <setvbuf+0x28>
   16d82:	4b20      	ldr	r3, [pc, #128]	; (16e04 <setvbuf+0x154>)
   16d84:	429c      	cmp	r4, r3
   16d86:	d1a7      	bne.n	16cd8 <setvbuf+0x28>
   16d88:	68f4      	ldr	r4, [r6, #12]
   16d8a:	e7a5      	b.n	16cd8 <setvbuf+0x28>
   16d8c:	2f00      	cmp	r7, #0
   16d8e:	d0d9      	beq.n	16d44 <setvbuf+0x94>
   16d90:	69b3      	ldr	r3, [r6, #24]
   16d92:	2b00      	cmp	r3, #0
   16d94:	d102      	bne.n	16d9c <setvbuf+0xec>
   16d96:	0030      	movs	r0, r6
   16d98:	f000 fb16 	bl	173c8 <__sinit>
   16d9c:	9b00      	ldr	r3, [sp, #0]
   16d9e:	2b01      	cmp	r3, #1
   16da0:	d103      	bne.n	16daa <setvbuf+0xfa>
   16da2:	89a3      	ldrh	r3, [r4, #12]
   16da4:	9a00      	ldr	r2, [sp, #0]
   16da6:	431a      	orrs	r2, r3
   16da8:	81a2      	strh	r2, [r4, #12]
   16daa:	2008      	movs	r0, #8
   16dac:	89a3      	ldrh	r3, [r4, #12]
   16dae:	6027      	str	r7, [r4, #0]
   16db0:	6127      	str	r7, [r4, #16]
   16db2:	6165      	str	r5, [r4, #20]
   16db4:	4018      	ands	r0, r3
   16db6:	d018      	beq.n	16dea <setvbuf+0x13a>
   16db8:	2001      	movs	r0, #1
   16dba:	4018      	ands	r0, r3
   16dbc:	2300      	movs	r3, #0
   16dbe:	4298      	cmp	r0, r3
   16dc0:	d011      	beq.n	16de6 <setvbuf+0x136>
   16dc2:	426d      	negs	r5, r5
   16dc4:	60a3      	str	r3, [r4, #8]
   16dc6:	61a5      	str	r5, [r4, #24]
   16dc8:	0018      	movs	r0, r3
   16dca:	e7d3      	b.n	16d74 <setvbuf+0xc4>
   16dcc:	9801      	ldr	r0, [sp, #4]
   16dce:	f7ff fddb 	bl	16988 <malloc>
   16dd2:	1e07      	subs	r7, r0, #0
   16dd4:	d0c0      	beq.n	16d58 <setvbuf+0xa8>
   16dd6:	2380      	movs	r3, #128	; 0x80
   16dd8:	89a2      	ldrh	r2, [r4, #12]
   16dda:	9d01      	ldr	r5, [sp, #4]
   16ddc:	4313      	orrs	r3, r2
   16dde:	81a3      	strh	r3, [r4, #12]
   16de0:	e7d6      	b.n	16d90 <setvbuf+0xe0>
   16de2:	2000      	movs	r0, #0
   16de4:	e7ba      	b.n	16d5c <setvbuf+0xac>
   16de6:	60a5      	str	r5, [r4, #8]
   16de8:	e7c4      	b.n	16d74 <setvbuf+0xc4>
   16dea:	60a0      	str	r0, [r4, #8]
   16dec:	e7c2      	b.n	16d74 <setvbuf+0xc4>
   16dee:	2001      	movs	r0, #1
   16df0:	4240      	negs	r0, r0
   16df2:	e7bf      	b.n	16d74 <setvbuf+0xc4>
   16df4:	20000018 	.word	0x20000018
   16df8:	00019940 	.word	0x00019940
   16dfc:	fffff35c 	.word	0xfffff35c
   16e00:	00019960 	.word	0x00019960
   16e04:	00019920 	.word	0x00019920

00016e08 <siprintf>:
   16e08:	b40e      	push	{r1, r2, r3}
   16e0a:	b510      	push	{r4, lr}
   16e0c:	b09d      	sub	sp, #116	; 0x74
   16e0e:	a902      	add	r1, sp, #8
   16e10:	9002      	str	r0, [sp, #8]
   16e12:	6108      	str	r0, [r1, #16]
   16e14:	480b      	ldr	r0, [pc, #44]	; (16e44 <siprintf+0x3c>)
   16e16:	2482      	movs	r4, #130	; 0x82
   16e18:	6088      	str	r0, [r1, #8]
   16e1a:	6148      	str	r0, [r1, #20]
   16e1c:	2001      	movs	r0, #1
   16e1e:	4240      	negs	r0, r0
   16e20:	ab1f      	add	r3, sp, #124	; 0x7c
   16e22:	81c8      	strh	r0, [r1, #14]
   16e24:	4808      	ldr	r0, [pc, #32]	; (16e48 <siprintf+0x40>)
   16e26:	cb04      	ldmia	r3!, {r2}
   16e28:	00a4      	lsls	r4, r4, #2
   16e2a:	6800      	ldr	r0, [r0, #0]
   16e2c:	9301      	str	r3, [sp, #4]
   16e2e:	818c      	strh	r4, [r1, #12]
   16e30:	f000 fc3e 	bl	176b0 <_svfiprintf_r>
   16e34:	2300      	movs	r3, #0
   16e36:	9a02      	ldr	r2, [sp, #8]
   16e38:	7013      	strb	r3, [r2, #0]
   16e3a:	b01d      	add	sp, #116	; 0x74
   16e3c:	bc10      	pop	{r4}
   16e3e:	bc08      	pop	{r3}
   16e40:	b003      	add	sp, #12
   16e42:	4718      	bx	r3
   16e44:	7fffffff 	.word	0x7fffffff
   16e48:	20000018 	.word	0x20000018

00016e4c <strcmp>:
   16e4c:	7802      	ldrb	r2, [r0, #0]
   16e4e:	780b      	ldrb	r3, [r1, #0]
   16e50:	2a00      	cmp	r2, #0
   16e52:	d003      	beq.n	16e5c <strcmp+0x10>
   16e54:	3001      	adds	r0, #1
   16e56:	3101      	adds	r1, #1
   16e58:	429a      	cmp	r2, r3
   16e5a:	d0f7      	beq.n	16e4c <strcmp>
   16e5c:	1ad0      	subs	r0, r2, r3
   16e5e:	4770      	bx	lr

00016e60 <strcpy>:
   16e60:	1c03      	adds	r3, r0, #0
   16e62:	780a      	ldrb	r2, [r1, #0]
   16e64:	3101      	adds	r1, #1
   16e66:	701a      	strb	r2, [r3, #0]
   16e68:	3301      	adds	r3, #1
   16e6a:	2a00      	cmp	r2, #0
   16e6c:	d1f9      	bne.n	16e62 <strcpy+0x2>
   16e6e:	4770      	bx	lr

00016e70 <strdup>:
   16e70:	b510      	push	{r4, lr}
   16e72:	4b03      	ldr	r3, [pc, #12]	; (16e80 <strdup+0x10>)
   16e74:	0001      	movs	r1, r0
   16e76:	6818      	ldr	r0, [r3, #0]
   16e78:	f000 f804 	bl	16e84 <_strdup_r>
   16e7c:	bd10      	pop	{r4, pc}
   16e7e:	46c0      	nop			; (mov r8, r8)
   16e80:	20000018 	.word	0x20000018

00016e84 <_strdup_r>:
   16e84:	b570      	push	{r4, r5, r6, lr}
   16e86:	0005      	movs	r5, r0
   16e88:	0008      	movs	r0, r1
   16e8a:	000e      	movs	r6, r1
   16e8c:	f000 f80d 	bl	16eaa <strlen>
   16e90:	1c44      	adds	r4, r0, #1
   16e92:	0021      	movs	r1, r4
   16e94:	0028      	movs	r0, r5
   16e96:	f7ff fdf9 	bl	16a8c <_malloc_r>
   16e9a:	1e05      	subs	r5, r0, #0
   16e9c:	d003      	beq.n	16ea6 <_strdup_r+0x22>
   16e9e:	0022      	movs	r2, r4
   16ea0:	0031      	movs	r1, r6
   16ea2:	f7ff fd85 	bl	169b0 <memcpy>
   16ea6:	0028      	movs	r0, r5
   16ea8:	bd70      	pop	{r4, r5, r6, pc}

00016eaa <strlen>:
   16eaa:	2300      	movs	r3, #0
   16eac:	5cc2      	ldrb	r2, [r0, r3]
   16eae:	3301      	adds	r3, #1
   16eb0:	2a00      	cmp	r2, #0
   16eb2:	d1fb      	bne.n	16eac <strlen+0x2>
   16eb4:	1e58      	subs	r0, r3, #1
   16eb6:	4770      	bx	lr

00016eb8 <strncmp>:
   16eb8:	2300      	movs	r3, #0
   16eba:	b530      	push	{r4, r5, lr}
   16ebc:	429a      	cmp	r2, r3
   16ebe:	d00a      	beq.n	16ed6 <strncmp+0x1e>
   16ec0:	3a01      	subs	r2, #1
   16ec2:	5cc4      	ldrb	r4, [r0, r3]
   16ec4:	5ccd      	ldrb	r5, [r1, r3]
   16ec6:	42ac      	cmp	r4, r5
   16ec8:	d104      	bne.n	16ed4 <strncmp+0x1c>
   16eca:	429a      	cmp	r2, r3
   16ecc:	d002      	beq.n	16ed4 <strncmp+0x1c>
   16ece:	3301      	adds	r3, #1
   16ed0:	2c00      	cmp	r4, #0
   16ed2:	d1f6      	bne.n	16ec2 <strncmp+0xa>
   16ed4:	1b63      	subs	r3, r4, r5
   16ed6:	0018      	movs	r0, r3
   16ed8:	bd30      	pop	{r4, r5, pc}

00016eda <strstr>:
   16eda:	b510      	push	{r4, lr}
   16edc:	0002      	movs	r2, r0
   16ede:	7800      	ldrb	r0, [r0, #0]
   16ee0:	2800      	cmp	r0, #0
   16ee2:	d104      	bne.n	16eee <strstr+0x14>
   16ee4:	7809      	ldrb	r1, [r1, #0]
   16ee6:	2900      	cmp	r1, #0
   16ee8:	d00d      	beq.n	16f06 <strstr+0x2c>
   16eea:	bd10      	pop	{r4, pc}
   16eec:	3201      	adds	r2, #1
   16eee:	7810      	ldrb	r0, [r2, #0]
   16ef0:	2800      	cmp	r0, #0
   16ef2:	d0fa      	beq.n	16eea <strstr+0x10>
   16ef4:	2300      	movs	r3, #0
   16ef6:	5cc8      	ldrb	r0, [r1, r3]
   16ef8:	2800      	cmp	r0, #0
   16efa:	d004      	beq.n	16f06 <strstr+0x2c>
   16efc:	5cd4      	ldrb	r4, [r2, r3]
   16efe:	4284      	cmp	r4, r0
   16f00:	d1f4      	bne.n	16eec <strstr+0x12>
   16f02:	3301      	adds	r3, #1
   16f04:	e7f7      	b.n	16ef6 <strstr+0x1c>
   16f06:	0010      	movs	r0, r2
   16f08:	e7ef      	b.n	16eea <strstr+0x10>
	...

00016f0c <_strtol_l.isra.0>:
   16f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   16f0e:	001f      	movs	r7, r3
   16f10:	000e      	movs	r6, r1
   16f12:	b087      	sub	sp, #28
   16f14:	9005      	str	r0, [sp, #20]
   16f16:	9103      	str	r1, [sp, #12]
   16f18:	9202      	str	r2, [sp, #8]
   16f1a:	980c      	ldr	r0, [sp, #48]	; 0x30
   16f1c:	7834      	ldrb	r4, [r6, #0]
   16f1e:	f000 fae8 	bl	174f2 <__locale_ctype_ptr_l>
   16f22:	2208      	movs	r2, #8
   16f24:	1900      	adds	r0, r0, r4
   16f26:	7843      	ldrb	r3, [r0, #1]
   16f28:	1c75      	adds	r5, r6, #1
   16f2a:	4013      	ands	r3, r2
   16f2c:	d10c      	bne.n	16f48 <_strtol_l.isra.0+0x3c>
   16f2e:	2c2d      	cmp	r4, #45	; 0x2d
   16f30:	d10c      	bne.n	16f4c <_strtol_l.isra.0+0x40>
   16f32:	3301      	adds	r3, #1
   16f34:	782c      	ldrb	r4, [r5, #0]
   16f36:	9301      	str	r3, [sp, #4]
   16f38:	1cb5      	adds	r5, r6, #2
   16f3a:	2f00      	cmp	r7, #0
   16f3c:	d00c      	beq.n	16f58 <_strtol_l.isra.0+0x4c>
   16f3e:	2f10      	cmp	r7, #16
   16f40:	d114      	bne.n	16f6c <_strtol_l.isra.0+0x60>
   16f42:	2c30      	cmp	r4, #48	; 0x30
   16f44:	d00a      	beq.n	16f5c <_strtol_l.isra.0+0x50>
   16f46:	e011      	b.n	16f6c <_strtol_l.isra.0+0x60>
   16f48:	002e      	movs	r6, r5
   16f4a:	e7e6      	b.n	16f1a <_strtol_l.isra.0+0xe>
   16f4c:	9301      	str	r3, [sp, #4]
   16f4e:	2c2b      	cmp	r4, #43	; 0x2b
   16f50:	d1f3      	bne.n	16f3a <_strtol_l.isra.0+0x2e>
   16f52:	782c      	ldrb	r4, [r5, #0]
   16f54:	1cb5      	adds	r5, r6, #2
   16f56:	e7f0      	b.n	16f3a <_strtol_l.isra.0+0x2e>
   16f58:	2c30      	cmp	r4, #48	; 0x30
   16f5a:	d12f      	bne.n	16fbc <_strtol_l.isra.0+0xb0>
   16f5c:	2220      	movs	r2, #32
   16f5e:	782b      	ldrb	r3, [r5, #0]
   16f60:	4393      	bics	r3, r2
   16f62:	2b58      	cmp	r3, #88	; 0x58
   16f64:	d151      	bne.n	1700a <_strtol_l.isra.0+0xfe>
   16f66:	2710      	movs	r7, #16
   16f68:	786c      	ldrb	r4, [r5, #1]
   16f6a:	3502      	adds	r5, #2
   16f6c:	9b01      	ldr	r3, [sp, #4]
   16f6e:	4a29      	ldr	r2, [pc, #164]	; (17014 <_strtol_l.isra.0+0x108>)
   16f70:	0039      	movs	r1, r7
   16f72:	189e      	adds	r6, r3, r2
   16f74:	0030      	movs	r0, r6
   16f76:	f7ff fbc3 	bl	16700 <__aeabi_uidivmod>
   16f7a:	0030      	movs	r0, r6
   16f7c:	9104      	str	r1, [sp, #16]
   16f7e:	0039      	movs	r1, r7
   16f80:	f7ff fb38 	bl	165f4 <__udivsi3>
   16f84:	2101      	movs	r1, #1
   16f86:	2300      	movs	r3, #0
   16f88:	4249      	negs	r1, r1
   16f8a:	0002      	movs	r2, r0
   16f8c:	468c      	mov	ip, r1
   16f8e:	0018      	movs	r0, r3
   16f90:	0021      	movs	r1, r4
   16f92:	3930      	subs	r1, #48	; 0x30
   16f94:	2909      	cmp	r1, #9
   16f96:	d813      	bhi.n	16fc0 <_strtol_l.isra.0+0xb4>
   16f98:	000c      	movs	r4, r1
   16f9a:	42a7      	cmp	r7, r4
   16f9c:	dd1c      	ble.n	16fd8 <_strtol_l.isra.0+0xcc>
   16f9e:	1c59      	adds	r1, r3, #1
   16fa0:	d009      	beq.n	16fb6 <_strtol_l.isra.0+0xaa>
   16fa2:	4663      	mov	r3, ip
   16fa4:	4282      	cmp	r2, r0
   16fa6:	d306      	bcc.n	16fb6 <_strtol_l.isra.0+0xaa>
   16fa8:	d102      	bne.n	16fb0 <_strtol_l.isra.0+0xa4>
   16faa:	9904      	ldr	r1, [sp, #16]
   16fac:	42a1      	cmp	r1, r4
   16fae:	db02      	blt.n	16fb6 <_strtol_l.isra.0+0xaa>
   16fb0:	2301      	movs	r3, #1
   16fb2:	4378      	muls	r0, r7
   16fb4:	1820      	adds	r0, r4, r0
   16fb6:	782c      	ldrb	r4, [r5, #0]
   16fb8:	3501      	adds	r5, #1
   16fba:	e7e9      	b.n	16f90 <_strtol_l.isra.0+0x84>
   16fbc:	270a      	movs	r7, #10
   16fbe:	e7d5      	b.n	16f6c <_strtol_l.isra.0+0x60>
   16fc0:	0021      	movs	r1, r4
   16fc2:	3941      	subs	r1, #65	; 0x41
   16fc4:	2919      	cmp	r1, #25
   16fc6:	d801      	bhi.n	16fcc <_strtol_l.isra.0+0xc0>
   16fc8:	3c37      	subs	r4, #55	; 0x37
   16fca:	e7e6      	b.n	16f9a <_strtol_l.isra.0+0x8e>
   16fcc:	0021      	movs	r1, r4
   16fce:	3961      	subs	r1, #97	; 0x61
   16fd0:	2919      	cmp	r1, #25
   16fd2:	d801      	bhi.n	16fd8 <_strtol_l.isra.0+0xcc>
   16fd4:	3c57      	subs	r4, #87	; 0x57
   16fd6:	e7e0      	b.n	16f9a <_strtol_l.isra.0+0x8e>
   16fd8:	1c5a      	adds	r2, r3, #1
   16fda:	d108      	bne.n	16fee <_strtol_l.isra.0+0xe2>
   16fdc:	9a05      	ldr	r2, [sp, #20]
   16fde:	3323      	adds	r3, #35	; 0x23
   16fe0:	6013      	str	r3, [r2, #0]
   16fe2:	9b02      	ldr	r3, [sp, #8]
   16fe4:	0030      	movs	r0, r6
   16fe6:	2b00      	cmp	r3, #0
   16fe8:	d10b      	bne.n	17002 <_strtol_l.isra.0+0xf6>
   16fea:	b007      	add	sp, #28
   16fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16fee:	9a01      	ldr	r2, [sp, #4]
   16ff0:	2a00      	cmp	r2, #0
   16ff2:	d000      	beq.n	16ff6 <_strtol_l.isra.0+0xea>
   16ff4:	4240      	negs	r0, r0
   16ff6:	9a02      	ldr	r2, [sp, #8]
   16ff8:	2a00      	cmp	r2, #0
   16ffa:	d0f6      	beq.n	16fea <_strtol_l.isra.0+0xde>
   16ffc:	9a03      	ldr	r2, [sp, #12]
   16ffe:	2b00      	cmp	r3, #0
   17000:	d000      	beq.n	17004 <_strtol_l.isra.0+0xf8>
   17002:	1e6a      	subs	r2, r5, #1
   17004:	9b02      	ldr	r3, [sp, #8]
   17006:	601a      	str	r2, [r3, #0]
   17008:	e7ef      	b.n	16fea <_strtol_l.isra.0+0xde>
   1700a:	2430      	movs	r4, #48	; 0x30
   1700c:	2f00      	cmp	r7, #0
   1700e:	d1ad      	bne.n	16f6c <_strtol_l.isra.0+0x60>
   17010:	3708      	adds	r7, #8
   17012:	e7ab      	b.n	16f6c <_strtol_l.isra.0+0x60>
   17014:	7fffffff 	.word	0x7fffffff

00017018 <strtol>:
   17018:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1701a:	0013      	movs	r3, r2
   1701c:	4a06      	ldr	r2, [pc, #24]	; (17038 <strtol+0x20>)
   1701e:	0005      	movs	r5, r0
   17020:	6810      	ldr	r0, [r2, #0]
   17022:	6a04      	ldr	r4, [r0, #32]
   17024:	2c00      	cmp	r4, #0
   17026:	d100      	bne.n	1702a <strtol+0x12>
   17028:	4c04      	ldr	r4, [pc, #16]	; (1703c <strtol+0x24>)
   1702a:	000a      	movs	r2, r1
   1702c:	9400      	str	r4, [sp, #0]
   1702e:	0029      	movs	r1, r5
   17030:	f7ff ff6c 	bl	16f0c <_strtol_l.isra.0>
   17034:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   17036:	46c0      	nop			; (mov r8, r8)
   17038:	20000018 	.word	0x20000018
   1703c:	2000007c 	.word	0x2000007c

00017040 <__swbuf_r>:
   17040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17042:	0005      	movs	r5, r0
   17044:	000e      	movs	r6, r1
   17046:	0014      	movs	r4, r2
   17048:	2800      	cmp	r0, #0
   1704a:	d004      	beq.n	17056 <__swbuf_r+0x16>
   1704c:	6983      	ldr	r3, [r0, #24]
   1704e:	2b00      	cmp	r3, #0
   17050:	d101      	bne.n	17056 <__swbuf_r+0x16>
   17052:	f000 f9b9 	bl	173c8 <__sinit>
   17056:	4b22      	ldr	r3, [pc, #136]	; (170e0 <__swbuf_r+0xa0>)
   17058:	429c      	cmp	r4, r3
   1705a:	d12d      	bne.n	170b8 <__swbuf_r+0x78>
   1705c:	686c      	ldr	r4, [r5, #4]
   1705e:	69a3      	ldr	r3, [r4, #24]
   17060:	60a3      	str	r3, [r4, #8]
   17062:	89a3      	ldrh	r3, [r4, #12]
   17064:	071b      	lsls	r3, r3, #28
   17066:	d531      	bpl.n	170cc <__swbuf_r+0x8c>
   17068:	6923      	ldr	r3, [r4, #16]
   1706a:	2b00      	cmp	r3, #0
   1706c:	d02e      	beq.n	170cc <__swbuf_r+0x8c>
   1706e:	6823      	ldr	r3, [r4, #0]
   17070:	6922      	ldr	r2, [r4, #16]
   17072:	b2f7      	uxtb	r7, r6
   17074:	1a98      	subs	r0, r3, r2
   17076:	6963      	ldr	r3, [r4, #20]
   17078:	b2f6      	uxtb	r6, r6
   1707a:	4298      	cmp	r0, r3
   1707c:	db05      	blt.n	1708a <__swbuf_r+0x4a>
   1707e:	0021      	movs	r1, r4
   17080:	0028      	movs	r0, r5
   17082:	f000 f933 	bl	172ec <_fflush_r>
   17086:	2800      	cmp	r0, #0
   17088:	d126      	bne.n	170d8 <__swbuf_r+0x98>
   1708a:	68a3      	ldr	r3, [r4, #8]
   1708c:	3001      	adds	r0, #1
   1708e:	3b01      	subs	r3, #1
   17090:	60a3      	str	r3, [r4, #8]
   17092:	6823      	ldr	r3, [r4, #0]
   17094:	1c5a      	adds	r2, r3, #1
   17096:	6022      	str	r2, [r4, #0]
   17098:	701f      	strb	r7, [r3, #0]
   1709a:	6963      	ldr	r3, [r4, #20]
   1709c:	4298      	cmp	r0, r3
   1709e:	d004      	beq.n	170aa <__swbuf_r+0x6a>
   170a0:	89a3      	ldrh	r3, [r4, #12]
   170a2:	07db      	lsls	r3, r3, #31
   170a4:	d51a      	bpl.n	170dc <__swbuf_r+0x9c>
   170a6:	2e0a      	cmp	r6, #10
   170a8:	d118      	bne.n	170dc <__swbuf_r+0x9c>
   170aa:	0021      	movs	r1, r4
   170ac:	0028      	movs	r0, r5
   170ae:	f000 f91d 	bl	172ec <_fflush_r>
   170b2:	2800      	cmp	r0, #0
   170b4:	d012      	beq.n	170dc <__swbuf_r+0x9c>
   170b6:	e00f      	b.n	170d8 <__swbuf_r+0x98>
   170b8:	4b0a      	ldr	r3, [pc, #40]	; (170e4 <__swbuf_r+0xa4>)
   170ba:	429c      	cmp	r4, r3
   170bc:	d101      	bne.n	170c2 <__swbuf_r+0x82>
   170be:	68ac      	ldr	r4, [r5, #8]
   170c0:	e7cd      	b.n	1705e <__swbuf_r+0x1e>
   170c2:	4b09      	ldr	r3, [pc, #36]	; (170e8 <__swbuf_r+0xa8>)
   170c4:	429c      	cmp	r4, r3
   170c6:	d1ca      	bne.n	1705e <__swbuf_r+0x1e>
   170c8:	68ec      	ldr	r4, [r5, #12]
   170ca:	e7c8      	b.n	1705e <__swbuf_r+0x1e>
   170cc:	0021      	movs	r1, r4
   170ce:	0028      	movs	r0, r5
   170d0:	f000 f80c 	bl	170ec <__swsetup_r>
   170d4:	2800      	cmp	r0, #0
   170d6:	d0ca      	beq.n	1706e <__swbuf_r+0x2e>
   170d8:	2601      	movs	r6, #1
   170da:	4276      	negs	r6, r6
   170dc:	0030      	movs	r0, r6
   170de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   170e0:	00019940 	.word	0x00019940
   170e4:	00019960 	.word	0x00019960
   170e8:	00019920 	.word	0x00019920

000170ec <__swsetup_r>:
   170ec:	4b36      	ldr	r3, [pc, #216]	; (171c8 <__swsetup_r+0xdc>)
   170ee:	b570      	push	{r4, r5, r6, lr}
   170f0:	681d      	ldr	r5, [r3, #0]
   170f2:	0006      	movs	r6, r0
   170f4:	000c      	movs	r4, r1
   170f6:	2d00      	cmp	r5, #0
   170f8:	d005      	beq.n	17106 <__swsetup_r+0x1a>
   170fa:	69ab      	ldr	r3, [r5, #24]
   170fc:	2b00      	cmp	r3, #0
   170fe:	d102      	bne.n	17106 <__swsetup_r+0x1a>
   17100:	0028      	movs	r0, r5
   17102:	f000 f961 	bl	173c8 <__sinit>
   17106:	4b31      	ldr	r3, [pc, #196]	; (171cc <__swsetup_r+0xe0>)
   17108:	429c      	cmp	r4, r3
   1710a:	d10f      	bne.n	1712c <__swsetup_r+0x40>
   1710c:	686c      	ldr	r4, [r5, #4]
   1710e:	230c      	movs	r3, #12
   17110:	5ee2      	ldrsh	r2, [r4, r3]
   17112:	b293      	uxth	r3, r2
   17114:	0719      	lsls	r1, r3, #28
   17116:	d42d      	bmi.n	17174 <__swsetup_r+0x88>
   17118:	06d9      	lsls	r1, r3, #27
   1711a:	d411      	bmi.n	17140 <__swsetup_r+0x54>
   1711c:	2309      	movs	r3, #9
   1711e:	2001      	movs	r0, #1
   17120:	6033      	str	r3, [r6, #0]
   17122:	3337      	adds	r3, #55	; 0x37
   17124:	4313      	orrs	r3, r2
   17126:	81a3      	strh	r3, [r4, #12]
   17128:	4240      	negs	r0, r0
   1712a:	bd70      	pop	{r4, r5, r6, pc}
   1712c:	4b28      	ldr	r3, [pc, #160]	; (171d0 <__swsetup_r+0xe4>)
   1712e:	429c      	cmp	r4, r3
   17130:	d101      	bne.n	17136 <__swsetup_r+0x4a>
   17132:	68ac      	ldr	r4, [r5, #8]
   17134:	e7eb      	b.n	1710e <__swsetup_r+0x22>
   17136:	4b27      	ldr	r3, [pc, #156]	; (171d4 <__swsetup_r+0xe8>)
   17138:	429c      	cmp	r4, r3
   1713a:	d1e8      	bne.n	1710e <__swsetup_r+0x22>
   1713c:	68ec      	ldr	r4, [r5, #12]
   1713e:	e7e6      	b.n	1710e <__swsetup_r+0x22>
   17140:	075b      	lsls	r3, r3, #29
   17142:	d513      	bpl.n	1716c <__swsetup_r+0x80>
   17144:	6b61      	ldr	r1, [r4, #52]	; 0x34
   17146:	2900      	cmp	r1, #0
   17148:	d008      	beq.n	1715c <__swsetup_r+0x70>
   1714a:	0023      	movs	r3, r4
   1714c:	3344      	adds	r3, #68	; 0x44
   1714e:	4299      	cmp	r1, r3
   17150:	d002      	beq.n	17158 <__swsetup_r+0x6c>
   17152:	0030      	movs	r0, r6
   17154:	f7ff fc50 	bl	169f8 <_free_r>
   17158:	2300      	movs	r3, #0
   1715a:	6363      	str	r3, [r4, #52]	; 0x34
   1715c:	2224      	movs	r2, #36	; 0x24
   1715e:	89a3      	ldrh	r3, [r4, #12]
   17160:	4393      	bics	r3, r2
   17162:	81a3      	strh	r3, [r4, #12]
   17164:	2300      	movs	r3, #0
   17166:	6063      	str	r3, [r4, #4]
   17168:	6923      	ldr	r3, [r4, #16]
   1716a:	6023      	str	r3, [r4, #0]
   1716c:	2308      	movs	r3, #8
   1716e:	89a2      	ldrh	r2, [r4, #12]
   17170:	4313      	orrs	r3, r2
   17172:	81a3      	strh	r3, [r4, #12]
   17174:	6923      	ldr	r3, [r4, #16]
   17176:	2b00      	cmp	r3, #0
   17178:	d10b      	bne.n	17192 <__swsetup_r+0xa6>
   1717a:	21a0      	movs	r1, #160	; 0xa0
   1717c:	2280      	movs	r2, #128	; 0x80
   1717e:	89a3      	ldrh	r3, [r4, #12]
   17180:	0089      	lsls	r1, r1, #2
   17182:	0092      	lsls	r2, r2, #2
   17184:	400b      	ands	r3, r1
   17186:	4293      	cmp	r3, r2
   17188:	d003      	beq.n	17192 <__swsetup_r+0xa6>
   1718a:	0021      	movs	r1, r4
   1718c:	0030      	movs	r0, r6
   1718e:	f000 f9db 	bl	17548 <__smakebuf_r>
   17192:	2301      	movs	r3, #1
   17194:	89a2      	ldrh	r2, [r4, #12]
   17196:	4013      	ands	r3, r2
   17198:	d011      	beq.n	171be <__swsetup_r+0xd2>
   1719a:	2300      	movs	r3, #0
   1719c:	60a3      	str	r3, [r4, #8]
   1719e:	6963      	ldr	r3, [r4, #20]
   171a0:	425b      	negs	r3, r3
   171a2:	61a3      	str	r3, [r4, #24]
   171a4:	2000      	movs	r0, #0
   171a6:	6923      	ldr	r3, [r4, #16]
   171a8:	4283      	cmp	r3, r0
   171aa:	d1be      	bne.n	1712a <__swsetup_r+0x3e>
   171ac:	230c      	movs	r3, #12
   171ae:	5ee2      	ldrsh	r2, [r4, r3]
   171b0:	0613      	lsls	r3, r2, #24
   171b2:	d5ba      	bpl.n	1712a <__swsetup_r+0x3e>
   171b4:	2340      	movs	r3, #64	; 0x40
   171b6:	4313      	orrs	r3, r2
   171b8:	81a3      	strh	r3, [r4, #12]
   171ba:	3801      	subs	r0, #1
   171bc:	e7b5      	b.n	1712a <__swsetup_r+0x3e>
   171be:	0792      	lsls	r2, r2, #30
   171c0:	d400      	bmi.n	171c4 <__swsetup_r+0xd8>
   171c2:	6963      	ldr	r3, [r4, #20]
   171c4:	60a3      	str	r3, [r4, #8]
   171c6:	e7ed      	b.n	171a4 <__swsetup_r+0xb8>
   171c8:	20000018 	.word	0x20000018
   171cc:	00019940 	.word	0x00019940
   171d0:	00019960 	.word	0x00019960
   171d4:	00019920 	.word	0x00019920

000171d8 <__sflush_r>:
   171d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   171da:	898a      	ldrh	r2, [r1, #12]
   171dc:	0005      	movs	r5, r0
   171de:	000c      	movs	r4, r1
   171e0:	0713      	lsls	r3, r2, #28
   171e2:	d460      	bmi.n	172a6 <__sflush_r+0xce>
   171e4:	684b      	ldr	r3, [r1, #4]
   171e6:	2b00      	cmp	r3, #0
   171e8:	dc04      	bgt.n	171f4 <__sflush_r+0x1c>
   171ea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   171ec:	2b00      	cmp	r3, #0
   171ee:	dc01      	bgt.n	171f4 <__sflush_r+0x1c>
   171f0:	2000      	movs	r0, #0
   171f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   171f4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   171f6:	2f00      	cmp	r7, #0
   171f8:	d0fa      	beq.n	171f0 <__sflush_r+0x18>
   171fa:	2300      	movs	r3, #0
   171fc:	682e      	ldr	r6, [r5, #0]
   171fe:	602b      	str	r3, [r5, #0]
   17200:	2380      	movs	r3, #128	; 0x80
   17202:	015b      	lsls	r3, r3, #5
   17204:	401a      	ands	r2, r3
   17206:	d034      	beq.n	17272 <__sflush_r+0x9a>
   17208:	6d60      	ldr	r0, [r4, #84]	; 0x54
   1720a:	89a3      	ldrh	r3, [r4, #12]
   1720c:	075b      	lsls	r3, r3, #29
   1720e:	d506      	bpl.n	1721e <__sflush_r+0x46>
   17210:	6863      	ldr	r3, [r4, #4]
   17212:	1ac0      	subs	r0, r0, r3
   17214:	6b63      	ldr	r3, [r4, #52]	; 0x34
   17216:	2b00      	cmp	r3, #0
   17218:	d001      	beq.n	1721e <__sflush_r+0x46>
   1721a:	6c23      	ldr	r3, [r4, #64]	; 0x40
   1721c:	1ac0      	subs	r0, r0, r3
   1721e:	0002      	movs	r2, r0
   17220:	6a21      	ldr	r1, [r4, #32]
   17222:	2300      	movs	r3, #0
   17224:	0028      	movs	r0, r5
   17226:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   17228:	47b8      	blx	r7
   1722a:	89a1      	ldrh	r1, [r4, #12]
   1722c:	1c43      	adds	r3, r0, #1
   1722e:	d106      	bne.n	1723e <__sflush_r+0x66>
   17230:	682b      	ldr	r3, [r5, #0]
   17232:	2b1d      	cmp	r3, #29
   17234:	d831      	bhi.n	1729a <__sflush_r+0xc2>
   17236:	4a2c      	ldr	r2, [pc, #176]	; (172e8 <__sflush_r+0x110>)
   17238:	40da      	lsrs	r2, r3
   1723a:	07d3      	lsls	r3, r2, #31
   1723c:	d52d      	bpl.n	1729a <__sflush_r+0xc2>
   1723e:	2300      	movs	r3, #0
   17240:	6063      	str	r3, [r4, #4]
   17242:	6923      	ldr	r3, [r4, #16]
   17244:	6023      	str	r3, [r4, #0]
   17246:	04cb      	lsls	r3, r1, #19
   17248:	d505      	bpl.n	17256 <__sflush_r+0x7e>
   1724a:	1c43      	adds	r3, r0, #1
   1724c:	d102      	bne.n	17254 <__sflush_r+0x7c>
   1724e:	682b      	ldr	r3, [r5, #0]
   17250:	2b00      	cmp	r3, #0
   17252:	d100      	bne.n	17256 <__sflush_r+0x7e>
   17254:	6560      	str	r0, [r4, #84]	; 0x54
   17256:	6b61      	ldr	r1, [r4, #52]	; 0x34
   17258:	602e      	str	r6, [r5, #0]
   1725a:	2900      	cmp	r1, #0
   1725c:	d0c8      	beq.n	171f0 <__sflush_r+0x18>
   1725e:	0023      	movs	r3, r4
   17260:	3344      	adds	r3, #68	; 0x44
   17262:	4299      	cmp	r1, r3
   17264:	d002      	beq.n	1726c <__sflush_r+0x94>
   17266:	0028      	movs	r0, r5
   17268:	f7ff fbc6 	bl	169f8 <_free_r>
   1726c:	2000      	movs	r0, #0
   1726e:	6360      	str	r0, [r4, #52]	; 0x34
   17270:	e7bf      	b.n	171f2 <__sflush_r+0x1a>
   17272:	2301      	movs	r3, #1
   17274:	6a21      	ldr	r1, [r4, #32]
   17276:	0028      	movs	r0, r5
   17278:	47b8      	blx	r7
   1727a:	1c43      	adds	r3, r0, #1
   1727c:	d1c5      	bne.n	1720a <__sflush_r+0x32>
   1727e:	682b      	ldr	r3, [r5, #0]
   17280:	2b00      	cmp	r3, #0
   17282:	d0c2      	beq.n	1720a <__sflush_r+0x32>
   17284:	2b1d      	cmp	r3, #29
   17286:	d001      	beq.n	1728c <__sflush_r+0xb4>
   17288:	2b16      	cmp	r3, #22
   1728a:	d101      	bne.n	17290 <__sflush_r+0xb8>
   1728c:	602e      	str	r6, [r5, #0]
   1728e:	e7af      	b.n	171f0 <__sflush_r+0x18>
   17290:	2340      	movs	r3, #64	; 0x40
   17292:	89a2      	ldrh	r2, [r4, #12]
   17294:	4313      	orrs	r3, r2
   17296:	81a3      	strh	r3, [r4, #12]
   17298:	e7ab      	b.n	171f2 <__sflush_r+0x1a>
   1729a:	2340      	movs	r3, #64	; 0x40
   1729c:	430b      	orrs	r3, r1
   1729e:	2001      	movs	r0, #1
   172a0:	81a3      	strh	r3, [r4, #12]
   172a2:	4240      	negs	r0, r0
   172a4:	e7a5      	b.n	171f2 <__sflush_r+0x1a>
   172a6:	690f      	ldr	r7, [r1, #16]
   172a8:	2f00      	cmp	r7, #0
   172aa:	d0a1      	beq.n	171f0 <__sflush_r+0x18>
   172ac:	680b      	ldr	r3, [r1, #0]
   172ae:	600f      	str	r7, [r1, #0]
   172b0:	1bdb      	subs	r3, r3, r7
   172b2:	9301      	str	r3, [sp, #4]
   172b4:	2300      	movs	r3, #0
   172b6:	0792      	lsls	r2, r2, #30
   172b8:	d100      	bne.n	172bc <__sflush_r+0xe4>
   172ba:	694b      	ldr	r3, [r1, #20]
   172bc:	60a3      	str	r3, [r4, #8]
   172be:	9b01      	ldr	r3, [sp, #4]
   172c0:	2b00      	cmp	r3, #0
   172c2:	dc00      	bgt.n	172c6 <__sflush_r+0xee>
   172c4:	e794      	b.n	171f0 <__sflush_r+0x18>
   172c6:	9b01      	ldr	r3, [sp, #4]
   172c8:	003a      	movs	r2, r7
   172ca:	6a21      	ldr	r1, [r4, #32]
   172cc:	0028      	movs	r0, r5
   172ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   172d0:	47b0      	blx	r6
   172d2:	2800      	cmp	r0, #0
   172d4:	dc03      	bgt.n	172de <__sflush_r+0x106>
   172d6:	2340      	movs	r3, #64	; 0x40
   172d8:	89a2      	ldrh	r2, [r4, #12]
   172da:	4313      	orrs	r3, r2
   172dc:	e7df      	b.n	1729e <__sflush_r+0xc6>
   172de:	9b01      	ldr	r3, [sp, #4]
   172e0:	183f      	adds	r7, r7, r0
   172e2:	1a1b      	subs	r3, r3, r0
   172e4:	9301      	str	r3, [sp, #4]
   172e6:	e7ea      	b.n	172be <__sflush_r+0xe6>
   172e8:	20400001 	.word	0x20400001

000172ec <_fflush_r>:
   172ec:	690b      	ldr	r3, [r1, #16]
   172ee:	b570      	push	{r4, r5, r6, lr}
   172f0:	0005      	movs	r5, r0
   172f2:	000c      	movs	r4, r1
   172f4:	2b00      	cmp	r3, #0
   172f6:	d101      	bne.n	172fc <_fflush_r+0x10>
   172f8:	2000      	movs	r0, #0
   172fa:	bd70      	pop	{r4, r5, r6, pc}
   172fc:	2800      	cmp	r0, #0
   172fe:	d004      	beq.n	1730a <_fflush_r+0x1e>
   17300:	6983      	ldr	r3, [r0, #24]
   17302:	2b00      	cmp	r3, #0
   17304:	d101      	bne.n	1730a <_fflush_r+0x1e>
   17306:	f000 f85f 	bl	173c8 <__sinit>
   1730a:	4b0b      	ldr	r3, [pc, #44]	; (17338 <_fflush_r+0x4c>)
   1730c:	429c      	cmp	r4, r3
   1730e:	d109      	bne.n	17324 <_fflush_r+0x38>
   17310:	686c      	ldr	r4, [r5, #4]
   17312:	220c      	movs	r2, #12
   17314:	5ea3      	ldrsh	r3, [r4, r2]
   17316:	2b00      	cmp	r3, #0
   17318:	d0ee      	beq.n	172f8 <_fflush_r+0xc>
   1731a:	0021      	movs	r1, r4
   1731c:	0028      	movs	r0, r5
   1731e:	f7ff ff5b 	bl	171d8 <__sflush_r>
   17322:	e7ea      	b.n	172fa <_fflush_r+0xe>
   17324:	4b05      	ldr	r3, [pc, #20]	; (1733c <_fflush_r+0x50>)
   17326:	429c      	cmp	r4, r3
   17328:	d101      	bne.n	1732e <_fflush_r+0x42>
   1732a:	68ac      	ldr	r4, [r5, #8]
   1732c:	e7f1      	b.n	17312 <_fflush_r+0x26>
   1732e:	4b04      	ldr	r3, [pc, #16]	; (17340 <_fflush_r+0x54>)
   17330:	429c      	cmp	r4, r3
   17332:	d1ee      	bne.n	17312 <_fflush_r+0x26>
   17334:	68ec      	ldr	r4, [r5, #12]
   17336:	e7ec      	b.n	17312 <_fflush_r+0x26>
   17338:	00019940 	.word	0x00019940
   1733c:	00019960 	.word	0x00019960
   17340:	00019920 	.word	0x00019920

00017344 <_cleanup_r>:
   17344:	b510      	push	{r4, lr}
   17346:	4902      	ldr	r1, [pc, #8]	; (17350 <_cleanup_r+0xc>)
   17348:	f000 f8b2 	bl	174b0 <_fwalk_reent>
   1734c:	bd10      	pop	{r4, pc}
   1734e:	46c0      	nop			; (mov r8, r8)
   17350:	000172ed 	.word	0x000172ed

00017354 <std.isra.0>:
   17354:	2300      	movs	r3, #0
   17356:	b510      	push	{r4, lr}
   17358:	0004      	movs	r4, r0
   1735a:	6003      	str	r3, [r0, #0]
   1735c:	6043      	str	r3, [r0, #4]
   1735e:	6083      	str	r3, [r0, #8]
   17360:	8181      	strh	r1, [r0, #12]
   17362:	6643      	str	r3, [r0, #100]	; 0x64
   17364:	81c2      	strh	r2, [r0, #14]
   17366:	6103      	str	r3, [r0, #16]
   17368:	6143      	str	r3, [r0, #20]
   1736a:	6183      	str	r3, [r0, #24]
   1736c:	0019      	movs	r1, r3
   1736e:	2208      	movs	r2, #8
   17370:	305c      	adds	r0, #92	; 0x5c
   17372:	f7ff fb38 	bl	169e6 <memset>
   17376:	4b05      	ldr	r3, [pc, #20]	; (1738c <std.isra.0+0x38>)
   17378:	6224      	str	r4, [r4, #32]
   1737a:	6263      	str	r3, [r4, #36]	; 0x24
   1737c:	4b04      	ldr	r3, [pc, #16]	; (17390 <std.isra.0+0x3c>)
   1737e:	62a3      	str	r3, [r4, #40]	; 0x28
   17380:	4b04      	ldr	r3, [pc, #16]	; (17394 <std.isra.0+0x40>)
   17382:	62e3      	str	r3, [r4, #44]	; 0x2c
   17384:	4b04      	ldr	r3, [pc, #16]	; (17398 <std.isra.0+0x44>)
   17386:	6323      	str	r3, [r4, #48]	; 0x30
   17388:	bd10      	pop	{r4, pc}
   1738a:	46c0      	nop			; (mov r8, r8)
   1738c:	00017ebd 	.word	0x00017ebd
   17390:	00017ee5 	.word	0x00017ee5
   17394:	00017f1d 	.word	0x00017f1d
   17398:	00017f49 	.word	0x00017f49

0001739c <__sfmoreglue>:
   1739c:	b570      	push	{r4, r5, r6, lr}
   1739e:	2568      	movs	r5, #104	; 0x68
   173a0:	1e4a      	subs	r2, r1, #1
   173a2:	4355      	muls	r5, r2
   173a4:	000e      	movs	r6, r1
   173a6:	0029      	movs	r1, r5
   173a8:	3174      	adds	r1, #116	; 0x74
   173aa:	f7ff fb6f 	bl	16a8c <_malloc_r>
   173ae:	1e04      	subs	r4, r0, #0
   173b0:	d008      	beq.n	173c4 <__sfmoreglue+0x28>
   173b2:	2100      	movs	r1, #0
   173b4:	002a      	movs	r2, r5
   173b6:	6001      	str	r1, [r0, #0]
   173b8:	6046      	str	r6, [r0, #4]
   173ba:	300c      	adds	r0, #12
   173bc:	60a0      	str	r0, [r4, #8]
   173be:	3268      	adds	r2, #104	; 0x68
   173c0:	f7ff fb11 	bl	169e6 <memset>
   173c4:	0020      	movs	r0, r4
   173c6:	bd70      	pop	{r4, r5, r6, pc}

000173c8 <__sinit>:
   173c8:	6983      	ldr	r3, [r0, #24]
   173ca:	b513      	push	{r0, r1, r4, lr}
   173cc:	0004      	movs	r4, r0
   173ce:	2b00      	cmp	r3, #0
   173d0:	d128      	bne.n	17424 <__sinit+0x5c>
   173d2:	6483      	str	r3, [r0, #72]	; 0x48
   173d4:	64c3      	str	r3, [r0, #76]	; 0x4c
   173d6:	6503      	str	r3, [r0, #80]	; 0x50
   173d8:	4b13      	ldr	r3, [pc, #76]	; (17428 <__sinit+0x60>)
   173da:	4a14      	ldr	r2, [pc, #80]	; (1742c <__sinit+0x64>)
   173dc:	681b      	ldr	r3, [r3, #0]
   173de:	6282      	str	r2, [r0, #40]	; 0x28
   173e0:	9301      	str	r3, [sp, #4]
   173e2:	4298      	cmp	r0, r3
   173e4:	d101      	bne.n	173ea <__sinit+0x22>
   173e6:	2301      	movs	r3, #1
   173e8:	6183      	str	r3, [r0, #24]
   173ea:	0020      	movs	r0, r4
   173ec:	f000 f820 	bl	17430 <__sfp>
   173f0:	6060      	str	r0, [r4, #4]
   173f2:	0020      	movs	r0, r4
   173f4:	f000 f81c 	bl	17430 <__sfp>
   173f8:	60a0      	str	r0, [r4, #8]
   173fa:	0020      	movs	r0, r4
   173fc:	f000 f818 	bl	17430 <__sfp>
   17400:	2200      	movs	r2, #0
   17402:	60e0      	str	r0, [r4, #12]
   17404:	2104      	movs	r1, #4
   17406:	6860      	ldr	r0, [r4, #4]
   17408:	f7ff ffa4 	bl	17354 <std.isra.0>
   1740c:	2201      	movs	r2, #1
   1740e:	2109      	movs	r1, #9
   17410:	68a0      	ldr	r0, [r4, #8]
   17412:	f7ff ff9f 	bl	17354 <std.isra.0>
   17416:	2202      	movs	r2, #2
   17418:	2112      	movs	r1, #18
   1741a:	68e0      	ldr	r0, [r4, #12]
   1741c:	f7ff ff9a 	bl	17354 <std.isra.0>
   17420:	2301      	movs	r3, #1
   17422:	61a3      	str	r3, [r4, #24]
   17424:	bd13      	pop	{r0, r1, r4, pc}
   17426:	46c0      	nop			; (mov r8, r8)
   17428:	0001991c 	.word	0x0001991c
   1742c:	00017345 	.word	0x00017345

00017430 <__sfp>:
   17430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17432:	4b1e      	ldr	r3, [pc, #120]	; (174ac <__sfp+0x7c>)
   17434:	0007      	movs	r7, r0
   17436:	681e      	ldr	r6, [r3, #0]
   17438:	69b3      	ldr	r3, [r6, #24]
   1743a:	2b00      	cmp	r3, #0
   1743c:	d102      	bne.n	17444 <__sfp+0x14>
   1743e:	0030      	movs	r0, r6
   17440:	f7ff ffc2 	bl	173c8 <__sinit>
   17444:	3648      	adds	r6, #72	; 0x48
   17446:	68b4      	ldr	r4, [r6, #8]
   17448:	6873      	ldr	r3, [r6, #4]
   1744a:	3b01      	subs	r3, #1
   1744c:	d504      	bpl.n	17458 <__sfp+0x28>
   1744e:	6833      	ldr	r3, [r6, #0]
   17450:	2b00      	cmp	r3, #0
   17452:	d007      	beq.n	17464 <__sfp+0x34>
   17454:	6836      	ldr	r6, [r6, #0]
   17456:	e7f6      	b.n	17446 <__sfp+0x16>
   17458:	220c      	movs	r2, #12
   1745a:	5ea5      	ldrsh	r5, [r4, r2]
   1745c:	2d00      	cmp	r5, #0
   1745e:	d00d      	beq.n	1747c <__sfp+0x4c>
   17460:	3468      	adds	r4, #104	; 0x68
   17462:	e7f2      	b.n	1744a <__sfp+0x1a>
   17464:	2104      	movs	r1, #4
   17466:	0038      	movs	r0, r7
   17468:	f7ff ff98 	bl	1739c <__sfmoreglue>
   1746c:	6030      	str	r0, [r6, #0]
   1746e:	2800      	cmp	r0, #0
   17470:	d1f0      	bne.n	17454 <__sfp+0x24>
   17472:	230c      	movs	r3, #12
   17474:	0004      	movs	r4, r0
   17476:	603b      	str	r3, [r7, #0]
   17478:	0020      	movs	r0, r4
   1747a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1747c:	2301      	movs	r3, #1
   1747e:	0020      	movs	r0, r4
   17480:	425b      	negs	r3, r3
   17482:	81e3      	strh	r3, [r4, #14]
   17484:	3302      	adds	r3, #2
   17486:	81a3      	strh	r3, [r4, #12]
   17488:	6665      	str	r5, [r4, #100]	; 0x64
   1748a:	6025      	str	r5, [r4, #0]
   1748c:	60a5      	str	r5, [r4, #8]
   1748e:	6065      	str	r5, [r4, #4]
   17490:	6125      	str	r5, [r4, #16]
   17492:	6165      	str	r5, [r4, #20]
   17494:	61a5      	str	r5, [r4, #24]
   17496:	2208      	movs	r2, #8
   17498:	0029      	movs	r1, r5
   1749a:	305c      	adds	r0, #92	; 0x5c
   1749c:	f7ff faa3 	bl	169e6 <memset>
   174a0:	6365      	str	r5, [r4, #52]	; 0x34
   174a2:	63a5      	str	r5, [r4, #56]	; 0x38
   174a4:	64a5      	str	r5, [r4, #72]	; 0x48
   174a6:	64e5      	str	r5, [r4, #76]	; 0x4c
   174a8:	e7e6      	b.n	17478 <__sfp+0x48>
   174aa:	46c0      	nop			; (mov r8, r8)
   174ac:	0001991c 	.word	0x0001991c

000174b0 <_fwalk_reent>:
   174b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   174b2:	0004      	movs	r4, r0
   174b4:	0007      	movs	r7, r0
   174b6:	2600      	movs	r6, #0
   174b8:	9101      	str	r1, [sp, #4]
   174ba:	3448      	adds	r4, #72	; 0x48
   174bc:	2c00      	cmp	r4, #0
   174be:	d101      	bne.n	174c4 <_fwalk_reent+0x14>
   174c0:	0030      	movs	r0, r6
   174c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   174c4:	6863      	ldr	r3, [r4, #4]
   174c6:	68a5      	ldr	r5, [r4, #8]
   174c8:	9300      	str	r3, [sp, #0]
   174ca:	9b00      	ldr	r3, [sp, #0]
   174cc:	3b01      	subs	r3, #1
   174ce:	9300      	str	r3, [sp, #0]
   174d0:	d501      	bpl.n	174d6 <_fwalk_reent+0x26>
   174d2:	6824      	ldr	r4, [r4, #0]
   174d4:	e7f2      	b.n	174bc <_fwalk_reent+0xc>
   174d6:	89ab      	ldrh	r3, [r5, #12]
   174d8:	2b01      	cmp	r3, #1
   174da:	d908      	bls.n	174ee <_fwalk_reent+0x3e>
   174dc:	220e      	movs	r2, #14
   174de:	5eab      	ldrsh	r3, [r5, r2]
   174e0:	3301      	adds	r3, #1
   174e2:	d004      	beq.n	174ee <_fwalk_reent+0x3e>
   174e4:	0029      	movs	r1, r5
   174e6:	0038      	movs	r0, r7
   174e8:	9b01      	ldr	r3, [sp, #4]
   174ea:	4798      	blx	r3
   174ec:	4306      	orrs	r6, r0
   174ee:	3568      	adds	r5, #104	; 0x68
   174f0:	e7eb      	b.n	174ca <_fwalk_reent+0x1a>

000174f2 <__locale_ctype_ptr_l>:
   174f2:	30ec      	adds	r0, #236	; 0xec
   174f4:	6800      	ldr	r0, [r0, #0]
   174f6:	4770      	bx	lr

000174f8 <__swhatbuf_r>:
   174f8:	b570      	push	{r4, r5, r6, lr}
   174fa:	000e      	movs	r6, r1
   174fc:	001d      	movs	r5, r3
   174fe:	230e      	movs	r3, #14
   17500:	5ec9      	ldrsh	r1, [r1, r3]
   17502:	b090      	sub	sp, #64	; 0x40
   17504:	0014      	movs	r4, r2
   17506:	2900      	cmp	r1, #0
   17508:	da07      	bge.n	1751a <__swhatbuf_r+0x22>
   1750a:	2300      	movs	r3, #0
   1750c:	602b      	str	r3, [r5, #0]
   1750e:	89b3      	ldrh	r3, [r6, #12]
   17510:	061b      	lsls	r3, r3, #24
   17512:	d411      	bmi.n	17538 <__swhatbuf_r+0x40>
   17514:	2380      	movs	r3, #128	; 0x80
   17516:	00db      	lsls	r3, r3, #3
   17518:	e00f      	b.n	1753a <__swhatbuf_r+0x42>
   1751a:	aa01      	add	r2, sp, #4
   1751c:	f000 fd4c 	bl	17fb8 <_fstat_r>
   17520:	2800      	cmp	r0, #0
   17522:	dbf2      	blt.n	1750a <__swhatbuf_r+0x12>
   17524:	22f0      	movs	r2, #240	; 0xf0
   17526:	9b02      	ldr	r3, [sp, #8]
   17528:	0212      	lsls	r2, r2, #8
   1752a:	4013      	ands	r3, r2
   1752c:	4a05      	ldr	r2, [pc, #20]	; (17544 <__swhatbuf_r+0x4c>)
   1752e:	189b      	adds	r3, r3, r2
   17530:	425a      	negs	r2, r3
   17532:	4153      	adcs	r3, r2
   17534:	602b      	str	r3, [r5, #0]
   17536:	e7ed      	b.n	17514 <__swhatbuf_r+0x1c>
   17538:	2340      	movs	r3, #64	; 0x40
   1753a:	2000      	movs	r0, #0
   1753c:	6023      	str	r3, [r4, #0]
   1753e:	b010      	add	sp, #64	; 0x40
   17540:	bd70      	pop	{r4, r5, r6, pc}
   17542:	46c0      	nop			; (mov r8, r8)
   17544:	ffffe000 	.word	0xffffe000

00017548 <__smakebuf_r>:
   17548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1754a:	2602      	movs	r6, #2
   1754c:	898b      	ldrh	r3, [r1, #12]
   1754e:	0005      	movs	r5, r0
   17550:	000c      	movs	r4, r1
   17552:	4233      	tst	r3, r6
   17554:	d006      	beq.n	17564 <__smakebuf_r+0x1c>
   17556:	0023      	movs	r3, r4
   17558:	3347      	adds	r3, #71	; 0x47
   1755a:	6023      	str	r3, [r4, #0]
   1755c:	6123      	str	r3, [r4, #16]
   1755e:	2301      	movs	r3, #1
   17560:	6163      	str	r3, [r4, #20]
   17562:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   17564:	ab01      	add	r3, sp, #4
   17566:	466a      	mov	r2, sp
   17568:	f7ff ffc6 	bl	174f8 <__swhatbuf_r>
   1756c:	9900      	ldr	r1, [sp, #0]
   1756e:	0007      	movs	r7, r0
   17570:	0028      	movs	r0, r5
   17572:	f7ff fa8b 	bl	16a8c <_malloc_r>
   17576:	2800      	cmp	r0, #0
   17578:	d106      	bne.n	17588 <__smakebuf_r+0x40>
   1757a:	220c      	movs	r2, #12
   1757c:	5ea3      	ldrsh	r3, [r4, r2]
   1757e:	059a      	lsls	r2, r3, #22
   17580:	d4ef      	bmi.n	17562 <__smakebuf_r+0x1a>
   17582:	431e      	orrs	r6, r3
   17584:	81a6      	strh	r6, [r4, #12]
   17586:	e7e6      	b.n	17556 <__smakebuf_r+0xe>
   17588:	4b0d      	ldr	r3, [pc, #52]	; (175c0 <__smakebuf_r+0x78>)
   1758a:	62ab      	str	r3, [r5, #40]	; 0x28
   1758c:	2380      	movs	r3, #128	; 0x80
   1758e:	89a2      	ldrh	r2, [r4, #12]
   17590:	6020      	str	r0, [r4, #0]
   17592:	4313      	orrs	r3, r2
   17594:	81a3      	strh	r3, [r4, #12]
   17596:	9b00      	ldr	r3, [sp, #0]
   17598:	6120      	str	r0, [r4, #16]
   1759a:	6163      	str	r3, [r4, #20]
   1759c:	9b01      	ldr	r3, [sp, #4]
   1759e:	2b00      	cmp	r3, #0
   175a0:	d00a      	beq.n	175b8 <__smakebuf_r+0x70>
   175a2:	230e      	movs	r3, #14
   175a4:	5ee1      	ldrsh	r1, [r4, r3]
   175a6:	0028      	movs	r0, r5
   175a8:	f000 fd18 	bl	17fdc <_isatty_r>
   175ac:	2800      	cmp	r0, #0
   175ae:	d003      	beq.n	175b8 <__smakebuf_r+0x70>
   175b0:	2301      	movs	r3, #1
   175b2:	89a2      	ldrh	r2, [r4, #12]
   175b4:	4313      	orrs	r3, r2
   175b6:	81a3      	strh	r3, [r4, #12]
   175b8:	89a0      	ldrh	r0, [r4, #12]
   175ba:	4338      	orrs	r0, r7
   175bc:	81a0      	strh	r0, [r4, #12]
   175be:	e7d0      	b.n	17562 <__smakebuf_r+0x1a>
   175c0:	00017345 	.word	0x00017345

000175c4 <__ascii_mbtowc>:
   175c4:	b082      	sub	sp, #8
   175c6:	2900      	cmp	r1, #0
   175c8:	d100      	bne.n	175cc <__ascii_mbtowc+0x8>
   175ca:	a901      	add	r1, sp, #4
   175cc:	1e10      	subs	r0, r2, #0
   175ce:	d006      	beq.n	175de <__ascii_mbtowc+0x1a>
   175d0:	2b00      	cmp	r3, #0
   175d2:	d006      	beq.n	175e2 <__ascii_mbtowc+0x1e>
   175d4:	7813      	ldrb	r3, [r2, #0]
   175d6:	600b      	str	r3, [r1, #0]
   175d8:	7810      	ldrb	r0, [r2, #0]
   175da:	1e43      	subs	r3, r0, #1
   175dc:	4198      	sbcs	r0, r3
   175de:	b002      	add	sp, #8
   175e0:	4770      	bx	lr
   175e2:	2002      	movs	r0, #2
   175e4:	4240      	negs	r0, r0
   175e6:	e7fa      	b.n	175de <__ascii_mbtowc+0x1a>

000175e8 <__malloc_lock>:
   175e8:	4770      	bx	lr

000175ea <__malloc_unlock>:
   175ea:	4770      	bx	lr

000175ec <__ssputs_r>:
   175ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   175ee:	688e      	ldr	r6, [r1, #8]
   175f0:	b085      	sub	sp, #20
   175f2:	0007      	movs	r7, r0
   175f4:	000c      	movs	r4, r1
   175f6:	9203      	str	r2, [sp, #12]
   175f8:	9301      	str	r3, [sp, #4]
   175fa:	429e      	cmp	r6, r3
   175fc:	d839      	bhi.n	17672 <__ssputs_r+0x86>
   175fe:	2390      	movs	r3, #144	; 0x90
   17600:	898a      	ldrh	r2, [r1, #12]
   17602:	00db      	lsls	r3, r3, #3
   17604:	421a      	tst	r2, r3
   17606:	d034      	beq.n	17672 <__ssputs_r+0x86>
   17608:	2503      	movs	r5, #3
   1760a:	6909      	ldr	r1, [r1, #16]
   1760c:	6823      	ldr	r3, [r4, #0]
   1760e:	1a5b      	subs	r3, r3, r1
   17610:	9302      	str	r3, [sp, #8]
   17612:	6963      	ldr	r3, [r4, #20]
   17614:	9802      	ldr	r0, [sp, #8]
   17616:	435d      	muls	r5, r3
   17618:	0feb      	lsrs	r3, r5, #31
   1761a:	195d      	adds	r5, r3, r5
   1761c:	9b01      	ldr	r3, [sp, #4]
   1761e:	106d      	asrs	r5, r5, #1
   17620:	3301      	adds	r3, #1
   17622:	181b      	adds	r3, r3, r0
   17624:	42ab      	cmp	r3, r5
   17626:	d900      	bls.n	1762a <__ssputs_r+0x3e>
   17628:	001d      	movs	r5, r3
   1762a:	0553      	lsls	r3, r2, #21
   1762c:	d532      	bpl.n	17694 <__ssputs_r+0xa8>
   1762e:	0029      	movs	r1, r5
   17630:	0038      	movs	r0, r7
   17632:	f7ff fa2b 	bl	16a8c <_malloc_r>
   17636:	1e06      	subs	r6, r0, #0
   17638:	d109      	bne.n	1764e <__ssputs_r+0x62>
   1763a:	230c      	movs	r3, #12
   1763c:	603b      	str	r3, [r7, #0]
   1763e:	2340      	movs	r3, #64	; 0x40
   17640:	2001      	movs	r0, #1
   17642:	89a2      	ldrh	r2, [r4, #12]
   17644:	4240      	negs	r0, r0
   17646:	4313      	orrs	r3, r2
   17648:	81a3      	strh	r3, [r4, #12]
   1764a:	b005      	add	sp, #20
   1764c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1764e:	9a02      	ldr	r2, [sp, #8]
   17650:	6921      	ldr	r1, [r4, #16]
   17652:	f7ff f9ad 	bl	169b0 <memcpy>
   17656:	89a3      	ldrh	r3, [r4, #12]
   17658:	4a14      	ldr	r2, [pc, #80]	; (176ac <__ssputs_r+0xc0>)
   1765a:	401a      	ands	r2, r3
   1765c:	2380      	movs	r3, #128	; 0x80
   1765e:	4313      	orrs	r3, r2
   17660:	81a3      	strh	r3, [r4, #12]
   17662:	9b02      	ldr	r3, [sp, #8]
   17664:	6126      	str	r6, [r4, #16]
   17666:	18f6      	adds	r6, r6, r3
   17668:	6026      	str	r6, [r4, #0]
   1766a:	6165      	str	r5, [r4, #20]
   1766c:	9e01      	ldr	r6, [sp, #4]
   1766e:	1aed      	subs	r5, r5, r3
   17670:	60a5      	str	r5, [r4, #8]
   17672:	9b01      	ldr	r3, [sp, #4]
   17674:	42b3      	cmp	r3, r6
   17676:	d200      	bcs.n	1767a <__ssputs_r+0x8e>
   17678:	001e      	movs	r6, r3
   1767a:	0032      	movs	r2, r6
   1767c:	9903      	ldr	r1, [sp, #12]
   1767e:	6820      	ldr	r0, [r4, #0]
   17680:	f7ff f99f 	bl	169c2 <memmove>
   17684:	68a3      	ldr	r3, [r4, #8]
   17686:	2000      	movs	r0, #0
   17688:	1b9b      	subs	r3, r3, r6
   1768a:	60a3      	str	r3, [r4, #8]
   1768c:	6823      	ldr	r3, [r4, #0]
   1768e:	199e      	adds	r6, r3, r6
   17690:	6026      	str	r6, [r4, #0]
   17692:	e7da      	b.n	1764a <__ssputs_r+0x5e>
   17694:	002a      	movs	r2, r5
   17696:	0038      	movs	r0, r7
   17698:	f000 fcd1 	bl	1803e <_realloc_r>
   1769c:	1e06      	subs	r6, r0, #0
   1769e:	d1e0      	bne.n	17662 <__ssputs_r+0x76>
   176a0:	6921      	ldr	r1, [r4, #16]
   176a2:	0038      	movs	r0, r7
   176a4:	f7ff f9a8 	bl	169f8 <_free_r>
   176a8:	e7c7      	b.n	1763a <__ssputs_r+0x4e>
   176aa:	46c0      	nop			; (mov r8, r8)
   176ac:	fffffb7f 	.word	0xfffffb7f

000176b0 <_svfiprintf_r>:
   176b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   176b2:	b09f      	sub	sp, #124	; 0x7c
   176b4:	9002      	str	r0, [sp, #8]
   176b6:	9305      	str	r3, [sp, #20]
   176b8:	898b      	ldrh	r3, [r1, #12]
   176ba:	000f      	movs	r7, r1
   176bc:	0016      	movs	r6, r2
   176be:	061b      	lsls	r3, r3, #24
   176c0:	d511      	bpl.n	176e6 <_svfiprintf_r+0x36>
   176c2:	690b      	ldr	r3, [r1, #16]
   176c4:	2b00      	cmp	r3, #0
   176c6:	d10e      	bne.n	176e6 <_svfiprintf_r+0x36>
   176c8:	2140      	movs	r1, #64	; 0x40
   176ca:	f7ff f9df 	bl	16a8c <_malloc_r>
   176ce:	6038      	str	r0, [r7, #0]
   176d0:	6138      	str	r0, [r7, #16]
   176d2:	2800      	cmp	r0, #0
   176d4:	d105      	bne.n	176e2 <_svfiprintf_r+0x32>
   176d6:	230c      	movs	r3, #12
   176d8:	9a02      	ldr	r2, [sp, #8]
   176da:	3801      	subs	r0, #1
   176dc:	6013      	str	r3, [r2, #0]
   176de:	b01f      	add	sp, #124	; 0x7c
   176e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   176e2:	2340      	movs	r3, #64	; 0x40
   176e4:	617b      	str	r3, [r7, #20]
   176e6:	2300      	movs	r3, #0
   176e8:	ad06      	add	r5, sp, #24
   176ea:	616b      	str	r3, [r5, #20]
   176ec:	3320      	adds	r3, #32
   176ee:	766b      	strb	r3, [r5, #25]
   176f0:	3310      	adds	r3, #16
   176f2:	76ab      	strb	r3, [r5, #26]
   176f4:	0034      	movs	r4, r6
   176f6:	7823      	ldrb	r3, [r4, #0]
   176f8:	2b00      	cmp	r3, #0
   176fa:	d147      	bne.n	1778c <_svfiprintf_r+0xdc>
   176fc:	1ba3      	subs	r3, r4, r6
   176fe:	9304      	str	r3, [sp, #16]
   17700:	d00d      	beq.n	1771e <_svfiprintf_r+0x6e>
   17702:	1ba3      	subs	r3, r4, r6
   17704:	0032      	movs	r2, r6
   17706:	0039      	movs	r1, r7
   17708:	9802      	ldr	r0, [sp, #8]
   1770a:	f7ff ff6f 	bl	175ec <__ssputs_r>
   1770e:	1c43      	adds	r3, r0, #1
   17710:	d100      	bne.n	17714 <_svfiprintf_r+0x64>
   17712:	e0b5      	b.n	17880 <_svfiprintf_r+0x1d0>
   17714:	696a      	ldr	r2, [r5, #20]
   17716:	9b04      	ldr	r3, [sp, #16]
   17718:	4694      	mov	ip, r2
   1771a:	4463      	add	r3, ip
   1771c:	616b      	str	r3, [r5, #20]
   1771e:	7823      	ldrb	r3, [r4, #0]
   17720:	2b00      	cmp	r3, #0
   17722:	d100      	bne.n	17726 <_svfiprintf_r+0x76>
   17724:	e0ac      	b.n	17880 <_svfiprintf_r+0x1d0>
   17726:	2201      	movs	r2, #1
   17728:	2300      	movs	r3, #0
   1772a:	4252      	negs	r2, r2
   1772c:	606a      	str	r2, [r5, #4]
   1772e:	a902      	add	r1, sp, #8
   17730:	3254      	adds	r2, #84	; 0x54
   17732:	1852      	adds	r2, r2, r1
   17734:	3401      	adds	r4, #1
   17736:	602b      	str	r3, [r5, #0]
   17738:	60eb      	str	r3, [r5, #12]
   1773a:	60ab      	str	r3, [r5, #8]
   1773c:	7013      	strb	r3, [r2, #0]
   1773e:	65ab      	str	r3, [r5, #88]	; 0x58
   17740:	4e58      	ldr	r6, [pc, #352]	; (178a4 <_svfiprintf_r+0x1f4>)
   17742:	2205      	movs	r2, #5
   17744:	7821      	ldrb	r1, [r4, #0]
   17746:	0030      	movs	r0, r6
   17748:	f000 fc6e 	bl	18028 <memchr>
   1774c:	1c62      	adds	r2, r4, #1
   1774e:	2800      	cmp	r0, #0
   17750:	d120      	bne.n	17794 <_svfiprintf_r+0xe4>
   17752:	6829      	ldr	r1, [r5, #0]
   17754:	06cb      	lsls	r3, r1, #27
   17756:	d504      	bpl.n	17762 <_svfiprintf_r+0xb2>
   17758:	2353      	movs	r3, #83	; 0x53
   1775a:	ae02      	add	r6, sp, #8
   1775c:	3020      	adds	r0, #32
   1775e:	199b      	adds	r3, r3, r6
   17760:	7018      	strb	r0, [r3, #0]
   17762:	070b      	lsls	r3, r1, #28
   17764:	d504      	bpl.n	17770 <_svfiprintf_r+0xc0>
   17766:	2353      	movs	r3, #83	; 0x53
   17768:	202b      	movs	r0, #43	; 0x2b
   1776a:	ae02      	add	r6, sp, #8
   1776c:	199b      	adds	r3, r3, r6
   1776e:	7018      	strb	r0, [r3, #0]
   17770:	7823      	ldrb	r3, [r4, #0]
   17772:	2b2a      	cmp	r3, #42	; 0x2a
   17774:	d016      	beq.n	177a4 <_svfiprintf_r+0xf4>
   17776:	2000      	movs	r0, #0
   17778:	210a      	movs	r1, #10
   1777a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1777c:	7822      	ldrb	r2, [r4, #0]
   1777e:	3a30      	subs	r2, #48	; 0x30
   17780:	2a09      	cmp	r2, #9
   17782:	d955      	bls.n	17830 <_svfiprintf_r+0x180>
   17784:	2800      	cmp	r0, #0
   17786:	d015      	beq.n	177b4 <_svfiprintf_r+0x104>
   17788:	9309      	str	r3, [sp, #36]	; 0x24
   1778a:	e013      	b.n	177b4 <_svfiprintf_r+0x104>
   1778c:	2b25      	cmp	r3, #37	; 0x25
   1778e:	d0b5      	beq.n	176fc <_svfiprintf_r+0x4c>
   17790:	3401      	adds	r4, #1
   17792:	e7b0      	b.n	176f6 <_svfiprintf_r+0x46>
   17794:	2301      	movs	r3, #1
   17796:	1b80      	subs	r0, r0, r6
   17798:	4083      	lsls	r3, r0
   1779a:	6829      	ldr	r1, [r5, #0]
   1779c:	0014      	movs	r4, r2
   1779e:	430b      	orrs	r3, r1
   177a0:	602b      	str	r3, [r5, #0]
   177a2:	e7cd      	b.n	17740 <_svfiprintf_r+0x90>
   177a4:	9b05      	ldr	r3, [sp, #20]
   177a6:	1d18      	adds	r0, r3, #4
   177a8:	681b      	ldr	r3, [r3, #0]
   177aa:	9005      	str	r0, [sp, #20]
   177ac:	2b00      	cmp	r3, #0
   177ae:	db39      	blt.n	17824 <_svfiprintf_r+0x174>
   177b0:	9309      	str	r3, [sp, #36]	; 0x24
   177b2:	0014      	movs	r4, r2
   177b4:	7823      	ldrb	r3, [r4, #0]
   177b6:	2b2e      	cmp	r3, #46	; 0x2e
   177b8:	d10b      	bne.n	177d2 <_svfiprintf_r+0x122>
   177ba:	7863      	ldrb	r3, [r4, #1]
   177bc:	1c62      	adds	r2, r4, #1
   177be:	2b2a      	cmp	r3, #42	; 0x2a
   177c0:	d13e      	bne.n	17840 <_svfiprintf_r+0x190>
   177c2:	9b05      	ldr	r3, [sp, #20]
   177c4:	3402      	adds	r4, #2
   177c6:	1d1a      	adds	r2, r3, #4
   177c8:	681b      	ldr	r3, [r3, #0]
   177ca:	9205      	str	r2, [sp, #20]
   177cc:	2b00      	cmp	r3, #0
   177ce:	db34      	blt.n	1783a <_svfiprintf_r+0x18a>
   177d0:	9307      	str	r3, [sp, #28]
   177d2:	4e35      	ldr	r6, [pc, #212]	; (178a8 <_svfiprintf_r+0x1f8>)
   177d4:	7821      	ldrb	r1, [r4, #0]
   177d6:	2203      	movs	r2, #3
   177d8:	0030      	movs	r0, r6
   177da:	f000 fc25 	bl	18028 <memchr>
   177de:	2800      	cmp	r0, #0
   177e0:	d006      	beq.n	177f0 <_svfiprintf_r+0x140>
   177e2:	2340      	movs	r3, #64	; 0x40
   177e4:	1b80      	subs	r0, r0, r6
   177e6:	4083      	lsls	r3, r0
   177e8:	682a      	ldr	r2, [r5, #0]
   177ea:	3401      	adds	r4, #1
   177ec:	4313      	orrs	r3, r2
   177ee:	602b      	str	r3, [r5, #0]
   177f0:	7821      	ldrb	r1, [r4, #0]
   177f2:	2206      	movs	r2, #6
   177f4:	482d      	ldr	r0, [pc, #180]	; (178ac <_svfiprintf_r+0x1fc>)
   177f6:	1c66      	adds	r6, r4, #1
   177f8:	7629      	strb	r1, [r5, #24]
   177fa:	f000 fc15 	bl	18028 <memchr>
   177fe:	2800      	cmp	r0, #0
   17800:	d046      	beq.n	17890 <_svfiprintf_r+0x1e0>
   17802:	4b2b      	ldr	r3, [pc, #172]	; (178b0 <_svfiprintf_r+0x200>)
   17804:	2b00      	cmp	r3, #0
   17806:	d12f      	bne.n	17868 <_svfiprintf_r+0x1b8>
   17808:	6829      	ldr	r1, [r5, #0]
   1780a:	9b05      	ldr	r3, [sp, #20]
   1780c:	2207      	movs	r2, #7
   1780e:	05c9      	lsls	r1, r1, #23
   17810:	d528      	bpl.n	17864 <_svfiprintf_r+0x1b4>
   17812:	189b      	adds	r3, r3, r2
   17814:	4393      	bics	r3, r2
   17816:	3308      	adds	r3, #8
   17818:	9305      	str	r3, [sp, #20]
   1781a:	696b      	ldr	r3, [r5, #20]
   1781c:	9a03      	ldr	r2, [sp, #12]
   1781e:	189b      	adds	r3, r3, r2
   17820:	616b      	str	r3, [r5, #20]
   17822:	e767      	b.n	176f4 <_svfiprintf_r+0x44>
   17824:	425b      	negs	r3, r3
   17826:	60eb      	str	r3, [r5, #12]
   17828:	2302      	movs	r3, #2
   1782a:	430b      	orrs	r3, r1
   1782c:	602b      	str	r3, [r5, #0]
   1782e:	e7c0      	b.n	177b2 <_svfiprintf_r+0x102>
   17830:	434b      	muls	r3, r1
   17832:	3401      	adds	r4, #1
   17834:	189b      	adds	r3, r3, r2
   17836:	2001      	movs	r0, #1
   17838:	e7a0      	b.n	1777c <_svfiprintf_r+0xcc>
   1783a:	2301      	movs	r3, #1
   1783c:	425b      	negs	r3, r3
   1783e:	e7c7      	b.n	177d0 <_svfiprintf_r+0x120>
   17840:	2300      	movs	r3, #0
   17842:	0014      	movs	r4, r2
   17844:	200a      	movs	r0, #10
   17846:	001a      	movs	r2, r3
   17848:	606b      	str	r3, [r5, #4]
   1784a:	7821      	ldrb	r1, [r4, #0]
   1784c:	3930      	subs	r1, #48	; 0x30
   1784e:	2909      	cmp	r1, #9
   17850:	d903      	bls.n	1785a <_svfiprintf_r+0x1aa>
   17852:	2b00      	cmp	r3, #0
   17854:	d0bd      	beq.n	177d2 <_svfiprintf_r+0x122>
   17856:	9207      	str	r2, [sp, #28]
   17858:	e7bb      	b.n	177d2 <_svfiprintf_r+0x122>
   1785a:	4342      	muls	r2, r0
   1785c:	3401      	adds	r4, #1
   1785e:	1852      	adds	r2, r2, r1
   17860:	2301      	movs	r3, #1
   17862:	e7f2      	b.n	1784a <_svfiprintf_r+0x19a>
   17864:	3307      	adds	r3, #7
   17866:	e7d5      	b.n	17814 <_svfiprintf_r+0x164>
   17868:	ab05      	add	r3, sp, #20
   1786a:	9300      	str	r3, [sp, #0]
   1786c:	003a      	movs	r2, r7
   1786e:	4b11      	ldr	r3, [pc, #68]	; (178b4 <_svfiprintf_r+0x204>)
   17870:	0029      	movs	r1, r5
   17872:	9802      	ldr	r0, [sp, #8]
   17874:	e000      	b.n	17878 <_svfiprintf_r+0x1c8>
   17876:	bf00      	nop
   17878:	9003      	str	r0, [sp, #12]
   1787a:	9b03      	ldr	r3, [sp, #12]
   1787c:	3301      	adds	r3, #1
   1787e:	d1cc      	bne.n	1781a <_svfiprintf_r+0x16a>
   17880:	89bb      	ldrh	r3, [r7, #12]
   17882:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17884:	065b      	lsls	r3, r3, #25
   17886:	d400      	bmi.n	1788a <_svfiprintf_r+0x1da>
   17888:	e729      	b.n	176de <_svfiprintf_r+0x2e>
   1788a:	2001      	movs	r0, #1
   1788c:	4240      	negs	r0, r0
   1788e:	e726      	b.n	176de <_svfiprintf_r+0x2e>
   17890:	ab05      	add	r3, sp, #20
   17892:	9300      	str	r3, [sp, #0]
   17894:	003a      	movs	r2, r7
   17896:	4b07      	ldr	r3, [pc, #28]	; (178b4 <_svfiprintf_r+0x204>)
   17898:	0029      	movs	r1, r5
   1789a:	9802      	ldr	r0, [sp, #8]
   1789c:	f000 f9be 	bl	17c1c <_printf_i>
   178a0:	e7ea      	b.n	17878 <_svfiprintf_r+0x1c8>
   178a2:	46c0      	nop			; (mov r8, r8)
   178a4:	0001998a 	.word	0x0001998a
   178a8:	00019990 	.word	0x00019990
   178ac:	00019994 	.word	0x00019994
   178b0:	00000000 	.word	0x00000000
   178b4:	000175ed 	.word	0x000175ed

000178b8 <__sfputc_r>:
   178b8:	6893      	ldr	r3, [r2, #8]
   178ba:	b510      	push	{r4, lr}
   178bc:	3b01      	subs	r3, #1
   178be:	6093      	str	r3, [r2, #8]
   178c0:	2b00      	cmp	r3, #0
   178c2:	da05      	bge.n	178d0 <__sfputc_r+0x18>
   178c4:	6994      	ldr	r4, [r2, #24]
   178c6:	42a3      	cmp	r3, r4
   178c8:	db08      	blt.n	178dc <__sfputc_r+0x24>
   178ca:	b2cb      	uxtb	r3, r1
   178cc:	2b0a      	cmp	r3, #10
   178ce:	d005      	beq.n	178dc <__sfputc_r+0x24>
   178d0:	6813      	ldr	r3, [r2, #0]
   178d2:	1c58      	adds	r0, r3, #1
   178d4:	6010      	str	r0, [r2, #0]
   178d6:	7019      	strb	r1, [r3, #0]
   178d8:	b2c8      	uxtb	r0, r1
   178da:	bd10      	pop	{r4, pc}
   178dc:	f7ff fbb0 	bl	17040 <__swbuf_r>
   178e0:	e7fb      	b.n	178da <__sfputc_r+0x22>

000178e2 <__sfputs_r>:
   178e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   178e4:	0006      	movs	r6, r0
   178e6:	000f      	movs	r7, r1
   178e8:	0014      	movs	r4, r2
   178ea:	18d5      	adds	r5, r2, r3
   178ec:	42ac      	cmp	r4, r5
   178ee:	d101      	bne.n	178f4 <__sfputs_r+0x12>
   178f0:	2000      	movs	r0, #0
   178f2:	e007      	b.n	17904 <__sfputs_r+0x22>
   178f4:	7821      	ldrb	r1, [r4, #0]
   178f6:	003a      	movs	r2, r7
   178f8:	0030      	movs	r0, r6
   178fa:	f7ff ffdd 	bl	178b8 <__sfputc_r>
   178fe:	3401      	adds	r4, #1
   17900:	1c43      	adds	r3, r0, #1
   17902:	d1f3      	bne.n	178ec <__sfputs_r+0xa>
   17904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00017908 <_vfiprintf_r>:
   17908:	b5f0      	push	{r4, r5, r6, r7, lr}
   1790a:	b09f      	sub	sp, #124	; 0x7c
   1790c:	0006      	movs	r6, r0
   1790e:	000f      	movs	r7, r1
   17910:	0014      	movs	r4, r2
   17912:	9305      	str	r3, [sp, #20]
   17914:	2800      	cmp	r0, #0
   17916:	d004      	beq.n	17922 <_vfiprintf_r+0x1a>
   17918:	6983      	ldr	r3, [r0, #24]
   1791a:	2b00      	cmp	r3, #0
   1791c:	d101      	bne.n	17922 <_vfiprintf_r+0x1a>
   1791e:	f7ff fd53 	bl	173c8 <__sinit>
   17922:	4b7f      	ldr	r3, [pc, #508]	; (17b20 <_vfiprintf_r+0x218>)
   17924:	429f      	cmp	r7, r3
   17926:	d15c      	bne.n	179e2 <_vfiprintf_r+0xda>
   17928:	6877      	ldr	r7, [r6, #4]
   1792a:	89bb      	ldrh	r3, [r7, #12]
   1792c:	071b      	lsls	r3, r3, #28
   1792e:	d562      	bpl.n	179f6 <_vfiprintf_r+0xee>
   17930:	693b      	ldr	r3, [r7, #16]
   17932:	2b00      	cmp	r3, #0
   17934:	d05f      	beq.n	179f6 <_vfiprintf_r+0xee>
   17936:	2300      	movs	r3, #0
   17938:	ad06      	add	r5, sp, #24
   1793a:	616b      	str	r3, [r5, #20]
   1793c:	3320      	adds	r3, #32
   1793e:	766b      	strb	r3, [r5, #25]
   17940:	3310      	adds	r3, #16
   17942:	76ab      	strb	r3, [r5, #26]
   17944:	9402      	str	r4, [sp, #8]
   17946:	9c02      	ldr	r4, [sp, #8]
   17948:	7823      	ldrb	r3, [r4, #0]
   1794a:	2b00      	cmp	r3, #0
   1794c:	d15d      	bne.n	17a0a <_vfiprintf_r+0x102>
   1794e:	9b02      	ldr	r3, [sp, #8]
   17950:	1ae3      	subs	r3, r4, r3
   17952:	9304      	str	r3, [sp, #16]
   17954:	d00d      	beq.n	17972 <_vfiprintf_r+0x6a>
   17956:	9b04      	ldr	r3, [sp, #16]
   17958:	9a02      	ldr	r2, [sp, #8]
   1795a:	0039      	movs	r1, r7
   1795c:	0030      	movs	r0, r6
   1795e:	f7ff ffc0 	bl	178e2 <__sfputs_r>
   17962:	1c43      	adds	r3, r0, #1
   17964:	d100      	bne.n	17968 <_vfiprintf_r+0x60>
   17966:	e0cc      	b.n	17b02 <_vfiprintf_r+0x1fa>
   17968:	696a      	ldr	r2, [r5, #20]
   1796a:	9b04      	ldr	r3, [sp, #16]
   1796c:	4694      	mov	ip, r2
   1796e:	4463      	add	r3, ip
   17970:	616b      	str	r3, [r5, #20]
   17972:	7823      	ldrb	r3, [r4, #0]
   17974:	2b00      	cmp	r3, #0
   17976:	d100      	bne.n	1797a <_vfiprintf_r+0x72>
   17978:	e0c3      	b.n	17b02 <_vfiprintf_r+0x1fa>
   1797a:	2201      	movs	r2, #1
   1797c:	2300      	movs	r3, #0
   1797e:	4252      	negs	r2, r2
   17980:	606a      	str	r2, [r5, #4]
   17982:	a902      	add	r1, sp, #8
   17984:	3254      	adds	r2, #84	; 0x54
   17986:	1852      	adds	r2, r2, r1
   17988:	3401      	adds	r4, #1
   1798a:	602b      	str	r3, [r5, #0]
   1798c:	60eb      	str	r3, [r5, #12]
   1798e:	60ab      	str	r3, [r5, #8]
   17990:	7013      	strb	r3, [r2, #0]
   17992:	65ab      	str	r3, [r5, #88]	; 0x58
   17994:	7821      	ldrb	r1, [r4, #0]
   17996:	2205      	movs	r2, #5
   17998:	4862      	ldr	r0, [pc, #392]	; (17b24 <_vfiprintf_r+0x21c>)
   1799a:	f000 fb45 	bl	18028 <memchr>
   1799e:	1c63      	adds	r3, r4, #1
   179a0:	469c      	mov	ip, r3
   179a2:	2800      	cmp	r0, #0
   179a4:	d135      	bne.n	17a12 <_vfiprintf_r+0x10a>
   179a6:	6829      	ldr	r1, [r5, #0]
   179a8:	06cb      	lsls	r3, r1, #27
   179aa:	d504      	bpl.n	179b6 <_vfiprintf_r+0xae>
   179ac:	2353      	movs	r3, #83	; 0x53
   179ae:	aa02      	add	r2, sp, #8
   179b0:	3020      	adds	r0, #32
   179b2:	189b      	adds	r3, r3, r2
   179b4:	7018      	strb	r0, [r3, #0]
   179b6:	070b      	lsls	r3, r1, #28
   179b8:	d504      	bpl.n	179c4 <_vfiprintf_r+0xbc>
   179ba:	2353      	movs	r3, #83	; 0x53
   179bc:	202b      	movs	r0, #43	; 0x2b
   179be:	aa02      	add	r2, sp, #8
   179c0:	189b      	adds	r3, r3, r2
   179c2:	7018      	strb	r0, [r3, #0]
   179c4:	7823      	ldrb	r3, [r4, #0]
   179c6:	2b2a      	cmp	r3, #42	; 0x2a
   179c8:	d02c      	beq.n	17a24 <_vfiprintf_r+0x11c>
   179ca:	2000      	movs	r0, #0
   179cc:	210a      	movs	r1, #10
   179ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
   179d0:	7822      	ldrb	r2, [r4, #0]
   179d2:	3a30      	subs	r2, #48	; 0x30
   179d4:	2a09      	cmp	r2, #9
   179d6:	d800      	bhi.n	179da <_vfiprintf_r+0xd2>
   179d8:	e06b      	b.n	17ab2 <_vfiprintf_r+0x1aa>
   179da:	2800      	cmp	r0, #0
   179dc:	d02a      	beq.n	17a34 <_vfiprintf_r+0x12c>
   179de:	9309      	str	r3, [sp, #36]	; 0x24
   179e0:	e028      	b.n	17a34 <_vfiprintf_r+0x12c>
   179e2:	4b51      	ldr	r3, [pc, #324]	; (17b28 <_vfiprintf_r+0x220>)
   179e4:	429f      	cmp	r7, r3
   179e6:	d101      	bne.n	179ec <_vfiprintf_r+0xe4>
   179e8:	68b7      	ldr	r7, [r6, #8]
   179ea:	e79e      	b.n	1792a <_vfiprintf_r+0x22>
   179ec:	4b4f      	ldr	r3, [pc, #316]	; (17b2c <_vfiprintf_r+0x224>)
   179ee:	429f      	cmp	r7, r3
   179f0:	d19b      	bne.n	1792a <_vfiprintf_r+0x22>
   179f2:	68f7      	ldr	r7, [r6, #12]
   179f4:	e799      	b.n	1792a <_vfiprintf_r+0x22>
   179f6:	0039      	movs	r1, r7
   179f8:	0030      	movs	r0, r6
   179fa:	f7ff fb77 	bl	170ec <__swsetup_r>
   179fe:	2800      	cmp	r0, #0
   17a00:	d099      	beq.n	17936 <_vfiprintf_r+0x2e>
   17a02:	2001      	movs	r0, #1
   17a04:	4240      	negs	r0, r0
   17a06:	b01f      	add	sp, #124	; 0x7c
   17a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17a0a:	2b25      	cmp	r3, #37	; 0x25
   17a0c:	d09f      	beq.n	1794e <_vfiprintf_r+0x46>
   17a0e:	3401      	adds	r4, #1
   17a10:	e79a      	b.n	17948 <_vfiprintf_r+0x40>
   17a12:	4b44      	ldr	r3, [pc, #272]	; (17b24 <_vfiprintf_r+0x21c>)
   17a14:	6829      	ldr	r1, [r5, #0]
   17a16:	1ac0      	subs	r0, r0, r3
   17a18:	2301      	movs	r3, #1
   17a1a:	4083      	lsls	r3, r0
   17a1c:	430b      	orrs	r3, r1
   17a1e:	602b      	str	r3, [r5, #0]
   17a20:	4664      	mov	r4, ip
   17a22:	e7b7      	b.n	17994 <_vfiprintf_r+0x8c>
   17a24:	9b05      	ldr	r3, [sp, #20]
   17a26:	1d18      	adds	r0, r3, #4
   17a28:	681b      	ldr	r3, [r3, #0]
   17a2a:	9005      	str	r0, [sp, #20]
   17a2c:	2b00      	cmp	r3, #0
   17a2e:	db3a      	blt.n	17aa6 <_vfiprintf_r+0x19e>
   17a30:	9309      	str	r3, [sp, #36]	; 0x24
   17a32:	4664      	mov	r4, ip
   17a34:	7823      	ldrb	r3, [r4, #0]
   17a36:	2b2e      	cmp	r3, #46	; 0x2e
   17a38:	d10b      	bne.n	17a52 <_vfiprintf_r+0x14a>
   17a3a:	7863      	ldrb	r3, [r4, #1]
   17a3c:	1c62      	adds	r2, r4, #1
   17a3e:	2b2a      	cmp	r3, #42	; 0x2a
   17a40:	d13f      	bne.n	17ac2 <_vfiprintf_r+0x1ba>
   17a42:	9b05      	ldr	r3, [sp, #20]
   17a44:	3402      	adds	r4, #2
   17a46:	1d1a      	adds	r2, r3, #4
   17a48:	681b      	ldr	r3, [r3, #0]
   17a4a:	9205      	str	r2, [sp, #20]
   17a4c:	2b00      	cmp	r3, #0
   17a4e:	db35      	blt.n	17abc <_vfiprintf_r+0x1b4>
   17a50:	9307      	str	r3, [sp, #28]
   17a52:	7821      	ldrb	r1, [r4, #0]
   17a54:	2203      	movs	r2, #3
   17a56:	4836      	ldr	r0, [pc, #216]	; (17b30 <_vfiprintf_r+0x228>)
   17a58:	f000 fae6 	bl	18028 <memchr>
   17a5c:	2800      	cmp	r0, #0
   17a5e:	d007      	beq.n	17a70 <_vfiprintf_r+0x168>
   17a60:	4b33      	ldr	r3, [pc, #204]	; (17b30 <_vfiprintf_r+0x228>)
   17a62:	682a      	ldr	r2, [r5, #0]
   17a64:	1ac0      	subs	r0, r0, r3
   17a66:	2340      	movs	r3, #64	; 0x40
   17a68:	4083      	lsls	r3, r0
   17a6a:	4313      	orrs	r3, r2
   17a6c:	602b      	str	r3, [r5, #0]
   17a6e:	3401      	adds	r4, #1
   17a70:	7821      	ldrb	r1, [r4, #0]
   17a72:	1c63      	adds	r3, r4, #1
   17a74:	2206      	movs	r2, #6
   17a76:	482f      	ldr	r0, [pc, #188]	; (17b34 <_vfiprintf_r+0x22c>)
   17a78:	9302      	str	r3, [sp, #8]
   17a7a:	7629      	strb	r1, [r5, #24]
   17a7c:	f000 fad4 	bl	18028 <memchr>
   17a80:	2800      	cmp	r0, #0
   17a82:	d044      	beq.n	17b0e <_vfiprintf_r+0x206>
   17a84:	4b2c      	ldr	r3, [pc, #176]	; (17b38 <_vfiprintf_r+0x230>)
   17a86:	2b00      	cmp	r3, #0
   17a88:	d12f      	bne.n	17aea <_vfiprintf_r+0x1e2>
   17a8a:	6829      	ldr	r1, [r5, #0]
   17a8c:	9b05      	ldr	r3, [sp, #20]
   17a8e:	2207      	movs	r2, #7
   17a90:	05c9      	lsls	r1, r1, #23
   17a92:	d528      	bpl.n	17ae6 <_vfiprintf_r+0x1de>
   17a94:	189b      	adds	r3, r3, r2
   17a96:	4393      	bics	r3, r2
   17a98:	3308      	adds	r3, #8
   17a9a:	9305      	str	r3, [sp, #20]
   17a9c:	696b      	ldr	r3, [r5, #20]
   17a9e:	9a03      	ldr	r2, [sp, #12]
   17aa0:	189b      	adds	r3, r3, r2
   17aa2:	616b      	str	r3, [r5, #20]
   17aa4:	e74f      	b.n	17946 <_vfiprintf_r+0x3e>
   17aa6:	425b      	negs	r3, r3
   17aa8:	60eb      	str	r3, [r5, #12]
   17aaa:	2302      	movs	r3, #2
   17aac:	430b      	orrs	r3, r1
   17aae:	602b      	str	r3, [r5, #0]
   17ab0:	e7bf      	b.n	17a32 <_vfiprintf_r+0x12a>
   17ab2:	434b      	muls	r3, r1
   17ab4:	3401      	adds	r4, #1
   17ab6:	189b      	adds	r3, r3, r2
   17ab8:	2001      	movs	r0, #1
   17aba:	e789      	b.n	179d0 <_vfiprintf_r+0xc8>
   17abc:	2301      	movs	r3, #1
   17abe:	425b      	negs	r3, r3
   17ac0:	e7c6      	b.n	17a50 <_vfiprintf_r+0x148>
   17ac2:	2300      	movs	r3, #0
   17ac4:	0014      	movs	r4, r2
   17ac6:	200a      	movs	r0, #10
   17ac8:	001a      	movs	r2, r3
   17aca:	606b      	str	r3, [r5, #4]
   17acc:	7821      	ldrb	r1, [r4, #0]
   17ace:	3930      	subs	r1, #48	; 0x30
   17ad0:	2909      	cmp	r1, #9
   17ad2:	d903      	bls.n	17adc <_vfiprintf_r+0x1d4>
   17ad4:	2b00      	cmp	r3, #0
   17ad6:	d0bc      	beq.n	17a52 <_vfiprintf_r+0x14a>
   17ad8:	9207      	str	r2, [sp, #28]
   17ada:	e7ba      	b.n	17a52 <_vfiprintf_r+0x14a>
   17adc:	4342      	muls	r2, r0
   17ade:	3401      	adds	r4, #1
   17ae0:	1852      	adds	r2, r2, r1
   17ae2:	2301      	movs	r3, #1
   17ae4:	e7f2      	b.n	17acc <_vfiprintf_r+0x1c4>
   17ae6:	3307      	adds	r3, #7
   17ae8:	e7d5      	b.n	17a96 <_vfiprintf_r+0x18e>
   17aea:	ab05      	add	r3, sp, #20
   17aec:	9300      	str	r3, [sp, #0]
   17aee:	003a      	movs	r2, r7
   17af0:	4b12      	ldr	r3, [pc, #72]	; (17b3c <_vfiprintf_r+0x234>)
   17af2:	0029      	movs	r1, r5
   17af4:	0030      	movs	r0, r6
   17af6:	e000      	b.n	17afa <_vfiprintf_r+0x1f2>
   17af8:	bf00      	nop
   17afa:	9003      	str	r0, [sp, #12]
   17afc:	9b03      	ldr	r3, [sp, #12]
   17afe:	3301      	adds	r3, #1
   17b00:	d1cc      	bne.n	17a9c <_vfiprintf_r+0x194>
   17b02:	89bb      	ldrh	r3, [r7, #12]
   17b04:	065b      	lsls	r3, r3, #25
   17b06:	d500      	bpl.n	17b0a <_vfiprintf_r+0x202>
   17b08:	e77b      	b.n	17a02 <_vfiprintf_r+0xfa>
   17b0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17b0c:	e77b      	b.n	17a06 <_vfiprintf_r+0xfe>
   17b0e:	ab05      	add	r3, sp, #20
   17b10:	9300      	str	r3, [sp, #0]
   17b12:	003a      	movs	r2, r7
   17b14:	4b09      	ldr	r3, [pc, #36]	; (17b3c <_vfiprintf_r+0x234>)
   17b16:	0029      	movs	r1, r5
   17b18:	0030      	movs	r0, r6
   17b1a:	f000 f87f 	bl	17c1c <_printf_i>
   17b1e:	e7ec      	b.n	17afa <_vfiprintf_r+0x1f2>
   17b20:	00019940 	.word	0x00019940
   17b24:	0001998a 	.word	0x0001998a
   17b28:	00019960 	.word	0x00019960
   17b2c:	00019920 	.word	0x00019920
   17b30:	00019990 	.word	0x00019990
   17b34:	00019994 	.word	0x00019994
   17b38:	00000000 	.word	0x00000000
   17b3c:	000178e3 	.word	0x000178e3

00017b40 <_printf_common>:
   17b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   17b42:	0015      	movs	r5, r2
   17b44:	9301      	str	r3, [sp, #4]
   17b46:	688a      	ldr	r2, [r1, #8]
   17b48:	690b      	ldr	r3, [r1, #16]
   17b4a:	9000      	str	r0, [sp, #0]
   17b4c:	000c      	movs	r4, r1
   17b4e:	4293      	cmp	r3, r2
   17b50:	da00      	bge.n	17b54 <_printf_common+0x14>
   17b52:	0013      	movs	r3, r2
   17b54:	0022      	movs	r2, r4
   17b56:	602b      	str	r3, [r5, #0]
   17b58:	3243      	adds	r2, #67	; 0x43
   17b5a:	7812      	ldrb	r2, [r2, #0]
   17b5c:	2a00      	cmp	r2, #0
   17b5e:	d001      	beq.n	17b64 <_printf_common+0x24>
   17b60:	3301      	adds	r3, #1
   17b62:	602b      	str	r3, [r5, #0]
   17b64:	6823      	ldr	r3, [r4, #0]
   17b66:	069b      	lsls	r3, r3, #26
   17b68:	d502      	bpl.n	17b70 <_printf_common+0x30>
   17b6a:	682b      	ldr	r3, [r5, #0]
   17b6c:	3302      	adds	r3, #2
   17b6e:	602b      	str	r3, [r5, #0]
   17b70:	2706      	movs	r7, #6
   17b72:	6823      	ldr	r3, [r4, #0]
   17b74:	401f      	ands	r7, r3
   17b76:	d027      	beq.n	17bc8 <_printf_common+0x88>
   17b78:	0023      	movs	r3, r4
   17b7a:	3343      	adds	r3, #67	; 0x43
   17b7c:	781b      	ldrb	r3, [r3, #0]
   17b7e:	1e5a      	subs	r2, r3, #1
   17b80:	4193      	sbcs	r3, r2
   17b82:	6822      	ldr	r2, [r4, #0]
   17b84:	0692      	lsls	r2, r2, #26
   17b86:	d430      	bmi.n	17bea <_printf_common+0xaa>
   17b88:	0022      	movs	r2, r4
   17b8a:	9901      	ldr	r1, [sp, #4]
   17b8c:	3243      	adds	r2, #67	; 0x43
   17b8e:	9800      	ldr	r0, [sp, #0]
   17b90:	9e08      	ldr	r6, [sp, #32]
   17b92:	47b0      	blx	r6
   17b94:	1c43      	adds	r3, r0, #1
   17b96:	d025      	beq.n	17be4 <_printf_common+0xa4>
   17b98:	2306      	movs	r3, #6
   17b9a:	6820      	ldr	r0, [r4, #0]
   17b9c:	682a      	ldr	r2, [r5, #0]
   17b9e:	68e1      	ldr	r1, [r4, #12]
   17ba0:	4003      	ands	r3, r0
   17ba2:	2500      	movs	r5, #0
   17ba4:	2b04      	cmp	r3, #4
   17ba6:	d103      	bne.n	17bb0 <_printf_common+0x70>
   17ba8:	1a8d      	subs	r5, r1, r2
   17baa:	43eb      	mvns	r3, r5
   17bac:	17db      	asrs	r3, r3, #31
   17bae:	401d      	ands	r5, r3
   17bb0:	68a3      	ldr	r3, [r4, #8]
   17bb2:	6922      	ldr	r2, [r4, #16]
   17bb4:	4293      	cmp	r3, r2
   17bb6:	dd01      	ble.n	17bbc <_printf_common+0x7c>
   17bb8:	1a9b      	subs	r3, r3, r2
   17bba:	18ed      	adds	r5, r5, r3
   17bbc:	2700      	movs	r7, #0
   17bbe:	42bd      	cmp	r5, r7
   17bc0:	d120      	bne.n	17c04 <_printf_common+0xc4>
   17bc2:	2000      	movs	r0, #0
   17bc4:	e010      	b.n	17be8 <_printf_common+0xa8>
   17bc6:	3701      	adds	r7, #1
   17bc8:	68e3      	ldr	r3, [r4, #12]
   17bca:	682a      	ldr	r2, [r5, #0]
   17bcc:	1a9b      	subs	r3, r3, r2
   17bce:	429f      	cmp	r7, r3
   17bd0:	dad2      	bge.n	17b78 <_printf_common+0x38>
   17bd2:	0022      	movs	r2, r4
   17bd4:	2301      	movs	r3, #1
   17bd6:	3219      	adds	r2, #25
   17bd8:	9901      	ldr	r1, [sp, #4]
   17bda:	9800      	ldr	r0, [sp, #0]
   17bdc:	9e08      	ldr	r6, [sp, #32]
   17bde:	47b0      	blx	r6
   17be0:	1c43      	adds	r3, r0, #1
   17be2:	d1f0      	bne.n	17bc6 <_printf_common+0x86>
   17be4:	2001      	movs	r0, #1
   17be6:	4240      	negs	r0, r0
   17be8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   17bea:	2030      	movs	r0, #48	; 0x30
   17bec:	18e1      	adds	r1, r4, r3
   17bee:	3143      	adds	r1, #67	; 0x43
   17bf0:	7008      	strb	r0, [r1, #0]
   17bf2:	0021      	movs	r1, r4
   17bf4:	1c5a      	adds	r2, r3, #1
   17bf6:	3145      	adds	r1, #69	; 0x45
   17bf8:	7809      	ldrb	r1, [r1, #0]
   17bfa:	18a2      	adds	r2, r4, r2
   17bfc:	3243      	adds	r2, #67	; 0x43
   17bfe:	3302      	adds	r3, #2
   17c00:	7011      	strb	r1, [r2, #0]
   17c02:	e7c1      	b.n	17b88 <_printf_common+0x48>
   17c04:	0022      	movs	r2, r4
   17c06:	2301      	movs	r3, #1
   17c08:	321a      	adds	r2, #26
   17c0a:	9901      	ldr	r1, [sp, #4]
   17c0c:	9800      	ldr	r0, [sp, #0]
   17c0e:	9e08      	ldr	r6, [sp, #32]
   17c10:	47b0      	blx	r6
   17c12:	1c43      	adds	r3, r0, #1
   17c14:	d0e6      	beq.n	17be4 <_printf_common+0xa4>
   17c16:	3701      	adds	r7, #1
   17c18:	e7d1      	b.n	17bbe <_printf_common+0x7e>
	...

00017c1c <_printf_i>:
   17c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
   17c1e:	b08b      	sub	sp, #44	; 0x2c
   17c20:	9206      	str	r2, [sp, #24]
   17c22:	000a      	movs	r2, r1
   17c24:	3243      	adds	r2, #67	; 0x43
   17c26:	9307      	str	r3, [sp, #28]
   17c28:	9005      	str	r0, [sp, #20]
   17c2a:	9204      	str	r2, [sp, #16]
   17c2c:	7e0a      	ldrb	r2, [r1, #24]
   17c2e:	000c      	movs	r4, r1
   17c30:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17c32:	2a6e      	cmp	r2, #110	; 0x6e
   17c34:	d100      	bne.n	17c38 <_printf_i+0x1c>
   17c36:	e08f      	b.n	17d58 <_printf_i+0x13c>
   17c38:	d817      	bhi.n	17c6a <_printf_i+0x4e>
   17c3a:	2a63      	cmp	r2, #99	; 0x63
   17c3c:	d02c      	beq.n	17c98 <_printf_i+0x7c>
   17c3e:	d808      	bhi.n	17c52 <_printf_i+0x36>
   17c40:	2a00      	cmp	r2, #0
   17c42:	d100      	bne.n	17c46 <_printf_i+0x2a>
   17c44:	e099      	b.n	17d7a <_printf_i+0x15e>
   17c46:	2a58      	cmp	r2, #88	; 0x58
   17c48:	d054      	beq.n	17cf4 <_printf_i+0xd8>
   17c4a:	0026      	movs	r6, r4
   17c4c:	3642      	adds	r6, #66	; 0x42
   17c4e:	7032      	strb	r2, [r6, #0]
   17c50:	e029      	b.n	17ca6 <_printf_i+0x8a>
   17c52:	2a64      	cmp	r2, #100	; 0x64
   17c54:	d001      	beq.n	17c5a <_printf_i+0x3e>
   17c56:	2a69      	cmp	r2, #105	; 0x69
   17c58:	d1f7      	bne.n	17c4a <_printf_i+0x2e>
   17c5a:	6821      	ldr	r1, [r4, #0]
   17c5c:	681a      	ldr	r2, [r3, #0]
   17c5e:	0608      	lsls	r0, r1, #24
   17c60:	d523      	bpl.n	17caa <_printf_i+0x8e>
   17c62:	1d11      	adds	r1, r2, #4
   17c64:	6019      	str	r1, [r3, #0]
   17c66:	6815      	ldr	r5, [r2, #0]
   17c68:	e025      	b.n	17cb6 <_printf_i+0x9a>
   17c6a:	2a73      	cmp	r2, #115	; 0x73
   17c6c:	d100      	bne.n	17c70 <_printf_i+0x54>
   17c6e:	e088      	b.n	17d82 <_printf_i+0x166>
   17c70:	d808      	bhi.n	17c84 <_printf_i+0x68>
   17c72:	2a6f      	cmp	r2, #111	; 0x6f
   17c74:	d029      	beq.n	17cca <_printf_i+0xae>
   17c76:	2a70      	cmp	r2, #112	; 0x70
   17c78:	d1e7      	bne.n	17c4a <_printf_i+0x2e>
   17c7a:	2220      	movs	r2, #32
   17c7c:	6809      	ldr	r1, [r1, #0]
   17c7e:	430a      	orrs	r2, r1
   17c80:	6022      	str	r2, [r4, #0]
   17c82:	e003      	b.n	17c8c <_printf_i+0x70>
   17c84:	2a75      	cmp	r2, #117	; 0x75
   17c86:	d020      	beq.n	17cca <_printf_i+0xae>
   17c88:	2a78      	cmp	r2, #120	; 0x78
   17c8a:	d1de      	bne.n	17c4a <_printf_i+0x2e>
   17c8c:	0022      	movs	r2, r4
   17c8e:	2178      	movs	r1, #120	; 0x78
   17c90:	3245      	adds	r2, #69	; 0x45
   17c92:	7011      	strb	r1, [r2, #0]
   17c94:	4a6c      	ldr	r2, [pc, #432]	; (17e48 <_printf_i+0x22c>)
   17c96:	e030      	b.n	17cfa <_printf_i+0xde>
   17c98:	000e      	movs	r6, r1
   17c9a:	681a      	ldr	r2, [r3, #0]
   17c9c:	3642      	adds	r6, #66	; 0x42
   17c9e:	1d11      	adds	r1, r2, #4
   17ca0:	6019      	str	r1, [r3, #0]
   17ca2:	6813      	ldr	r3, [r2, #0]
   17ca4:	7033      	strb	r3, [r6, #0]
   17ca6:	2301      	movs	r3, #1
   17ca8:	e079      	b.n	17d9e <_printf_i+0x182>
   17caa:	0649      	lsls	r1, r1, #25
   17cac:	d5d9      	bpl.n	17c62 <_printf_i+0x46>
   17cae:	1d11      	adds	r1, r2, #4
   17cb0:	6019      	str	r1, [r3, #0]
   17cb2:	2300      	movs	r3, #0
   17cb4:	5ed5      	ldrsh	r5, [r2, r3]
   17cb6:	2d00      	cmp	r5, #0
   17cb8:	da03      	bge.n	17cc2 <_printf_i+0xa6>
   17cba:	232d      	movs	r3, #45	; 0x2d
   17cbc:	9a04      	ldr	r2, [sp, #16]
   17cbe:	426d      	negs	r5, r5
   17cc0:	7013      	strb	r3, [r2, #0]
   17cc2:	4b62      	ldr	r3, [pc, #392]	; (17e4c <_printf_i+0x230>)
   17cc4:	270a      	movs	r7, #10
   17cc6:	9303      	str	r3, [sp, #12]
   17cc8:	e02f      	b.n	17d2a <_printf_i+0x10e>
   17cca:	6820      	ldr	r0, [r4, #0]
   17ccc:	6819      	ldr	r1, [r3, #0]
   17cce:	0605      	lsls	r5, r0, #24
   17cd0:	d503      	bpl.n	17cda <_printf_i+0xbe>
   17cd2:	1d08      	adds	r0, r1, #4
   17cd4:	6018      	str	r0, [r3, #0]
   17cd6:	680d      	ldr	r5, [r1, #0]
   17cd8:	e005      	b.n	17ce6 <_printf_i+0xca>
   17cda:	0640      	lsls	r0, r0, #25
   17cdc:	d5f9      	bpl.n	17cd2 <_printf_i+0xb6>
   17cde:	680d      	ldr	r5, [r1, #0]
   17ce0:	1d08      	adds	r0, r1, #4
   17ce2:	6018      	str	r0, [r3, #0]
   17ce4:	b2ad      	uxth	r5, r5
   17ce6:	4b59      	ldr	r3, [pc, #356]	; (17e4c <_printf_i+0x230>)
   17ce8:	2708      	movs	r7, #8
   17cea:	9303      	str	r3, [sp, #12]
   17cec:	2a6f      	cmp	r2, #111	; 0x6f
   17cee:	d018      	beq.n	17d22 <_printf_i+0x106>
   17cf0:	270a      	movs	r7, #10
   17cf2:	e016      	b.n	17d22 <_printf_i+0x106>
   17cf4:	3145      	adds	r1, #69	; 0x45
   17cf6:	700a      	strb	r2, [r1, #0]
   17cf8:	4a54      	ldr	r2, [pc, #336]	; (17e4c <_printf_i+0x230>)
   17cfa:	9203      	str	r2, [sp, #12]
   17cfc:	681a      	ldr	r2, [r3, #0]
   17cfe:	6821      	ldr	r1, [r4, #0]
   17d00:	1d10      	adds	r0, r2, #4
   17d02:	6018      	str	r0, [r3, #0]
   17d04:	6815      	ldr	r5, [r2, #0]
   17d06:	0608      	lsls	r0, r1, #24
   17d08:	d522      	bpl.n	17d50 <_printf_i+0x134>
   17d0a:	07cb      	lsls	r3, r1, #31
   17d0c:	d502      	bpl.n	17d14 <_printf_i+0xf8>
   17d0e:	2320      	movs	r3, #32
   17d10:	4319      	orrs	r1, r3
   17d12:	6021      	str	r1, [r4, #0]
   17d14:	2710      	movs	r7, #16
   17d16:	2d00      	cmp	r5, #0
   17d18:	d103      	bne.n	17d22 <_printf_i+0x106>
   17d1a:	2320      	movs	r3, #32
   17d1c:	6822      	ldr	r2, [r4, #0]
   17d1e:	439a      	bics	r2, r3
   17d20:	6022      	str	r2, [r4, #0]
   17d22:	0023      	movs	r3, r4
   17d24:	2200      	movs	r2, #0
   17d26:	3343      	adds	r3, #67	; 0x43
   17d28:	701a      	strb	r2, [r3, #0]
   17d2a:	6863      	ldr	r3, [r4, #4]
   17d2c:	60a3      	str	r3, [r4, #8]
   17d2e:	2b00      	cmp	r3, #0
   17d30:	db5c      	blt.n	17dec <_printf_i+0x1d0>
   17d32:	2204      	movs	r2, #4
   17d34:	6821      	ldr	r1, [r4, #0]
   17d36:	4391      	bics	r1, r2
   17d38:	6021      	str	r1, [r4, #0]
   17d3a:	2d00      	cmp	r5, #0
   17d3c:	d158      	bne.n	17df0 <_printf_i+0x1d4>
   17d3e:	9e04      	ldr	r6, [sp, #16]
   17d40:	2b00      	cmp	r3, #0
   17d42:	d064      	beq.n	17e0e <_printf_i+0x1f2>
   17d44:	0026      	movs	r6, r4
   17d46:	9b03      	ldr	r3, [sp, #12]
   17d48:	3642      	adds	r6, #66	; 0x42
   17d4a:	781b      	ldrb	r3, [r3, #0]
   17d4c:	7033      	strb	r3, [r6, #0]
   17d4e:	e05e      	b.n	17e0e <_printf_i+0x1f2>
   17d50:	0648      	lsls	r0, r1, #25
   17d52:	d5da      	bpl.n	17d0a <_printf_i+0xee>
   17d54:	b2ad      	uxth	r5, r5
   17d56:	e7d8      	b.n	17d0a <_printf_i+0xee>
   17d58:	6809      	ldr	r1, [r1, #0]
   17d5a:	681a      	ldr	r2, [r3, #0]
   17d5c:	0608      	lsls	r0, r1, #24
   17d5e:	d505      	bpl.n	17d6c <_printf_i+0x150>
   17d60:	1d11      	adds	r1, r2, #4
   17d62:	6019      	str	r1, [r3, #0]
   17d64:	6813      	ldr	r3, [r2, #0]
   17d66:	6962      	ldr	r2, [r4, #20]
   17d68:	601a      	str	r2, [r3, #0]
   17d6a:	e006      	b.n	17d7a <_printf_i+0x15e>
   17d6c:	0649      	lsls	r1, r1, #25
   17d6e:	d5f7      	bpl.n	17d60 <_printf_i+0x144>
   17d70:	1d11      	adds	r1, r2, #4
   17d72:	6019      	str	r1, [r3, #0]
   17d74:	6813      	ldr	r3, [r2, #0]
   17d76:	8aa2      	ldrh	r2, [r4, #20]
   17d78:	801a      	strh	r2, [r3, #0]
   17d7a:	2300      	movs	r3, #0
   17d7c:	9e04      	ldr	r6, [sp, #16]
   17d7e:	6123      	str	r3, [r4, #16]
   17d80:	e054      	b.n	17e2c <_printf_i+0x210>
   17d82:	681a      	ldr	r2, [r3, #0]
   17d84:	1d11      	adds	r1, r2, #4
   17d86:	6019      	str	r1, [r3, #0]
   17d88:	6816      	ldr	r6, [r2, #0]
   17d8a:	2100      	movs	r1, #0
   17d8c:	6862      	ldr	r2, [r4, #4]
   17d8e:	0030      	movs	r0, r6
   17d90:	f000 f94a 	bl	18028 <memchr>
   17d94:	2800      	cmp	r0, #0
   17d96:	d001      	beq.n	17d9c <_printf_i+0x180>
   17d98:	1b80      	subs	r0, r0, r6
   17d9a:	6060      	str	r0, [r4, #4]
   17d9c:	6863      	ldr	r3, [r4, #4]
   17d9e:	6123      	str	r3, [r4, #16]
   17da0:	2300      	movs	r3, #0
   17da2:	9a04      	ldr	r2, [sp, #16]
   17da4:	7013      	strb	r3, [r2, #0]
   17da6:	e041      	b.n	17e2c <_printf_i+0x210>
   17da8:	6923      	ldr	r3, [r4, #16]
   17daa:	0032      	movs	r2, r6
   17dac:	9906      	ldr	r1, [sp, #24]
   17dae:	9805      	ldr	r0, [sp, #20]
   17db0:	9d07      	ldr	r5, [sp, #28]
   17db2:	47a8      	blx	r5
   17db4:	1c43      	adds	r3, r0, #1
   17db6:	d043      	beq.n	17e40 <_printf_i+0x224>
   17db8:	6823      	ldr	r3, [r4, #0]
   17dba:	2500      	movs	r5, #0
   17dbc:	079b      	lsls	r3, r3, #30
   17dbe:	d40f      	bmi.n	17de0 <_printf_i+0x1c4>
   17dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17dc2:	68e0      	ldr	r0, [r4, #12]
   17dc4:	4298      	cmp	r0, r3
   17dc6:	da3d      	bge.n	17e44 <_printf_i+0x228>
   17dc8:	0018      	movs	r0, r3
   17dca:	e03b      	b.n	17e44 <_printf_i+0x228>
   17dcc:	0022      	movs	r2, r4
   17dce:	2301      	movs	r3, #1
   17dd0:	3219      	adds	r2, #25
   17dd2:	9906      	ldr	r1, [sp, #24]
   17dd4:	9805      	ldr	r0, [sp, #20]
   17dd6:	9e07      	ldr	r6, [sp, #28]
   17dd8:	47b0      	blx	r6
   17dda:	1c43      	adds	r3, r0, #1
   17ddc:	d030      	beq.n	17e40 <_printf_i+0x224>
   17dde:	3501      	adds	r5, #1
   17de0:	68e3      	ldr	r3, [r4, #12]
   17de2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17de4:	1a9b      	subs	r3, r3, r2
   17de6:	429d      	cmp	r5, r3
   17de8:	dbf0      	blt.n	17dcc <_printf_i+0x1b0>
   17dea:	e7e9      	b.n	17dc0 <_printf_i+0x1a4>
   17dec:	2d00      	cmp	r5, #0
   17dee:	d0a9      	beq.n	17d44 <_printf_i+0x128>
   17df0:	9e04      	ldr	r6, [sp, #16]
   17df2:	0028      	movs	r0, r5
   17df4:	0039      	movs	r1, r7
   17df6:	f7fe fc83 	bl	16700 <__aeabi_uidivmod>
   17dfa:	9b03      	ldr	r3, [sp, #12]
   17dfc:	3e01      	subs	r6, #1
   17dfe:	5c5b      	ldrb	r3, [r3, r1]
   17e00:	0028      	movs	r0, r5
   17e02:	7033      	strb	r3, [r6, #0]
   17e04:	0039      	movs	r1, r7
   17e06:	f7fe fbf5 	bl	165f4 <__udivsi3>
   17e0a:	1e05      	subs	r5, r0, #0
   17e0c:	d1f1      	bne.n	17df2 <_printf_i+0x1d6>
   17e0e:	2f08      	cmp	r7, #8
   17e10:	d109      	bne.n	17e26 <_printf_i+0x20a>
   17e12:	6823      	ldr	r3, [r4, #0]
   17e14:	07db      	lsls	r3, r3, #31
   17e16:	d506      	bpl.n	17e26 <_printf_i+0x20a>
   17e18:	6863      	ldr	r3, [r4, #4]
   17e1a:	6922      	ldr	r2, [r4, #16]
   17e1c:	4293      	cmp	r3, r2
   17e1e:	dc02      	bgt.n	17e26 <_printf_i+0x20a>
   17e20:	2330      	movs	r3, #48	; 0x30
   17e22:	3e01      	subs	r6, #1
   17e24:	7033      	strb	r3, [r6, #0]
   17e26:	9b04      	ldr	r3, [sp, #16]
   17e28:	1b9b      	subs	r3, r3, r6
   17e2a:	6123      	str	r3, [r4, #16]
   17e2c:	9b07      	ldr	r3, [sp, #28]
   17e2e:	aa09      	add	r2, sp, #36	; 0x24
   17e30:	9300      	str	r3, [sp, #0]
   17e32:	0021      	movs	r1, r4
   17e34:	9b06      	ldr	r3, [sp, #24]
   17e36:	9805      	ldr	r0, [sp, #20]
   17e38:	f7ff fe82 	bl	17b40 <_printf_common>
   17e3c:	1c43      	adds	r3, r0, #1
   17e3e:	d1b3      	bne.n	17da8 <_printf_i+0x18c>
   17e40:	2001      	movs	r0, #1
   17e42:	4240      	negs	r0, r0
   17e44:	b00b      	add	sp, #44	; 0x2c
   17e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17e48:	000199ac 	.word	0x000199ac
   17e4c:	0001999b 	.word	0x0001999b

00017e50 <_putc_r>:
   17e50:	b570      	push	{r4, r5, r6, lr}
   17e52:	0006      	movs	r6, r0
   17e54:	000d      	movs	r5, r1
   17e56:	0014      	movs	r4, r2
   17e58:	2800      	cmp	r0, #0
   17e5a:	d004      	beq.n	17e66 <_putc_r+0x16>
   17e5c:	6983      	ldr	r3, [r0, #24]
   17e5e:	2b00      	cmp	r3, #0
   17e60:	d101      	bne.n	17e66 <_putc_r+0x16>
   17e62:	f7ff fab1 	bl	173c8 <__sinit>
   17e66:	4b12      	ldr	r3, [pc, #72]	; (17eb0 <_putc_r+0x60>)
   17e68:	429c      	cmp	r4, r3
   17e6a:	d111      	bne.n	17e90 <_putc_r+0x40>
   17e6c:	6874      	ldr	r4, [r6, #4]
   17e6e:	68a3      	ldr	r3, [r4, #8]
   17e70:	3b01      	subs	r3, #1
   17e72:	60a3      	str	r3, [r4, #8]
   17e74:	2b00      	cmp	r3, #0
   17e76:	da05      	bge.n	17e84 <_putc_r+0x34>
   17e78:	69a2      	ldr	r2, [r4, #24]
   17e7a:	4293      	cmp	r3, r2
   17e7c:	db12      	blt.n	17ea4 <_putc_r+0x54>
   17e7e:	b2eb      	uxtb	r3, r5
   17e80:	2b0a      	cmp	r3, #10
   17e82:	d00f      	beq.n	17ea4 <_putc_r+0x54>
   17e84:	6823      	ldr	r3, [r4, #0]
   17e86:	b2e8      	uxtb	r0, r5
   17e88:	1c5a      	adds	r2, r3, #1
   17e8a:	6022      	str	r2, [r4, #0]
   17e8c:	701d      	strb	r5, [r3, #0]
   17e8e:	bd70      	pop	{r4, r5, r6, pc}
   17e90:	4b08      	ldr	r3, [pc, #32]	; (17eb4 <_putc_r+0x64>)
   17e92:	429c      	cmp	r4, r3
   17e94:	d101      	bne.n	17e9a <_putc_r+0x4a>
   17e96:	68b4      	ldr	r4, [r6, #8]
   17e98:	e7e9      	b.n	17e6e <_putc_r+0x1e>
   17e9a:	4b07      	ldr	r3, [pc, #28]	; (17eb8 <_putc_r+0x68>)
   17e9c:	429c      	cmp	r4, r3
   17e9e:	d1e6      	bne.n	17e6e <_putc_r+0x1e>
   17ea0:	68f4      	ldr	r4, [r6, #12]
   17ea2:	e7e4      	b.n	17e6e <_putc_r+0x1e>
   17ea4:	0022      	movs	r2, r4
   17ea6:	0029      	movs	r1, r5
   17ea8:	0030      	movs	r0, r6
   17eaa:	f7ff f8c9 	bl	17040 <__swbuf_r>
   17eae:	e7ee      	b.n	17e8e <_putc_r+0x3e>
   17eb0:	00019940 	.word	0x00019940
   17eb4:	00019960 	.word	0x00019960
   17eb8:	00019920 	.word	0x00019920

00017ebc <__sread>:
   17ebc:	b570      	push	{r4, r5, r6, lr}
   17ebe:	000c      	movs	r4, r1
   17ec0:	250e      	movs	r5, #14
   17ec2:	5f49      	ldrsh	r1, [r1, r5]
   17ec4:	f000 f8e2 	bl	1808c <_read_r>
   17ec8:	2800      	cmp	r0, #0
   17eca:	db03      	blt.n	17ed4 <__sread+0x18>
   17ecc:	6d63      	ldr	r3, [r4, #84]	; 0x54
   17ece:	181b      	adds	r3, r3, r0
   17ed0:	6563      	str	r3, [r4, #84]	; 0x54
   17ed2:	bd70      	pop	{r4, r5, r6, pc}
   17ed4:	89a3      	ldrh	r3, [r4, #12]
   17ed6:	4a02      	ldr	r2, [pc, #8]	; (17ee0 <__sread+0x24>)
   17ed8:	4013      	ands	r3, r2
   17eda:	81a3      	strh	r3, [r4, #12]
   17edc:	e7f9      	b.n	17ed2 <__sread+0x16>
   17ede:	46c0      	nop			; (mov r8, r8)
   17ee0:	ffffefff 	.word	0xffffefff

00017ee4 <__swrite>:
   17ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17ee6:	001f      	movs	r7, r3
   17ee8:	898b      	ldrh	r3, [r1, #12]
   17eea:	0005      	movs	r5, r0
   17eec:	000c      	movs	r4, r1
   17eee:	0016      	movs	r6, r2
   17ef0:	05db      	lsls	r3, r3, #23
   17ef2:	d505      	bpl.n	17f00 <__swrite+0x1c>
   17ef4:	230e      	movs	r3, #14
   17ef6:	5ec9      	ldrsh	r1, [r1, r3]
   17ef8:	2200      	movs	r2, #0
   17efa:	2302      	movs	r3, #2
   17efc:	f000 f880 	bl	18000 <_lseek_r>
   17f00:	89a3      	ldrh	r3, [r4, #12]
   17f02:	4a05      	ldr	r2, [pc, #20]	; (17f18 <__swrite+0x34>)
   17f04:	0028      	movs	r0, r5
   17f06:	4013      	ands	r3, r2
   17f08:	81a3      	strh	r3, [r4, #12]
   17f0a:	0032      	movs	r2, r6
   17f0c:	230e      	movs	r3, #14
   17f0e:	5ee1      	ldrsh	r1, [r4, r3]
   17f10:	003b      	movs	r3, r7
   17f12:	f000 f82b 	bl	17f6c <_write_r>
   17f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17f18:	ffffefff 	.word	0xffffefff

00017f1c <__sseek>:
   17f1c:	b570      	push	{r4, r5, r6, lr}
   17f1e:	000c      	movs	r4, r1
   17f20:	250e      	movs	r5, #14
   17f22:	5f49      	ldrsh	r1, [r1, r5]
   17f24:	f000 f86c 	bl	18000 <_lseek_r>
   17f28:	89a3      	ldrh	r3, [r4, #12]
   17f2a:	1c42      	adds	r2, r0, #1
   17f2c:	d103      	bne.n	17f36 <__sseek+0x1a>
   17f2e:	4a05      	ldr	r2, [pc, #20]	; (17f44 <__sseek+0x28>)
   17f30:	4013      	ands	r3, r2
   17f32:	81a3      	strh	r3, [r4, #12]
   17f34:	bd70      	pop	{r4, r5, r6, pc}
   17f36:	2280      	movs	r2, #128	; 0x80
   17f38:	0152      	lsls	r2, r2, #5
   17f3a:	4313      	orrs	r3, r2
   17f3c:	81a3      	strh	r3, [r4, #12]
   17f3e:	6560      	str	r0, [r4, #84]	; 0x54
   17f40:	e7f8      	b.n	17f34 <__sseek+0x18>
   17f42:	46c0      	nop			; (mov r8, r8)
   17f44:	ffffefff 	.word	0xffffefff

00017f48 <__sclose>:
   17f48:	b510      	push	{r4, lr}
   17f4a:	230e      	movs	r3, #14
   17f4c:	5ec9      	ldrsh	r1, [r1, r3]
   17f4e:	f000 f821 	bl	17f94 <_close_r>
   17f52:	bd10      	pop	{r4, pc}

00017f54 <__ascii_wctomb>:
   17f54:	1e0b      	subs	r3, r1, #0
   17f56:	d004      	beq.n	17f62 <__ascii_wctomb+0xe>
   17f58:	2aff      	cmp	r2, #255	; 0xff
   17f5a:	d904      	bls.n	17f66 <__ascii_wctomb+0x12>
   17f5c:	238a      	movs	r3, #138	; 0x8a
   17f5e:	6003      	str	r3, [r0, #0]
   17f60:	3b8b      	subs	r3, #139	; 0x8b
   17f62:	0018      	movs	r0, r3
   17f64:	4770      	bx	lr
   17f66:	700a      	strb	r2, [r1, #0]
   17f68:	2301      	movs	r3, #1
   17f6a:	e7fa      	b.n	17f62 <__ascii_wctomb+0xe>

00017f6c <_write_r>:
   17f6c:	b570      	push	{r4, r5, r6, lr}
   17f6e:	0005      	movs	r5, r0
   17f70:	0008      	movs	r0, r1
   17f72:	0011      	movs	r1, r2
   17f74:	2200      	movs	r2, #0
   17f76:	4c06      	ldr	r4, [pc, #24]	; (17f90 <_write_r+0x24>)
   17f78:	6022      	str	r2, [r4, #0]
   17f7a:	001a      	movs	r2, r3
   17f7c:	f7fd f9ee 	bl	1535c <_write>
   17f80:	1c43      	adds	r3, r0, #1
   17f82:	d103      	bne.n	17f8c <_write_r+0x20>
   17f84:	6823      	ldr	r3, [r4, #0]
   17f86:	2b00      	cmp	r3, #0
   17f88:	d000      	beq.n	17f8c <_write_r+0x20>
   17f8a:	602b      	str	r3, [r5, #0]
   17f8c:	bd70      	pop	{r4, r5, r6, pc}
   17f8e:	46c0      	nop			; (mov r8, r8)
   17f90:	20000efc 	.word	0x20000efc

00017f94 <_close_r>:
   17f94:	2300      	movs	r3, #0
   17f96:	b570      	push	{r4, r5, r6, lr}
   17f98:	4c06      	ldr	r4, [pc, #24]	; (17fb4 <_close_r+0x20>)
   17f9a:	0005      	movs	r5, r0
   17f9c:	0008      	movs	r0, r1
   17f9e:	6023      	str	r3, [r4, #0]
   17fa0:	f7f8 fe28 	bl	10bf4 <_close>
   17fa4:	1c43      	adds	r3, r0, #1
   17fa6:	d103      	bne.n	17fb0 <_close_r+0x1c>
   17fa8:	6823      	ldr	r3, [r4, #0]
   17faa:	2b00      	cmp	r3, #0
   17fac:	d000      	beq.n	17fb0 <_close_r+0x1c>
   17fae:	602b      	str	r3, [r5, #0]
   17fb0:	bd70      	pop	{r4, r5, r6, pc}
   17fb2:	46c0      	nop			; (mov r8, r8)
   17fb4:	20000efc 	.word	0x20000efc

00017fb8 <_fstat_r>:
   17fb8:	2300      	movs	r3, #0
   17fba:	b570      	push	{r4, r5, r6, lr}
   17fbc:	4c06      	ldr	r4, [pc, #24]	; (17fd8 <_fstat_r+0x20>)
   17fbe:	0005      	movs	r5, r0
   17fc0:	0008      	movs	r0, r1
   17fc2:	0011      	movs	r1, r2
   17fc4:	6023      	str	r3, [r4, #0]
   17fc6:	f7f8 fe1f 	bl	10c08 <_fstat>
   17fca:	1c43      	adds	r3, r0, #1
   17fcc:	d103      	bne.n	17fd6 <_fstat_r+0x1e>
   17fce:	6823      	ldr	r3, [r4, #0]
   17fd0:	2b00      	cmp	r3, #0
   17fd2:	d000      	beq.n	17fd6 <_fstat_r+0x1e>
   17fd4:	602b      	str	r3, [r5, #0]
   17fd6:	bd70      	pop	{r4, r5, r6, pc}
   17fd8:	20000efc 	.word	0x20000efc

00017fdc <_isatty_r>:
   17fdc:	2300      	movs	r3, #0
   17fde:	b570      	push	{r4, r5, r6, lr}
   17fe0:	4c06      	ldr	r4, [pc, #24]	; (17ffc <_isatty_r+0x20>)
   17fe2:	0005      	movs	r5, r0
   17fe4:	0008      	movs	r0, r1
   17fe6:	6023      	str	r3, [r4, #0]
   17fe8:	f7f8 fe1c 	bl	10c24 <_isatty>
   17fec:	1c43      	adds	r3, r0, #1
   17fee:	d103      	bne.n	17ff8 <_isatty_r+0x1c>
   17ff0:	6823      	ldr	r3, [r4, #0]
   17ff2:	2b00      	cmp	r3, #0
   17ff4:	d000      	beq.n	17ff8 <_isatty_r+0x1c>
   17ff6:	602b      	str	r3, [r5, #0]
   17ff8:	bd70      	pop	{r4, r5, r6, pc}
   17ffa:	46c0      	nop			; (mov r8, r8)
   17ffc:	20000efc 	.word	0x20000efc

00018000 <_lseek_r>:
   18000:	b570      	push	{r4, r5, r6, lr}
   18002:	0005      	movs	r5, r0
   18004:	0008      	movs	r0, r1
   18006:	0011      	movs	r1, r2
   18008:	2200      	movs	r2, #0
   1800a:	4c06      	ldr	r4, [pc, #24]	; (18024 <_lseek_r+0x24>)
   1800c:	6022      	str	r2, [r4, #0]
   1800e:	001a      	movs	r2, r3
   18010:	f7f8 fe11 	bl	10c36 <_lseek>
   18014:	1c43      	adds	r3, r0, #1
   18016:	d103      	bne.n	18020 <_lseek_r+0x20>
   18018:	6823      	ldr	r3, [r4, #0]
   1801a:	2b00      	cmp	r3, #0
   1801c:	d000      	beq.n	18020 <_lseek_r+0x20>
   1801e:	602b      	str	r3, [r5, #0]
   18020:	bd70      	pop	{r4, r5, r6, pc}
   18022:	46c0      	nop			; (mov r8, r8)
   18024:	20000efc 	.word	0x20000efc

00018028 <memchr>:
   18028:	b2c9      	uxtb	r1, r1
   1802a:	1882      	adds	r2, r0, r2
   1802c:	4290      	cmp	r0, r2
   1802e:	d101      	bne.n	18034 <memchr+0xc>
   18030:	2000      	movs	r0, #0
   18032:	4770      	bx	lr
   18034:	7803      	ldrb	r3, [r0, #0]
   18036:	428b      	cmp	r3, r1
   18038:	d0fb      	beq.n	18032 <memchr+0xa>
   1803a:	3001      	adds	r0, #1
   1803c:	e7f6      	b.n	1802c <memchr+0x4>

0001803e <_realloc_r>:
   1803e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18040:	0007      	movs	r7, r0
   18042:	000d      	movs	r5, r1
   18044:	0016      	movs	r6, r2
   18046:	2900      	cmp	r1, #0
   18048:	d105      	bne.n	18056 <_realloc_r+0x18>
   1804a:	0011      	movs	r1, r2
   1804c:	f7fe fd1e 	bl	16a8c <_malloc_r>
   18050:	0004      	movs	r4, r0
   18052:	0020      	movs	r0, r4
   18054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18056:	2a00      	cmp	r2, #0
   18058:	d103      	bne.n	18062 <_realloc_r+0x24>
   1805a:	f7fe fccd 	bl	169f8 <_free_r>
   1805e:	0034      	movs	r4, r6
   18060:	e7f7      	b.n	18052 <_realloc_r+0x14>
   18062:	f000 f827 	bl	180b4 <_malloc_usable_size_r>
   18066:	002c      	movs	r4, r5
   18068:	4286      	cmp	r6, r0
   1806a:	d9f2      	bls.n	18052 <_realloc_r+0x14>
   1806c:	0031      	movs	r1, r6
   1806e:	0038      	movs	r0, r7
   18070:	f7fe fd0c 	bl	16a8c <_malloc_r>
   18074:	1e04      	subs	r4, r0, #0
   18076:	d0ec      	beq.n	18052 <_realloc_r+0x14>
   18078:	0029      	movs	r1, r5
   1807a:	0032      	movs	r2, r6
   1807c:	f7fe fc98 	bl	169b0 <memcpy>
   18080:	0029      	movs	r1, r5
   18082:	0038      	movs	r0, r7
   18084:	f7fe fcb8 	bl	169f8 <_free_r>
   18088:	e7e3      	b.n	18052 <_realloc_r+0x14>
	...

0001808c <_read_r>:
   1808c:	b570      	push	{r4, r5, r6, lr}
   1808e:	0005      	movs	r5, r0
   18090:	0008      	movs	r0, r1
   18092:	0011      	movs	r1, r2
   18094:	2200      	movs	r2, #0
   18096:	4c06      	ldr	r4, [pc, #24]	; (180b0 <_read_r+0x24>)
   18098:	6022      	str	r2, [r4, #0]
   1809a:	001a      	movs	r2, r3
   1809c:	f7fd f934 	bl	15308 <_read>
   180a0:	1c43      	adds	r3, r0, #1
   180a2:	d103      	bne.n	180ac <_read_r+0x20>
   180a4:	6823      	ldr	r3, [r4, #0]
   180a6:	2b00      	cmp	r3, #0
   180a8:	d000      	beq.n	180ac <_read_r+0x20>
   180aa:	602b      	str	r3, [r5, #0]
   180ac:	bd70      	pop	{r4, r5, r6, pc}
   180ae:	46c0      	nop			; (mov r8, r8)
   180b0:	20000efc 	.word	0x20000efc

000180b4 <_malloc_usable_size_r>:
   180b4:	1f0b      	subs	r3, r1, #4
   180b6:	681b      	ldr	r3, [r3, #0]
   180b8:	1f18      	subs	r0, r3, #4
   180ba:	2b00      	cmp	r3, #0
   180bc:	da01      	bge.n	180c2 <_malloc_usable_size_r+0xe>
   180be:	580b      	ldr	r3, [r1, r0]
   180c0:	18c0      	adds	r0, r0, r3
   180c2:	4770      	bx	lr
   180c4:	50504128 	.word	0x50504128
   180c8:	52452829 	.word	0x52452829
   180cc:	255b2952 	.word	0x255b2952
   180d0:	255b5d73 	.word	0x255b5d73
   180d4:	00005d64 	.word	0x00005d64
   180d8:	61766e69 	.word	0x61766e69
   180dc:	6564696c 	.word	0x6564696c
   180e0:	636f6920 	.word	0x636f6920
   180e4:	6320746c 	.word	0x6320746c
   180e8:	0000646d 	.word	0x0000646d

000180ec <__FUNCTION__.14445>:
   180ec:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
   180fc:	50504128 4e492829 00294f46 776f6c53     (APP)(INFO).Slow
   1810c:	20676e69 6e776f64 002e2e2e 50504128     ing down....(APP
   1811c:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   1812c:	46494828 69614629 6f74206c 6b617720     (HIF)Fail to wak
   1813c:	74207075 63206568 00706968 66696828     up the chip.(hif
   1814c:	49572029 485f4946 5f54534f 5f564352     ) WIFI_HOST_RCV_
   1815c:	4c525443 6220315f 66207375 006c6961     CTRL_1 bus fail.
   1816c:	66696828 64612029 73657264 75622073     (hif) address bu
   1817c:	61662073 00006c69 66696828 6f432029     s fail..(hif) Co
   1818c:	70757272 20646574 6b636170 53207465     rrupted packet S
   1819c:	20657a69 7525203d 204c3c20 7525203d     ize = %u <L = %u
   181ac:	2047202c 7525203d 504f202c 25203d20     , G = %u, OP = %
   181bc:	3e583230 0000000a 49464957 6c616320     02X>....WIFI cal
   181cc:	6361626c 7369206b 746f6e20 67657220     lback is not reg
   181dc:	65747369 00646572 6b6f6353 63207465     istered.Scoket c
   181ec:	626c6c61 206b6361 6e207369 7220746f     allback is not r
   181fc:	73696765 65726574 00000064 2061744f     egistered...Ota 
   1820c:	6c6c6163 6b636162 20736920 20746f6e     callback is not 
   1821c:	69676572 72657473 00006465 70797243     registered..Cryp
   1822c:	63206f74 626c6c61 206b6361 6e207369     to callback is n
   1823c:	7220746f 73696765 65726574 00000064     ot registered...
   1824c:	6d676953 61632061 61626c6c 69206b63     Sigma callback i
   1825c:	6f6e2073 65722074 74736967 64657265     s not registered
   1826c:	00000000 66696828 6e692029 696c6176     ....(hif) invali
   1827c:	72672064 2070756f 00004449 66696828     d group ID..(hif
   1828c:	6f682029 61207473 64207070 276e6469     ) host app didn'
   1829c:	65732074 58522074 6e6f4420 253c2065     t set RX Done <%
   182ac:	253c3e75 000a3e58 66696828 72572029     u><%X>..(hif) Wr
   182bc:	20676e6f 657a6953 00000000 66696828     ong Size....(hif
   182cc:	61462029 2065736c 65746e69 70757272     ) False interrup
   182dc:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
   182ec:	74206c69 6552206f 69206461 7265746e     il to Read inter
   182fc:	74707572 67657220 00000000 46494828     rupt reg....(HIF
   1830c:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
   1831c:	746e6920 75727265 25207470 72742064      interrupt %d tr
   1832c:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
   1833c:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
   1834c:	72612064 656d7567 0000746e 20505041     d argument..APP 
   1835c:	75716552 65747365 69532064 6920657a     Requested Size i
   1836c:	616c2073 72656772 61687420 6874206e     s larger than th
   1837c:	65722065 65766963 75622064 72656666     e recived buffer
   1838c:	7a697320 253c2065 253c3e75 0a3e756c      size <%u><%lu>.
   1839c:	00000000 20505041 75716552 65747365     ....APP Requeste
   183ac:	64412064 73657264 65622073 646e6f79     d Address beyond
   183bc:	65687420 63657220 64657669 66756220      the recived buf
   183cc:	20726566 72646461 20737365 20646e61     fer address and 
   183dc:	676e656c 00006874 20705247 6425203f     length..GRp ? %d
   183ec:	0000000a 00009958 00009928 00009920     ....X...(... ...
   183fc:	00009938 00009930 00009950 00009940     8...0...P...@...
   1840c:	00009948                                H...

00018410 <__FUNCTION__.13058>:
   18410:	5f666968 646e6573 00000000              hif_send....

0001841c <__FUNCTION__.13068>:
   1841c:	5f666968 00727369                       hif_isr.

00018424 <__FUNCTION__.13074>:
   18424:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00018434 <__FUNCTION__.13086>:
   18434:	5f666968 65636572 00657669              hif_receive.

00018440 <__FUNCTION__.13102>:
   18440:	5f666968 69676572 72657473 0062635f     hif_register_cb.
   18450:	50504128 4e492829 00294f46 666e6f43     (APP)(INFO).Conf
   18460:	7463696c 49206465 20222050 252e7525     licted IP " %u.%
   18470:	75252e75 2075252e 000a2022 50504128     u.%u.%u " ..(APP
   18480:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   18490:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
   184a0:	000a6425 41564e49 2044494c 4e494f50     %d..INVALID POIN
   184b0:	00524554 41564e49 2044494c 44495353     TER.INVALID SSID
   184c0:	00000000 41564e49 2044494c 00004843     ....INVALID CH..
   184d0:	41564e49 2044494c 50434844 52455320     INVALID DHCP SER
   184e0:	20524556 00005049 41564e49 2044494c     VER IP..INVALID 
   184f0:	2059454b 45444e49 00000058 41564e49     KEY INDEX...INVA
   18500:	2044494c 2059454b 49525453 5320474e     LID KEY STRING S
   18510:	00455a49 41564e49 2044494c 2059454b     IZE.INVALID KEY 
   18520:	455a4953 00000000 41564e49 2044494c     SIZE....INVALID 
   18530:	20415057 2059454b 455a4953 00000000     WPA KEY SIZE....
   18540:	41564e49 2044494c 48545541 49544e45     INVALID AUTHENTI
   18550:	49544143 4d204e4f 0045444f 41564e49     CATION MODE.INVA
   18560:	2044494c 6f206f4e 63732066 73206e61     LID No of scan s
   18570:	73746f6c 64252021 0000000a 41564e49     lots! %d....INVA
   18580:	2044494c 6e616373 6f6c7320 69742074     LID scan slot ti
   18590:	2021656d 000a6425 41564e49 2044494c     me! %d..INVALID 
   185a0:	6f206f4e 72702066 2065626f 75716572     No of probe requ
   185b0:	73747365 72657020 61637320 6c73206e     ests per scan sl
   185c0:	2520746f 00000a64 41564e49 2044494c     ot %d...INVALID 
   185d0:	49535352 72687420 6f687365 2520646c     RSSI threshold %
   185e0:	000a2064 6d726946 65726177 72657620     d ..Firmware ver
   185f0:	3a202020 2e752520 252e7525 76532075        : %u.%u.%u Sv
   18600:	7665726e 0a752520 00000000 6d726946     nrev %u.....Firm
   18610:	65726177 69754220 2520646c 69542073     ware Build %s Ti
   18620:	2520656d 00000a73 6d726946 65726177     me %s...Firmware
   18630:	6e694d20 69726420 20726576 20726576      Min driver ver 
   18640:	7525203a 2e75252e 000a7525 76697244     : %u.%u.%u..Driv
   18650:	76207265 203a7265 252e7525 75252e75     er ver: %u.%u.%u
   18660:	0000000a 313a3430 39343a36 00000000     ....04:16:49....
   18670:	20727041 32203331 00373130 76697244     Apr 13 2017.Driv
   18680:	62207265 746c6975 20746120 25097325     er built at %s.%
   18690:	00000a73 6d73694d 68637461 72694620     s...Mismatch Fir
   186a0:	7277616d 65562065 6f697372 0000006e     mawre Version...
   186b0:	2079654b 6e207369 7620746f 64696c61     Key is not valid
   186c0:	00000000 61766e49 2064696c 0079654b     ....Invalid Key.
   186d0:	44495353 4e454c20 564e4920 44494c41     SSID LEN INVALID
   186e0:	00000000 49204843 4c41564e 00004449     ....CH INVALID..
   186f0:	61766e49 2064696c 20706557 2079656b     Invalid Wep key 
   18700:	65646e69 64252078 0000000a 61766e49     index %d....Inva
   18710:	2064696c 20706557 2079656b 676e656c     lid Wep key leng
   18720:	25206874 00000a64 6f636e49 63657272     th %d...Incorrec
   18730:	53502074 656b204b 656c2079 6874676e     t PSK key length
   18740:	00000000 65646e75 656e6966 65732064     ....undefined se
   18750:	79742063 00006570 5f53505f 56524553     c type.._PS_SERV
   18760:	205f5245 6e207369 6420746f 6e696665     ER_ is not defin
   18770:	00006465 7473694c 63206e65 6e6e6168     ed..Listen chann
   18780:	73206c65 6c756f68 6e6f2064 6220796c     el should only b
   18790:	324d2065 49575f4d 435f4946 2f315f48     e M2M_WIFI_CH_1/
   187a0:	31312f36 00000020 45574f50 41532052     6/11 ...POWER SA
   187b0:	25204556 00000a64 41564e49 2044494c     VE %d...INVALID 
   187c0:	414d4f44 4e204e49 00454d41 474e5250     DOMAIN NAME.PRNG
   187d0:	66754220 20726566 65637865 64656465      Buffer exceeded
   187e0:	78616d20 6d756d69 7a697320 64252065      maximum size %d
   187f0:	20726f20 4c4c554e 66754220 0a726566      or NULL Buffer.
   18800:	00000000                                ....

00018804 <__FUNCTION__.13037>:
   18804:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

00018810 <__FUNCTION__.13066>:
   18810:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

00018820 <__FUNCTION__.13094>:
   18820:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
   18830:	0063735f 50504128 52452829 255b2952     _sc.(APP)(ERR)[%
   18840:	255b5d73 00005d64 20737542 6f727265     s][%d]..Bus erro
   18850:	35282072 64252e29 786c2520 0000000a     r (5).%d %lx....
   18860:	6c696146 74206465 6177206f 2070756b     Failed to wakup 
   18870:	20656874 70696863 00000000 50504128     the chip....(APP
   18880:	4e492829 00294f46 76697244 65567265     )(INFO).DriverVe
   18890:	666e4972 30203a6f 38302578 000a786c     rInfo: 0x%08lx..
   188a0:	6c696166 74206465 6564206f 696e692d     failed to de-ini
   188b0:	6c616974 00657a69                       tialize.

000188b8 <__FUNCTION__.12900>:
   188b8:	70696863 6b61775f 00000065              chip_wake...

000188c4 <__FUNCTION__.12949>:
   188c4:	70696863 6965645f 0074696e 50504128     chip_deinit.(APP
   188d4:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   188e4:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
   188f4:	6e69206c 62207469 00007375 50504128     l init bus..(APP
   18904:	4e492829 00294f46 70696843 20444920     )(INFO).Chip ID 
   18914:	0a786c25 00000000 6c696166 74206465     %lx.....failed t
   18924:	6e65206f 656c6261 746e6920 75727265     o enable interru
   18934:	2e737470 0000002e 696d6e5b 6f747320     pts.....[nmi sto
   18944:	203a5d70 70696863 6965645f 2074696e     p]: chip_deinit 
   18954:	6c696166 00000000 696d6e5b 6f747320     fail....[nmi sto
   18964:	203a5d70 20495053 73616c66 69642068     p]: SPI flash di
   18974:	6c626173 61662065 00006c69 696d6e5b     sable fail..[nmi
   18984:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
   18994:	75622074 00000073                       t bus...

0001899c <__FUNCTION__.12947>:
   1899c:	645f6d6e 695f7672 0074696e              nm_drv_init.

000189a8 <__FUNCTION__.12954>:
   189a8:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...

000189b8 <crc7_syndrome_table>:
   189b8:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
   189c8:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
   189d8:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
   189e8:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
   189f8:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
   18a08:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
   18a18:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
   18a28:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
   18a38:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
   18a48:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
   18a58:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
   18a68:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
   18a78:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
   18a88:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
   18a98:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
   18aa8:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
   18ab8:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   18ac8:	00005d64 696d6e5b 69707320 46203a5d     d]..[nmi spi]: F
   18ad8:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
   18ae8:	73756220 72726520 2e2e726f 0000002e      bus error......
   18af8:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18b08:	75622064 72652073 2e726f72 00002e2e     d bus error.....
   18b18:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18b28:	61642064 72206174 6f707365 2065736e     d data response 
   18b38:	64616572 7825202c 20782520 000a7825     read, %x %x %x..
   18b48:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18b58:	6d632064 65722064 6e6f7073 72206573     d cmd response r
   18b68:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
   18b78:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18b88:	656c6961 61642064 72206174 6f707365     ailed data respo
   18b98:	2065736e 64616572 7562202c 72652073     nse read, bus er
   18ba8:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
   18bb8:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
   18bc8:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
   18bd8:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
   18be8:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   18bf8:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
   18c08:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
   18c18:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   18c28:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
   18c38:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
   18c48:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   18c58:	62206174 6b636f6c 646d6320 69727720     ta block cmd wri
   18c68:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
   18c78:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18c88:	656c6961 61642064 62206174 6b636f6c     ailed data block
   18c98:	69727720 202c6574 20737562 6f727265      write, bus erro
   18ca8:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
   18cb8:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   18cc8:	6b636f6c 63726320 69727720 202c6574     lock crc write, 
   18cd8:	20737562 6f727265 2e2e2e72 00000000     bus error.......
   18ce8:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18cf8:	6d632064 77202c64 65746972 67657220     d cmd, write reg
   18d08:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   18d18:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   18d28:	65722064 6e6f7073 202c6573 74697277     d response, writ
   18d38:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
   18d48:	00000000 65736552 6e612074 65722064     ....Reset and re
   18d58:	20797274 25206425 2520786c 000a786c     try %d %lx %lx..
   18d68:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18d78:	6d632064 77202c64 65746972 6f6c6220     d cmd, write blo
   18d88:	28206b63 78383025 2e2e2e29 0000000a     ck (%08x).......
   18d98:	696d6e5b 69707320 203a5d20 6c696146     [nmi spi ]: Fail
   18da8:	63206465 7220646d 6f707365 2c65736e     ed cmd response,
   18db8:	69727720 62206574 6b636f6c 30252820      write block (%0
   18dc8:	2e297838 000a2e2e 696d6e5b 69707320     8x).....[nmi spi
   18dd8:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
   18de8:	61746164 69727720 2e2e6574 0000002e     data write......
   18df8:	65736552 6e612074 65722064 20797274     Reset and retry 
   18e08:	25206425 2520786c 00000a64 696d6e5b     %d %lx %d...[nmi
   18e18:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   18e28:	72202c64 20646165 20676572 38302528     d, read reg (%08
   18e38:	2e2e2978 00000a2e 696d6e5b 69707320     x)......[nmi spi
   18e48:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
   18e58:	6e6f7073 202c6573 64616572 67657220     sponse, read reg
   18e68:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   18e78:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   18e88:	72206174 2e646165 00002e2e 65736552     ta read.....Rese
   18e98:	6e612074 65722064 20797274 25206425     t and retry %d %
   18ea8:	000a786c 696d6e5b 69707320 46203a5d     lx..[nmi spi]: F
   18eb8:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   18ec8:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
   18ed8:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18ee8:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
   18ef8:	202c6573 64616572 6f6c6220 28206b63     se, read block (
   18f08:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
   18f18:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   18f28:	206b636f 61746164 61657220 2e2e2e64     ock data read...
   18f38:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18f48:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   18f58:	20646165 746f7270 6c6f636f 74697720     ead protocol wit
   18f68:	52432068 6e6f2043 6572202c 69727974     h CRC on, retyri
   18f78:	7720676e 20687469 20435243 2e66666f     ng with CRC off.
   18f88:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18f98:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   18fa8:	20646165 746f7270 6c6f636f 002e2e2e     ead protocol....
   18fb8:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18fc8:	6e692064 6e726574 77206c61 65746972     d internal write
   18fd8:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
   18fe8:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18ff8:	206c6961 20646d63 64616572 69686320     ail cmd read chi
   19008:	64692070 002e2e2e 0000b514 0000b514     p id............
   19018:	0000b5a4 0000b468 0000b4ae 0000b4d0     ....h...........
   19028:	0000b556 0000b556 0000b610 0000b43c     V...V.......<...
   19038:	0000b66a 0000b66a 0000b66a 0000b66a     j...j...j...j...
   19048:	0000b4f2                                ....

0001904c <__FUNCTION__.12253>:
   1904c:	5f697073 00646d63                       spi_cmd.

00019054 <__FUNCTION__.12260>:
   19054:	5f697073 61746164 7073725f 00000000     spi_data_rsp....

00019064 <__FUNCTION__.12269>:
   19064:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00019070 <__FUNCTION__.12285>:
   19070:	5f697073 61746164 6165725f 00000064     spi_data_read...

00019080 <__FUNCTION__.12300>:
   19080:	5f697073 61746164 6972775f 00006574     spi_data_write..

00019090 <__FUNCTION__.12312>:
   19090:	5f697073 74697277 65725f65 00000067     spi_write_reg...

000190a0 <__FUNCTION__.12323>:
   190a0:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

000190b0 <__FUNCTION__.12335>:
   190b0:	5f697073 64616572 6765725f 00000000     spi_read_reg....

000190c0 <__FUNCTION__.12348>:
   190c0:	735f6d6e 725f6970 00646165              nm_spi_read.

000190cc <__FUNCTION__.12369>:
   190cc:	735f6d6e 695f6970 0074696e 50504128     nm_spi_init.(APP
   190dc:	4e492829 00294f46 52524528 75432952     )(INFO).(ERRR)Cu
   190ec:	6e657272 253c2074 000a3e64 6b636f53     rrent <%d>..Sock
   190fc:	25207465 65732064 6f697373 4449206e     et %d session ID
   1910c:	25203d20 000a0d64 6b636f53 206f7420      = %d...Sock to 
   1911c:	656c6564 3c206574 0a3e6425 00000000     delete <%d>.....
   1912c:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   1913c:	00005d64 20494e53 65637845 20736465     d]..SNI Exceeds 
   1914c:	2078614d 676e654c 00006874 6e6b6e55     Max Length..Unkn
   1915c:	206e776f 204c5353 6b636f53 4f207465     own SSL Socket O
   1916c:	6f697470 6425206e 0000000a 20746f4e     ption %d....Not 
   1917c:	204c5353 6b636f53 00007465              SSL Socket..

00019188 <tcc_modules>:
   19188:	42002000 42002400 42002800              . .B.$.B.(.B

00019194 <_tcc_gclk_ids>:
   19194:	001b1a1a                                ....

00019198 <_tcc_apbcmasks>:
   19198:	00000100 00000200 00000400              ............

000191a4 <_tcc_maxs>:
   191a4:	00ffffff 00ffffff 0000ffff              ............

000191b0 <_tcc_cc_nums>:
   191b0:	00020204                                ....

000191b4 <_tcc_ow_nums>:
   191b4:	00020408                                ....

000191b8 <_tcc_intflag>:
   191b8:	00000001 00000002 00000004 00000008     ................
   191c8:	00001000 00002000 00004000 00008000     ..... ...@......
   191d8:	00010000 00020000 00040000 00080000     ................
   191e8:	656d7461 2e312f6c 00322e30 70747468     atmel/1.0.2.http
   191f8:	002f2f3a 70747468 2f2f3a73 00000000     ://.https://....
   19208:	20544547 00000000 54534f50 00000020     GET ....POST ...
   19218:	454c4544 00204554 20545550 00000000     DELETE .PUT ....
   19228:	4954504f 20534e4f 00000000 44414548     OPTIONS ....HEAD
   19238:	00000020 54544820 2e312f50 000a0d31      ... HTTP/1.1...
   19248:	72657355 6567412d 203a746e 00000000     User-Agent: ....
   19258:	00000a0d 74736f48 0000203a 6e6e6f43     ....Host: ..Conn
   19268:	69746365 203a6e6f 7065654b 696c412d     ection: Keep-Ali
   19278:	0a0d6576 00000000 65636341 452d7470     ve......Accept-E
   19288:	646f636e 3a676e69 000a0d20 65636341     ncoding: ...Acce
   19298:	432d7470 73726168 203a7465 2d667475     pt-Charset: utf-
   192a8:	000a0d38 6e617254 72656673 636e452d     8...Transfer-Enc
   192b8:	6e69646f 63203a67 6b6e7568 0a0d6465     oding: chunked..
   192c8:	00000000 00007525 746e6f43 2d746e65     ....%u..Content-
   192d8:	676e654c 203a6874 00000000 33323130     Length: ....0123
   192e8:	37363534 62613938 66656463 6e617254     456789abcdefTran
   192f8:	72656673 636e452d 6e69646f 00203a67     sfer-Encoding: .
   19308:	6e6e6f43 69746365 203a6e6f 00000000     Connection: ....
   19318:	50545448 0000002f 00000d31 0000ef7a     HTTP/...1...z...
   19328:	0000ef74 0000ef6e 0000ef68 0000ef80     t...n...h.......
   19338:	0000ef62 0000ef80 0000ef5c 0000ef56     b.......\...V...
   19348:	0000ef80 0000ef50 0000ef50 0000ef4a     ....P...P...J...
   19358:	0000ef44 0000ef3e 42002000 42002400     D...>.... .B.$.B
   19368:	42002800 00010ef6 00010efa 00010efe     .(.B............
   19378:	00010f02 00010f06 00010f0a 00010f0e     ................
   19388:	00010f12 00010f16 00010f1a 00010f72     ............r...
   19398:	00010f78 00010f7e 00010f84 00010f84     x...~...........
   193a8:	00010f8a 00010f8a 00010f8a 00010f90     ................
   193b8:	00010f96 00011c14 00011c14 00011c08     ................
   193c8:	00011c14 00011c08 00011be2 00011be2     ................
   193d8:	00011c14 00011c14 00011c14 00011c14     ................
   193e8:	00011c14 00011c14 00011c14 00011c14     ................
   193f8:	00011c14 00011c14 00011c14 00011c14     ................
   19408:	00011c14 00011c14 00011c14 00011c14     ................
   19418:	00011c14 00011c14 00011c14 00011c14     ................
   19428:	00011c14 00011c14 00011c14 00011c14     ................
   19438:	00011c14 00011c14 00011c14 00011c14     ................
   19448:	00011c14 00011c14 00011c14 00011c14     ................
   19458:	00011c14 00011c14 00011c14 00011c14     ................
   19468:	00011c14 00011c14 00011c14 00011c14     ................
   19478:	00011c14 00011c14 00011c14 00011c14     ................
   19488:	00011c14 00011c14 00011c14 00011c14     ................
   19498:	00011c14 00011c14 00011c14 00011c14     ................
   194a8:	00011c14 00011c14 00011c14 00011c14     ................
   194b8:	00011c14 00011c08 00011c08 00011c1e     ................
   194c8:	00011c1e 00011c1e 00011c1e 42000800     ...............B
   194d8:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   194e8:	42001c00 0c0b0a09 00000e0d 0001457e     ...B........~E..
   194f8:	000145f6 000145f6 0001459c 00014596     .E...E...E...E..
   19508:	000145a2 00014584 000145a8 000145dc     .E...E...E...E..
   19518:	000148c0 00014910 00014910 0001490c     .H...I...I...I..
   19528:	000148b2 000148d2 000148a2 000148e4     .H...H...H...H..
   19538:	000148f6 0001495e 0001498c 0001498c     .H..^I...I...I..
   19548:	00014988 00014958 00014964 00014952     .I..XI..dI..RI..
   19558:	0001496a 00014970 70696843 64696420     jI..pI..Chip did
   19568:	7720746e 20656b61 0000000d 72617473     nt wake ....star
   19578:	6f645f74 6f6c6e77 203a6461 462d6957     t_download: Wi-F
   19588:	73692069 746f6e20 6e6f6320 7463656e     i is not connect
   19598:	0d2e6465 00000000 72617473 6f645f74     ed......start_do
   195a8:	6f6c6e77 203a6461 75716572 20747365     wnload: request 
   195b8:	73207369 20746e65 65726c61 2e796461     is sent already.
   195c8:	0000000d 72617473 6f645f74 6f6c6e77     ....start_downlo
   195d8:	203a6461 6e6e7572 20676e69 6e776f64     ad: running down
   195e8:	64616f6c 726c6120 79646165 00000d2e     load already....
   195f8:	72617473 6f645f74 6f6c6e77 203a6461     start_download: 
   19608:	646e6573 20676e69 50545448 71657220     sending HTTP req
   19618:	74736575 0d2e2e2e 00000000 70747468     uest........http
   19628:	2f2f3a73 2e777777 73616573 6570752e     s://www.seas.upe
   19638:	652e6e6e 7e2f7564 6863696e 2f736e69     nn.edu/~nichins/
   19648:	74747562 6c5f6e6f 2e326465 006e6962     button_led2.bin.
   19658:	70747468 696c635f 5f746e65 6c6c6163     http_client_call
   19668:	6b636162 5448203a 63205054 6e65696c     back: HTTP clien
   19678:	6f732074 74656b63 6e6f6320 7463656e     t socket connect
   19688:	0d2e6465 00000000 70747468 696c635f     ed......http_cli
   19698:	5f746e65 6c6c6163 6b636162 6572203a     ent_callback: re
   196a8:	73657571 6f632074 656c706d 2e646574     quest completed.
   196b8:	0000000d 70747468 696c635f 5f746e65     ....http_client_
   196c8:	6c6c6163 6b636162 6572203a 76696563     callback: receiv
   196d8:	72206465 6f707365 2065736e 64207525     ed response %u d
   196e8:	20617461 657a6973 0d752520 0000000a     ata size %u.....
   196f8:	70747468 696c635f 5f746e65 6c6c6163     http_client_call
   19708:	6b636162 5548435f 44454b4e 54414420     back_CHUNKED DAT
   19718:	72203a41 69656365 20646576 70736572     A: received resp
   19728:	65736e6f 74616420 69732061 2520657a     onse data size %
   19738:	000a0d75 70747468 696c635f 5f746e65     u...http_client_
   19748:	6c6c6163 6b636162 6964203a 6e6f6373     callback: discon
   19758:	7463656e 206e6f69 73616572 253a6e6f     nection reason:%
   19768:	000a0d64 6f736572 5f65766c 203a6263     d...resolve_cb: 
   19778:	49207325 64612050 73657264 73692073     %s IP address is
   19788:	2e642520 252e6425 64252e64 0a0d0a0d      %d.%d.%d.%d....
   19798:	00000000 69666977 3a62635f 4d324d20     ....wifi_cb: M2M
   197a8:	4649575f 4f435f49 43454e4e 0d444554     _WIFI_CONNECTED.
   197b8:	00000000 69666977 3a62635f 4d324d20     ....wifi_cb: M2M
   197c8:	4649575f 49445f49 4e4f4353 5443454e     _WIFI_DISCONNECT
   197d8:	000d4445 636c6557 48656d6f 00006c61     ED..WelcomeHal..
   197e8:	732d7068 70757465 0000312d 69666977     hp-setup-1..wifi
   197f8:	3a62635f 20504920 72646461 20737365     _cb: IP address 
   19808:	25207369 75252e75 2e75252e 0a0d7525     is %u.%u.%u.%u..
   19818:	00000000 666e6f63 72756769 74685f65     ....configure_ht
   19828:	635f7074 6e65696c 48203a74 20505454     tp_client: HTTP 
   19838:	65696c63 6920746e 6974696e 7a696c61     client initializ
   19848:	6f697461 6166206e 64656c69 72282021     ation failed! (r
   19858:	25207365 0a0d2964 00000000 6e776f64     es %d)......down
   19868:	64616f6c 7269665f 7261776d 63203a65     load_firmware: c
   19878:	656e6e6f 6e697463 6f742067 46695720     onnecting to WiF
   19888:	50412069 2e732520 0a0d2e2e 00000000     i AP %s.........
   19898:	6e776f64 64616f6c 7269665f 7261776d     download_firmwar
   198a8:	64203a65 2e656e6f 0000000d 6e69616d     e: done.....main
   198b8:	326d203a 69775f6d 695f6966 2074696e     : m2m_wifi_init 
   198c8:	6c6c6163 72726520 2021726f 73657228     call error! (res
   198d8:	29642520 00000a0d 4d200d0a 3a6e6961      %d)...... Main:
   198e8:	6e6f4420 6f642065 6f6c6e77 6e696461      Done downloadin
   198f8:	69662067 61776d72 0d0a6572 00000000     g firmware......
   19908:	00015e8c 00015e96 00015ea6 00015ede     .^...^...^...^..
   19918:	000160a8                                .`..

0001991c <_global_impure_ptr>:
   1991c:	2000001c                                ... 

00019920 <__sf_fake_stderr>:
	...

00019940 <__sf_fake_stdin>:
	...

00019960 <__sf_fake_stdout>:
	...
   19980:	4f500043 00584953 2d23002e 00202b30     C.POSIX...#-0+ .
   19990:	004c6c68 45676665 30004746 34333231     hlL.efgEFG.01234
   199a0:	38373635 43424139 00464544 33323130     56789ABCDEF.0123
   199b0:	37363534 62613938 66656463 20200000              456789abcdef.

000199bd <_ctype_>:
   199bd:	20202000 20202020 28282020 20282828     .         ((((( 
   199cd:	20202020 20202020 20202020 20202020                     
   199dd:	10108820 10101010 10101010 10101010      ...............
   199ed:	04040410 04040404 10040404 10101010     ................
   199fd:	41411010 41414141 01010101 01010101     ..AAAAAA........
   19a0d:	01010101 01010101 01010101 10101010     ................
   19a1d:	42421010 42424242 02020202 02020202     ..BBBBBB........
   19a2d:	02020202 02020202 02020202 10101010     ................
   19a3d:	00000020 00000000 00000000 00000000      ...............
	...

00019ac0 <_init>:
   19ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19ac2:	46c0      	nop			; (mov r8, r8)
   19ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   19ac6:	bc08      	pop	{r3}
   19ac8:	469e      	mov	lr, r3
   19aca:	4770      	bx	lr

00019acc <__init_array_start>:
   19acc:	000080dd 	.word	0x000080dd

00019ad0 <_fini>:
   19ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19ad2:	46c0      	nop			; (mov r8, r8)
   19ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   19ad6:	bc08      	pop	{r3}
   19ad8:	469e      	mov	lr, r3
   19ada:	4770      	bx	lr

00019adc <__fini_array_start>:
   19adc:	000080b5 	.word	0x000080b5
