$date
	Thu Mar 22 22:03:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU64bit_tb $end
$var wire 1 ! Zero $end
$var wire 64 " ALUResult [63:0] $end
$var reg 64 # A [63:0] $end
$var reg 4 $ ALUCntrlOperation [3:0] $end
$var reg 64 % B [63:0] $end
$scope module ALU64bit_1 $end
$var wire 64 & A [63:0] $end
$var wire 4 ' ALUCntrlOperation [3:0] $end
$var wire 64 ( B [63:0] $end
$var wire 1 ! Zero $end
$var reg 64 ) ALUResult [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111111111111111111111111111111111111111111111110111 )
bx (
b1100 '
b1000 &
bx %
b1100 $
b1000 #
b1111111111111111111111111111111111111111111111111111111111110111 "
0!
$end
#5
b1001011 "
b1001011 )
b11001 %
b11001 (
b110010 #
b110010 &
b10 $
b10 '
#10
b10 "
b10 )
b1010 %
b1010 (
b111 #
b111 &
b0 $
b0 '
#15
1!
b0 "
b0 )
b0 %
b0 (
b1000 #
b1000 &
#20
0!
b1011100 "
b1011100 )
b11100 %
b11100 (
b1001100 #
b1001100 &
b1 $
b1 '
#25
b1000000 "
b1000000 )
b100100 %
b100100 (
b1100100 #
b1100100 &
b110 $
b110 '
#30
1!
b0 "
b0 )
b101 %
b101 (
b11011 #
b11011 &
b111 $
b111 '
