---
title: "[ğŸ‘í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš© 8]"
excerpt: "Large and Fast: Exploiting Memory Hierarchy"

categories:
  - ì»´êµ¬ì„¤
tags:
  - [ìˆ˜ì—…]

permalink: /categories10/computer_architecture8/

use_math: true
toc: true
toc_sticky: true

date: 2023-06-02
last_modified_at: 2023-06-02
---

# ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš©

ìˆ˜ì—…ì„ ë“£ê³  ì •ë¦¬í•œ í˜ì´ì§€ ì…ë‹ˆë‹¤.

---

**Principle of Locality**

- Programs access a small proportion of their address space at any time
- Temporal locality (ì‹œê°„ì  ì§€ì—­ì„±)
  - Items accessed recently are likely to be accessed again soon
  - Instructions in a loop, induction variables
- Spatial locality (ê³µê°„ì  ì§€ì—­ì„±)
  - Items near those accessed recently are likely to be accessed soon (ë©”ëª¨ë¦¬ì—ì„œ addressì— ë”°ë¼ì„œ ìˆœì°¨ì  ì ‘ê·¼)
  - Sequential instruction access, array data

---

**Taking advantage of Locality**

- Memory hierarcy
- Store everything on disk (diskì— ëª¨ë“  dataê°€ ìˆìŒ)
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory 
  - Main memory 
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
  - Cache memory attached to CPU

---

**Memory Hierarchy Levels**

- Block (aka line): unit of copying
  - May be multiple words
- If accessed data is present in upper level
  - Hit: access satisfied by upper level
- If accessed data is absent
  - Miss: block copied from lower level
    - Time taken: miss penalty
    - Miss ratio: misses/accesses = 1 - hit ratio
  - Then accessed data supplied from upper level

í° ë©”ëª¨ë¦¬ (DRAM)ì€ ìš©ëŸ‰ì€ í¬ì§€ë§Œ ê·¸ë§Œí¼ ì†ë„ê°€ ëŠë¦¼

CacheëŠ” ì‘ì€ ë©”ëª¨ë¦¬ (SRAM)ì´ë©° ìš©ëŸ‰ì€ ì‘ì§€ë§Œ ê·¸ë§Œí¼ ì†ë„ê°€ ë¹ ë¦„

ì´ëŸ° hierarchy êµ¬ì¡°ë¡œ ë©”ëª¨ë¦¬ì—ì„œ dataë¥¼ ê°€ì ¸ì˜¤ê³  cacheì—ì„œ dataë¥¼ processorë¡œ ë³´ëƒ„

---

**Memory Technology**

- Static RAM (SRAM)
  - 0.5ns-2.5ns, 2000 dollars - 5000 dollars per GB
- Dynamic RAM (DRAM)
  - 50ns-70ns, 20 dollars - 75 dollars per GB
- Magnetic disk
  - 5ms -20ms, 0.2 dollars - 2 dollars per GB
- Ideal memory 
  - Access time of SRAM
  - Capacity and cost/GB of disk

SRAMì— accessí•˜ëŠ” ê²ƒì´ ì¢‹ì§€ë§Œ ë¹„ìš©ê³¼ ìš©ëŸ‰ ì°¨ì›ì—ì„œ ë‹¨ì ì´ ìˆìŒ

---

**Cache Memory**

- The level of the memory hierarchy closest to the CPU
- Given accesses $X_1, ..., X_{n-1}, X_n$
- How do we know if the data is present?
- Where do we look?

---

**Direct Mapped Cache**

- Location determined by address
- Direct mapped: only one choice
  - (Block address) modulo (#Blocks in cache)

---

**Tags and Valid Bits**

- How do we know which particular block is stored in a cache location?
  - Store block address as well as the data
  - Actually, only need the high-order bits 
  - Called the tag
- What if there is no data in a location?
  - Valid bit: 1=present, 0=not present
  - Initially 0


---

**Cache Example**

- 8-blocks, 1 word/block, direct mapped
- Initial state

<p align="left"><img src="../../assets/images/060202.jpg" width="400px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>


|Word addr|Binary addr|Hit/miss|Cache block|
|---|---|---|---|
|22|10 110|Miss|110|


<p align="left"><img src="../../assets/images/060203.jpg" width="400px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

|Word addr|Binary addr|Hit/miss|Cache block|
|---|---|---|---|
|26|11 010|Miss|110|

<p align="left"><img src="../../assets/images/060204.jpg" width="400px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

|Word addr|Binary addr|Hit/miss|Cache block|
|---|---|---|---|
|22|10 110|Hit|110
|26|11 010|Hit|010|

---

|Word addr|Binary addr|Hit/miss|Cache block|
|---|---|---|---|
|16|10 000|Miss|000|
|3|00 011|Miss|011|
|16|10 000|Hit|000|

<p align="left"><img src="../../assets/images/060205.jpg" width="400px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

|Word addr|Binary addr|Hit/miss|Cache block|
|---|---|---|---|
|18|10 010|Miss|010|

<p align="left"><img src="../../assets/images/060206.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

**Address Subdivision**

<p align="center"><img src="../../assets/images/060207.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- Index, Tagë¡œ dataë¥¼ ê°€ì ¸ì˜´

---

**Example: Larger Block Size**

- 64 blocks, 16 bytes/block
  - To what block number does address 1200 map?
- Block address = 1200/16 = 75
- Block number = 75 modulo 64 = 11


---

**Block Size Considerations**

- Larger blocks should reduce miss rate
  - Due to spatial locality
- But in a fixed-sized cache
  - Larger blocks => fewer of them
    - More competition => increased miss rate
  - Larger blocks => pollution
- Larger miss penalty 
  - Can override benefit of reduced miss rate

---

**Cache Misses**

- On cache hit, CPU proceeds normally 
- On cache miss
  - Stall the CPU pipeline
  - Fetch block from next level of hierarchy
  - Instruction cache miss
    - Restart instruction fetch
  - Data cache miss
    - Complete data access


---

<p align="center"><img src="../../assets/images/060208.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>


---

**Measuring Cache Performance**

- Components of CPU time
  - Program execution cycles
    - Includes cache hit time
  - Memory stall cycles
    - Mainly from cache misses

- With simplifying assumptions:

$\mbox{Memory stall cycles} $ <br><br>
$ = \frac{\mbox{Memory accesses}}{\mbox{Program}} \times \mbox{Miss rate} \times \mbox{Miss penalty}$ <br><br>
$= \frac{\mbox{Instructions}}{\mbox{Program}} \times \frac{\mbox{Misses}}{\mbox{Instruction}}\times \mbox{Miss penalty}$

---

**Cache Performance Example**

- Given 
  - I-cache miss rate = 2%
  - D-cache miss rate = 4%
  - Miss penalty  = 100 cycles
  - Base CPI (ideal cache) = 2
  - Load & stores are 36% of instructions
- Miss cycles per instruction
  - I-cache: 0.02 x 100 = 2 (í‰ê· ì ìœ¼ë¡œ 2 cycle)
  - D-cache: 0.36 x 0.04 x 100 = 1.44
- Actual CPI = 2 + 2 + 1.44 = 5.44
  - Ideal CPU is 5.44/2 = 2.72 times faster

---

**Average Access Time**

- Hit time is also important for performance
- Average memory access time (AMAT)
  - AMAT = Hit time + Miss rate x Miss penalty
- Example
  - CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
  - AMAT = 1 + 0.05 x 20 = 2ns
    - 2 cycles per instruction

---

**Performance Summary**

- When CPU performance increased
  - Miss penalty becomes more significant
- Decreasing base CPI
  - Greater proportion of time spent on memory stalls
- Increasing clock rate
  - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance

---

**Associative Caches**

- Fully associative
  - Allow a given block to go in any cache entry
  - Requires all entries to be searched at once 
  - Comparator per entry (expensive)
- n-way set associative
  - Each set contains n entries
  - Block number determines which set
    - (Block number) modulo (#Sets in cache)
  - Search all entries in a given set at once
  - n comparators (less expensive)

<p align="center"><img src="../../assets/images/060209.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

Directed-mapped, n-way set associative, fully associative ë“±ì´ ìˆìŒ

<p align="center"><img src="../../assets/images/060210.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

**Associativity Example**

- Compare 4-block caches
  - Direct mapped, 2-way set associative, fully associative
  - Block access sequence: 0, 8, 0, 6, 8

- Direct mapped

<p align="center"><img src="../../assets/images/060211.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- 2-way set associative

<p align="center"><img src="../../assets/images/060212.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- Fully associative

<p align="center"><img src="../../assets/images/060213.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

**How Much Associativity**

- Increased associativity decreases miss rate
  - But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
  - 1-way: 10.3%
  - 2-way: 8.6%
  - 4-way: 8.3%
  - 8-way: 8.1%

--- 

**Set Associative Cache Organization**

<p align="center"><img src="../../assets/images/060214.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

**Replacement Policy**

- Direct mapped: no choice
- Set associative
  - Prefer non-valid entry, if there is one
  - Otherwise, choose among entries in the set
- Least-recently used (LRU)
  - Choose the one unused for the longest time
    - Simple for 2-way, manageable for 4-way, too hard beyond that
- Random 
  - Gives approximately the same performance as LRU for high associativity

---

#### Cache Design Trade-offs

|Design change|Effect on miss rate|Negative performance effect|
|---|---|---|
|Increase cache size|Decrease capacity misses|May increase access time|
|Increase associativity|Decrease conflict misses|May increase access time|
|Increase block size|Decrease compulsory misses|Increases miss penalty. For very large block size, may increase miss rate due to pollution.|

---

### í€´ì¦ˆ

1) Cache memoryì—ì„œ block sizeê°€ ì‘ì„ìˆ˜ë¡ í•œ blockì— ëŒ€í•œ miss penaltyê°€ ì¤„ì–´ë“ ë‹¤. <font color="red">Y</font>


2) Cache memoryì˜ í¬ê¸°ê°€ ì¼ì •í•  ë•Œ block sizeë¥¼ ëŠ˜ë¦¬ë©´ index bit widthê°€ ê°ì†Œí•œë‹¤. <font color="red">Y</font>


3) Cache memoryì˜ í¬ê¸°ê°€ ì¼ì •í•  ë•Œ associativityë¥¼ ëŠ˜ë¦¬ë©´ index bit widthê°€ ê°ì†Œí•œë‹¤. <font color="red">Y</font>


4) 1-way set associative cacheì—ì„œëŠ” block replacement ì•Œê³ ë¦¬ì¦˜ ì„ íƒì´ ì˜ë¯¸ê°€ ì—†ë‹¤. <font color="red">Y</font>


5) ì¼ë°˜ì ìœ¼ë¡œ Cache memoryì˜ associativityê°€ ì¦ê°€í• ìˆ˜ë¡ miss rateëŠ” ëŒ€ì²´ë¡œ ê°ì†Œí•œë‹¤. <font color="red">Y</font>


6) 8-bit addressingì„ ì‚¬ìš©í•˜ëŠ” ì»´í“¨í„° ì‹œìŠ¤í…œì—ì„œ 64Bì˜ data í¬ê¸°ë¥¼ ê°–ëŠ” cache memoryë¥¼ 1-way, 2-way ë° full-associativeì˜ ì„¸ ê°€ì§€ set associativityë¡œ ì„¤ê³„í•˜ì—¬ ì„±ëŠ¥ì„ ë¹„êµí•˜ë ¤ê³  í•œë‹¤(Cache memoryì˜ ë°ì´í„° access ë‹¨ìœ„ëŠ” double-wordë¡œ ê°€ì •).


6-1) ê°ê°ì˜ ê²½ìš°ì— ëŒ€í•´ cache ë©”ëª¨ë¦¬ì˜ êµ¬ì¡°ì™€, cacheë¥¼ ì ‘ê·¼í•˜ê¸° ìœ„í•œ 8-bit addressì˜ êµ¬ì„±ì„ í‘œì‹œí•˜ì‹œì˜¤. 


<p align="left"><img src="../../assets/images/060215.jpg" width="100px" height="100px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- <font color="red">1-way</font>
- <font color="red">Address(8bit)</font>

|Tag|Index|Offset|
|---|---|---|
|2bit|3bit|3bit|

---

<p align="left"><img src="../../assets/images/060216.jpg" width="300px" height="300px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- <font color="red">2-way</font>
- <font color="red">Address(8bit)</font>

|Tag|Index|Offset|
|---|---|---|
|3bit|2bit|3bit|

---

<p align="left"><img src="../../assets/images/060217.jpg" width="500px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- <font color="red">fully-associative</font>
- <font color="red">Address(8bit)</font>

|Tag|Offset|
|---|---|
|5bit|3bit|

---

6-2) ê°ê°ì˜ ê²½ìš°ì— ëŒ€í•´ ì•„ë˜ ì£¼ì†Œë¡œì˜ ë©”ëª¨ë¦¬ ì ‘ê·¼ (Read)ì´ ë“¤ì–´ì˜¬ ë•Œ Hit, Missë¥¼ í‘œì‹œí•˜ì‹œì˜¤ (Cache ë©”ëª¨ë¦¬ëŠ” ì´ˆê¸°ì— ë¹„ì–´ìˆìœ¼ë©°, replacement policyëŠ” LRUì„)

||4A|51|0D|4B|D1|5C|
|---|---|---|---|---|---|---|
|1-way|Miss|Miss|Miss|Miss|Miss|Miss|
|2-way|Miss|Miss|Miss|<font color="red">Hit</font>|Miss|Miss|
|Fully-associative|Miss|Miss|Miss|<font color="red">Hit</font>|Miss|Miss|