#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 23 22:16:31 2025
# Process ID: 305912
# Current directory: F:/Sillycon/Code/RTL/master slave  ff
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent313680 F:\Sillycon\Code\RTL\master slave  ff\master slave  ff.xpr
# Log file: F:/Sillycon/Code/RTL/master slave  ff/vivado.log
# Journal file: F:/Sillycon/Code/RTL/master slave  ff\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Applications/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 645.578 ; gain = 35.695
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'destgn_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj destgn_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/master slave  ff/destgn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mas_sl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.srcs/sim_1/new/tb_mas_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module destgn_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 685.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '55' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.sim/sim_1/behav/xsim'
"xelab -wto b8264355f29348358796814a5148bf0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot destgn_tb_behav xil_defaultlib.destgn_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Applications/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8264355f29348358796814a5148bf0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot destgn_tb_behav xil_defaultlib.destgn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mas_sl
Compiling module xil_defaultlib.destgn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot destgn_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/Sillycon/Code/RTL/master -notrace
couldn't read file "F:/Sillycon/Code/RTL/master": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 23 22:28:02 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 685.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "destgn_tb_behav -key {Behavioral:sim_1:Functional:destgn_tb} -tclbatch {destgn_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source destgn_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "F:/Sillycon/Code/RTL/master slave  ff/master slave  ff.srcs/sim_1/new/tb_mas_slave.v" Line 35
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 716.047 ; gain = 17.184
INFO: [USF-XSim-96] XSim completed. Design snapshot 'destgn_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:01:19 . Memory (MB): peak = 716.047 ; gain = 30.828
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: mas_sl
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1099.754 ; gain = 171.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mas_sl' [F:/Sillycon/Code/RTL/master slave  ff/destgn.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mas_sl' (1#1) [F:/Sillycon/Code/RTL/master slave  ff/destgn.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.641 ; gain = 238.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.641 ; gain = 238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.641 ; gain = 238.859
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.703 ; gain = 394.922
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1322.703 ; gain = 606.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 23:05:39 2025...
