

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Loop_loop_22_proc7'
================================================================
* Date:           Wed Oct  8 15:53:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_22  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_broadcast_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %exp_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond37"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [activation_accelerator.cpp:464]   --->   Operation 20 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%icmp_ln458 = icmp_eq  i11 %i_5, i11 1024" [activation_accelerator.cpp:458]   --->   Operation 21 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%add_ln458 = add i11 %i_5, i11 1" [activation_accelerator.cpp:458]   --->   Operation 23 'add' 'add_ln458' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %for.inc46, void %for.end48.exitStub" [activation_accelerator.cpp:458]   --->   Operation 24 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln464_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_5, i32 3, i32 9" [activation_accelerator.cpp:464]   --->   Operation 25 'partselect' 'lshr_ln464_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln464 = trunc i11 %i_5" [activation_accelerator.cpp:464]   --->   Operation 26 'trunc' 'trunc_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.44ns)   --->   "%switch_ln464 = switch i3 %trunc_ln464, void %arrayidx4524.case.7, i3 0, void %arrayidx4524.case.0, i3 1, void %arrayidx4524.case.1, i3 2, void %arrayidx4524.case.2, i3 3, void %arrayidx4524.case.3, i3 4, void %arrayidx4524.case.4, i3 5, void %arrayidx4524.case.5, i3 6, void %arrayidx4524.case.6" [activation_accelerator.cpp:464]   --->   Operation 27 'switch' 'switch_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.44>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln458 = store i11 %add_ln458, i11 %i" [activation_accelerator.cpp:458]   --->   Operation 28 'store' 'store_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln458 = br void %for.cond37" [activation_accelerator.cpp:458]   --->   Operation 29 'br' 'br_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 30 [1/1] (1.75ns)   --->   "%exp_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %exp_stream" [activation_accelerator.cpp:460]   --->   Operation 30 'read' 'exp_stream_read' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_2 : Operation 31 [1/1] (1.75ns)   --->   "%sum_broadcast_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_broadcast_stream" [activation_accelerator.cpp:461]   --->   Operation 31 'read' 'sum_broadcast_stream_read' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%exp_val = bitcast i32 %exp_stream_read" [activation_accelerator.cpp:460]   --->   Operation 32 'bitcast' 'exp_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%current_sum = bitcast i32 %sum_broadcast_stream_read" [activation_accelerator.cpp:461]   --->   Operation 33 'bitcast' 'current_sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [9/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 34 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 35 [8/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 35 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 36 [7/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 36 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 37 [6/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 37 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 38 [5/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 38 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 39 [4/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 39 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 40 [3/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 40 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 41 [2/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 41 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 42 [1/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln464 = bitcast i32 %div" [activation_accelerator.cpp:464]   --->   Operation 43 'bitcast' 'bitcast_ln464' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln464, i32 16, i32 31" [activation_accelerator.cpp:464]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln458)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln459 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:459]   --->   Operation 45 'specpipeline' 'specpipeline_ln459' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [activation_accelerator.cpp:460]   --->   Operation 46 'specloopname' 'specloopname_ln460' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln464 = zext i7 %lshr_ln464_1" [activation_accelerator.cpp:464]   --->   Operation 47 'zext' 'zext_ln464' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 48 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 49 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 50 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 51 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 52 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 53 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 54 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 55 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30" [activation_accelerator.cpp:464]   --->   Operation 56 'store' 'store_ln464' <Predicate = (trunc_ln464 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 57 'br' 'br_ln464' <Predicate = (trunc_ln464 == 6)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29" [activation_accelerator.cpp:464]   --->   Operation 58 'store' 'store_ln464' <Predicate = (trunc_ln464 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 59 'br' 'br_ln464' <Predicate = (trunc_ln464 == 5)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28" [activation_accelerator.cpp:464]   --->   Operation 60 'store' 'store_ln464' <Predicate = (trunc_ln464 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 61 'br' 'br_ln464' <Predicate = (trunc_ln464 == 4)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27" [activation_accelerator.cpp:464]   --->   Operation 62 'store' 'store_ln464' <Predicate = (trunc_ln464 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 63 'br' 'br_ln464' <Predicate = (trunc_ln464 == 3)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26" [activation_accelerator.cpp:464]   --->   Operation 64 'store' 'store_ln464' <Predicate = (trunc_ln464 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 65 'br' 'br_ln464' <Predicate = (trunc_ln464 == 2)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25" [activation_accelerator.cpp:464]   --->   Operation 66 'store' 'store_ln464' <Predicate = (trunc_ln464 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 67 'br' 'br_ln464' <Predicate = (trunc_ln464 == 1)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24" [activation_accelerator.cpp:464]   --->   Operation 68 'store' 'store_ln464' <Predicate = (trunc_ln464 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 69 'br' 'br_ln464' <Predicate = (trunc_ln464 == 0)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31" [activation_accelerator.cpp:464]   --->   Operation 70 'store' 'store_ln464' <Predicate = (trunc_ln464 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 71 'br' 'br_ln464' <Predicate = (trunc_ln464 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_broadcast_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 0100000000000]
specinterface_ln0                                                            (specinterface    ) [ 0000000000000]
specinterface_ln0                                                            (specinterface    ) [ 0000000000000]
store_ln0                                                                    (store            ) [ 0000000000000]
br_ln0                                                                       (br               ) [ 0000000000000]
i_5                                                                          (load             ) [ 0000000000000]
icmp_ln458                                                                   (icmp             ) [ 0111111111110]
empty                                                                        (speclooptripcount) [ 0000000000000]
add_ln458                                                                    (add              ) [ 0000000000000]
br_ln458                                                                     (br               ) [ 0000000000000]
lshr_ln464_1                                                                 (partselect       ) [ 0111111111111]
trunc_ln464                                                                  (trunc            ) [ 0111111111111]
switch_ln464                                                                 (switch           ) [ 0000000000000]
store_ln458                                                                  (store            ) [ 0000000000000]
br_ln458                                                                     (br               ) [ 0000000000000]
exp_stream_read                                                              (read             ) [ 0101000000000]
sum_broadcast_stream_read                                                    (read             ) [ 0101000000000]
exp_val                                                                      (bitcast          ) [ 0100111111110]
current_sum                                                                  (bitcast          ) [ 0100111111110]
div                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln464                                                                (bitcast          ) [ 0000000000000]
trunc_ln                                                                     (partselect       ) [ 0100000000001]
specpipeline_ln459                                                           (specpipeline     ) [ 0000000000000]
specloopname_ln460                                                           (specloopname     ) [ 0000000000000]
zext_ln464                                                                   (zext             ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 (getelementptr    ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
store_ln464                                                                  (store            ) [ 0000000000000]
br_ln464                                                                     (br               ) [ 0000000000000]
ret_ln0                                                                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_broadcast_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_broadcast_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="exp_stream_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_stream_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_broadcast_stream_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_broadcast_stream_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24/12 "/>
</bind>
</comp>

<comp id="101" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25/12 "/>
</bind>
</comp>

<comp id="108" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29/12 "/>
</bind>
</comp>

<comp id="136" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln464_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="1"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln464_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln464_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln464_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln464_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln464_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln464_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln464_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="11" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_5_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln458_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln458/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln458_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lshr_ln464_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="7" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln464_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln464_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln464/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln458_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln458/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exp_val_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="exp_val/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="current_sum_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="current_sum/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="bitcast_ln464_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln464/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln464_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="11"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln464/12 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln458_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="10"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln458 "/>
</bind>
</comp>

<comp id="285" class="1005" name="lshr_ln464_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="11"/>
<pin id="287" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="lshr_ln464_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="trunc_ln464_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="11"/>
<pin id="292" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln464 "/>
</bind>
</comp>

<comp id="294" class="1005" name="exp_stream_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_stream_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="sum_broadcast_stream_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_broadcast_stream_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="exp_val_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_val "/>
</bind>
</comp>

<comp id="309" class="1005" name="current_sum_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_sum "/>
</bind>
</comp>

<comp id="314" class="1005" name="trunc_ln_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="76" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="76" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="129" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="122" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="115" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="108" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="101" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="94" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="143" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="207" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="207" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="216" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="252"><net_src comp="198" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="277"><net_src comp="78" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="284"><net_src comp="210" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="222" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="293"><net_src comp="232" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="82" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="302"><net_src comp="88" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="307"><net_src comp="241" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="312"><net_src comp="245" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="317"><net_src comp="253" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {12 }
 - Input state : 
	Port: float_mask_safe_softmax_Loop_loop_22_proc7 : exp_stream | {2 }
	Port: float_mask_safe_softmax_Loop_loop_22_proc7 : sum_broadcast_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln458 : 2
		add_ln458 : 2
		br_ln458 : 3
		lshr_ln464_1 : 2
		trunc_ln464 : 2
		switch_ln464 : 3
		store_ln458 : 3
	State 2
	State 3
		div : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bitcast_ln464 : 1
		trunc_ln : 2
	State 12
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 : 1
		store_ln464 : 2
		store_ln464 : 2
		store_ln464 : 2
		store_ln464 : 2
		store_ln464 : 2
		store_ln464 : 2
		store_ln464 : 2
		store_ln464 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln458_fu_216           |    0    |    18   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln458_fu_210          |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|   read   |      exp_stream_read_read_fu_82      |    0    |    0    |
|          | sum_broadcast_stream_read_read_fu_88 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   fdiv   |              grp_fu_198              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|partselect|          lshr_ln464_1_fu_222         |    0    |    0    |
|          |            trunc_ln_fu_253           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |          trunc_ln464_fu_232          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln464_fu_263          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    29   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       current_sum_reg_309       |   32   |
|     exp_stream_read_reg_294     |   32   |
|         exp_val_reg_304         |   32   |
|            i_reg_274            |   11   |
|        icmp_ln458_reg_281       |    1   |
|       lshr_ln464_1_reg_285      |    7   |
|sum_broadcast_stream_read_reg_299|   32   |
|       trunc_ln464_reg_290       |    3   |
|         trunc_ln_reg_314        |   16   |
+---------------------------------+--------+
|              Total              |   166  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_198 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   166  |   47   |
+-----------+--------+--------+--------+
