Version 4.0 HI-TECH Software Intermediate Code
"18 ./settings.h
[; ;./settings.h: 18: void setDrive2(unsigned char dir,unsigned char v,unsigned char v2);
[v _setDrive2 `(v ~T0 @X0 0 ef3`uc`uc`uc ]
"14
[; ;./settings.h: 14: void setRoutine(unsigned char s);
[v _setRoutine `(v ~T0 @X0 0 ef1`uc ]
"15
[; ;./settings.h: 15: void revRoutine(unsigned char s);
[v _revRoutine `(v ~T0 @X0 0 ef1`uc ]
"1204 /opt/microchip/xc8/v2.10/pic/include/pic16f18875.h
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1204:     struct {
[s S61 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S61 . LATE0 LATE1 LATE2 ]
"1203
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1203: typedef union {
[u S60 `S61 1 ]
[n S60 . . ]
"1210
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1210: extern volatile LATEbits_t LATEbits __attribute__((address(0x01A)));
[v _LATEbits `VS60 ~T0 @X0 0 e@26 ]
"11 ./system.h
[; ;./system.h: 11: struct claw{
[s S1625 `uc 1 `uc 1 `uc 1 `uc 1 `l 1 ]
[n S1625 claw clamped orientation height routine time1 ]
"46
[; ;./system.h: 46: struct rev{
[s S1626 `uc 1 `l 1 ]
[n S1626 rev stat time1 ]
"64
[; ;./system.h: 64: struct properties{
[s S1627 `S1625 1 `S1626 1 `ul 1 ]
[n S1627 properties claw1 revolver time ]
"5 settings.c
[; ;settings.c: 5: extern struct properties props;
[v _props `S1627 ~T0 @X0 0 e ]
"16 ./settings.h
[; ;./settings.h: 16: void setMotors(unsigned char motor,unsigned char dir,unsigned char v);
[v _setMotors `(v ~T0 @X0 0 ef3`uc`uc`uc ]
"17
[; ;./settings.h: 17: void setDrive(unsigned char dir,unsigned char v);
[v _setDrive `(v ~T0 @X0 0 ef2`uc`uc ]
"11177 /opt/microchip/xc8/v2.10/pic/include/pic16f18875.h
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11177: extern volatile unsigned char CCPR1H __attribute__((address(0x30D)));
[v _CCPR1H `Vuc ~T0 @X0 0 e@781 ]
"11435
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11435: extern volatile unsigned char CCPR2H __attribute__((address(0x311)));
[v _CCPR2H `Vuc ~T0 @X0 0 e@785 ]
"11693
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11693: extern volatile unsigned char CCPR3H __attribute__((address(0x315)));
[v _CCPR3H `Vuc ~T0 @X0 0 e@789 ]
"11951
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11951: extern volatile unsigned char CCPR4H __attribute__((address(0x319)));
[v _CCPR4H `Vuc ~T0 @X0 0 e@793 ]
"12209
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12209: extern volatile unsigned char CCPR5H __attribute__((address(0x31D)));
[v _CCPR5H `Vuc ~T0 @X0 0 e@797 ]
"12513
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12513: extern volatile unsigned char PWM6DCH __attribute__((address(0x38D)));
[v _PWM6DCH `Vuc ~T0 @X0 0 e@909 ]
"12822
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12822: extern volatile unsigned char PWM7DCH __attribute__((address(0x391)));
[v _PWM7DCH `Vuc ~T0 @X0 0 e@913 ]
"6 settings.c
[; ;settings.c: 6: extern unsigned char motorDirArr[4];
[v _motorDirArr `uc ~T0 @X0 -> 0 `x e ]
"7
[; ;settings.c: 7: extern unsigned char motorPWMArr[4];
[v _motorPWMArr `uc ~T0 @X0 -> 0 `x e ]
"794 /opt/microchip/xc8/v2.10/pic/include/pic16f18875.h
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 794: extern volatile unsigned char TRISC __attribute__((address(0x013)));
[v _TRISC `Vuc ~T0 @X0 0 e@19 ]
"33188
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33188: extern volatile unsigned char RC6PPS __attribute__((address(0xF26)));
[v _RC6PPS `Vuc ~T0 @X0 0 e@3878 ]
"32988
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32988: extern volatile unsigned char RC2PPS __attribute__((address(0xF22)));
[v _RC2PPS `Vuc ~T0 @X0 0 e@3874 ]
"33088
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33088: extern volatile unsigned char RC4PPS __attribute__((address(0xF24)));
[v _RC4PPS `Vuc ~T0 @X0 0 e@3876 ]
"32888
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32888: extern volatile unsigned char RC0PPS __attribute__((address(0xF20)));
[v _RC0PPS `Vuc ~T0 @X0 0 e@3872 ]
"1080
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1080:     struct {
[s S57 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S57 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"1079
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1079: typedef union {
[u S56 `S57 1 ]
[n S56 . . ]
"1091
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1091: extern volatile LATCbits_t LATCbits __attribute__((address(0x018)));
[v _LATCbits `VS56 ~T0 @X0 0 e@24 ]
"33238
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33238: extern volatile unsigned char RC7PPS __attribute__((address(0xF27)));
[v _RC7PPS `Vuc ~T0 @X0 0 e@3879 ]
"33038
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33038: extern volatile unsigned char RC3PPS __attribute__((address(0xF23)));
[v _RC3PPS `Vuc ~T0 @X0 0 e@3875 ]
"33138
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33138: extern volatile unsigned char RC5PPS __attribute__((address(0xF25)));
[v _RC5PPS `Vuc ~T0 @X0 0 e@3877 ]
"32938
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32938: extern volatile unsigned char RC1PPS __attribute__((address(0xF21)));
[v _RC1PPS `Vuc ~T0 @X0 0 e@3873 ]
"856
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 856: extern volatile unsigned char TRISD __attribute__((address(0x014)));
[v _TRISD `Vuc ~T0 @X0 0 e@20 ]
"33488
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33488: extern volatile unsigned char RD4PPS __attribute__((address(0xF2C)));
[v _RD4PPS `Vuc ~T0 @X0 0 e@3884 ]
"33288
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33288: extern volatile unsigned char RD0PPS __attribute__((address(0xF28)));
[v _RD0PPS `Vuc ~T0 @X0 0 e@3880 ]
"33588
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33588: extern volatile unsigned char RD6PPS __attribute__((address(0xF2E)));
[v _RD6PPS `Vuc ~T0 @X0 0 e@3886 ]
"33388
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33388: extern volatile unsigned char RD2PPS __attribute__((address(0xF2A)));
[v _RD2PPS `Vuc ~T0 @X0 0 e@3882 ]
"1142
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1142:     struct {
[s S59 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S59 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"1141
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1141: typedef union {
[u S58 `S59 1 ]
[n S58 . . ]
"1153
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1153: extern volatile LATDbits_t LATDbits __attribute__((address(0x019)));
[v _LATDbits `VS58 ~T0 @X0 0 e@25 ]
"33538
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33538: extern volatile unsigned char RD5PPS __attribute__((address(0xF2D)));
[v _RD5PPS `Vuc ~T0 @X0 0 e@3885 ]
"33338
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33338: extern volatile unsigned char RD1PPS __attribute__((address(0xF29)));
[v _RD1PPS `Vuc ~T0 @X0 0 e@3881 ]
"33638
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33638: extern volatile unsigned char RD7PPS __attribute__((address(0xF2F)));
[v _RD7PPS `Vuc ~T0 @X0 0 e@3887 ]
"33438
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33438: extern volatile unsigned char RD3PPS __attribute__((address(0xF2B)));
[v _RD3PPS `Vuc ~T0 @X0 0 e@3883 ]
"8 settings.c
[; ;settings.c: 8: extern unsigned char driveDir;
[v _driveDir `uc ~T0 @X0 0 e ]
"9
[; ;settings.c: 9: extern unsigned char drivePWM1;
[v _drivePWM1 `uc ~T0 @X0 0 e ]
"10
[; ;settings.c: 10: extern unsigned char drivePWM2;
[v _drivePWM2 `uc ~T0 @X0 0 e ]
"670 /opt/microchip/xc8/v2.10/pic/include/pic16f18875.h
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 670: extern volatile unsigned char TRISA __attribute__((address(0x011)));
[v _TRISA `Vuc ~T0 @X0 0 e@17 ]
"32088
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32088: extern volatile unsigned char RA0PPS __attribute__((address(0xF10)));
[v _RA0PPS `Vuc ~T0 @X0 0 e@3856 ]
"32138
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32138: extern volatile unsigned char RA1PPS __attribute__((address(0xF11)));
[v _RA1PPS `Vuc ~T0 @X0 0 e@3857 ]
"32188
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32188: extern volatile unsigned char RA2PPS __attribute__((address(0xF12)));
[v _RA2PPS `Vuc ~T0 @X0 0 e@3858 ]
"32238
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32238: extern volatile unsigned char RA3PPS __attribute__((address(0xF13)));
[v _RA3PPS `Vuc ~T0 @X0 0 e@3859 ]
"32288
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32288: extern volatile unsigned char RA4PPS __attribute__((address(0xF14)));
[v _RA4PPS `Vuc ~T0 @X0 0 e@3860 ]
"32338
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32338: extern volatile unsigned char RA5PPS __attribute__((address(0xF15)));
[v _RA5PPS `Vuc ~T0 @X0 0 e@3861 ]
"950
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 950: extern volatile unsigned char LATA __attribute__((address(0x016)));
[v _LATA `Vuc ~T0 @X0 0 e@22 ]
"20691
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20691: extern volatile unsigned char CWG3ISM __attribute__((address(0x68D)));
[v _CWG3ISM `Vuc ~T0 @X0 0 e@1677 ]
"19193
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19193: extern volatile unsigned char CWG1ISM __attribute__((address(0x60D)));
[v _CWG1ISM `Vuc ~T0 @X0 0 e@1549 ]
"54 /opt/microchip/xc8/v2.10/pic/include/pic16f18875.h
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 54: __asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
"74
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 74: __asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
"94
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 94: __asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
"114
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 114: __asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
"177
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 177: __asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
"197
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 197: __asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
"221
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 221: __asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
"241
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 241: __asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
"261
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 261: __asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
"313
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 313: __asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
"333
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 333: __asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
"353
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 353: __asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
"386
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 386: __asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
"448
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 448: __asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
"510
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 510: __asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
"572
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 572: __asm("PORTD equ 0Fh");
[; <" PORTD equ 0Fh ;# ">
"634
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 634: __asm("PORTE equ 010h");
[; <" PORTE equ 010h ;# ">
"672
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 672: __asm("TRISA equ 011h");
[; <" TRISA equ 011h ;# ">
"734
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 734: __asm("TRISB equ 012h");
[; <" TRISB equ 012h ;# ">
"796
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 796: __asm("TRISC equ 013h");
[; <" TRISC equ 013h ;# ">
"858
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 858: __asm("TRISD equ 014h");
[; <" TRISD equ 014h ;# ">
"920
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 920: __asm("TRISE equ 015h");
[; <" TRISE equ 015h ;# ">
"952
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 952: __asm("LATA equ 016h");
[; <" LATA equ 016h ;# ">
"1014
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1014: __asm("LATB equ 017h");
[; <" LATB equ 017h ;# ">
"1076
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1076: __asm("LATC equ 018h");
[; <" LATC equ 018h ;# ">
"1138
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1138: __asm("LATD equ 019h");
[; <" LATD equ 019h ;# ">
"1200
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1200: __asm("LATE equ 01Ah");
[; <" LATE equ 01Ah ;# ">
"1232
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1232: __asm("TMR0L equ 01Ch");
[; <" TMR0L equ 01Ch ;# ">
"1237
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1237: __asm("TMR0 equ 01Ch");
[; <" TMR0 equ 01Ch ;# ">
"1370
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1370: __asm("TMR0H equ 01Dh");
[; <" TMR0H equ 01Dh ;# ">
"1375
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1375: __asm("PR0 equ 01Dh");
[; <" PR0 equ 01Dh ;# ">
"1624
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1624: __asm("T0CON0 equ 01Eh");
[; <" T0CON0 equ 01Eh ;# ">
"1689
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1689: __asm("T0CON1 equ 01Fh");
[; <" T0CON1 equ 01Fh ;# ">
"1800
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1800: __asm("ADRES equ 08Ch");
[; <" ADRES equ 08Ch ;# ">
"1807
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1807: __asm("ADRESL equ 08Ch");
[; <" ADRESL equ 08Ch ;# ">
"1827
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1827: __asm("ADRESH equ 08Dh");
[; <" ADRESH equ 08Dh ;# ">
"1834
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1834: __asm("ADPREV equ 08Eh");
[; <" ADPREV equ 08Eh ;# ">
"1841
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1841: __asm("ADPREVL equ 08Eh");
[; <" ADPREVL equ 08Eh ;# ">
"1911
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1911: __asm("ADPREVH equ 08Fh");
[; <" ADPREVH equ 08Fh ;# ">
"1981
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1981: __asm("ADACC equ 090h");
[; <" ADACC equ 090h ;# ">
"1988
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 1988: __asm("ADACCL equ 090h");
[; <" ADACCL equ 090h ;# ">
"2058
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2058: __asm("ADACCH equ 091h");
[; <" ADACCH equ 091h ;# ">
"2128
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2128: __asm("ADCON0 equ 093h");
[; <" ADCON0 equ 093h ;# ">
"2239
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2239: __asm("ADCON1 equ 094h");
[; <" ADCON1 equ 094h ;# ">
"2278
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2278: __asm("ADCON2 equ 095h");
[; <" ADCON2 equ 095h ;# ">
"2355
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2355: __asm("ADCON3 equ 096h");
[; <" ADCON3 equ 096h ;# ">
"2426
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2426: __asm("ADSTAT equ 097h");
[; <" ADSTAT equ 097h ;# ">
"2496
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2496: __asm("ADCLK equ 098h");
[; <" ADCLK equ 098h ;# ">
"2554
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2554: __asm("ADACT equ 099h");
[; <" ADACT equ 099h ;# ">
"2606
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2606: __asm("ADREF equ 09Ah");
[; <" ADREF equ 09Ah ;# ">
"2647
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2647: __asm("ADCAP equ 09Bh");
[; <" ADCAP equ 09Bh ;# ">
"2699
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2699: __asm("ADPRE equ 09Ch");
[; <" ADPRE equ 09Ch ;# ">
"2769
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2769: __asm("ADACQ equ 09Dh");
[; <" ADACQ equ 09Dh ;# ">
"2839
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2839: __asm("ADPCH equ 09Eh");
[; <" ADPCH equ 09Eh ;# ">
"2897
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2897: __asm("ADCNT equ 010Ch");
[; <" ADCNT equ 010Ch ;# ">
"2967
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 2967: __asm("ADRPT equ 010Dh");
[; <" ADRPT equ 010Dh ;# ">
"3037
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3037: __asm("ADLTH equ 010Eh");
[; <" ADLTH equ 010Eh ;# ">
"3044
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3044: __asm("ADLTHL equ 010Eh");
[; <" ADLTHL equ 010Eh ;# ">
"3114
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3114: __asm("ADLTHH equ 010Fh");
[; <" ADLTHH equ 010Fh ;# ">
"3184
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3184: __asm("ADUTH equ 0110h");
[; <" ADUTH equ 0110h ;# ">
"3191
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3191: __asm("ADUTHL equ 0110h");
[; <" ADUTHL equ 0110h ;# ">
"3261
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3261: __asm("ADUTHH equ 0111h");
[; <" ADUTHH equ 0111h ;# ">
"3331
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3331: __asm("ADSTPT equ 0112h");
[; <" ADSTPT equ 0112h ;# ">
"3338
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3338: __asm("ADSTPTL equ 0112h");
[; <" ADSTPTL equ 0112h ;# ">
"3408
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3408: __asm("ADSTPTH equ 0113h");
[; <" ADSTPTH equ 0113h ;# ">
"3478
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3478: __asm("ADFLTR equ 0114h");
[; <" ADFLTR equ 0114h ;# ">
"3485
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3485: __asm("ADFLTRL equ 0114h");
[; <" ADFLTRL equ 0114h ;# ">
"3555
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3555: __asm("ADFLTRH equ 0115h");
[; <" ADFLTRH equ 0115h ;# ">
"3625
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3625: __asm("ADERR equ 0116h");
[; <" ADERR equ 0116h ;# ">
"3632
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3632: __asm("ADERRL equ 0116h");
[; <" ADERRL equ 0116h ;# ">
"3702
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3702: __asm("ADERRH equ 0117h");
[; <" ADERRH equ 0117h ;# ">
"3772
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3772: __asm("RC1REG equ 0119h");
[; <" RC1REG equ 0119h ;# ">
"3777
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3777: __asm("RCREG equ 0119h");
[; <" RCREG equ 0119h ;# ">
"3781
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3781: __asm("RCREG1 equ 0119h");
[; <" RCREG1 equ 0119h ;# ">
"3826
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3826: __asm("TX1REG equ 011Ah");
[; <" TX1REG equ 011Ah ;# ">
"3831
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3831: __asm("TXREG1 equ 011Ah");
[; <" TXREG1 equ 011Ah ;# ">
"3835
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3835: __asm("TXREG equ 011Ah");
[; <" TXREG equ 011Ah ;# ">
"3880
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3880: __asm("SP1BRG equ 011Bh");
[; <" SP1BRG equ 011Bh ;# ">
"3887
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3887: __asm("SP1BRGL equ 011Bh");
[; <" SP1BRGL equ 011Bh ;# ">
"3892
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3892: __asm("SPBRG equ 011Bh");
[; <" SPBRG equ 011Bh ;# ">
"3896
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3896: __asm("SPBRG1 equ 011Bh");
[; <" SPBRG1 equ 011Bh ;# ">
"3900
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3900: __asm("SPBRGL equ 011Bh");
[; <" SPBRGL equ 011Bh ;# ">
"3957
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3957: __asm("SP1BRGH equ 011Ch");
[; <" SP1BRGH equ 011Ch ;# ">
"3962
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3962: __asm("SPBRGH equ 011Ch");
[; <" SPBRGH equ 011Ch ;# ">
"3966
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 3966: __asm("SPBRGH1 equ 011Ch");
[; <" SPBRGH1 equ 011Ch ;# ">
"4011
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4011: __asm("RC1STA equ 011Dh");
[; <" RC1STA equ 011Dh ;# ">
"4016
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4016: __asm("RCSTA1 equ 011Dh");
[; <" RCSTA1 equ 011Dh ;# ">
"4020
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4020: __asm("RCSTA equ 011Dh");
[; <" RCSTA equ 011Dh ;# ">
"4191
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4191: __asm("TX1STA equ 011Eh");
[; <" TX1STA equ 011Eh ;# ">
"4196
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4196: __asm("TXSTA1 equ 011Eh");
[; <" TXSTA1 equ 011Eh ;# ">
"4200
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4200: __asm("TXSTA equ 011Eh");
[; <" TXSTA equ 011Eh ;# ">
"4371
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4371: __asm("BAUD1CON equ 011Fh");
[; <" BAUD1CON equ 011Fh ;# ">
"4376
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4376: __asm("BAUDCON1 equ 011Fh");
[; <" BAUDCON1 equ 011Fh ;# ">
"4380
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4380: __asm("BAUDCTL1 equ 011Fh");
[; <" BAUDCTL1 equ 011Fh ;# ">
"4384
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4384: __asm("BAUDCON equ 011Fh");
[; <" BAUDCON equ 011Fh ;# ">
"4388
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4388: __asm("BAUDCTL equ 011Fh");
[; <" BAUDCTL equ 011Fh ;# ">
"4617
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4617: __asm("SSP1BUF equ 018Ch");
[; <" SSP1BUF equ 018Ch ;# ">
"4637
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4637: __asm("SSP1ADD equ 018Dh");
[; <" SSP1ADD equ 018Dh ;# ">
"4757
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4757: __asm("SSP1MSK equ 018Eh");
[; <" SSP1MSK equ 018Eh ;# ">
"4827
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 4827: __asm("SSP1STAT equ 018Fh");
[; <" SSP1STAT equ 018Fh ;# ">
"5191
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5191: __asm("SSP1CON1 equ 0190h");
[; <" SSP1CON1 equ 0190h ;# ">
"5311
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5311: __asm("SSP1CON2 equ 0191h");
[; <" SSP1CON2 equ 0191h ;# ">
"5498
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5498: __asm("SSP1CON3 equ 0192h");
[; <" SSP1CON3 equ 0192h ;# ">
"5560
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5560: __asm("SSP2BUF equ 0196h");
[; <" SSP2BUF equ 0196h ;# ">
"5580
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5580: __asm("SSP2ADD equ 0197h");
[; <" SSP2ADD equ 0197h ;# ">
"5700
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5700: __asm("SSP2MSK equ 0198h");
[; <" SSP2MSK equ 0198h ;# ">
"5770
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 5770: __asm("SSP2STAT equ 0199h");
[; <" SSP2STAT equ 0199h ;# ">
"6134
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6134: __asm("SSP2CON1 equ 019Ah");
[; <" SSP2CON1 equ 019Ah ;# ">
"6254
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6254: __asm("SSP2CON2 equ 019Bh");
[; <" SSP2CON2 equ 019Bh ;# ">
"6441
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6441: __asm("SSP2CON3 equ 019Ch");
[; <" SSP2CON3 equ 019Ch ;# ">
"6503
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6503: __asm("TMR1 equ 020Ch");
[; <" TMR1 equ 020Ch ;# ">
"6510
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6510: __asm("TMR1L equ 020Ch");
[; <" TMR1L equ 020Ch ;# ">
"6680
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6680: __asm("TMR1H equ 020Dh");
[; <" TMR1H equ 020Dh ;# ">
"6800
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6800: __asm("T1CON equ 020Eh");
[; <" T1CON equ 020Eh ;# ">
"6896
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6896: __asm("T1GCON equ 020Fh");
[; <" T1GCON equ 020Fh ;# ">
"6901
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 6901: __asm("PR1 equ 020Fh");
[; <" PR1 equ 020Fh ;# ">
"7092
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7092: __asm("T1GATE equ 0210h");
[; <" T1GATE equ 0210h ;# ">
"7097
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7097: __asm("TMR1GATE equ 0210h");
[; <" TMR1GATE equ 0210h ;# ">
"7258
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7258: __asm("T1CLK equ 0211h");
[; <" T1CLK equ 0211h ;# ">
"7263
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7263: __asm("TMR1CLK equ 0211h");
[; <" TMR1CLK equ 0211h ;# ">
"7400
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7400: __asm("TMR3 equ 0212h");
[; <" TMR3 equ 0212h ;# ">
"7407
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7407: __asm("TMR3L equ 0212h");
[; <" TMR3L equ 0212h ;# ">
"7577
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7577: __asm("TMR3H equ 0213h");
[; <" TMR3H equ 0213h ;# ">
"7697
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7697: __asm("T3CON equ 0214h");
[; <" T3CON equ 0214h ;# ">
"7793
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7793: __asm("T3GCON equ 0215h");
[; <" T3GCON equ 0215h ;# ">
"7798
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7798: __asm("PR3 equ 0215h");
[; <" PR3 equ 0215h ;# ">
"7989
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7989: __asm("T3GATE equ 0216h");
[; <" T3GATE equ 0216h ;# ">
"7994
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 7994: __asm("TMR3GATE equ 0216h");
[; <" TMR3GATE equ 0216h ;# ">
"8155
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8155: __asm("T3CLK equ 0217h");
[; <" T3CLK equ 0217h ;# ">
"8160
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8160: __asm("TMR3CLK equ 0217h");
[; <" TMR3CLK equ 0217h ;# ">
"8297
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8297: __asm("TMR5 equ 0218h");
[; <" TMR5 equ 0218h ;# ">
"8304
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8304: __asm("TMR5L equ 0218h");
[; <" TMR5L equ 0218h ;# ">
"8474
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8474: __asm("TMR5H equ 0219h");
[; <" TMR5H equ 0219h ;# ">
"8594
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8594: __asm("T5CON equ 021Ah");
[; <" T5CON equ 021Ah ;# ">
"8690
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8690: __asm("T5GCON equ 021Bh");
[; <" T5GCON equ 021Bh ;# ">
"8695
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8695: __asm("PR5 equ 021Bh");
[; <" PR5 equ 021Bh ;# ">
"8886
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8886: __asm("T5GATE equ 021Ch");
[; <" T5GATE equ 021Ch ;# ">
"8891
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 8891: __asm("TMR5GATE equ 021Ch");
[; <" TMR5GATE equ 021Ch ;# ">
"9052
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9052: __asm("T5CLK equ 021Dh");
[; <" T5CLK equ 021Dh ;# ">
"9057
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9057: __asm("TMR5CLK equ 021Dh");
[; <" TMR5CLK equ 021Dh ;# ">
"9194
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9194: __asm("CCPTMRS0 equ 021Eh");
[; <" CCPTMRS0 equ 021Eh ;# ">
"9282
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9282: __asm("CCPTMRS1 equ 021Fh");
[; <" CCPTMRS1 equ 021Fh ;# ">
"9352
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9352: __asm("T2TMR equ 028Ch");
[; <" T2TMR equ 028Ch ;# ">
"9357
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9357: __asm("TMR2 equ 028Ch");
[; <" TMR2 equ 028Ch ;# ">
"9390
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9390: __asm("T2PR equ 028Dh");
[; <" T2PR equ 028Dh ;# ">
"9395
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9395: __asm("PR2 equ 028Dh");
[; <" PR2 equ 028Dh ;# ">
"9428
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9428: __asm("T2CON equ 028Eh");
[; <" T2CON equ 028Eh ;# ">
"9574
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9574: __asm("T2HLT equ 028Fh");
[; <" T2HLT equ 028Fh ;# ">
"9702
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9702: __asm("T2CLKCON equ 0290h");
[; <" T2CLKCON equ 0290h ;# ">
"9707
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9707: __asm("T2CLK equ 0290h");
[; <" T2CLK equ 0290h ;# ">
"9860
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9860: __asm("T2RST equ 0291h");
[; <" T2RST equ 0291h ;# ">
"9952
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9952: __asm("T4TMR equ 0292h");
[; <" T4TMR equ 0292h ;# ">
"9957
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9957: __asm("TMR4 equ 0292h");
[; <" TMR4 equ 0292h ;# ">
"9990
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9990: __asm("T4PR equ 0293h");
[; <" T4PR equ 0293h ;# ">
"9995
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 9995: __asm("PR4 equ 0293h");
[; <" PR4 equ 0293h ;# ">
"10028
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10028: __asm("T4CON equ 0294h");
[; <" T4CON equ 0294h ;# ">
"10174
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10174: __asm("T4HLT equ 0295h");
[; <" T4HLT equ 0295h ;# ">
"10302
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10302: __asm("T4CLKCON equ 0296h");
[; <" T4CLKCON equ 0296h ;# ">
"10307
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10307: __asm("T4CLK equ 0296h");
[; <" T4CLK equ 0296h ;# ">
"10460
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10460: __asm("T4RST equ 0297h");
[; <" T4RST equ 0297h ;# ">
"10552
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10552: __asm("T6TMR equ 0298h");
[; <" T6TMR equ 0298h ;# ">
"10557
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10557: __asm("TMR6 equ 0298h");
[; <" TMR6 equ 0298h ;# ">
"10590
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10590: __asm("T6PR equ 0299h");
[; <" T6PR equ 0299h ;# ">
"10595
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10595: __asm("PR6 equ 0299h");
[; <" PR6 equ 0299h ;# ">
"10628
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10628: __asm("T6CON equ 029Ah");
[; <" T6CON equ 029Ah ;# ">
"10774
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10774: __asm("T6HLT equ 029Bh");
[; <" T6HLT equ 029Bh ;# ">
"10902
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10902: __asm("T6CLKCON equ 029Ch");
[; <" T6CLKCON equ 029Ch ;# ">
"10907
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 10907: __asm("T6CLK equ 029Ch");
[; <" T6CLK equ 029Ch ;# ">
"11060
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11060: __asm("T6RST equ 029Dh");
[; <" T6RST equ 029Dh ;# ">
"11152
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11152: __asm("CCPR1 equ 030Ch");
[; <" CCPR1 equ 030Ch ;# ">
"11159
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11159: __asm("CCPR1L equ 030Ch");
[; <" CCPR1L equ 030Ch ;# ">
"11179
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11179: __asm("CCPR1H equ 030Dh");
[; <" CCPR1H equ 030Dh ;# ">
"11199
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11199: __asm("CCP1CON equ 030Eh");
[; <" CCP1CON equ 030Eh ;# ">
"11342
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11342: __asm("CCP1CAP equ 030Fh");
[; <" CCP1CAP equ 030Fh ;# ">
"11410
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11410: __asm("CCPR2 equ 0310h");
[; <" CCPR2 equ 0310h ;# ">
"11417
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11417: __asm("CCPR2L equ 0310h");
[; <" CCPR2L equ 0310h ;# ">
"11437
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11437: __asm("CCPR2H equ 0311h");
[; <" CCPR2H equ 0311h ;# ">
"11457
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11457: __asm("CCP2CON equ 0312h");
[; <" CCP2CON equ 0312h ;# ">
"11600
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11600: __asm("CCP2CAP equ 0313h");
[; <" CCP2CAP equ 0313h ;# ">
"11668
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11668: __asm("CCPR3 equ 0314h");
[; <" CCPR3 equ 0314h ;# ">
"11675
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11675: __asm("CCPR3L equ 0314h");
[; <" CCPR3L equ 0314h ;# ">
"11695
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11695: __asm("CCPR3H equ 0315h");
[; <" CCPR3H equ 0315h ;# ">
"11715
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11715: __asm("CCP3CON equ 0316h");
[; <" CCP3CON equ 0316h ;# ">
"11858
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11858: __asm("CCP3CAP equ 0317h");
[; <" CCP3CAP equ 0317h ;# ">
"11926
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11926: __asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
"11933
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11933: __asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
"11953
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11953: __asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
"11973
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 11973: __asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
"12116
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12116: __asm("CCP4CAP equ 031Bh");
[; <" CCP4CAP equ 031Bh ;# ">
"12184
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12184: __asm("CCPR5 equ 031Ch");
[; <" CCPR5 equ 031Ch ;# ">
"12191
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12191: __asm("CCPR5L equ 031Ch");
[; <" CCPR5L equ 031Ch ;# ">
"12211
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12211: __asm("CCPR5H equ 031Dh");
[; <" CCPR5H equ 031Dh ;# ">
"12231
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12231: __asm("CCP5CON equ 031Eh");
[; <" CCP5CON equ 031Eh ;# ">
"12374
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12374: __asm("CCP5CAP equ 031Fh");
[; <" CCP5CAP equ 031Fh ;# ">
"12442
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12442: __asm("PWM6DC equ 038Ch");
[; <" PWM6DC equ 038Ch ;# ">
"12449
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12449: __asm("PWM6DCL equ 038Ch");
[; <" PWM6DCL equ 038Ch ;# ">
"12515
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12515: __asm("PWM6DCH equ 038Dh");
[; <" PWM6DCH equ 038Dh ;# ">
"12685
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12685: __asm("PWM6CON equ 038Eh");
[; <" PWM6CON equ 038Eh ;# ">
"12751
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12751: __asm("PWM7DC equ 0390h");
[; <" PWM7DC equ 0390h ;# ">
"12758
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12758: __asm("PWM7DCL equ 0390h");
[; <" PWM7DCL equ 0390h ;# ">
"12824
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12824: __asm("PWM7DCH equ 0391h");
[; <" PWM7DCH equ 0391h ;# ">
"12994
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 12994: __asm("PWM7CON equ 0392h");
[; <" PWM7CON equ 0392h ;# ">
"13060
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13060: __asm("SCANLADRL equ 040Ch");
[; <" SCANLADRL equ 040Ch ;# ">
"13188
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13188: __asm("SCANLADRH equ 040Dh");
[; <" SCANLADRH equ 040Dh ;# ">
"13316
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13316: __asm("SCANHADRL equ 040Eh");
[; <" SCANHADRL equ 040Eh ;# ">
"13444
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13444: __asm("SCANHADRH equ 040Fh");
[; <" SCANHADRH equ 040Fh ;# ">
"13572
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13572: __asm("SCANCON0 equ 0410h");
[; <" SCANCON0 equ 0410h ;# ">
"13694
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13694: __asm("SCANTRIG equ 0411h");
[; <" SCANTRIG equ 0411h ;# ">
"13774
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13774: __asm("CRCDATA equ 0416h");
[; <" CRCDATA equ 0416h ;# ">
"13781
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13781: __asm("CRCDATL equ 0416h");
[; <" CRCDATL equ 0416h ;# ">
"13843
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13843: __asm("CRCDATH equ 0417h");
[; <" CRCDATH equ 0417h ;# ">
"13905
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13905: __asm("CRCACC equ 0418h");
[; <" CRCACC equ 0418h ;# ">
"13912
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13912: __asm("CRCACCL equ 0418h");
[; <" CRCACCL equ 0418h ;# ">
"13974
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 13974: __asm("CRCACCH equ 0419h");
[; <" CRCACCH equ 0419h ;# ">
"14036
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14036: __asm("CRCSHFT equ 041Ah");
[; <" CRCSHFT equ 041Ah ;# ">
"14043
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14043: __asm("CRCSHIFTL equ 041Ah");
[; <" CRCSHIFTL equ 041Ah ;# ">
"14105
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14105: __asm("CRCSHIFTH equ 041Bh");
[; <" CRCSHIFTH equ 041Bh ;# ">
"14167
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14167: __asm("CRCXOR equ 041Ch");
[; <" CRCXOR equ 041Ch ;# ">
"14174
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14174: __asm("CRCXORL equ 041Ch");
[; <" CRCXORL equ 041Ch ;# ">
"14231
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14231: __asm("CRCXORH equ 041Dh");
[; <" CRCXORH equ 041Dh ;# ">
"14293
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14293: __asm("CRCCON0 equ 041Eh");
[; <" CRCCON0 equ 041Eh ;# ">
"14353
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14353: __asm("CRCCON1 equ 041Fh");
[; <" CRCCON1 equ 041Fh ;# ">
"14431
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14431: __asm("SMT1TMR equ 048Ch");
[; <" SMT1TMR equ 048Ch ;# ">
"14438
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14438: __asm("SMT1TMRL equ 048Ch");
[; <" SMT1TMRL equ 048Ch ;# ">
"14566
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14566: __asm("SMT1TMRH equ 048Dh");
[; <" SMT1TMRH equ 048Dh ;# ">
"14694
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14694: __asm("SMT1TMRU equ 048Eh");
[; <" SMT1TMRU equ 048Eh ;# ">
"14824
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14824: __asm("SMT1CPR equ 048Fh");
[; <" SMT1CPR equ 048Fh ;# ">
"14831
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14831: __asm("SMT1CPRL equ 048Fh");
[; <" SMT1CPRL equ 048Fh ;# ">
"14959
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 14959: __asm("SMT1CPRH equ 0490h");
[; <" SMT1CPRH equ 0490h ;# ">
"15087
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15087: __asm("SMT1CPRU equ 0491h");
[; <" SMT1CPRU equ 0491h ;# ">
"15217
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15217: __asm("SMT1CPW equ 0492h");
[; <" SMT1CPW equ 0492h ;# ">
"15224
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15224: __asm("SMT1CPWL equ 0492h");
[; <" SMT1CPWL equ 0492h ;# ">
"15352
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15352: __asm("SMT1CPWH equ 0493h");
[; <" SMT1CPWH equ 0493h ;# ">
"15480
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15480: __asm("SMT1CPWU equ 0494h");
[; <" SMT1CPWU equ 0494h ;# ">
"15610
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15610: __asm("SMT1PR equ 0495h");
[; <" SMT1PR equ 0495h ;# ">
"15617
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15617: __asm("SMT1PRL equ 0495h");
[; <" SMT1PRL equ 0495h ;# ">
"15745
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15745: __asm("SMT1PRH equ 0496h");
[; <" SMT1PRH equ 0496h ;# ">
"15873
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 15873: __asm("SMT1PRU equ 0497h");
[; <" SMT1PRU equ 0497h ;# ">
"16001
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16001: __asm("SMT1CON0 equ 0498h");
[; <" SMT1CON0 equ 0498h ;# ">
"16119
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16119: __asm("SMT1CON1 equ 0499h");
[; <" SMT1CON1 equ 0499h ;# ">
"16199
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16199: __asm("SMT1STAT equ 049Ah");
[; <" SMT1STAT equ 049Ah ;# ">
"16298
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16298: __asm("SMT1CLK equ 049Bh");
[; <" SMT1CLK equ 049Bh ;# ">
"16366
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16366: __asm("SMT1SIG equ 049Ch");
[; <" SMT1SIG equ 049Ch ;# ">
"16458
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16458: __asm("SMT1WIN equ 049Dh");
[; <" SMT1WIN equ 049Dh ;# ">
"16552
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16552: __asm("SMT2TMR equ 050Ch");
[; <" SMT2TMR equ 050Ch ;# ">
"16559
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16559: __asm("SMT2TMRL equ 050Ch");
[; <" SMT2TMRL equ 050Ch ;# ">
"16687
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16687: __asm("SMT2TMRH equ 050Dh");
[; <" SMT2TMRH equ 050Dh ;# ">
"16815
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16815: __asm("SMT2TMRU equ 050Eh");
[; <" SMT2TMRU equ 050Eh ;# ">
"16945
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16945: __asm("SMT2CPR equ 050Fh");
[; <" SMT2CPR equ 050Fh ;# ">
"16952
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 16952: __asm("SMT2CPRL equ 050Fh");
[; <" SMT2CPRL equ 050Fh ;# ">
"17080
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17080: __asm("SMT2CPRH equ 0510h");
[; <" SMT2CPRH equ 0510h ;# ">
"17208
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17208: __asm("SMT2CPRU equ 0511h");
[; <" SMT2CPRU equ 0511h ;# ">
"17338
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17338: __asm("SMT2CPW equ 0512h");
[; <" SMT2CPW equ 0512h ;# ">
"17345
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17345: __asm("SMT2CPWL equ 0512h");
[; <" SMT2CPWL equ 0512h ;# ">
"17473
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17473: __asm("SMT2CPWH equ 0513h");
[; <" SMT2CPWH equ 0513h ;# ">
"17601
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17601: __asm("SMT2CPWU equ 0514h");
[; <" SMT2CPWU equ 0514h ;# ">
"17731
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17731: __asm("SMT2PR equ 0515h");
[; <" SMT2PR equ 0515h ;# ">
"17738
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17738: __asm("SMT2PRL equ 0515h");
[; <" SMT2PRL equ 0515h ;# ">
"17866
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17866: __asm("SMT2PRH equ 0516h");
[; <" SMT2PRH equ 0516h ;# ">
"17994
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 17994: __asm("SMT2PRU equ 0517h");
[; <" SMT2PRU equ 0517h ;# ">
"18122
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18122: __asm("SMT2CON0 equ 0518h");
[; <" SMT2CON0 equ 0518h ;# ">
"18240
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18240: __asm("SMT2CON1 equ 0519h");
[; <" SMT2CON1 equ 0519h ;# ">
"18320
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18320: __asm("SMT2STAT equ 051Ah");
[; <" SMT2STAT equ 051Ah ;# ">
"18419
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18419: __asm("SMT2CLK equ 051Bh");
[; <" SMT2CLK equ 051Bh ;# ">
"18487
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18487: __asm("SMT2SIG equ 051Ch");
[; <" SMT2SIG equ 051Ch ;# ">
"18579
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18579: __asm("SMT2WIN equ 051Dh");
[; <" SMT2WIN equ 051Dh ;# ">
"18673
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18673: __asm("NCO1ACC equ 058Ch");
[; <" NCO1ACC equ 058Ch ;# ">
"18680
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18680: __asm("NCO1ACCL equ 058Ch");
[; <" NCO1ACCL equ 058Ch ;# ">
"18750
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18750: __asm("NCO1ACCH equ 058Dh");
[; <" NCO1ACCH equ 058Dh ;# ">
"18820
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18820: __asm("NCO1ACCU equ 058Eh");
[; <" NCO1ACCU equ 058Eh ;# ">
"18868
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18868: __asm("NCO1INC equ 058Fh");
[; <" NCO1INC equ 058Fh ;# ">
"18875
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18875: __asm("NCO1INCL equ 058Fh");
[; <" NCO1INCL equ 058Fh ;# ">
"18945
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 18945: __asm("NCO1INCH equ 0590h");
[; <" NCO1INCH equ 0590h ;# ">
"19015
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19015: __asm("NCO1INCU equ 0591h");
[; <" NCO1INCU equ 0591h ;# ">
"19061
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19061: __asm("NCO1CON equ 0592h");
[; <" NCO1CON equ 0592h ;# ">
"19101
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19101: __asm("NCO1CLK equ 0593h");
[; <" NCO1CLK equ 0593h ;# ">
"19167
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19167: __asm("CWG1CLKCON equ 060Ch");
[; <" CWG1CLKCON equ 060Ch ;# ">
"19195
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19195: __asm("CWG1ISM equ 060Dh");
[; <" CWG1ISM equ 060Dh ;# ">
"19241
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19241: __asm("CWG1DBR equ 060Eh");
[; <" CWG1DBR equ 060Eh ;# ">
"19345
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19345: __asm("CWG1DBF equ 060Fh");
[; <" CWG1DBF equ 060Fh ;# ">
"19449
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19449: __asm("CWG1CON0 equ 0610h");
[; <" CWG1CON0 equ 0610h ;# ">
"19550
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19550: __asm("CWG1CON1 equ 0611h");
[; <" CWG1CON1 equ 0611h ;# ">
"19628
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19628: __asm("CWG1AS0 equ 0612h");
[; <" CWG1AS0 equ 0612h ;# ">
"19748
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19748: __asm("CWG1AS1 equ 0613h");
[; <" CWG1AS1 equ 0613h ;# ">
"19804
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19804: __asm("CWG1STR equ 0614h");
[; <" CWG1STR equ 0614h ;# ">
"19916
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19916: __asm("CWG2CLKCON equ 0616h");
[; <" CWG2CLKCON equ 0616h ;# ">
"19944
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19944: __asm("CWG2ISM equ 0617h");
[; <" CWG2ISM equ 0617h ;# ">
"19990
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 19990: __asm("CWG2DBR equ 0618h");
[; <" CWG2DBR equ 0618h ;# ">
"20094
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20094: __asm("CWG2DBF equ 0619h");
[; <" CWG2DBF equ 0619h ;# ">
"20198
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20198: __asm("CWG2CON0 equ 061Ah");
[; <" CWG2CON0 equ 061Ah ;# ">
"20299
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20299: __asm("CWG2CON1 equ 061Bh");
[; <" CWG2CON1 equ 061Bh ;# ">
"20377
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20377: __asm("CWG2AS0 equ 061Ch");
[; <" CWG2AS0 equ 061Ch ;# ">
"20497
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20497: __asm("CWG2AS1 equ 061Dh");
[; <" CWG2AS1 equ 061Dh ;# ">
"20553
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20553: __asm("CWG2STR equ 061Eh");
[; <" CWG2STR equ 061Eh ;# ">
"20665
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20665: __asm("CWG3CLKCON equ 068Ch");
[; <" CWG3CLKCON equ 068Ch ;# ">
"20693
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20693: __asm("CWG3ISM equ 068Dh");
[; <" CWG3ISM equ 068Dh ;# ">
"20739
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20739: __asm("CWG3DBR equ 068Eh");
[; <" CWG3DBR equ 068Eh ;# ">
"20843
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20843: __asm("CWG3DBF equ 068Fh");
[; <" CWG3DBF equ 068Fh ;# ">
"20947
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 20947: __asm("CWG3CON0 equ 0690h");
[; <" CWG3CON0 equ 0690h ;# ">
"21048
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21048: __asm("CWG3CON1 equ 0691h");
[; <" CWG3CON1 equ 0691h ;# ">
"21126
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21126: __asm("CWG3AS0 equ 0692h");
[; <" CWG3AS0 equ 0692h ;# ">
"21246
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21246: __asm("CWG3AS1 equ 0693h");
[; <" CWG3AS1 equ 0693h ;# ">
"21302
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21302: __asm("CWG3STR equ 0694h");
[; <" CWG3STR equ 0694h ;# ">
"21414
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21414: __asm("PIR0 equ 070Ch");
[; <" PIR0 equ 070Ch ;# ">
"21447
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21447: __asm("PIR1 equ 070Dh");
[; <" PIR1 equ 070Dh ;# ">
"21486
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21486: __asm("PIR2 equ 070Eh");
[; <" PIR2 equ 070Eh ;# ">
"21519
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21519: __asm("PIR3 equ 070Fh");
[; <" PIR3 equ 070Fh ;# ">
"21569
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21569: __asm("PIR4 equ 0710h");
[; <" PIR4 equ 0710h ;# ">
"21619
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21619: __asm("PIR5 equ 0711h");
[; <" PIR5 equ 0711h ;# ">
"21676
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21676: __asm("PIR6 equ 0712h");
[; <" PIR6 equ 0712h ;# ">
"21720
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21720: __asm("PIR7 equ 0713h");
[; <" PIR7 equ 0713h ;# ">
"21786
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21786: __asm("PIR8 equ 0714h");
[; <" PIR8 equ 0714h ;# ">
"21836
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21836: __asm("PIE0 equ 0716h");
[; <" PIE0 equ 0716h ;# ">
"21869
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21869: __asm("PIE1 equ 0717h");
[; <" PIE1 equ 0717h ;# ">
"21908
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21908: __asm("PIE2 equ 0718h");
[; <" PIE2 equ 0718h ;# ">
"21941
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21941: __asm("PIE3 equ 0719h");
[; <" PIE3 equ 0719h ;# ">
"21991
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 21991: __asm("PIE4 equ 071Ah");
[; <" PIE4 equ 071Ah ;# ">
"22041
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22041: __asm("PIE5 equ 071Bh");
[; <" PIE5 equ 071Bh ;# ">
"22098
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22098: __asm("PIE6 equ 071Ch");
[; <" PIE6 equ 071Ch ;# ">
"22142
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22142: __asm("PIE7 equ 071Dh");
[; <" PIE7 equ 071Dh ;# ">
"22208
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22208: __asm("PIE8 equ 071Eh");
[; <" PIE8 equ 071Eh ;# ">
"22258
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22258: __asm("PMD0 equ 0796h");
[; <" PMD0 equ 0796h ;# ">
"22315
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22315: __asm("PMD1 equ 0797h");
[; <" PMD1 equ 0797h ;# ">
"22386
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22386: __asm("PMD2 equ 0798h");
[; <" PMD2 equ 0798h ;# ">
"22431
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22431: __asm("PMD3 equ 0799h");
[; <" PMD3 equ 0799h ;# ">
"22487
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22487: __asm("PMD4 equ 079Ah");
[; <" PMD4 equ 079Ah ;# ">
"22538
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22538: __asm("PMD5 equ 079Bh");
[; <" PMD5 equ 079Bh ;# ">
"22595
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22595: __asm("WDTCON0 equ 080Ch");
[; <" WDTCON0 equ 080Ch ;# ">
"22670
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22670: __asm("WDTCON1 equ 080Dh");
[; <" WDTCON1 equ 080Dh ;# ">
"22764
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22764: __asm("WDTPSL equ 080Eh");
[; <" WDTPSL equ 080Eh ;# ">
"22892
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 22892: __asm("WDTPSH equ 080Fh");
[; <" WDTPSH equ 080Fh ;# ">
"23020
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23020: __asm("WDTTMR equ 0810h");
[; <" WDTTMR equ 0810h ;# ">
"23102
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23102: __asm("BORCON equ 0811h");
[; <" BORCON equ 0811h ;# ">
"23129
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23129: __asm("VREGCON equ 0812h");
[; <" VREGCON equ 0812h ;# ">
"23164
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23164: __asm("PCON0 equ 0813h");
[; <" PCON0 equ 0813h ;# ">
"23226
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23226: __asm("CCDCON equ 0814h");
[; <" CCDCON equ 0814h ;# ">
"23259
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23259: __asm("NVMADRL equ 081Ah");
[; <" NVMADRL equ 081Ah ;# ">
"23321
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23321: __asm("NVMADRH equ 081Bh");
[; <" NVMADRH equ 081Bh ;# ">
"23377
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23377: __asm("NVMDATL equ 081Ch");
[; <" NVMDATL equ 081Ch ;# ">
"23439
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23439: __asm("NVMDATH equ 081Dh");
[; <" NVMDATH equ 081Dh ;# ">
"23489
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23489: __asm("NVMCON1 equ 081Eh");
[; <" NVMCON1 equ 081Eh ;# ">
"23545
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23545: __asm("NVMCON2 equ 081Fh");
[; <" NVMCON2 equ 081Fh ;# ">
"23552
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23552: __asm("CPUDOZE equ 088Ch");
[; <" CPUDOZE equ 088Ch ;# ">
"23609
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23609: __asm("OSCCON1 equ 088Dh");
[; <" OSCCON1 equ 088Dh ;# ">
"23679
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23679: __asm("OSCCON2 equ 088Eh");
[; <" OSCCON2 equ 088Eh ;# ">
"23749
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23749: __asm("OSCCON3 equ 088Fh");
[; <" OSCCON3 equ 088Fh ;# ">
"23789
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23789: __asm("OSCSTAT equ 0890h");
[; <" OSCSTAT equ 0890h ;# ">
"23846
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23846: __asm("OSCEN equ 0891h");
[; <" OSCEN equ 0891h ;# ">
"23897
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23897: __asm("OSCTUNE equ 0892h");
[; <" OSCTUNE equ 0892h ;# ">
"23955
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23955: __asm("OSCFRQ equ 0893h");
[; <" OSCFRQ equ 0893h ;# ">
"23995
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 23995: __asm("CLKRCON equ 0895h");
[; <" CLKRCON equ 0895h ;# ">
"24060
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24060: __asm("CLKRCLK equ 0896h");
[; <" CLKRCLK equ 0896h ;# ">
"24106
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24106: __asm("MDCON0 equ 0897h");
[; <" MDCON0 equ 0897h ;# ">
"24146
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24146: __asm("MDCON1 equ 0898h");
[; <" MDCON1 equ 0898h ;# ">
"24185
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24185: __asm("MDSRC equ 0899h");
[; <" MDSRC equ 0899h ;# ">
"24237
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24237: __asm("MDCARL equ 089Ah");
[; <" MDCARL equ 089Ah ;# ">
"24283
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24283: __asm("MDCARH equ 089Bh");
[; <" MDCARH equ 089Bh ;# ">
"24329
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24329: __asm("FVRCON equ 090Ch");
[; <" FVRCON equ 090Ch ;# ">
"24405
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24405: __asm("DAC1CON0 equ 090Eh");
[; <" DAC1CON0 equ 090Eh ;# ">
"24506
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24506: __asm("DAC1CON1 equ 090Fh");
[; <" DAC1CON1 equ 090Fh ;# ">
"24558
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24558: __asm("ZCD1CON equ 091Fh");
[; <" ZCD1CON equ 091Fh ;# ">
"24563
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24563: __asm("ZCDCON equ 091Fh");
[; <" ZCDCON equ 091Fh ;# ">
"24784
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24784: __asm("CMOUT equ 098Fh");
[; <" CMOUT equ 098Fh ;# ">
"24789
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24789: __asm("CMSTAT equ 098Fh");
[; <" CMSTAT equ 098Fh ;# ">
"24862
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24862: __asm("CM1CON0 equ 0990h");
[; <" CM1CON0 equ 0990h ;# ">
"24948
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24948: __asm("CM1CON1 equ 0991h");
[; <" CM1CON1 equ 0991h ;# ">
"24988
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 24988: __asm("CM1NSEL equ 0992h");
[; <" CM1NSEL equ 0992h ;# ">
"25056
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25056: __asm("CM1PSEL equ 0993h");
[; <" CM1PSEL equ 0993h ;# ">
"25124
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25124: __asm("CM2CON0 equ 0994h");
[; <" CM2CON0 equ 0994h ;# ">
"25210
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25210: __asm("CM2CON1 equ 0995h");
[; <" CM2CON1 equ 0995h ;# ">
"25250
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25250: __asm("CM2NSEL equ 0996h");
[; <" CM2NSEL equ 0996h ;# ">
"25318
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25318: __asm("CM2PSEL equ 0997h");
[; <" CM2PSEL equ 0997h ;# ">
"25386
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25386: __asm("CLCDATA equ 0E0Fh");
[; <" CLCDATA equ 0E0Fh ;# ">
"25424
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25424: __asm("CLC1CON equ 0E10h");
[; <" CLC1CON equ 0E10h ;# ">
"25542
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25542: __asm("CLC1POL equ 0E11h");
[; <" CLC1POL equ 0E11h ;# ">
"25620
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25620: __asm("CLC1SEL0 equ 0E12h");
[; <" CLC1SEL0 equ 0E12h ;# ">
"25748
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25748: __asm("CLC1SEL1 equ 0E13h");
[; <" CLC1SEL1 equ 0E13h ;# ">
"25876
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 25876: __asm("CLC1SEL2 equ 0E14h");
[; <" CLC1SEL2 equ 0E14h ;# ">
"26004
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26004: __asm("CLC1SEL3 equ 0E15h");
[; <" CLC1SEL3 equ 0E15h ;# ">
"26132
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26132: __asm("CLC1GLS0 equ 0E16h");
[; <" CLC1GLS0 equ 0E16h ;# ">
"26244
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26244: __asm("CLC1GLS1 equ 0E17h");
[; <" CLC1GLS1 equ 0E17h ;# ">
"26356
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26356: __asm("CLC1GLS2 equ 0E18h");
[; <" CLC1GLS2 equ 0E18h ;# ">
"26468
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26468: __asm("CLC1GLS3 equ 0E19h");
[; <" CLC1GLS3 equ 0E19h ;# ">
"26580
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26580: __asm("CLC2CON equ 0E1Ah");
[; <" CLC2CON equ 0E1Ah ;# ">
"26698
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26698: __asm("CLC2POL equ 0E1Bh");
[; <" CLC2POL equ 0E1Bh ;# ">
"26776
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26776: __asm("CLC2SEL0 equ 0E1Ch");
[; <" CLC2SEL0 equ 0E1Ch ;# ">
"26904
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 26904: __asm("CLC2SEL1 equ 0E1Dh");
[; <" CLC2SEL1 equ 0E1Dh ;# ">
"27032
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27032: __asm("CLC2SEL2 equ 0E1Eh");
[; <" CLC2SEL2 equ 0E1Eh ;# ">
"27160
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27160: __asm("CLC2SEL3 equ 0E1Fh");
[; <" CLC2SEL3 equ 0E1Fh ;# ">
"27288
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27288: __asm("CLC2GLS0 equ 0E20h");
[; <" CLC2GLS0 equ 0E20h ;# ">
"27400
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27400: __asm("CLC2GLS1 equ 0E21h");
[; <" CLC2GLS1 equ 0E21h ;# ">
"27512
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27512: __asm("CLC2GLS2 equ 0E22h");
[; <" CLC2GLS2 equ 0E22h ;# ">
"27624
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27624: __asm("CLC2GLS3 equ 0E23h");
[; <" CLC2GLS3 equ 0E23h ;# ">
"27736
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27736: __asm("CLC3CON equ 0E24h");
[; <" CLC3CON equ 0E24h ;# ">
"27854
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27854: __asm("CLC3POL equ 0E25h");
[; <" CLC3POL equ 0E25h ;# ">
"27932
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 27932: __asm("CLC3SEL0 equ 0E26h");
[; <" CLC3SEL0 equ 0E26h ;# ">
"28060
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28060: __asm("CLC3SEL1 equ 0E27h");
[; <" CLC3SEL1 equ 0E27h ;# ">
"28188
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28188: __asm("CLC3SEL2 equ 0E28h");
[; <" CLC3SEL2 equ 0E28h ;# ">
"28316
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28316: __asm("CLC3SEL3 equ 0E29h");
[; <" CLC3SEL3 equ 0E29h ;# ">
"28444
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28444: __asm("CLC3GLS0 equ 0E2Ah");
[; <" CLC3GLS0 equ 0E2Ah ;# ">
"28556
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28556: __asm("CLC3GLS1 equ 0E2Bh");
[; <" CLC3GLS1 equ 0E2Bh ;# ">
"28668
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28668: __asm("CLC3GLS2 equ 0E2Ch");
[; <" CLC3GLS2 equ 0E2Ch ;# ">
"28780
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28780: __asm("CLC3GLS3 equ 0E2Dh");
[; <" CLC3GLS3 equ 0E2Dh ;# ">
"28892
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 28892: __asm("CLC4CON equ 0E2Eh");
[; <" CLC4CON equ 0E2Eh ;# ">
"29010
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29010: __asm("CLC4POL equ 0E2Fh");
[; <" CLC4POL equ 0E2Fh ;# ">
"29088
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29088: __asm("CLC4SEL0 equ 0E30h");
[; <" CLC4SEL0 equ 0E30h ;# ">
"29216
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29216: __asm("CLC4SEL1 equ 0E31h");
[; <" CLC4SEL1 equ 0E31h ;# ">
"29344
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29344: __asm("CLC4SEL2 equ 0E32h");
[; <" CLC4SEL2 equ 0E32h ;# ">
"29472
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29472: __asm("CLC4SEL3 equ 0E33h");
[; <" CLC4SEL3 equ 0E33h ;# ">
"29600
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29600: __asm("CLC4GLS0 equ 0E34h");
[; <" CLC4GLS0 equ 0E34h ;# ">
"29712
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29712: __asm("CLC4GLS1 equ 0E35h");
[; <" CLC4GLS1 equ 0E35h ;# ">
"29824
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29824: __asm("CLC4GLS2 equ 0E36h");
[; <" CLC4GLS2 equ 0E36h ;# ">
"29936
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 29936: __asm("CLC4GLS3 equ 0E37h");
[; <" CLC4GLS3 equ 0E37h ;# ">
"30048
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30048: __asm("PPSLOCK equ 0E8Fh");
[; <" PPSLOCK equ 0E8Fh ;# ">
"30068
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30068: __asm("INTPPS equ 0E90h");
[; <" INTPPS equ 0E90h ;# ">
"30114
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30114: __asm("T0CKIPPS equ 0E91h");
[; <" T0CKIPPS equ 0E91h ;# ">
"30160
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30160: __asm("T1CKIPPS equ 0E92h");
[; <" T1CKIPPS equ 0E92h ;# ">
"30212
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30212: __asm("T1GPPS equ 0E93h");
[; <" T1GPPS equ 0E93h ;# ">
"30264
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30264: __asm("T3CKIPPS equ 0E94h");
[; <" T3CKIPPS equ 0E94h ;# ">
"30316
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30316: __asm("T3GPPS equ 0E95h");
[; <" T3GPPS equ 0E95h ;# ">
"30368
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30368: __asm("T5CKIPPS equ 0E96h");
[; <" T5CKIPPS equ 0E96h ;# ">
"30420
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30420: __asm("T5GPPS equ 0E97h");
[; <" T5GPPS equ 0E97h ;# ">
"30472
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30472: __asm("T2AINPPS equ 0E9Ch");
[; <" T2AINPPS equ 0E9Ch ;# ">
"30524
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30524: __asm("T4AINPPS equ 0E9Dh");
[; <" T4AINPPS equ 0E9Dh ;# ">
"30576
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30576: __asm("T6AINPPS equ 0E9Eh");
[; <" T6AINPPS equ 0E9Eh ;# ">
"30628
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30628: __asm("CCP1PPS equ 0EA1h");
[; <" CCP1PPS equ 0EA1h ;# ">
"30680
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30680: __asm("CCP2PPS equ 0EA2h");
[; <" CCP2PPS equ 0EA2h ;# ">
"30732
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30732: __asm("CCP3PPS equ 0EA3h");
[; <" CCP3PPS equ 0EA3h ;# ">
"30784
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30784: __asm("CCP4PPS equ 0EA4h");
[; <" CCP4PPS equ 0EA4h ;# ">
"30836
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30836: __asm("CCP5PPS equ 0EA5h");
[; <" CCP5PPS equ 0EA5h ;# ">
"30894
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30894: __asm("SMT1WINPPS equ 0EA9h");
[; <" SMT1WINPPS equ 0EA9h ;# ">
"30946
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30946: __asm("SMT1SIGPPS equ 0EAAh");
[; <" SMT1SIGPPS equ 0EAAh ;# ">
"30998
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 30998: __asm("SMT2WINPPS equ 0EABh");
[; <" SMT2WINPPS equ 0EABh ;# ">
"31050
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31050: __asm("SMT2SIGPPS equ 0EACh");
[; <" SMT2SIGPPS equ 0EACh ;# ">
"31102
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31102: __asm("CWG1PPS equ 0EB1h");
[; <" CWG1PPS equ 0EB1h ;# ">
"31154
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31154: __asm("CWG2PPS equ 0EB2h");
[; <" CWG2PPS equ 0EB2h ;# ">
"31206
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31206: __asm("CWG3PPS equ 0EB3h");
[; <" CWG3PPS equ 0EB3h ;# ">
"31258
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31258: __asm("MDCARLPPS equ 0EB8h");
[; <" MDCARLPPS equ 0EB8h ;# ">
"31310
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31310: __asm("MDCARHPPS equ 0EB9h");
[; <" MDCARHPPS equ 0EB9h ;# ">
"31362
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31362: __asm("MDSRCPPS equ 0EBAh");
[; <" MDSRCPPS equ 0EBAh ;# ">
"31414
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31414: __asm("CLCIN0PPS equ 0EBBh");
[; <" CLCIN0PPS equ 0EBBh ;# ">
"31466
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31466: __asm("CLCIN1PPS equ 0EBCh");
[; <" CLCIN1PPS equ 0EBCh ;# ">
"31518
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31518: __asm("CLCIN2PPS equ 0EBDh");
[; <" CLCIN2PPS equ 0EBDh ;# ">
"31570
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31570: __asm("CLCIN3PPS equ 0EBEh");
[; <" CLCIN3PPS equ 0EBEh ;# ">
"31622
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31622: __asm("ADCACTPPS equ 0EC3h");
[; <" ADCACTPPS equ 0EC3h ;# ">
"31674
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31674: __asm("SSP1CLKPPS equ 0EC5h");
[; <" SSP1CLKPPS equ 0EC5h ;# ">
"31726
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31726: __asm("SSP1DATPPS equ 0EC6h");
[; <" SSP1DATPPS equ 0EC6h ;# ">
"31778
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31778: __asm("SSP1SSPPS equ 0EC7h");
[; <" SSP1SSPPS equ 0EC7h ;# ">
"31830
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31830: __asm("SSP2CLKPPS equ 0EC8h");
[; <" SSP2CLKPPS equ 0EC8h ;# ">
"31882
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31882: __asm("SSP2DATPPS equ 0EC9h");
[; <" SSP2DATPPS equ 0EC9h ;# ">
"31934
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31934: __asm("SSP2SSPPS equ 0ECAh");
[; <" SSP2SSPPS equ 0ECAh ;# ">
"31986
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 31986: __asm("RXPPS equ 0ECBh");
[; <" RXPPS equ 0ECBh ;# ">
"32038
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32038: __asm("TXPPS equ 0ECCh");
[; <" TXPPS equ 0ECCh ;# ">
"32090
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32090: __asm("RA0PPS equ 0F10h");
[; <" RA0PPS equ 0F10h ;# ">
"32140
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32140: __asm("RA1PPS equ 0F11h");
[; <" RA1PPS equ 0F11h ;# ">
"32190
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32190: __asm("RA2PPS equ 0F12h");
[; <" RA2PPS equ 0F12h ;# ">
"32240
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32240: __asm("RA3PPS equ 0F13h");
[; <" RA3PPS equ 0F13h ;# ">
"32290
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32290: __asm("RA4PPS equ 0F14h");
[; <" RA4PPS equ 0F14h ;# ">
"32340
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32340: __asm("RA5PPS equ 0F15h");
[; <" RA5PPS equ 0F15h ;# ">
"32390
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32390: __asm("RA6PPS equ 0F16h");
[; <" RA6PPS equ 0F16h ;# ">
"32440
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32440: __asm("RA7PPS equ 0F17h");
[; <" RA7PPS equ 0F17h ;# ">
"32490
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32490: __asm("RB0PPS equ 0F18h");
[; <" RB0PPS equ 0F18h ;# ">
"32540
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32540: __asm("RB1PPS equ 0F19h");
[; <" RB1PPS equ 0F19h ;# ">
"32590
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32590: __asm("RB2PPS equ 0F1Ah");
[; <" RB2PPS equ 0F1Ah ;# ">
"32640
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32640: __asm("RB3PPS equ 0F1Bh");
[; <" RB3PPS equ 0F1Bh ;# ">
"32690
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32690: __asm("RB4PPS equ 0F1Ch");
[; <" RB4PPS equ 0F1Ch ;# ">
"32740
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32740: __asm("RB5PPS equ 0F1Dh");
[; <" RB5PPS equ 0F1Dh ;# ">
"32790
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32790: __asm("RB6PPS equ 0F1Eh");
[; <" RB6PPS equ 0F1Eh ;# ">
"32840
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32840: __asm("RB7PPS equ 0F1Fh");
[; <" RB7PPS equ 0F1Fh ;# ">
"32890
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32890: __asm("RC0PPS equ 0F20h");
[; <" RC0PPS equ 0F20h ;# ">
"32940
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32940: __asm("RC1PPS equ 0F21h");
[; <" RC1PPS equ 0F21h ;# ">
"32990
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 32990: __asm("RC2PPS equ 0F22h");
[; <" RC2PPS equ 0F22h ;# ">
"33040
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33040: __asm("RC3PPS equ 0F23h");
[; <" RC3PPS equ 0F23h ;# ">
"33090
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33090: __asm("RC4PPS equ 0F24h");
[; <" RC4PPS equ 0F24h ;# ">
"33140
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33140: __asm("RC5PPS equ 0F25h");
[; <" RC5PPS equ 0F25h ;# ">
"33190
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33190: __asm("RC6PPS equ 0F26h");
[; <" RC6PPS equ 0F26h ;# ">
"33240
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33240: __asm("RC7PPS equ 0F27h");
[; <" RC7PPS equ 0F27h ;# ">
"33290
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33290: __asm("RD0PPS equ 0F28h");
[; <" RD0PPS equ 0F28h ;# ">
"33340
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33340: __asm("RD1PPS equ 0F29h");
[; <" RD1PPS equ 0F29h ;# ">
"33390
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33390: __asm("RD2PPS equ 0F2Ah");
[; <" RD2PPS equ 0F2Ah ;# ">
"33440
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33440: __asm("RD3PPS equ 0F2Bh");
[; <" RD3PPS equ 0F2Bh ;# ">
"33490
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33490: __asm("RD4PPS equ 0F2Ch");
[; <" RD4PPS equ 0F2Ch ;# ">
"33540
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33540: __asm("RD5PPS equ 0F2Dh");
[; <" RD5PPS equ 0F2Dh ;# ">
"33590
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33590: __asm("RD6PPS equ 0F2Eh");
[; <" RD6PPS equ 0F2Eh ;# ">
"33640
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33640: __asm("RD7PPS equ 0F2Fh");
[; <" RD7PPS equ 0F2Fh ;# ">
"33690
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33690: __asm("RE0PPS equ 0F30h");
[; <" RE0PPS equ 0F30h ;# ">
"33740
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33740: __asm("RE1PPS equ 0F31h");
[; <" RE1PPS equ 0F31h ;# ">
"33790
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33790: __asm("RE2PPS equ 0F32h");
[; <" RE2PPS equ 0F32h ;# ">
"33840
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33840: __asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
"33902
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33902: __asm("WPUA equ 0F39h");
[; <" WPUA equ 0F39h ;# ">
"33964
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 33964: __asm("ODCONA equ 0F3Ah");
[; <" ODCONA equ 0F3Ah ;# ">
"34026
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34026: __asm("SLRCONA equ 0F3Bh");
[; <" SLRCONA equ 0F3Bh ;# ">
"34088
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34088: __asm("INLVLA equ 0F3Ch");
[; <" INLVLA equ 0F3Ch ;# ">
"34150
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34150: __asm("IOCAP equ 0F3Dh");
[; <" IOCAP equ 0F3Dh ;# ">
"34212
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34212: __asm("IOCAN equ 0F3Eh");
[; <" IOCAN equ 0F3Eh ;# ">
"34274
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34274: __asm("IOCAF equ 0F3Fh");
[; <" IOCAF equ 0F3Fh ;# ">
"34336
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34336: __asm("CCDNA equ 0F40h");
[; <" CCDNA equ 0F40h ;# ">
"34398
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34398: __asm("CCDPA equ 0F41h");
[; <" CCDPA equ 0F41h ;# ">
"34460
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34460: __asm("ANSELB equ 0F43h");
[; <" ANSELB equ 0F43h ;# ">
"34522
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34522: __asm("WPUB equ 0F44h");
[; <" WPUB equ 0F44h ;# ">
"34584
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34584: __asm("ODCONB equ 0F45h");
[; <" ODCONB equ 0F45h ;# ">
"34646
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34646: __asm("SLRCONB equ 0F46h");
[; <" SLRCONB equ 0F46h ;# ">
"34708
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34708: __asm("INLVLB equ 0F47h");
[; <" INLVLB equ 0F47h ;# ">
"34770
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34770: __asm("IOCBP equ 0F48h");
[; <" IOCBP equ 0F48h ;# ">
"34832
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34832: __asm("IOCBN equ 0F49h");
[; <" IOCBN equ 0F49h ;# ">
"34894
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34894: __asm("IOCBF equ 0F4Ah");
[; <" IOCBF equ 0F4Ah ;# ">
"34956
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 34956: __asm("CCDNB equ 0F4Bh");
[; <" CCDNB equ 0F4Bh ;# ">
"35018
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35018: __asm("CCDPB equ 0F4Ch");
[; <" CCDPB equ 0F4Ch ;# ">
"35080
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35080: __asm("ANSELC equ 0F4Eh");
[; <" ANSELC equ 0F4Eh ;# ">
"35142
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35142: __asm("WPUC equ 0F4Fh");
[; <" WPUC equ 0F4Fh ;# ">
"35204
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35204: __asm("ODCONC equ 0F50h");
[; <" ODCONC equ 0F50h ;# ">
"35266
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35266: __asm("SLRCONC equ 0F51h");
[; <" SLRCONC equ 0F51h ;# ">
"35328
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35328: __asm("INLVLC equ 0F52h");
[; <" INLVLC equ 0F52h ;# ">
"35390
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35390: __asm("IOCCP equ 0F53h");
[; <" IOCCP equ 0F53h ;# ">
"35452
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35452: __asm("IOCCN equ 0F54h");
[; <" IOCCN equ 0F54h ;# ">
"35514
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35514: __asm("IOCCF equ 0F55h");
[; <" IOCCF equ 0F55h ;# ">
"35576
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35576: __asm("CCDNC equ 0F56h");
[; <" CCDNC equ 0F56h ;# ">
"35638
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35638: __asm("CCDPC equ 0F57h");
[; <" CCDPC equ 0F57h ;# ">
"35700
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35700: __asm("ANSELD equ 0F59h");
[; <" ANSELD equ 0F59h ;# ">
"35762
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35762: __asm("WPUD equ 0F5Ah");
[; <" WPUD equ 0F5Ah ;# ">
"35824
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35824: __asm("ODCOND equ 0F5Bh");
[; <" ODCOND equ 0F5Bh ;# ">
"35886
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35886: __asm("SLRCOND equ 0F5Ch");
[; <" SLRCOND equ 0F5Ch ;# ">
"35948
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 35948: __asm("INLVLD equ 0F5Dh");
[; <" INLVLD equ 0F5Dh ;# ">
"36010
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36010: __asm("CCDND equ 0F61h");
[; <" CCDND equ 0F61h ;# ">
"36072
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36072: __asm("CCDPD equ 0F62h");
[; <" CCDPD equ 0F62h ;# ">
"36134
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36134: __asm("ANSELE equ 0F64h");
[; <" ANSELE equ 0F64h ;# ">
"36166
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36166: __asm("WPUE equ 0F65h");
[; <" WPUE equ 0F65h ;# ">
"36204
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36204: __asm("ODCONE equ 0F66h");
[; <" ODCONE equ 0F66h ;# ">
"36236
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36236: __asm("SLRCONE equ 0F67h");
[; <" SLRCONE equ 0F67h ;# ">
"36268
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36268: __asm("INLVLE equ 0F68h");
[; <" INLVLE equ 0F68h ;# ">
"36306
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36306: __asm("IOCEP equ 0F69h");
[; <" IOCEP equ 0F69h ;# ">
"36327
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36327: __asm("IOCEN equ 0F6Ah");
[; <" IOCEN equ 0F6Ah ;# ">
"36348
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36348: __asm("IOCEF equ 0F6Bh");
[; <" IOCEF equ 0F6Bh ;# ">
"36369
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36369: __asm("CCDNE equ 0F6Ch");
[; <" CCDNE equ 0F6Ch ;# ">
"36401
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36401: __asm("CCDPE equ 0F6Dh");
[; <" CCDPE equ 0F6Dh ;# ">
"36433
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36433: __asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
"36465
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36465: __asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
"36485
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36485: __asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
"36505
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36505: __asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
"36525
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36525: __asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
"36545
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36545: __asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
"36565
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36565: __asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
"36585
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36585: __asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
"36605
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36605: __asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
"36625
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36625: __asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
"36645
[; ;/opt/microchip/xc8/v2.10/pic/include/pic16f18875.h: 36645: __asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
"12 settings.c
[; ;settings.c: 12: void setStatus(unsigned char s,unsigned char v,int v2){
[v _setStatus `(v ~T0 @X0 1 ef3`uc`uc`i ]
{
[e :U _setStatus ]
[v _s `uc ~T0 @X0 1 r1 ]
[v _v `uc ~T0 @X0 1 r2 ]
[v _v2 `i ~T0 @X0 1 r3 ]
[f ]
"13
[; ;settings.c: 13:     unsigned char dir = s&0b111;
[v _dir `uc ~T0 @X0 1 a ]
[e = _dir -> & -> _s `i -> 7 `i `uc ]
"14
[; ;settings.c: 14:     unsigned char motor = (s&0b111000)>>3;
[v _motor `uc ~T0 @X0 1 a ]
[e = _motor -> >> & -> _s `i -> 56 `i -> 3 `i `uc ]
"15
[; ;settings.c: 15:     if(v2 >= 0){
[e $ ! >= _v2 -> 0 `i 1629  ]
{
"17
[; ;settings.c: 17:         setDrive2(dir,v,v2);
[e ( _setDrive2 (3 , , _dir _v -> _v2 `uc ]
"18
[; ;settings.c: 18:         return;
[e $UE 1628  ]
"19
[; ;settings.c: 19:     }
}
[e :U 1629 ]
"20
[; ;settings.c: 20:     if(s & 0b01000000){
[e $ ! != & -> _s `i -> 64 `i -> 0 `i 1630  ]
{
"22
[; ;settings.c: 22:         if(!(s & 0b00100000))
[e $ ! ! != & -> _s `i -> 32 `i -> 0 `i 1631  ]
"23
[; ;settings.c: 23:             setRoutine(s);
[e ( _setRoutine (1 _s ]
[e $U 1632  ]
"24
[; ;settings.c: 24:         else
[e :U 1631 ]
"25
[; ;settings.c: 25:             revRoutine(s);
[e ( _revRoutine (1 _s ]
[e :U 1632 ]
"26
[; ;settings.c: 26:     }
}
[e $U 1633  ]
"27
[; ;settings.c: 27:     else{
[e :U 1630 ]
{
"28
[; ;settings.c: 28:         if(s & 0b111000){
[e $ ! != & -> _s `i -> 56 `i -> 0 `i 1634  ]
{
"30
[; ;settings.c: 30:             LATEbits.LATE2 = 0;
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"31
[; ;settings.c: 31:             if(motor==1)props.revolver.stat |= 0x10;
[e $ ! == -> _motor `i -> 1 `i 1635  ]
[e =| . . _props 1 0 -> -> 16 `i `uc ]
[e $U 1636  ]
"32
[; ;settings.c: 32:             else if(motor==2)props.claw1.height |= 0x8;
[e :U 1635 ]
[e $ ! == -> _motor `i -> 2 `i 1637  ]
[e =| . . _props 0 2 -> -> 8 `i `uc ]
[e $U 1638  ]
"33
[; ;settings.c: 33:             else if(motor==3)props.claw1.orientation |= 0x8;
[e :U 1637 ]
[e $ ! == -> _motor `i -> 3 `i 1639  ]
[e =| . . _props 0 1 -> -> 8 `i `uc ]
[e $U 1640  ]
"34
[; ;settings.c: 34:             else if(motor==4)props.claw1.clamped |= 0x8;
[e :U 1639 ]
[e $ ! == -> _motor `i -> 4 `i 1641  ]
[e =| . . _props 0 0 -> -> 8 `i `uc ]
[e :U 1641 ]
[e :U 1640 ]
[e :U 1638 ]
[e :U 1636 ]
"35
[; ;settings.c: 35:             setMotors(motor,dir,v);
[e ( _setMotors (3 , , _motor _dir _v ]
"36
[; ;settings.c: 36:         }
}
[e $U 1642  ]
"37
[; ;settings.c: 37:         else{
[e :U 1634 ]
{
"38
[; ;settings.c: 38:             setDrive(dir,v);
[e ( _setDrive (2 , _dir _v ]
"39
[; ;settings.c: 39:         }
}
[e :U 1642 ]
"40
[; ;settings.c: 40:     }
}
[e :U 1633 ]
"41
[; ;settings.c: 41: }
[e :UE 1628 ]
}
"43
[; ;settings.c: 43: void setPWM(unsigned char module,unsigned char pwm){
[v _setPWM `(v ~T0 @X0 1 ef2`uc`uc ]
{
[e :U _setPWM ]
[v _module `uc ~T0 @X0 1 r1 ]
[v _pwm `uc ~T0 @X0 1 r2 ]
[f ]
"44
[; ;settings.c: 44:     pwm = pwm<=250 ? pwm : 250;
[e = _pwm -> ? <= -> _pwm `i -> 250 `i : -> _pwm `i -> 250 `i `uc ]
"45
[; ;settings.c: 45:     switch(module){
[e $U 1645  ]
{
"46
[; ;settings.c: 46:         case 1:
[e :U 1646 ]
"47
[; ;settings.c: 47:             CCPR1H = pwm;
[e = _CCPR1H _pwm ]
"48
[; ;settings.c: 48:             break;
[e $U 1644  ]
"49
[; ;settings.c: 49:         case 2:
[e :U 1647 ]
"50
[; ;settings.c: 50:             CCPR2H = pwm;
[e = _CCPR2H _pwm ]
"51
[; ;settings.c: 51:             break;
[e $U 1644  ]
"52
[; ;settings.c: 52:         case 3:
[e :U 1648 ]
"53
[; ;settings.c: 53:             CCPR3H = pwm;
[e = _CCPR3H _pwm ]
"54
[; ;settings.c: 54:             break;
[e $U 1644  ]
"55
[; ;settings.c: 55:         case 4:
[e :U 1649 ]
"56
[; ;settings.c: 56:             CCPR4H = pwm;
[e = _CCPR4H _pwm ]
"57
[; ;settings.c: 57:             break;
[e $U 1644  ]
"58
[; ;settings.c: 58:         case 5:
[e :U 1650 ]
"59
[; ;settings.c: 59:             CCPR5H = pwm;
[e = _CCPR5H _pwm ]
"60
[; ;settings.c: 60:             break;
[e $U 1644  ]
"61
[; ;settings.c: 61:         case 6:
[e :U 1651 ]
"62
[; ;settings.c: 62:             PWM6DCH = pwm;
[e = _PWM6DCH _pwm ]
"63
[; ;settings.c: 63:             break;
[e $U 1644  ]
"64
[; ;settings.c: 64:         case 7:
[e :U 1652 ]
"65
[; ;settings.c: 65:             PWM7DCH = pwm;
[e = _PWM7DCH _pwm ]
"66
[; ;settings.c: 66:             break;
[e $U 1644  ]
"67
[; ;settings.c: 67:     }
}
[e $U 1644  ]
[e :U 1645 ]
[e [\ -> _module `i , $ -> 1 `i 1646
 , $ -> 2 `i 1647
 , $ -> 3 `i 1648
 , $ -> 4 `i 1649
 , $ -> 5 `i 1650
 , $ -> 6 `i 1651
 , $ -> 7 `i 1652
 1644 ]
[e :U 1644 ]
"68
[; ;settings.c: 68: }
[e :UE 1643 ]
}
"70
[; ;settings.c: 70: void setRoutine(unsigned char s){
[v _setRoutine `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _setRoutine ]
[v _s `uc ~T0 @X0 1 r1 ]
[f ]
"71
[; ;settings.c: 71:     if(s&0b1111)
[e $ ! != & -> _s `i -> 15 `i -> 0 `i 1654  ]
"72
[; ;settings.c: 72:         props.claw1.time1 = props.time;
[e = . . _props 0 4 -> . _props 2 `l ]
[e :U 1654 ]
"75
[; ;settings.c: 75:     props.claw1.clamped &= 0b11110111;
[e =& . . _props 0 0 -> -> 247 `i `uc ]
"76
[; ;settings.c: 76:     props.claw1.orientation &= 0b11110111;
[e =& . . _props 0 1 -> -> 247 `i `uc ]
"77
[; ;settings.c: 77:     props.claw1.height &= 0b11110111;
[e =& . . _props 0 2 -> -> 247 `i `uc ]
"78
[; ;settings.c: 78:     switch(s&0b1111){
[e $U 1656  ]
{
"79
[; ;settings.c: 79:         case 0b0000:
[e :U 1657 ]
"80
[; ;settings.c: 80:             props.claw1.routine = 0;
[e = . . _props 0 3 -> -> 0 `i `uc ]
"81
[; ;settings.c: 81:             break;
[e $U 1655  ]
"82
[; ;settings.c: 82:         case 0b0001:
[e :U 1658 ]
"83
[; ;settings.c: 83:             setMotors(2,1,64);
[e ( _setMotors (3 , , -> -> 2 `i `uc -> -> 1 `i `uc -> -> 64 `i `uc ]
"84
[; ;settings.c: 84:             props.claw1.routine = 0x11;
[e = . . _props 0 3 -> -> 17 `i `uc ]
"85
[; ;settings.c: 85:             break;
[e $U 1655  ]
"86
[; ;settings.c: 86:         case 0b0010:
[e :U 1659 ]
"87
[; ;settings.c: 87:             setMotors(2,1,64);
[e ( _setMotors (3 , , -> -> 2 `i `uc -> -> 1 `i `uc -> -> 64 `i `uc ]
"88
[; ;settings.c: 88:             props.claw1.routine = 0x24;
[e = . . _props 0 3 -> -> 36 `i `uc ]
"89
[; ;settings.c: 89:             break;
[e $U 1655  ]
"90
[; ;settings.c: 90:         case 0b0011:
[e :U 1660 ]
"91
[; ;settings.c: 91:             setMotors(4,1,64);
[e ( _setMotors (3 , , -> -> 4 `i `uc -> -> 1 `i `uc -> -> 64 `i `uc ]
"92
[; ;settings.c: 92:             props.claw1.routine = 0x31;
[e = . . _props 0 3 -> -> 49 `i `uc ]
"93
[; ;settings.c: 93:             break;
[e $U 1655  ]
"94
[; ;settings.c: 94:         case 0b0100:
[e :U 1661 ]
"95
[; ;settings.c: 95:             setMotors(4,0,64);
[e ( _setMotors (3 , , -> -> 4 `i `uc -> -> 0 `i `uc -> -> 64 `i `uc ]
"96
[; ;settings.c: 96:             props.claw1.routine = 0x41;
[e = . . _props 0 3 -> -> 65 `i `uc ]
"97
[; ;settings.c: 97:             break;
[e $U 1655  ]
"98
[; ;settings.c: 98:         case 0b0101:
[e :U 1662 ]
"99
[; ;settings.c: 99:             setMotors(2,0,64);
[e ( _setMotors (3 , , -> -> 2 `i `uc -> -> 0 `i `uc -> -> 64 `i `uc ]
"100
[; ;settings.c: 100:             setMotors(3,0,64);
[e ( _setMotors (3 , , -> -> 3 `i `uc -> -> 0 `i `uc -> -> 64 `i `uc ]
"101
[; ;settings.c: 101:             props.claw1.routine = 0x52;
[e = . . _props 0 3 -> -> 82 `i `uc ]
"102
[; ;settings.c: 102:             break;
[e $U 1655  ]
"103
[; ;settings.c: 103:         case 0b0110:
[e :U 1663 ]
"104
[; ;settings.c: 104:             props.claw1.routine = 0x64;
[e = . . _props 0 3 -> -> 100 `i `uc ]
"105
[; ;settings.c: 105:             break;
[e $U 1655  ]
"106
[; ;settings.c: 106:         case 0b1111:
[e :U 1664 ]
"107
[; ;settings.c: 107:             for(char i=0;i<5;++i)
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 1665  ]
[e $U 1666  ]
[e :U 1665 ]
"108
[; ;settings.c: 108:                 setMotors(i,0,0);
[e ( _setMotors (3 , , -> _i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[e =+ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 1665  ]
[e :U 1666 ]
}
"109
[; ;settings.c: 109:             break;
[e $U 1655  ]
"110
[; ;settings.c: 110:     }
}
[e $U 1655  ]
[e :U 1656 ]
[e [\ & -> _s `i -> 15 `i , $ -> 0 `i 1657
 , $ -> 1 `i 1658
 , $ -> 2 `i 1659
 , $ -> 3 `i 1660
 , $ -> 4 `i 1661
 , $ -> 5 `i 1662
 , $ -> 6 `i 1663
 , $ -> 15 `i 1664
 1655 ]
[e :U 1655 ]
"111
[; ;settings.c: 111: }
[e :UE 1653 ]
}
"113
[; ;settings.c: 113: void revRoutine(unsigned char s){
[v _revRoutine `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _revRoutine ]
[v _s `uc ~T0 @X0 1 r1 ]
[f ]
"114
[; ;settings.c: 114:     props.revolver.stat = (s<<2)&0b11000000+s&0b1111;
[e = . . _props 1 0 -> & & << -> _s `i -> 2 `i + -> 192 `i -> _s `i -> 15 `i `uc ]
"115
[; ;settings.c: 115:     if(s&0x10)
[e $ ! != & -> _s `i -> 16 `i -> 0 `i 1669  ]
"116
[; ;settings.c: 116:         setMotors(1,1,255);
[e ( _setMotors (3 , , -> -> 1 `i `uc -> -> 1 `i `uc -> -> 255 `i `uc ]
[e $U 1670  ]
"117
[; ;settings.c: 117:     else
[e :U 1669 ]
"118
[; ;settings.c: 118:         setMotors(1,0,255);
[e ( _setMotors (3 , , -> -> 1 `i `uc -> -> 0 `i `uc -> -> 255 `i `uc ]
[e :U 1670 ]
"119
[; ;settings.c: 119: }
[e :UE 1668 ]
}
"121
[; ;settings.c: 121: void setMotors(unsigned char motor,unsigned char dir,unsigned char v){
[v _setMotors `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[e :U _setMotors ]
[v _motor `uc ~T0 @X0 1 r1 ]
[v _dir `uc ~T0 @X0 1 r2 ]
[v _v `uc ~T0 @X0 1 r3 ]
[f ]
"122
[; ;settings.c: 122:     dir = dir==1;
[e = _dir -> -> == -> _dir `i -> 1 `i `i `uc ]
"123
[; ;settings.c: 123:     if((motorDirArr[motor] != dir) || (motorPWMArr[motor] != v)){
[e $ ! || != -> *U + &U _motorDirArr * -> _motor `ux -> -> # *U &U _motorDirArr `ui `ux `i -> _dir `i != -> *U + &U _motorPWMArr * -> _motor `ux -> -> # *U &U _motorPWMArr `ui `ux `i -> _v `i 1672  ]
{
"124
[; ;settings.c: 124:         motorDirArr[motor] = dir;
[e = *U + &U _motorDirArr * -> _motor `ux -> -> # *U &U _motorDirArr `ui `ux _dir ]
"125
[; ;settings.c: 125:         motorPWMArr[motor] = v;
[e = *U + &U _motorPWMArr * -> _motor `ux -> -> # *U &U _motorPWMArr `ui `ux _v ]
"126
[; ;settings.c: 126:         switch(motor){
[e $U 1674  ]
{
"127
[; ;settings.c: 127:             case 1:
[e :U 1675 ]
"128
[; ;settings.c: 128:                 TRISC |= 0b01010101;
[e =| _TRISC -> -> 85 `i `Vuc ]
"129
[; ;settings.c: 129:                 RC6PPS = 9*(!dir);
[e = _RC6PPS -> * -> 9 `i -> ! != -> _dir `i -> 0 `i `i `uc ]
"130
[; ;settings.c: 130:                 RC2PPS = 0;
[e = _RC2PPS -> -> 0 `i `uc ]
"131
[; ;settings.c: 131:                 RC4PPS = 9*dir;
[e = _RC4PPS -> * -> 9 `i -> _dir `i `uc ]
"132
[; ;settings.c: 132:                 RC0PPS = 0;
[e = _RC0PPS -> -> 0 `i `uc ]
"133
[; ;settings.c: 133:                 LATCbits.LATC6 = !dir;
[e = . . _LATCbits 0 6 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"134
[; ;settings.c: 134:                 LATCbits.LATC2 = dir;
[e = . . _LATCbits 0 2 _dir ]
"135
[; ;settings.c: 135:                 LATCbits.LATC4 = dir;
[e = . . _LATCbits 0 4 _dir ]
"136
[; ;settings.c: 136:                 LATCbits.LATC0 = !dir;
[e = . . _LATCbits 0 0 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"137
[; ;settings.c: 137:                 setPWM(1,v);
[e ( _setPWM (2 , -> -> 1 `i `uc _v ]
"138
[; ;settings.c: 138:                 TRISC &= 0b10101010;
[e =& _TRISC -> -> 170 `i `Vuc ]
"139
[; ;settings.c: 139:                 break;
[e $U 1673  ]
"140
[; ;settings.c: 140:             case 0b10:
[e :U 1676 ]
"141
[; ;settings.c: 141:                 TRISC |= 0b10101010;
[e =| _TRISC -> -> 170 `i `Vuc ]
"142
[; ;settings.c: 142:                 RC7PPS = 10*(!dir);
[e = _RC7PPS -> * -> 10 `i -> ! != -> _dir `i -> 0 `i `i `uc ]
"143
[; ;settings.c: 143:                 RC3PPS = 0;
[e = _RC3PPS -> -> 0 `i `uc ]
"144
[; ;settings.c: 144:                 RC5PPS = 10*dir;
[e = _RC5PPS -> * -> 10 `i -> _dir `i `uc ]
"145
[; ;settings.c: 145:                 RC1PPS = 0;
[e = _RC1PPS -> -> 0 `i `uc ]
"146
[; ;settings.c: 146:                 LATCbits.LATC7 = !dir;
[e = . . _LATCbits 0 7 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"147
[; ;settings.c: 147:                 LATCbits.LATC3 = dir;
[e = . . _LATCbits 0 3 _dir ]
"148
[; ;settings.c: 148:                 LATCbits.LATC5 = dir;
[e = . . _LATCbits 0 5 _dir ]
"149
[; ;settings.c: 149:                 LATCbits.LATC1 = !dir;
[e = . . _LATCbits 0 1 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"150
[; ;settings.c: 150:                 setPWM(2,v);
[e ( _setPWM (2 , -> -> 2 `i `uc _v ]
"151
[; ;settings.c: 151:                 TRISC &= 0b01010101;
[e =& _TRISC -> -> 85 `i `Vuc ]
"152
[; ;settings.c: 152:                 break;
[e $U 1673  ]
"153
[; ;settings.c: 153:             case 0b11:
[e :U 1677 ]
"154
[; ;settings.c: 154:                 TRISD |= 0b01010101;
[e =| _TRISD -> -> 85 `i `Vuc ]
"155
[; ;settings.c: 155:                 RD4PPS = 11*(!dir);
[e = _RD4PPS -> * -> 11 `i -> ! != -> _dir `i -> 0 `i `i `uc ]
"156
[; ;settings.c: 156:                 RD0PPS = 0;
[e = _RD0PPS -> -> 0 `i `uc ]
"157
[; ;settings.c: 157:                 RD6PPS = 11*dir;
[e = _RD6PPS -> * -> 11 `i -> _dir `i `uc ]
"158
[; ;settings.c: 158:                 RD2PPS = 0;
[e = _RD2PPS -> -> 0 `i `uc ]
"159
[; ;settings.c: 159:                 LATDbits.LATD4 = !dir;
[e = . . _LATDbits 0 4 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"160
[; ;settings.c: 160:                 LATDbits.LATD0 = dir;
[e = . . _LATDbits 0 0 _dir ]
"161
[; ;settings.c: 161:                 LATDbits.LATD6 = dir;
[e = . . _LATDbits 0 6 _dir ]
"162
[; ;settings.c: 162:                 LATDbits.LATD2 = !dir;
[e = . . _LATDbits 0 2 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"163
[; ;settings.c: 163:                 setPWM(3,v);
[e ( _setPWM (2 , -> -> 3 `i `uc _v ]
"164
[; ;settings.c: 164:                 TRISD &= 0b10101010;
[e =& _TRISD -> -> 170 `i `Vuc ]
"165
[; ;settings.c: 165:                 break;
[e $U 1673  ]
"166
[; ;settings.c: 166:             case 0b100:
[e :U 1678 ]
"167
[; ;settings.c: 167:                 TRISD |= 0b01010101;
[e =| _TRISD -> -> 85 `i `Vuc ]
"168
[; ;settings.c: 168:                 RD5PPS = 12*(!dir);
[e = _RD5PPS -> * -> 12 `i -> ! != -> _dir `i -> 0 `i `i `uc ]
"169
[; ;settings.c: 169:                 RD1PPS = 0;
[e = _RD1PPS -> -> 0 `i `uc ]
"170
[; ;settings.c: 170:                 RD7PPS = 12*dir;
[e = _RD7PPS -> * -> 12 `i -> _dir `i `uc ]
"171
[; ;settings.c: 171:                 RD3PPS = 0;
[e = _RD3PPS -> -> 0 `i `uc ]
"172
[; ;settings.c: 172:                 LATDbits.LATD5 = !dir;
[e = . . _LATDbits 0 5 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"173
[; ;settings.c: 173:                 LATDbits.LATD1 = dir;
[e = . . _LATDbits 0 1 _dir ]
"174
[; ;settings.c: 174:                 LATDbits.LATD7 = dir;
[e = . . _LATDbits 0 7 _dir ]
"175
[; ;settings.c: 175:                 LATDbits.LATD3 = !dir;
[e = . . _LATDbits 0 3 -> -> ! != -> _dir `i -> 0 `i `i `uc ]
"176
[; ;settings.c: 176:                 setPWM(4,v);
[e ( _setPWM (2 , -> -> 4 `i `uc _v ]
"177
[; ;settings.c: 177:                 TRISD &= 0b10101010;
[e =& _TRISD -> -> 170 `i `Vuc ]
"178
[; ;settings.c: 178:                 break;
[e $U 1673  ]
"179
[; ;settings.c: 179:         }
}
[e $U 1673  ]
[e :U 1674 ]
[e [\ -> _motor `i , $ -> 1 `i 1675
 , $ -> 2 `i 1676
 , $ -> 3 `i 1677
 , $ -> 4 `i 1678
 1673 ]
[e :U 1673 ]
"180
[; ;settings.c: 180:     }
}
[e :U 1672 ]
"181
[; ;settings.c: 181: }
[e :UE 1671 ]
}
"183
[; ;settings.c: 183: void setDrive(unsigned char dir,unsigned char v){
[v _setDrive `(v ~T0 @X0 1 ef2`uc`uc ]
{
[e :U _setDrive ]
[v _dir `uc ~T0 @X0 1 r1 ]
[v _v `uc ~T0 @X0 1 r2 ]
[f ]
"184
[; ;settings.c: 184:     if((driveDir != dir) || (drivePWM1 != v) || (drivePWM2 != v)){
[e $ ! || || != -> _driveDir `i -> _dir `i != -> _drivePWM1 `i -> _v `i != -> _drivePWM2 `i -> _v `i 1680  ]
{
"185
[; ;settings.c: 185:         driveDir = dir;
[e = _driveDir _dir ]
"186
[; ;settings.c: 186:         drivePWM1 = v;
[e = _drivePWM1 _v ]
"187
[; ;settings.c: 187:         drivePWM2 = v;
[e = _drivePWM2 _v ]
"188
[; ;settings.c: 188:         switch(dir){
[e $U 1682  ]
{
"189
[; ;settings.c: 189:             case 0b000:
[e :U 1683 ]
"190
[; ;settings.c: 190:                 TRISA |= 0b00111111;
[e =| _TRISA -> -> 63 `i `Vuc ]
"191
[; ;settings.c: 191:                 RA0PPS = 13;
[e = _RA0PPS -> -> 13 `i `uc ]
"192
[; ;settings.c: 192:                 RA1PPS = 0x23;
[e = _RA1PPS -> -> 35 `i `uc ]
"193
[; ;settings.c: 193:                 RA2PPS = 14;
[e = _RA2PPS -> -> 14 `i `uc ]
"194
[; ;settings.c: 194:                 RA3PPS = 0;
[e = _RA3PPS -> -> 0 `i `uc ]
"195
[; ;settings.c: 195:                 RA4PPS = 0x22;
[e = _RA4PPS -> -> 34 `i `uc ]
"196
[; ;settings.c: 196:                 RA5PPS = 0;
[e = _RA5PPS -> -> 0 `i `uc ]
"197
[; ;settings.c: 197:                 LATA &= 0b11000000;
[e =& _LATA -> -> 192 `i `Vuc ]
"198
[; ;settings.c: 198:                 CWG3ISM = 0b0111;
[e = _CWG3ISM -> -> 7 `i `uc ]
"199
[; ;settings.c: 199:                 setPWM(5,v);
[e ( _setPWM (2 , -> -> 5 `i `uc _v ]
"200
[; ;settings.c: 200:                 setPWM(6,v);
[e ( _setPWM (2 , -> -> 6 `i `uc _v ]
"201
[; ;settings.c: 201:                 setPWM(7,245);
[e ( _setPWM (2 , -> -> 7 `i `uc -> -> 245 `i `uc ]
"202
[; ;settings.c: 202:                 TRISA &= 0b11000000;
[e =& _TRISA -> -> 192 `i `Vuc ]
"203
[; ;settings.c: 203:                 break;
[e $U 1681  ]
"204
[; ;settings.c: 204:             case 0b001:
[e :U 1684 ]
"205
[; ;settings.c: 205:                 TRISA |= 0b00111111;
[e =| _TRISA -> -> 63 `i `Vuc ]
"206
[; ;settings.c: 206:                 CWG3ISM = 0b0101;
[e = _CWG3ISM -> -> 5 `i `uc ]
"207
[; ;settings.c: 207:                 CWG1ISM = 0b0110;
[e = _CWG1ISM -> -> 6 `i `uc ]
"208
[; ;settings.c: 208:                 RA0PPS = 0x23;
[e = _RA0PPS -> -> 35 `i `uc ]
"209
[; ;settings.c: 209:                 RA1PPS = 0;
[e = _RA1PPS -> -> 0 `i `uc ]
"210
[; ;settings.c: 210:                 RA2PPS = 0x02;
[e = _RA2PPS -> -> 2 `i `uc ]
"211
[; ;settings.c: 211:                 RA3PPS = 0x22;
[e = _RA3PPS -> -> 34 `i `uc ]
"212
[; ;settings.c: 212:                 RA4PPS = 0;
[e = _RA4PPS -> -> 0 `i `uc ]
"213
[; ;settings.c: 213:                 RA5PPS = 0x01;
[e = _RA5PPS -> -> 1 `i `uc ]
"214
[; ;settings.c: 214:                 LATA &= 0b11000000;
[e =& _LATA -> -> 192 `i `Vuc ]
"215
[; ;settings.c: 215:                 LATA |= 0b00000010;
[e =| _LATA -> -> 2 `i `Vuc ]
"216
[; ;settings.c: 216:                 setPWM(5,v);
[e ( _setPWM (2 , -> -> 5 `i `uc _v ]
"217
[; ;settings.c: 217:                 setPWM(6,v);
[e ( _setPWM (2 , -> -> 6 `i `uc _v ]
"218
[; ;settings.c: 218:                 TRISA &= 0b11000000;
[e =& _TRISA -> -> 192 `i `Vuc ]
"219
[; ;settings.c: 219:                 break;
[e $U 1681  ]
"220
[; ;settings.c: 220:             case 0b010:
[e :U 1685 ]
"221
[; ;settings.c: 221:                 TRISA |= 0b00111111;
[e =| _TRISA -> -> 63 `i `Vuc ]
"222
[; ;settings.c: 222:                 CWG3ISM = 0b0101;
[e = _CWG3ISM -> -> 5 `i `uc ]
"223
[; ;settings.c: 223:                 RA0PPS = 0;
[e = _RA0PPS -> -> 0 `i `uc ]
"224
[; ;settings.c: 224:                 RA1PPS = 0x23;
[e = _RA1PPS -> -> 35 `i `uc ]
"225
[; ;settings.c: 225:                 RA2PPS = 0x23;
[e = _RA2PPS -> -> 35 `i `uc ]
"226
[; ;settings.c: 226:                 RA3PPS = 0;
[e = _RA3PPS -> -> 0 `i `uc ]
"227
[; ;settings.c: 227:                 RA4PPS = 0;
[e = _RA4PPS -> -> 0 `i `uc ]
"228
[; ;settings.c: 228:                 RA5PPS = 0x22;
[e = _RA5PPS -> -> 34 `i `uc ]
"229
[; ;settings.c: 229:                 LATA &= 0b11000000;
[e =& _LATA -> -> 192 `i `Vuc ]
"230
[; ;settings.c: 230:                 LATA |= 0b00000001;
[e =| _LATA -> -> 1 `i `Vuc ]
"231
[; ;settings.c: 231:                 setPWM(5,v);
[e ( _setPWM (2 , -> -> 5 `i `uc _v ]
"232
[; ;settings.c: 232:                 TRISA &= 0b11000000;
[e =& _TRISA -> -> 192 `i `Vuc ]
"233
[; ;settings.c: 233:                 break;
[e $U 1681  ]
"234
[; ;settings.c: 234:             case 0b011:
[e :U 1686 ]
"235
[; ;settings.c: 235:                 TRISA |= 0b00111111;
[e =| _TRISA -> -> 63 `i `Vuc ]
"236
[; ;settings.c: 236:                 CWG3ISM = 0b0101;
[e = _CWG3ISM -> -> 5 `i `uc ]
"237
[; ;settings.c: 237:                 RA0PPS = 0x23;
[e = _RA0PPS -> -> 35 `i `uc ]
"238
[; ;settings.c: 238:                 RA1PPS = 0x23;
[e = _RA1PPS -> -> 35 `i `uc ]
"239
[; ;settings.c: 239:                 RA2PPS = 0;
[e = _RA2PPS -> -> 0 `i `uc ]
"240
[; ;settings.c: 240:                 RA3PPS = 0x22;
[e = _RA3PPS -> -> 34 `i `uc ]
"241
[; ;settings.c: 241:                 RA4PPS = 0;
[e = _RA4PPS -> -> 0 `i `uc ]
"242
[; ;settings.c: 242:                 RA5PPS = 0;
[e = _RA5PPS -> -> 0 `i `uc ]
"243
[; ;settings.c: 243:                 LATA &= 0b11000000;
[e =& _LATA -> -> 192 `i `Vuc ]
"244
[; ;settings.c: 244:                 LATA |= 0b00000100;
[e =| _LATA -> -> 4 `i `Vuc ]
"245
[; ;settings.c: 245:                 setPWM(5,v);
[e ( _setPWM (2 , -> -> 5 `i `uc _v ]
"246
[; ;settings.c: 246:                 TRISA &= 0b11000000;
[e =& _TRISA -> -> 192 `i `Vuc ]
"247
[; ;settings.c: 247:                 break;
[e $U 1681  ]
"248
[; ;settings.c: 248:         }
}
[e $U 1681  ]
[e :U 1682 ]
[e [\ -> _dir `i , $ -> 0 `i 1683
 , $ -> 1 `i 1684
 , $ -> 2 `i 1685
 , $ -> 3 `i 1686
 1681 ]
[e :U 1681 ]
"249
[; ;settings.c: 249:     }
}
[e :U 1680 ]
"250
[; ;settings.c: 250: }
[e :UE 1679 ]
}
"251
[; ;settings.c: 251: void setDrive2(unsigned char dir,unsigned char v,unsigned char v2){
[v _setDrive2 `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[e :U _setDrive2 ]
[v _dir `uc ~T0 @X0 1 r1 ]
[v _v `uc ~T0 @X0 1 r2 ]
[v _v2 `uc ~T0 @X0 1 r3 ]
[f ]
"252
[; ;settings.c: 252:     if((driveDir != dir) || (drivePWM1 != v) || (drivePWM2 != v2)){
[e $ ! || || != -> _driveDir `i -> _dir `i != -> _drivePWM1 `i -> _v `i != -> _drivePWM2 `i -> _v2 `i 1688  ]
{
"253
[; ;settings.c: 253:         driveDir = dir;
[e = _driveDir _dir ]
"254
[; ;settings.c: 254:         drivePWM1 = v;
[e = _drivePWM1 _v ]
"255
[; ;settings.c: 255:         drivePWM2 = v2;
[e = _drivePWM2 _v2 ]
"256
[; ;settings.c: 256:         switch(dir){
[e $U 1690  ]
{
"257
[; ;settings.c: 257:             case 0b000:
[e :U 1691 ]
"258
[; ;settings.c: 258:                 TRISA |= 0b00111111;
[e =| _TRISA -> -> 63 `i `Vuc ]
"259
[; ;settings.c: 259:                 RA0PPS = 13;
[e = _RA0PPS -> -> 13 `i `uc ]
"260
[; ;settings.c: 260:                 RA1PPS = 0x23;
[e = _RA1PPS -> -> 35 `i `uc ]
"261
[; ;settings.c: 261:                 RA2PPS = 14;
[e = _RA2PPS -> -> 14 `i `uc ]
"262
[; ;settings.c: 262:                 RA3PPS = 0;
[e = _RA3PPS -> -> 0 `i `uc ]
"263
[; ;settings.c: 263:                 RA4PPS = 0x22;
[e = _RA4PPS -> -> 34 `i `uc ]
"264
[; ;settings.c: 264:                 RA5PPS = 0;
[e = _RA5PPS -> -> 0 `i `uc ]
"265
[; ;settings.c: 265:                 LATA &= 0b11000000;
[e =& _LATA -> -> 192 `i `Vuc ]
"266
[; ;settings.c: 266:                 CWG3ISM = 0b0111;
[e = _CWG3ISM -> -> 7 `i `uc ]
"267
[; ;settings.c: 267:                 setPWM(5,v);
[e ( _setPWM (2 , -> -> 5 `i `uc _v ]
"268
[; ;settings.c: 268:                 setPWM(6,v2);
[e ( _setPWM (2 , -> -> 6 `i `uc _v2 ]
"269
[; ;settings.c: 269:                 setPWM(7,245);
[e ( _setPWM (2 , -> -> 7 `i `uc -> -> 245 `i `uc ]
"270
[; ;settings.c: 270:                 TRISA &= 0b11000000;
[e =& _TRISA -> -> 192 `i `Vuc ]
"271
[; ;settings.c: 271:                 break;
[e $U 1689  ]
"272
[; ;settings.c: 272:             case 0b001:
[e :U 1692 ]
"273
[; ;settings.c: 273:                 TRISA |= 0b00111111;
[e =| _TRISA -> -> 63 `i `Vuc ]
"274
[; ;settings.c: 274:                 CWG3ISM = 0b0101;
[e = _CWG3ISM -> -> 5 `i `uc ]
"275
[; ;settings.c: 275:                 CWG1ISM = 0b0110;
[e = _CWG1ISM -> -> 6 `i `uc ]
"276
[; ;settings.c: 276:                 RA0PPS = 0x23;
[e = _RA0PPS -> -> 35 `i `uc ]
"277
[; ;settings.c: 277:                 RA1PPS = 0;
[e = _RA1PPS -> -> 0 `i `uc ]
"278
[; ;settings.c: 278:                 RA2PPS = 0x02;
[e = _RA2PPS -> -> 2 `i `uc ]
"279
[; ;settings.c: 279:                 RA3PPS = 0x22;
[e = _RA3PPS -> -> 34 `i `uc ]
"280
[; ;settings.c: 280:                 RA4PPS = 0;
[e = _RA4PPS -> -> 0 `i `uc ]
"281
[; ;settings.c: 281:                 RA5PPS = 0x01;
[e = _RA5PPS -> -> 1 `i `uc ]
"282
[; ;settings.c: 282:                 LATA &= 0b11000000;
[e =& _LATA -> -> 192 `i `Vuc ]
"283
[; ;settings.c: 283:                 LATA |= 0b00000010;
[e =| _LATA -> -> 2 `i `Vuc ]
"284
[; ;settings.c: 284:                 setPWM(5,v);
[e ( _setPWM (2 , -> -> 5 `i `uc _v ]
"285
[; ;settings.c: 285:                 setPWM(6,v2);
[e ( _setPWM (2 , -> -> 6 `i `uc _v2 ]
"286
[; ;settings.c: 286:                 TRISA &= 0b11000000;
[e =& _TRISA -> -> 192 `i `Vuc ]
"309
[; ;settings.c: 309:                 break;
[e $U 1689  ]
"310
[; ;settings.c: 310:         }
}
[e $U 1689  ]
[e :U 1690 ]
[e [\ -> _dir `i , $ -> 0 `i 1691
 , $ -> 1 `i 1692
 1689 ]
[e :U 1689 ]
"311
[; ;settings.c: 311:     }
}
[e :U 1688 ]
"312
[; ;settings.c: 312: }
[e :UE 1687 ]
}
