INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <xilinx_ddr2_if_cache> already exists in the
   output directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating the VHDL wrapper.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: xilinx_ddr2_if_cache.xco
XMDF file found: xilinx_ddr2_if_cache_xmdf.tcl
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/blk_mem_gen_readme.txt -view all -origin_type imported
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.asy -view all -origin_type imported
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngc -view all -origin_type created
Checking file
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngc" for project device match ...
File
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngc" device information matches project
device.
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atl
   ys/syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.veo -view all -origin_type imported
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atl
   ys/syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xilinx_ddr2_if_cache"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
