
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.543185                       # Number of seconds simulated
sim_ticks                                543185406000                       # Number of ticks simulated
final_tick                               543185406000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 212200                       # Simulator instruction rate (inst/s)
host_op_rate                                   239665                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205007962                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659752                       # Number of bytes of host memory used
host_seconds                                  2649.58                       # Real time elapsed on the host
sim_insts                                   562241545                       # Number of instructions simulated
sim_ops                                     635013148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst           8044928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1585856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9630784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      8044928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         8044928                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       752768                       # Number of bytes written to this memory
system.physmem.bytes_written::total            752768                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             125702                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              24779                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                150481                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11762                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11762                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             14810648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2919548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17730197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14810648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14810648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1385840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1385840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1385840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14810648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2919548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               19116036                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               114375191                       # Number of BP lookups
system.cpu.branchPred.condPredicted          66171068                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2790459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             62649091                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                54260959                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.610928                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15605895                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             257338                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3453309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3437565                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15744                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29587                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        543185407                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          108662632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      659667478                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   114375191                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           73304419                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     429732957                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5601301                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           567                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 103484861                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                508246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          541196867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.377884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.856583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                134933176     24.93%     24.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 66821120     12.35%     37.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                339442571     62.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            541196867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.210564                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.214443                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 86307241                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              76680456                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 290182561                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              85473519                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2553090                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             33697041                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                250887                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              729387895                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                375316                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2553090                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                105295193                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9199425                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1713765                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 356461429                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              65973965                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              725474615                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               49046908                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 104754                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1002                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           925892409                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3372490372                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        943577731                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790480                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                130101929                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51323                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3679                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  75907631                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             88036252                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            54611354                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23835278                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          8727161                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  717866059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6012                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 646752883                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           9873006                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        82858923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    338311440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            615                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     541196867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.195042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.516623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29738405      5.49%      5.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           376164041     69.51%     75.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           135294421     25.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       541196867                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               405498593     96.23%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      8      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10840221      2.57%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5054435      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506876924     78.37%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3736972      0.58%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             85054167     13.15%     92.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            51037456      7.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              646752883                       # Type of FU issued
system.cpu.iq.rate                           1.190667                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   421393257                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.651552                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2265968864                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         800742474                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    644687602                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1068146124                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13542834                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6643147                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1119                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11561                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4684400                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       887614                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2553090                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8874105                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 47839                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           717872233                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            458819                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              88036252                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             54611354                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3448                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2487                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2005                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11561                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1314936                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1393662                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2708598                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             645963195                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              84782106                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            789688                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           162                       # number of nop insts executed
system.cpu.iew.exec_refs                    135697982                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98305083                       # Number of branches executed
system.cpu.iew.exec_stores                   50915876                       # Number of stores executed
system.cpu.iew.exec_rate                     1.189213                       # Inst execution rate
system.cpu.iew.wb_sent                      644758595                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     644687618                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 484076522                       # num instructions producing a value
system.cpu.iew.wb_consumers                1153083087                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.186865                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.419811                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        82859194                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2542899                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    529805405                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.198578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.079606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     54706722     10.33%     10.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    397331624     75.00%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48963875      9.24%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11053743      2.09%     96.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6153586      1.16%     97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       969602      0.18%     97.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       688173      0.13%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6503487      1.23%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3434593      0.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    529805405                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241545                       # Number of instructions committed
system.cpu.commit.committedOps              635013148                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320059                       # Number of memory references committed
system.cpu.commit.loads                      81393105                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382590                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172151                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046693     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393105     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926938      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013148                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3434593                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1244240196                       # The number of ROB reads
system.cpu.rob.rob_writes                  1447137311                       # The number of ROB writes
system.cpu.timesIdled                          104437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1988540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241545                       # Number of Instructions Simulated
system.cpu.committedOps                     635013148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.966107                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.966107                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.035082                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.035082                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                767326136                       # number of integer regfile reads
system.cpu.int_regfile_writes               461848027                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2215064746                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334760044                       # number of cc regfile writes
system.cpu.misc_regfile_reads               132306175                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             23755                       # number of replacements
system.cpu.dcache.tags.tagsinuse           955.718282                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117583209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4745.276605                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      191491562000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   955.718282                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.933319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.933319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          810                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117670631                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117670631                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67840366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67840366                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49737711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49737711                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2569                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     117578077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        117578077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    117578077                       # number of overall hits
system.cpu.dcache.overall_hits::total       117578077                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        33381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33381                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        29258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29258                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        62639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          62639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        62639                       # number of overall misses
system.cpu.dcache.overall_misses::total         62639                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1355453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1355453000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1238988000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1238988000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2594441000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2594441000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2594441000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2594441000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67873747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67873747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117640716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117640716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117640716                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117640716                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000492                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000588                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001555                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001555                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40605.524101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40605.524101                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42346.982022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42346.982022                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        39000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        39000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41418.940277                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41418.940277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41418.940277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41418.940277                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11762                       # number of writebacks
system.cpu.dcache.writebacks::total             11762                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20545                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        17315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17315                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        37860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        37860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37860                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        12836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12836                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        11943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11943                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        24779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24779                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    541704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    541704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    501970000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    501970000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1043674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1043674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1043674000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1043674000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000211                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42201.932066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42201.932066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42030.478104                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42030.478104                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42119.294564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42119.294564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42119.294564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42119.294564                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            124813                       # number of replacements
system.cpu.icache.tags.tagsinuse           824.044328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           103353064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            125702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            822.206998                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   824.044328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.804731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          889                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.868164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         103610563                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        103610563                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    103353064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103353064                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     103353064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103353064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    103353064                       # number of overall hits
system.cpu.icache.overall_hits::total       103353064                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       131797                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        131797                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       131797                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         131797                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       131797                       # number of overall misses
system.cpu.icache.overall_misses::total        131797                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5704320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5704320000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5704320000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5704320000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5704320000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5704320000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    103484861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    103484861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    103484861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    103484861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    103484861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    103484861                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001274                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43281.106550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43281.106550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43281.106550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43281.106550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43281.106550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43281.106550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       124813                       # number of writebacks
system.cpu.icache.writebacks::total            124813                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6095                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6095                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6095                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6095                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6095                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6095                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       125702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125702                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       125702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       125702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125702                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5336777000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5336777000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5336777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5336777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5336777000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5336777000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42455.784315                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42455.784315                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42455.784315                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42455.784315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42455.784315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42455.784315                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests        305783                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       148843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         4079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 543185406000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             138530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11762                       # Transaction distribution
system.membus.trans_dist::WritebackClean       124813                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11993                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11951                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11951                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12828                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port       376217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port        73313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 449530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port     16032960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port      2338624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18371584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157002                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.026375                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.160250                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  152861     97.36%     97.36% # Request fanout histogram
system.membus.snoop_fanout::1                    4141      2.64%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157002                       # Request fanout histogram
system.membus.reqLayer0.occupancy           854265152                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          628510000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          123895000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
