/// Auto-generated bit field definitions for DAC
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::dac {

using namespace alloy::hal::bitfields;

// ============================================================================
// DAC Bit Field Definitions
// ============================================================================

/// DAC_CR - DAC control register
namespace dac_cr {
    /// DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
    /// Position: 0, Width: 1
    /// Access: read-write
    using EN1 = BitField<0, 1>;
    constexpr uint32_t EN1_Pos = 0;
    constexpr uint32_t EN1_Msk = EN1::mask;
    /// Enumerated values for EN1
    namespace en1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 trigger enable This bit is set and cleared by software to enable/disable DAC channel1 trigger. Note: When software trigger is selected, the transfer from the DAC_DHR1 register to the DAC_DOR1 register takes only one dac_pclk clock cycle.
    /// Position: 1, Width: 1
    /// Access: read-write
    using TEN1 = BitField<1, 1>;
    constexpr uint32_t TEN1_Pos = 1;
    constexpr uint32_t TEN1_Msk = TEN1::mask;
    /// Enumerated values for TEN1
    namespace ten1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1 ... Refer to the trigger selection tables in for details on trigger configuration and mapping. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
    /// Position: 2, Width: 4
    /// Access: read-write
    using TSEL1 = BitField<2, 4>;
    constexpr uint32_t TSEL1_Pos = 2;
    constexpr uint32_t TSEL1_Msk = TSEL1::mask;
    /// Enumerated values for TSEL1
    namespace tsel1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0xF = 15;
    }

    /// DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. 1x: Triangle wave generation enabled Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
    /// Position: 6, Width: 2
    /// Access: read-write
    using WAVE1 = BitField<6, 2>;
    constexpr uint32_t WAVE1_Pos = 6;
    constexpr uint32_t WAVE1_Msk = WAVE1::mask;
    /// Enumerated values for WAVE1
    namespace wave1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. ≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
    /// Position: 8, Width: 4
    /// Access: read-write
    using MAMP1 = BitField<8, 4>;
    constexpr uint32_t MAMP1_Pos = 8;
    constexpr uint32_t MAMP1_Msk = MAMP1::mask;
    /// Enumerated values for MAMP1
    namespace mamp1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
    }

    /// DAC channel1 DMA enable This bit is set and cleared by software.
    /// Position: 12, Width: 1
    /// Access: read-write
    using DMAEN1 = BitField<12, 1>;
    constexpr uint32_t DMAEN1_Pos = 12;
    constexpr uint32_t DMAEN1_Msk = DMAEN1::mask;
    /// Enumerated values for DMAEN1
    namespace dmaen1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
    /// Position: 13, Width: 1
    /// Access: read-write
    using DMAUDRIE1 = BitField<13, 1>;
    constexpr uint32_t DMAUDRIE1_Pos = 13;
    constexpr uint32_t DMAUDRIE1_Msk = DMAUDRIE1::mask;
    /// Enumerated values for DMAUDRIE1
    namespace dmaudrie1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 calibration enable This bit is set and cleared by software to enable/disable DAC channel1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
    /// Position: 14, Width: 1
    /// Access: read-write
    using CEN1 = BitField<14, 1>;
    constexpr uint32_t CEN1_Pos = 14;
    constexpr uint32_t CEN1_Msk = CEN1::mask;
    /// Enumerated values for CEN1
    namespace cen1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2. Note: These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 16, Width: 1
    /// Access: read-write
    using EN2 = BitField<16, 1>;
    constexpr uint32_t EN2_Pos = 16;
    constexpr uint32_t EN2_Msk = EN2::mask;
    /// Enumerated values for EN2
    namespace en2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 trigger enable This bit is set and cleared by software to enable/disable DAC channel2 trigger Note: When software trigger is selected, the transfer from the DAC_DHR2 register to the DAC_DOR2 register takes only one dac_pclk clock cycle. These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 17, Width: 1
    /// Access: read-write
    using TEN2 = BitField<17, 1>;
    constexpr uint32_t TEN2_Pos = 17;
    constexpr uint32_t TEN2_Msk = TEN2::mask;
    /// Enumerated values for TEN2
    namespace ten2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 ... Refer to the trigger selection tables in for details on trigger configuration and mapping. Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled). These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 18, Width: 4
    /// Access: read-write
    using TSEL2 = BitField<18, 4>;
    constexpr uint32_t TSEL2_Pos = 18;
    constexpr uint32_t TSEL2_Msk = TSEL2::mask;
    /// Enumerated values for TSEL2
    namespace tsel2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0xF = 15;
    }

    /// DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled) These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 22, Width: 2
    /// Access: read-write
    using WAVE2 = BitField<22, 2>;
    constexpr uint32_t WAVE2_Pos = 22;
    constexpr uint32_t WAVE2_Msk = WAVE2::mask;
    /// Enumerated values for WAVE2
    namespace wave2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. ≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095 Note: These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 24, Width: 4
    /// Access: read-write
    using MAMP2 = BitField<24, 4>;
    constexpr uint32_t MAMP2_Pos = 24;
    constexpr uint32_t MAMP2_Msk = MAMP2::mask;
    /// Enumerated values for MAMP2
    namespace mamp2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
    }

    /// DAC channel2 DMA enable This bit is set and cleared by software. Note: This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 28, Width: 1
    /// Access: read-write
    using DMAEN2 = BitField<28, 1>;
    constexpr uint32_t DMAEN2_Pos = 28;
    constexpr uint32_t DMAEN2_Msk = DMAEN2::mask;
    /// Enumerated values for DMAEN2
    namespace dmaen2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software. Note: This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 29, Width: 1
    /// Access: read-write
    using DMAUDRIE2 = BitField<29, 1>;
    constexpr uint32_t DMAUDRIE2_Pos = 29;
    constexpr uint32_t DMAUDRIE2_Msk = DMAUDRIE2::mask;
    /// Enumerated values for DMAUDRIE2
    namespace dmaudrie2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 calibration enable This bit is set and cleared by software to enable/disable DAC channel2 calibration, it can be written only if EN2 bit is set to 0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored. Note: This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 30, Width: 1
    /// Access: read-write
    using CEN2 = BitField<30, 1>;
    constexpr uint32_t CEN2_Pos = 30;
    constexpr uint32_t CEN2_Msk = CEN2::mask;
    /// Enumerated values for CEN2
    namespace cen2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dac_cr

/// DAC_SWTRGR - DAC software trigger register
namespace dac_swtrgr {
    /// DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWTRIG1 = BitField<0, 1>;
    constexpr uint32_t SWTRIG1_Pos = 0;
    constexpr uint32_t SWTRIG1_Msk = SWTRIG1::mask;
    /// Enumerated values for SWTRIG1
    namespace swtrig1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register. This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 1, Width: 1
    /// Access: write-only
    using SWTRIG2 = BitField<1, 1>;
    constexpr uint32_t SWTRIG2_Pos = 1;
    constexpr uint32_t SWTRIG2_Msk = SWTRIG2::mask;
    /// Enumerated values for SWTRIG2
    namespace swtrig2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dac_swtrgr

/// DAC_DHR12R1 - DAC channel1 12-bit right-aligned data holding register
namespace dac_dhr12r1 {
    /// DAC channel1 12-bit right-aligned data These bits are written by software. They specify 12-bit data for DAC channel1.
    /// Position: 0, Width: 12
    /// Access: read-write
    using DACC1DHR = BitField<0, 12>;
    constexpr uint32_t DACC1DHR_Pos = 0;
    constexpr uint32_t DACC1DHR_Msk = DACC1DHR::mask;

}  // namespace dac_dhr12r1

/// DAC_DHR12L1 - DAC channel1 12-bit left aligned data holding register
namespace dac_dhr12l1 {
    /// DAC channel1 12-bit left-aligned data These bits are written by software. They specify 12-bit data for DAC channel1.
    /// Position: 4, Width: 12
    /// Access: read-write
    using DACC1DHR = BitField<4, 12>;
    constexpr uint32_t DACC1DHR_Pos = 4;
    constexpr uint32_t DACC1DHR_Msk = DACC1DHR::mask;

}  // namespace dac_dhr12l1

/// DAC_DHR8R1 - DAC channel1 8-bit right aligned data holding register
namespace dac_dhr8r1 {
    /// DAC channel1 8-bit right-aligned data These bits are written by software. They specify 8-bit data for DAC channel1.
    /// Position: 0, Width: 8
    /// Access: read-write
    using DACC1DHR = BitField<0, 8>;
    constexpr uint32_t DACC1DHR_Pos = 0;
    constexpr uint32_t DACC1DHR_Msk = DACC1DHR::mask;

}  // namespace dac_dhr8r1

/// DAC_DHR12R2 - DAC channel2 12-bit right aligned data holding register
namespace dac_dhr12r2 {
    /// DAC channel2 12-bit right-aligned data These bits are written by software. They specify 12-bit data for DAC channel2.
    /// Position: 0, Width: 12
    /// Access: read-write
    using DACC2DHR = BitField<0, 12>;
    constexpr uint32_t DACC2DHR_Pos = 0;
    constexpr uint32_t DACC2DHR_Msk = DACC2DHR::mask;

}  // namespace dac_dhr12r2

/// DAC_DHR12L2 - DAC channel2 12-bit left aligned data holding register
namespace dac_dhr12l2 {
    /// DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
    /// Position: 4, Width: 12
    /// Access: read-write
    using DACC2DHR = BitField<4, 12>;
    constexpr uint32_t DACC2DHR_Pos = 4;
    constexpr uint32_t DACC2DHR_Msk = DACC2DHR::mask;

}  // namespace dac_dhr12l2

/// DAC_DHR8R2 - DAC channel2 8-bit right-aligned data holding register
namespace dac_dhr8r2 {
    /// DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
    /// Position: 0, Width: 8
    /// Access: read-write
    using DACC2DHR = BitField<0, 8>;
    constexpr uint32_t DACC2DHR_Pos = 0;
    constexpr uint32_t DACC2DHR_Msk = DACC2DHR::mask;

}  // namespace dac_dhr8r2

/// DAC_DHR12RD - Dual DAC 12-bit right-aligned data holding register
namespace dac_dhr12rd {
    /// DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
    /// Position: 0, Width: 12
    /// Access: read-write
    using DACC1DHR = BitField<0, 12>;
    constexpr uint32_t DACC1DHR_Pos = 0;
    constexpr uint32_t DACC1DHR_Msk = DACC1DHR::mask;

    /// DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
    /// Position: 16, Width: 12
    /// Access: read-write
    using DACC2DHR = BitField<16, 12>;
    constexpr uint32_t DACC2DHR_Pos = 16;
    constexpr uint32_t DACC2DHR_Msk = DACC2DHR::mask;

}  // namespace dac_dhr12rd

/// DAC_DHR12LD - DUAL DAC 12-bit left aligned data holding register
namespace dac_dhr12ld {
    /// DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
    /// Position: 4, Width: 12
    /// Access: read-write
    using DACC1DHR = BitField<4, 12>;
    constexpr uint32_t DACC1DHR_Pos = 4;
    constexpr uint32_t DACC1DHR_Msk = DACC1DHR::mask;

    /// DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
    /// Position: 20, Width: 12
    /// Access: read-write
    using DACC2DHR = BitField<20, 12>;
    constexpr uint32_t DACC2DHR_Pos = 20;
    constexpr uint32_t DACC2DHR_Msk = DACC2DHR::mask;

}  // namespace dac_dhr12ld

/// DAC_DHR8RD - DUAL DAC 8-bit right aligned data holding register
namespace dac_dhr8rd {
    /// DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
    /// Position: 0, Width: 8
    /// Access: read-write
    using DACC1DHR = BitField<0, 8>;
    constexpr uint32_t DACC1DHR_Pos = 0;
    constexpr uint32_t DACC1DHR_Msk = DACC1DHR::mask;

    /// DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
    /// Position: 8, Width: 8
    /// Access: read-write
    using DACC2DHR = BitField<8, 8>;
    constexpr uint32_t DACC2DHR_Pos = 8;
    constexpr uint32_t DACC2DHR_Msk = DACC2DHR::mask;

}  // namespace dac_dhr8rd

/// DAC_DOR1 - DAC channel1 data output register
namespace dac_dor1 {
    /// DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
    /// Position: 0, Width: 12
    /// Access: read-only
    using DACC1DOR = BitField<0, 12>;
    constexpr uint32_t DACC1DOR_Pos = 0;
    constexpr uint32_t DACC1DOR_Msk = DACC1DOR::mask;

}  // namespace dac_dor1

/// DAC_DOR2 - DAC channel2 data output register
namespace dac_dor2 {
    /// DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
    /// Position: 0, Width: 12
    /// Access: read-only
    using DACC2DOR = BitField<0, 12>;
    constexpr uint32_t DACC2DOR_Pos = 0;
    constexpr uint32_t DACC2DOR_Msk = DACC2DOR::mask;

}  // namespace dac_dor2

/// DAC_SR - DAC status register
namespace dac_sr {
    /// DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
    /// Position: 13, Width: 1
    /// Access: read-write
    using DMAUDR1 = BitField<13, 1>;
    constexpr uint32_t DMAUDR1_Pos = 13;
    constexpr uint32_t DMAUDR1_Msk = DMAUDR1::mask;
    /// Enumerated values for DMAUDR1
    namespace dmaudr1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 calibration offset status This bit is set and cleared by hardware
    /// Position: 14, Width: 1
    /// Access: read-only
    using CAL_FLAG1 = BitField<14, 1>;
    constexpr uint32_t CAL_FLAG1_Pos = 14;
    constexpr uint32_t CAL_FLAG1_Msk = CAL_FLAG1::mask;
    /// Enumerated values for CAL_FLAG1
    namespace cal_flag1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel1 busy writing sample time flag This bit is systematically set just after Sample and hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3 LSI periods of synchronization).
    /// Position: 15, Width: 1
    /// Access: read-only
    using BWST1 = BitField<15, 1>;
    constexpr uint32_t BWST1_Pos = 15;
    constexpr uint32_t BWST1_Msk = BWST1::mask;
    /// Enumerated values for BWST1
    namespace bwst1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1). Note: This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 29, Width: 1
    /// Access: read-write
    using DMAUDR2 = BitField<29, 1>;
    constexpr uint32_t DMAUDR2_Pos = 29;
    constexpr uint32_t DMAUDR2_Msk = DMAUDR2::mask;
    /// Enumerated values for DMAUDR2
    namespace dmaudr2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 calibration offset status This bit is set and cleared by hardware Note: This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 30, Width: 1
    /// Access: read-only
    using CAL_FLAG2 = BitField<30, 1>;
    constexpr uint32_t CAL_FLAG2_Pos = 30;
    constexpr uint32_t CAL_FLAG2_Msk = CAL_FLAG2::mask;
    /// Enumerated values for CAL_FLAG2
    namespace cal_flag2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DAC channel2 busy writing sample time flag This bit is systematically set just after Sample and hold mode enable. It is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization). Note: This bit is available only on dual-channel DACs. Refer to implementation.
    /// Position: 31, Width: 1
    /// Access: read-only
    using BWST2 = BitField<31, 1>;
    constexpr uint32_t BWST2_Pos = 31;
    constexpr uint32_t BWST2_Msk = BWST2::mask;
    /// Enumerated values for BWST2
    namespace bwst2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dac_sr

/// DAC_CCR - DAC calibration control register
namespace dac_ccr {
    /// DAC channel1 offset trimming value
    /// Position: 0, Width: 5
    /// Access: read-write
    using OTRIM1 = BitField<0, 5>;
    constexpr uint32_t OTRIM1_Pos = 0;
    constexpr uint32_t OTRIM1_Msk = OTRIM1::mask;

    /// DAC channel2 offset trimming value These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 16, Width: 5
    /// Access: read-write
    using OTRIM2 = BitField<16, 5>;
    constexpr uint32_t OTRIM2_Pos = 16;
    constexpr uint32_t OTRIM2_Msk = OTRIM2::mask;

}  // namespace dac_ccr

/// DAC_MCR - DAC mode control register
namespace dac_mcr {
    /// DAC channel1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC channel1 mode: DAC channel1 in Normal mode DAC channel1 in sample & hold mode Note: This register can be modified only when EN1=0.
    /// Position: 0, Width: 3
    /// Access: read-write
    using MODE1 = BitField<0, 3>;
    constexpr uint32_t MODE1_Pos = 0;
    constexpr uint32_t MODE1_Msk = MODE1::mask;
    /// Enumerated values for MODE1
    namespace mode1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

    /// DAC channel2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC channel2 mode: DAC channel2 in Normal mode DAC channel2 in Sample and hold mode Note: This register can be modified only when EN2=0. Refer to for the availability of DAC channel2.
    /// Position: 16, Width: 3
    /// Access: read-write
    using MODE2 = BitField<16, 3>;
    constexpr uint32_t MODE2_Pos = 16;
    constexpr uint32_t MODE2_Msk = MODE2::mask;
    /// Enumerated values for MODE2
    namespace mode2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

}  // namespace dac_mcr

/// DAC_SHSR1 - DAC Sample and Hold sample time register 1
namespace dac_shsr1 {
    /// DAC channel1 sample time (only valid in Sample and hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWST1 of DAC_SR register is low, If BWST1=1, the write operation is ignored.
    /// Position: 0, Width: 10
    /// Access: read-write
    using TSAMPLE1 = BitField<0, 10>;
    constexpr uint32_t TSAMPLE1_Pos = 0;
    constexpr uint32_t TSAMPLE1_Msk = TSAMPLE1::mask;

}  // namespace dac_shsr1

/// DAC_SHSR2 - DAC Sample and Hold sample time register 2
namespace dac_shsr2 {
    /// DAC channel2 sample time (only valid in Sample and hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWST2 of DAC_SR register is low, if BWST2=1, the write operation is ignored.
    /// Position: 0, Width: 10
    /// Access: read-write
    using TSAMPLE2 = BitField<0, 10>;
    constexpr uint32_t TSAMPLE2_Pos = 0;
    constexpr uint32_t TSAMPLE2_Msk = TSAMPLE2::mask;

}  // namespace dac_shsr2

/// DAC_SHHR - DAC Sample and Hold hold time register
namespace dac_shhr {
    /// DAC channel1 hold time (only valid in Sample and hold mode) Hold time= (THOLD[9:0]) x LSI clock period Note: This register can be modified only when EN1=0.
    /// Position: 0, Width: 10
    /// Access: read-write
    using THOLD1 = BitField<0, 10>;
    constexpr uint32_t THOLD1_Pos = 0;
    constexpr uint32_t THOLD1_Msk = THOLD1::mask;

    /// DAC channel2 hold time (only valid in Sample and hold mode). Hold time= (THOLD[9:0]) x LSI clock period Note: This register can be modified only when EN2=0. These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 16, Width: 10
    /// Access: read-write
    using THOLD2 = BitField<16, 10>;
    constexpr uint32_t THOLD2_Pos = 16;
    constexpr uint32_t THOLD2_Msk = THOLD2::mask;

}  // namespace dac_shhr

/// DAC_SHRR - DAC Sample and Hold refresh time register
namespace dac_shrr {
    /// DAC channel1 refresh time (only valid in Sample and hold mode) Refresh time= (TREFRESH[7:0]) x LSI clock period Note: This register can be modified only when EN1=0.
    /// Position: 0, Width: 8
    /// Access: read-write
    using TREFRESH1 = BitField<0, 8>;
    constexpr uint32_t TREFRESH1_Pos = 0;
    constexpr uint32_t TREFRESH1_Msk = TREFRESH1::mask;

    /// DAC channel2 refresh time (only valid in Sample and hold mode) Refresh time= (TREFRESH[7:0]) x LSI clock period Note: This register can be modified only when EN2=0. These bits are available only on dual-channel DACs. Refer to implementation.
    /// Position: 16, Width: 8
    /// Access: read-write
    using TREFRESH2 = BitField<16, 8>;
    constexpr uint32_t TREFRESH2_Pos = 16;
    constexpr uint32_t TREFRESH2_Msk = TREFRESH2::mask;

}  // namespace dac_shrr

}  // namespace alloy::hal::st::stm32g0::dac
