-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Wed Jun 09 00:32:44 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v4
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      63   19628      19634            0  0        ? 
    Design Total:                             63   19628      19634            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    vec:rsc.q            IN   Unsigned        64                                     
    p:rsc.dat            IN   Unsigned        64                                     
    r:rsc.dat            IN   Unsigned        64                                     
    result:rsc.q         IN   Unsigned        64                                     
    vec:rsc.radr         OUT  Unsigned        10                                     
    vec:rsc.triosy.lz    OUT  Unsigned         1                                     
    p:rsc.triosy.lz      OUT  Unsigned         1                                     
    r:rsc.triosy.lz      OUT  Unsigned         1                                     
    result:rsc.wadr      OUT  Unsigned        10                                     
    result:rsc.d         OUT  Unsigned        64                                     
    result:rsc.we        OUT  Unsigned         1                                     
    result:rsc.radr      OUT  Unsigned        10                                     
    result:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/result:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable               Indices Phys Memory Address        
      ---------------------- ------- --------------------------
      /inPlaceNTT_DIF/result    0:63 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop                Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ------------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp              Infinite       0      19634 ?  196.34 us                       
    /inPlaceNTT_DIF/core  main                 Infinite       2      19634 ?  196.34 us                       
    /inPlaceNTT_DIF/core   COPY_LOOP               1024       3         3072   30.72 us                       
    /inPlaceNTT_DIF/core   STAGE_MAIN_LOOP           10       8      16560 ?  165.60 us                       
    /inPlaceNTT_DIF/core    modExp:while              ?      44         44 ?  440.00 ns                       
    /inPlaceNTT_DIF/core    STAGE_VEC_LOOP            ?       2       1604 ?   16.04 us                       
    /inPlaceNTT_DIF/core     COMP_LOOP                9     134       1602 ?   16.02 us                       
    /inPlaceNTT_DIF/core      modExp#1:while          ?      44         44 ?  440.00 ns                       
    
  Loop Execution Profile
    Process              Loop                Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ------------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                    0 ?                        0.00          19634 ?           
    /inPlaceNTT_DIF/core  main                       2 ?                        0.01          19634 ?           
    /inPlaceNTT_DIF/core   COPY_LOOP                3072                       15.65             3072           
    /inPlaceNTT_DIF/core   STAGE_MAIN_LOOP          80 ?                        0.41          16560 ?           
    /inPlaceNTT_DIF/core    modExp:while           440 ?                        2.24            440 ?           
    /inPlaceNTT_DIF/core    STAGE_VEC_LOOP          20 ?                        0.10          16040 ?           
    /inPlaceNTT_DIF/core     COMP_LOOP           12060 ?                       61.42          16020 ?           
    /inPlaceNTT_DIF/core      modExp#1:while      3960 ?                       20.17           3960 ?           
    
  End of Report
