<stg><name>example</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %b4_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b4_V)

]]></Node>
<StgValue><ssdm name="b4_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %b3_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b3_V)

]]></Node>
<StgValue><ssdm name="b3_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %b2_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b2_V)

]]></Node>
<StgValue><ssdm name="b2_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %b1_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b1_V)

]]></Node>
<StgValue><ssdm name="b1_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %a4_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a4_V)

]]></Node>
<StgValue><ssdm name="a4_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %a3_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a3_V)

]]></Node>
<StgValue><ssdm name="a3_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %a2_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a2_V)

]]></Node>
<StgValue><ssdm name="a2_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %a1_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a1_V)

]]></Node>
<StgValue><ssdm name="a1_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="64">
<![CDATA[
:18  %tmp1_V = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="64">
<![CDATA[
:19  %tmp2_V = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="64">
<![CDATA[
:20  %tmp3_V = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="64">
<![CDATA[
:21  %tmp4_V = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="3" lat="3">
<core>BlackBox</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
:22  call fastcc void @rtl_model(i10 %a1_V_read, i10 %a2_V_read, i10 %a3_V_read, i10 %a4_V_read, i10 %b1_V_read, i10 %b2_V_read, i10 %b3_V_read, i10 %b4_V_read, i10* %tmp1_V, i10* %tmp2_V, i10* %tmp3_V, i10* %tmp4_V)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="2" lat="3">
<core>BlackBox</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
:22  call fastcc void @rtl_model(i10 %a1_V_read, i10 %a2_V_read, i10 %a3_V_read, i10 %a4_V_read, i10 %b1_V_read, i10 %b2_V_read, i10 %b3_V_read, i10 %b4_V_read, i10* %tmp1_V, i10* %tmp2_V, i10* %tmp3_V, i10* %tmp4_V)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="3">
<core>BlackBox</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
:22  call fastcc void @rtl_model(i10 %a1_V_read, i10 %a2_V_read, i10 %a3_V_read, i10 %a4_V_read, i10 %b1_V_read, i10 %b2_V_read, i10 %b3_V_read, i10 %b4_V_read, i10* %tmp1_V, i10* %tmp2_V, i10* %tmp3_V, i10* %tmp4_V)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i10 %a1_V), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i10 %a2_V), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i10 %a3_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i10 %a4_V), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i10 %b1_V), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i10 %b2_V), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i10 %b3_V), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i10 %b4_V), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i10* %sigma_V), !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:23  %tmp1_V_load = load i10* %tmp1_V, align 2

]]></Node>
<StgValue><ssdm name="tmp1_V_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:24  %tmp2_V_load = load i10* %tmp2_V, align 2

]]></Node>
<StgValue><ssdm name="tmp2_V_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:25  %tmp3_V_load = load i10* %tmp3_V, align 2

]]></Node>
<StgValue><ssdm name="tmp3_V_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:26  %tmp4_V_load = load i10* %tmp4_V, align 2

]]></Node>
<StgValue><ssdm name="tmp4_V_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:27  %add_ln68 = add i10 %tmp2_V_load, %tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28  %add_ln68_1 = add i10 %tmp3_V_load, %tmp4_V_load

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:29  %add_ln68_2 = add i10 %add_ln68_1, %add_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_auto.i10P(i10* %sigma_V, i10 %add_ln68_2)

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
:31  ret void

]]></Node>
<StgValue><ssdm name="ret_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
