# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../src/uart/bit8_trans_bit32.v" \
"../../../../../src/uart/top_uart.v" \
"../../../../../src/uart/uart_rx.v" \
"../../../../../src/uart/uart_tx.v" \
"../../../../../src/uart/uart_tx_4byte.v" \
"../../../../../src/uart/top_uart_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
