Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/PC/Desktop/Predmeti/II godina/AR2/sabirac4b/tb_full_adder_isim_beh.exe -prj C:/Users/PC/Desktop/Predmeti/II godina/AR2/sabirac4b/tb_full_adder_beh.prj work.tb_full_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/sabirac4b/sabirac4b.vhd" into library work
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/sabirac4b/sabirac_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity tb_full_adder
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/PC/Desktop/Predmeti/II godina/AR2/sabirac4b/tb_full_adder_isim_beh.exe
Fuse Memory Usage: 36864 KB
Fuse CPU Usage: 593 ms
