/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  reg [9:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_16z = ~(celloutsig_1_6z | celloutsig_1_10z[4]);
  assign celloutsig_0_12z = ~((celloutsig_0_4z[1] | celloutsig_0_3z[0]) & celloutsig_0_8z);
  assign celloutsig_1_1z = ~((in_data[114] | in_data[169]) & celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_10z[0];
  assign celloutsig_1_19z = celloutsig_1_16z ^ celloutsig_1_5z[4];
  assign celloutsig_0_5z = in_data[81:73] / { 1'h1, celloutsig_0_3z[7:0] };
  assign celloutsig_1_5z = { celloutsig_1_4z[3:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[5], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z[3:1], in_data[96] };
  assign celloutsig_1_8z = { celloutsig_1_2z[6:4], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } > { celloutsig_1_4z[2], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = ! in_data[83:61];
  assign celloutsig_1_7z = celloutsig_1_2z[6:1] || celloutsig_1_2z[6:1];
  assign celloutsig_0_8z = celloutsig_0_7z[2] & ~(celloutsig_0_3z[3]);
  assign celloutsig_1_0z = in_data[113] & ~(in_data[139]);
  assign celloutsig_0_3z = { celloutsig_0_1z[8:2], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[30:24], celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[54:42] * { celloutsig_0_5z[6:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } * celloutsig_1_2z[3:0];
  assign celloutsig_0_7z = ~ { celloutsig_0_3z[3:2], celloutsig_0_1z };
  assign celloutsig_0_9z = ~ celloutsig_0_1z[5:3];
  assign celloutsig_0_1z = ~ in_data[66:58];
  assign celloutsig_0_15z = ~ { in_data[92:82], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~ { celloutsig_0_15z[14:3], celloutsig_0_1z };
  assign celloutsig_1_9z = ~ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_6z = & celloutsig_1_5z;
  assign celloutsig_0_2z = | in_data[26:15];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[150:145], celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[189:185] <<< celloutsig_1_9z[5:1];
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_14z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_6z[8:1], celloutsig_0_12z, celloutsig_0_2z };
  assign { out_data[24:12], out_data[10], out_data[11], out_data[9:1] } = ~ { celloutsig_0_16z[10:8], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, out_data[10] };
endmodule
