"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[417],{633:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>c,contentTitle:()=>r,default:()=>d,frontMatter:()=>i,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"layout/outline-constraints","title":"Outline and constraints","description":"","source":"@site/docs/04_layout/3_outline-constraints.md","sourceDirName":"04_layout","slug":"/layout/outline-constraints","permalink":"/PCB-Design-with-KiCad/docs/layout/outline-constraints","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/04_layout/3_outline-constraints.md","tags":[],"version":"current","sidebarPosition":3,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Start Pcbnew, import footprints","permalink":"/PCB-Design-with-KiCad/docs/layout/start-pcbnew"},"next":{"title":"Component placement","permalink":"/PCB-Design-with-KiCad/docs/layout/component-placement"}}');var s=n(4848),a=n(8453);const i={},r="Outline and constraints",c={},u=[];function l(t){const e={h1:"h1",header:"header",...(0,a.R)(),...t.components};return(0,s.jsx)(e.header,{children:(0,s.jsx)(e.h1,{id:"outline-and-constraints",children:"Outline and constraints"})})}function d(t={}){const{wrapper:e}={...(0,a.R)(),...t.components};return e?(0,s.jsx)(e,{...t,children:(0,s.jsx)(l,{...t})}):l(t)}},8453:(t,e,n)=>{n.d(e,{R:()=>i,x:()=>r});var o=n(6540);const s={},a=o.createContext(s);function i(t){const e=o.useContext(a);return o.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function r(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(s):t.components||s:i(t.components),o.createElement(a.Provider,{value:e},t.children)}}}]);