digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@array" {
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002515" [label="(Call,op->operands[1].type & OT_BYTE ||\n\t\t\t\top->operands[0].type & OT_BYTE)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002189" [label="(Call,op->operands[1].regs[0] >= X86R_R8 &&\n\t\t\t    op->operands[0].reg < 4)"];
"1002238" [label="(Call,op->operands[1].regs[0] - 8)"];
"1002228" [label="(Call,op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002223" [label="(Call,data[l++] = op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1002694" [label="(Call,op->operands[1].regs[0] << 3 | base)"];
"1002681" [label="(Call,getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002676" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002737" [label="(Call,offset || base)"];
"1002741" [label="(Call,data[l++] = offset)"];
"1002752" [label="(Call,offset >> 8)"];
"1002747" [label="(Call,data[l++] = offset >> 8)"];
"1002760" [label="(Call,offset >> 16)"];
"1002755" [label="(Call,data[l++] = offset >> 16)"];
"1002768" [label="(Call,offset >> 24)"];
"1002763" [label="(Call,data[l++] = offset >> 24)"];
"1002714" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002709" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002808" [label="(Call,op->operands[1].regs[1] << 3)"];
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002802" [label="(Call,data[l++] = op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002831" [label="(Call,offset || op->operands[1].regs[0] == X86R_EBP)"];
"1002869" [label="(Call,offset && op->operands[0].type & OT_QWORD)"];
"1002863" [label="(Call,a->bits == 64 && offset && op->operands[0].type & OT_QWORD)"];
"1003004" [label="(Call,op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD))"];
"1003147" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003141" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1003161" [label="(Call,data[l++] = offset)"];
"1003168" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1003195" [label="(Call,offset >> 8)"];
"1003190" [label="(Call,data[l++] = offset >> 8)"];
"1003203" [label="(Call,offset >> 16)"];
"1003198" [label="(Call,data[l++] = offset >> 16)"];
"1003211" [label="(Call,offset >> 24)"];
"1003206" [label="(Call,data[l++] = offset >> 24)"];
"1003086" [label="(Call,data[l++] = offset)"];
"1003120" [label="(Call,offset >> 8)"];
"1003115" [label="(Call,data[l++] = offset >> 8)"];
"1003128" [label="(Call,offset >> 16)"];
"1003123" [label="(Call,data[l++] = offset >> 16)"];
"1003136" [label="(Call,offset >> 24)"];
"1003131" [label="(Call,data[l++] = offset >> 24)"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002920" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002918" [label="(Call,0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002913" [label="(Call,data[l++] = 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003063" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1003103" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003093" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1003149" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003178" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002946" [label="(Call,0x40 | op->operands[1].regs[0])"];
"1002941" [label="(Call,data[l++] = 0x40 | op->operands[1].regs[0])"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002974" [label="(Call,op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD))"];
"1003005" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003043" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003039" [label="(Call,mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003034" [label="(Call,data[l++] = mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003036" [label="(Identifier,data)"];
"1003133" [label="(Identifier,data)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002941" [label="(Call,data[l++] = 0x40 | op->operands[1].regs[0])"];
"1002755" [label="(Call,data[l++] = offset >> 16)"];
"1002447" [label="(Call,op->operands[1].type & OT_QWORD &&\n\t\t\t\top->operands[0].type & OT_QWORD)"];
"1002681" [label="(Call,getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1003211" [label="(Call,offset >> 24)"];
"1002259" [label="(Identifier,op)"];
"1003150" [label="(Call,op->operands[1].regs[0])"];
"1002940" [label="(Block,)"];
"1003016" [label="(Call,op->operands[0].type & OT_QWORD)"];
"1002846" [label="(Identifier,mod)"];
"1003161" [label="(Call,data[l++] = offset)"];
"1002809" [label="(Call,op->operands[1].regs[1])"];
"1003166" [label="(Identifier,offset)"];
"1002831" [label="(Call,offset || op->operands[1].regs[0] == X86R_EBP)"];
"1002870" [label="(Identifier,offset)"];
"1002405" [label="(Identifier,data)"];
"1002634" [label="(Identifier,op)"];
"1002757" [label="(Identifier,data)"];
"1003207" [label="(Call,data[l++])"];
"1003208" [label="(Identifier,data)"];
"1003087" [label="(Call,data[l++])"];
"1002737" [label="(Call,offset || base)"];
"1002354" [label="(Call,a->bits == 64)"];
"1002920" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002534" [label="(Literal,0x8a)"];
"1002756" [label="(Call,data[l++])"];
"1003005" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002706" [label="(Identifier,base)"];
"1002754" [label="(Literal,8)"];
"1003043" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003093" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1003034" [label="(Call,data[l++] = mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002714" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1003189" [label="(Block,)"];
"1002881" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_RIP))"];
"1002709" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002919" [label="(Literal,0x80)"];
"1002705" [label="(Literal,3)"];
"1002535" [label="(Literal,0x8b)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003086" [label="(Call,data[l++] = offset)"];
"1003083" [label="(Identifier,mod)"];
"1002538" [label="(Call,op->operands[1].regs[0])"];
"1002012" [label="(Call,offset = op->operands[1].offset * op->operands[1].offset_sign)"];
"1002682" [label="(Call,getsib (op->operands[1].scale[0]) << 6)"];
"1002864" [label="(Call,a->bits == 64)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002843" [label="(Identifier,X86R_EBP)"];
"1003199" [label="(Call,data[l++])"];
"1002772" [label="(Identifier,l)"];
"1002871" [label="(Call,op->operands[0].type & OT_QWORD)"];
"1003028" [label="(Identifier,data)"];
"1003122" [label="(Literal,8)"];
"1002760" [label="(Call,offset >> 16)"];
"1002769" [label="(Identifier,offset)"];
"1002248" [label="(Literal,8)"];
"1002228" [label="(Call,op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002715" [label="(Call,getsib (op->operands[1].scale[0]) << 3)"];
"1002163" [label="(Call,op->operands[0].type & OT_BYTE)"];
"1003120" [label="(Call,offset >> 8)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1002896" [label="(Identifier,data)"];
"1003149" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003159" [label="(Identifier,X86R_RIP)"];
"1003033" [label="(Block,)"];
"1003068" [label="(Identifier,op)"];
"1002736" [label="(ControlStructure,if (offset || base))"];
"1003116" [label="(Call,data[l++])"];
"1003132" [label="(Call,data[l++])"];
"1002189" [label="(Call,op->operands[1].regs[0] >= X86R_R8 &&\n\t\t\t    op->operands[0].reg < 4)"];
"1003216" [label="(MethodReturn,static int)"];
"1002746" [label="(Identifier,offset)"];
"1003160" [label="(Block,)"];
"1002930" [label="(Call,op->operands[1].regs[0])"];
"1002161" [label="(ControlStructure,if (op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0]))"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1003137" [label="(Identifier,offset)"];
"1002239" [label="(Call,op->operands[1].regs[0])"];
"1002784" [label="(Identifier,X86R_UNDEFINED)"];
"1003130" [label="(Literal,16)"];
"1002676" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002383" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002677" [label="(Call,data[l++])"];
"1002394" [label="(Call,-1)"];
"1000120" [label="(Call,base = 0)"];
"1002986" [label="(Call,op->operands[0].type & OT_DWORD)"];
"1002515" [label="(Call,op->operands[1].type & OT_BYTE ||\n\t\t\t\top->operands[0].type & OT_BYTE)"];
"1002741" [label="(Call,data[l++] = offset)"];
"1002191" [label="(Call,op->operands[1].regs[0])"];
"1002536" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1003197" [label="(Literal,8)"];
"1003073" [label="(Identifier,X86R_ESP)"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002696" [label="(Call,op->operands[1].regs[0])"];
"1002747" [label="(Call,data[l++] = offset >> 8)"];
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003167" [label="(ControlStructure,if (op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP))"];
"1002998" [label="(Identifier,data)"];
"1002887" [label="(Identifier,op)"];
"1002913" [label="(Call,data[l++] = 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002188" [label="(ControlStructure,if (op->operands[1].regs[0] >= X86R_R8 &&\n\t\t\t    op->operands[0].reg < 4))"];
"1002525" [label="(Call,op->operands[0].type & OT_BYTE)"];
"1002866" [label="(Identifier,a)"];
"1003010" [label="(Identifier,op)"];
"1002829" [label="(Identifier,l)"];
"1003168" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1002803" [label="(Call,data[l++])"];
"1002182" [label="(Identifier,op)"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003104" [label="(Call,op->operands[1].regs[0])"];
"1003128" [label="(Call,offset >> 16)"];
"1003179" [label="(Call,op->operands[1].regs[0])"];
"1002942" [label="(Call,data[l++])"];
"1002238" [label="(Call,op->operands[1].regs[0] - 8)"];
"1002743" [label="(Identifier,data)"];
"1002547" [label="(Identifier,X86R_UNDEFINED)"];
"1002914" [label="(Call,data[l++])"];
"1003212" [label="(Identifier,offset)"];
"1002763" [label="(Call,data[l++] = offset >> 24)"];
"1003039" [label="(Call,mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003205" [label="(Literal,16)"];
"1003062" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_ESP))"];
"1003142" [label="(Call,a->bits == 64)"];
"1002385" [label="(Call,op->operands[1].regs[0])"];
"1002200" [label="(Identifier,X86R_R8)"];
"1003192" [label="(Identifier,data)"];
"1003190" [label="(Call,data[l++] = offset >> 8)"];
"1003198" [label="(Call,data[l++] = offset >> 16)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003020" [label="(Identifier,op)"];
"1003015" [label="(Identifier,X86R_RIP)"];
"1002708" [label="(Block,)"];
"1002990" [label="(Identifier,op)"];
"1003114" [label="(Block,)"];
"1003098" [label="(Identifier,op)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002552" [label="(Identifier,a)"];
"1002862" [label="(ControlStructure,if (a->bits == 64 && offset && op->operands[0].type & OT_QWORD))"];
"1003131" [label="(Call,data[l++] = offset >> 24)"];
"1002516" [label="(Call,op->operands[1].type & OT_BYTE)"];
"1002830" [label="(ControlStructure,if (offset || op->operands[1].regs[0] == X86R_EBP))"];
"1002753" [label="(Identifier,offset)"];
"1002173" [label="(Call,a->bits == 64)"];
"1003162" [label="(Call,data[l++])"];
"1002740" [label="(Block,)"];
"1002819" [label="(Call,op->operands[1].regs[0])"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1003064" [label="(Call,op->operands[1].regs[0])"];
"1003121" [label="(Identifier,offset)"];
"1002946" [label="(Call,0x40 | op->operands[1].regs[0])"];
"1002834" [label="(Call,op->operands[1].regs[0])"];
"1002742" [label="(Call,data[l++])"];
"1002738" [label="(Identifier,offset)"];
"1002399" [label="(Identifier,data)"];
"1003103" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003203" [label="(Call,offset >> 16)"];
"1002974" [label="(Call,op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD))"];
"1002205" [label="(Identifier,op)"];
"1002907" [label="(Identifier,op)"];
"1003147" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1002962" [label="(Identifier,op)"];
"1002947" [label="(Literal,0x40)"];
"1003035" [label="(Call,data[l++])"];
"1003200" [label="(Identifier,data)"];
"1003141" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1003117" [label="(Identifier,data)"];
"1002195" [label="(Identifier,op)"];
"1002694" [label="(Call,op->operands[1].regs[0] << 3 | base)"];
"1002823" [label="(Identifier,op)"];
"1002675" [label="(Block,)"];
"1003129" [label="(Identifier,offset)"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002174" [label="(Call,a->bits)"];
"1002514" [label="(Call,(op->operands[1].type & OT_BYTE ||\n\t\t\t\top->operands[0].type & OT_BYTE) ?\n\t\t\t\t0x8a : 0x8b)"];
"1002948" [label="(Call,op->operands[1].regs[0])"];
"1002985" [label="(Identifier,X86R_EIP)"];
"1003188" [label="(Identifier,X86R_RIP)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1003091" [label="(Identifier,offset)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1003006" [label="(Call,op->operands[1].regs[0])"];
"1002748" [label="(Call,data[l++])"];
"1003178" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002832" [label="(Identifier,offset)"];
"1002788" [label="(Identifier,data)"];
"1002785" [label="(Block,)"];
"1003004" [label="(Call,op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD))"];
"1002765" [label="(Identifier,data)"];
"1002224" [label="(Call,data[l++])"];
"1003124" [label="(Call,data[l++])"];
"1002764" [label="(Call,data[l++])"];
"1003003" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD)))"];
"1002980" [label="(Identifier,op)"];
"1003123" [label="(Call,data[l++] = offset >> 16)"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002761" [label="(Identifier,offset)"];
"1003085" [label="(Block,)"];
"1002918" [label="(Call,0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003053" [label="(Call,op->operands[1].regs[0])"];
"1003140" [label="(ControlStructure,if (a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)))"];
"1003040" [label="(Call,mod << 5)"];
"1003215" [label="(Identifier,l)"];
"1002177" [label="(Literal,64)"];
"1003196" [label="(Identifier,offset)"];
"1002710" [label="(Call,data[l++])"];
"1003125" [label="(Identifier,data)"];
"1003163" [label="(Identifier,data)"];
"1003206" [label="(Call,data[l++] = offset >> 24)"];
"1003138" [label="(Literal,24)"];
"1003213" [label="(Literal,24)"];
"1003204" [label="(Identifier,offset)"];
"1002749" [label="(Identifier,data)"];
"1002912" [label="(Block,)"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002253" [label="(Literal,1)"];
"1002808" [label="(Call,op->operands[1].regs[1] << 3)"];
"1002863" [label="(Call,a->bits == 64 && offset && op->operands[0].type & OT_QWORD)"];
"1003173" [label="(Identifier,op)"];
"1002770" [label="(Literal,24)"];
"1002976" [label="(Call,op->operands[1].regs[0])"];
"1002869" [label="(Call,offset && op->operands[0].type & OT_QWORD)"];
"1002210" [label="(Block,)"];
"1002670" [label="(Call,base = 5)"];
"1003191" [label="(Call,data[l++])"];
"1002213" [label="(Identifier,data)"];
"1002775" [label="(Call,op->operands[1].regs[1])"];
"1003063" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1002762" [label="(Literal,16)"];
"1002768" [label="(Call,offset >> 24)"];
"1003077" [label="(Identifier,data)"];
"1002773" [label="(ControlStructure,if (op->operands[1].regs[1] != X86R_UNDEFINED))"];
"1002818" [label="(Literal,3)"];
"1002250" [label="(Identifier,l)"];
"1002752" [label="(Call,offset >> 8)"];
"1002892" [label="(Identifier,X86R_RIP)"];
"1003113" [label="(Identifier,X86R_EIP)"];
"1003094" [label="(Call,op->operands[1].offset > 128)"];
"1002973" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD)))"];
"1002727" [label="(Call,op->operands[1].regs[0])"];
"1003148" [label="(Identifier,offset)"];
"1003169" [label="(Call,op->operands[1].offset > 127)"];
"1003136" [label="(Call,offset >> 24)"];
"1002883" [label="(Call,op->operands[1].regs[0])"];
"1002739" [label="(Identifier,base)"];
"1002223" [label="(Call,data[l++] = op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002802" [label="(Call,data[l++] = op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1003092" [label="(ControlStructure,if (op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP))"];
"1003115" [label="(Call,data[l++] = offset >> 8)"];
"1003195" [label="(Call,offset >> 8)"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003216"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: X86R_UNDEFINED"];
"1002162" -> "1002161"  [label="AST: "];
"1002162" -> "1002163"  [label="CFG: "];
"1002163" -> "1002162"  [label="AST: "];
"1002195" -> "1002162"  [label="CFG: "];
"1002259" -> "1002162"  [label="CFG: "];
"1002162" -> "1003216"  [label="DDG: op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0]"];
"1002162" -> "1003216"  [label="DDG: a->bits == 64 && op->operands[1].regs[0]"];
"1002162" -> "1003216"  [label="DDG: op->operands[0].type & OT_BYTE"];
"1002163" -> "1002162"  [label="DDG: op->operands[0].type"];
"1002163" -> "1002162"  [label="DDG: OT_BYTE"];
"1002162" -> "1002515"  [label="DDG: op->operands[0].type & OT_BYTE"];
"1002515" -> "1002514"  [label="AST: "];
"1002515" -> "1002516"  [label="CFG: "];
"1002515" -> "1002525"  [label="CFG: "];
"1002516" -> "1002515"  [label="AST: "];
"1002525" -> "1002515"  [label="AST: "];
"1002534" -> "1002515"  [label="CFG: "];
"1002535" -> "1002515"  [label="CFG: "];
"1002515" -> "1003216"  [label="DDG: op->operands[1].type & OT_BYTE"];
"1002515" -> "1003216"  [label="DDG: op->operands[0].type & OT_BYTE"];
"1002516" -> "1002515"  [label="DDG: op->operands[1].type"];
"1002516" -> "1002515"  [label="DDG: OT_BYTE"];
"1002525" -> "1002515"  [label="DDG: op->operands[0].type"];
"1002525" -> "1002515"  [label="DDG: OT_BYTE"];
"1002190" -> "1002189"  [label="AST: "];
"1002190" -> "1002200"  [label="CFG: "];
"1002191" -> "1002190"  [label="AST: "];
"1002200" -> "1002190"  [label="AST: "];
"1002205" -> "1002190"  [label="CFG: "];
"1002189" -> "1002190"  [label="CFG: "];
"1002190" -> "1003216"  [label="DDG: X86R_R8"];
"1002190" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002190" -> "1002189"  [label="DDG: op->operands[1].regs[0]"];
"1002190" -> "1002189"  [label="DDG: X86R_R8"];
"1002190" -> "1002238"  [label="DDG: op->operands[1].regs[0]"];
"1002189" -> "1002188"  [label="AST: "];
"1002189" -> "1002201"  [label="CFG: "];
"1002201" -> "1002189"  [label="AST: "];
"1002213" -> "1002189"  [label="CFG: "];
"1002253" -> "1002189"  [label="CFG: "];
"1002189" -> "1003216"  [label="DDG: op->operands[1].regs[0] >= X86R_R8"];
"1002189" -> "1003216"  [label="DDG: op->operands[0].reg < 4"];
"1002189" -> "1003216"  [label="DDG: op->operands[1].regs[0] >= X86R_R8 &&\n\t\t\t    op->operands[0].reg < 4"];
"1002201" -> "1002189"  [label="DDG: op->operands[0].reg"];
"1002201" -> "1002189"  [label="DDG: 4"];
"1002238" -> "1002228"  [label="AST: "];
"1002238" -> "1002248"  [label="CFG: "];
"1002239" -> "1002238"  [label="AST: "];
"1002248" -> "1002238"  [label="AST: "];
"1002228" -> "1002238"  [label="CFG: "];
"1002238" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002238" -> "1002228"  [label="DDG: op->operands[1].regs[0]"];
"1002238" -> "1002228"  [label="DDG: 8"];
"1002228" -> "1002223"  [label="AST: "];
"1002229" -> "1002228"  [label="AST: "];
"1002223" -> "1002228"  [label="CFG: "];
"1002228" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1002228" -> "1003216"  [label="DDG: op->operands[1].regs[0] - 8"];
"1002228" -> "1002223"  [label="DDG: op->operands[0].reg << 3"];
"1002228" -> "1002223"  [label="DDG: op->operands[1].regs[0] - 8"];
"1002229" -> "1002228"  [label="DDG: op->operands[0].reg"];
"1002229" -> "1002228"  [label="DDG: 3"];
"1002223" -> "1002210"  [label="AST: "];
"1002224" -> "1002223"  [label="AST: "];
"1002250" -> "1002223"  [label="CFG: "];
"1002223" -> "1003216"  [label="DDG: data[l++]"];
"1002223" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8)"];
"1000104" -> "1002223"  [label="DDG: data"];
"1002384" -> "1002383"  [label="AST: "];
"1002384" -> "1002394"  [label="CFG: "];
"1002385" -> "1002384"  [label="AST: "];
"1002394" -> "1002384"  [label="AST: "];
"1002399" -> "1002384"  [label="CFG: "];
"1002405" -> "1002384"  [label="CFG: "];
"1002384" -> "1003216"  [label="DDG: -1"];
"1002384" -> "1003216"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002394" -> "1002384"  [label="DDG: 1"];
"1002384" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002536"  [label="AST: "];
"1002537" -> "1002547"  [label="CFG: "];
"1002538" -> "1002537"  [label="AST: "];
"1002547" -> "1002537"  [label="AST: "];
"1002552" -> "1002537"  [label="CFG: "];
"1002634" -> "1002537"  [label="CFG: "];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002695"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002714"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002774"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1002807"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002833"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002695" -> "1002694"  [label="AST: "];
"1002695" -> "1002705"  [label="CFG: "];
"1002696" -> "1002695"  [label="AST: "];
"1002705" -> "1002695"  [label="AST: "];
"1002706" -> "1002695"  [label="CFG: "];
"1002695" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002695" -> "1002694"  [label="DDG: op->operands[1].regs[0]"];
"1002695" -> "1002694"  [label="DDG: 3"];
"1002694" -> "1002681"  [label="AST: "];
"1002694" -> "1002706"  [label="CFG: "];
"1002706" -> "1002694"  [label="AST: "];
"1002681" -> "1002694"  [label="CFG: "];
"1002694" -> "1003216"  [label="DDG: op->operands[1].regs[0] << 3"];
"1002694" -> "1002681"  [label="DDG: op->operands[1].regs[0] << 3"];
"1002694" -> "1002681"  [label="DDG: base"];
"1000120" -> "1002694"  [label="DDG: base"];
"1002670" -> "1002694"  [label="DDG: base"];
"1002694" -> "1002737"  [label="DDG: base"];
"1002681" -> "1002676"  [label="AST: "];
"1002682" -> "1002681"  [label="AST: "];
"1002676" -> "1002681"  [label="CFG: "];
"1002681" -> "1003216"  [label="DDG: op->operands[1].regs[0] << 3 | base"];
"1002681" -> "1003216"  [label="DDG: getsib (op->operands[1].scale[0]) << 6"];
"1002681" -> "1002676"  [label="DDG: getsib (op->operands[1].scale[0]) << 6"];
"1002681" -> "1002676"  [label="DDG: op->operands[1].regs[0] << 3 | base"];
"1002682" -> "1002681"  [label="DDG: getsib (op->operands[1].scale[0])"];
"1002682" -> "1002681"  [label="DDG: 6"];
"1002676" -> "1002675"  [label="AST: "];
"1002677" -> "1002676"  [label="AST: "];
"1002738" -> "1002676"  [label="CFG: "];
"1002676" -> "1003216"  [label="DDG: getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base"];
"1002676" -> "1003216"  [label="DDG: data[l++]"];
"1000104" -> "1002676"  [label="DDG: data"];
"1002737" -> "1002736"  [label="AST: "];
"1002737" -> "1002738"  [label="CFG: "];
"1002737" -> "1002739"  [label="CFG: "];
"1002738" -> "1002737"  [label="AST: "];
"1002739" -> "1002737"  [label="AST: "];
"1002743" -> "1002737"  [label="CFG: "];
"1002772" -> "1002737"  [label="CFG: "];
"1002737" -> "1003216"  [label="DDG: base"];
"1002737" -> "1003216"  [label="DDG: offset || base"];
"1002737" -> "1003216"  [label="DDG: offset"];
"1002012" -> "1002737"  [label="DDG: offset"];
"1000120" -> "1002737"  [label="DDG: base"];
"1002670" -> "1002737"  [label="DDG: base"];
"1002737" -> "1002741"  [label="DDG: offset"];
"1002737" -> "1002752"  [label="DDG: offset"];
"1002741" -> "1002740"  [label="AST: "];
"1002741" -> "1002746"  [label="CFG: "];
"1002742" -> "1002741"  [label="AST: "];
"1002746" -> "1002741"  [label="AST: "];
"1002749" -> "1002741"  [label="CFG: "];
"1000104" -> "1002741"  [label="DDG: data"];
"1002752" -> "1002747"  [label="AST: "];
"1002752" -> "1002754"  [label="CFG: "];
"1002753" -> "1002752"  [label="AST: "];
"1002754" -> "1002752"  [label="AST: "];
"1002747" -> "1002752"  [label="CFG: "];
"1002752" -> "1002747"  [label="DDG: offset"];
"1002752" -> "1002747"  [label="DDG: 8"];
"1002752" -> "1002760"  [label="DDG: offset"];
"1002747" -> "1002740"  [label="AST: "];
"1002748" -> "1002747"  [label="AST: "];
"1002757" -> "1002747"  [label="CFG: "];
"1002747" -> "1003216"  [label="DDG: offset >> 8"];
"1000104" -> "1002747"  [label="DDG: data"];
"1002760" -> "1002755"  [label="AST: "];
"1002760" -> "1002762"  [label="CFG: "];
"1002761" -> "1002760"  [label="AST: "];
"1002762" -> "1002760"  [label="AST: "];
"1002755" -> "1002760"  [label="CFG: "];
"1002760" -> "1002755"  [label="DDG: offset"];
"1002760" -> "1002755"  [label="DDG: 16"];
"1002760" -> "1002768"  [label="DDG: offset"];
"1002755" -> "1002740"  [label="AST: "];
"1002756" -> "1002755"  [label="AST: "];
"1002765" -> "1002755"  [label="CFG: "];
"1002755" -> "1003216"  [label="DDG: offset >> 16"];
"1000104" -> "1002755"  [label="DDG: data"];
"1002768" -> "1002763"  [label="AST: "];
"1002768" -> "1002770"  [label="CFG: "];
"1002769" -> "1002768"  [label="AST: "];
"1002770" -> "1002768"  [label="AST: "];
"1002763" -> "1002768"  [label="CFG: "];
"1002768" -> "1003216"  [label="DDG: offset"];
"1002768" -> "1002763"  [label="DDG: offset"];
"1002768" -> "1002763"  [label="DDG: 24"];
"1002763" -> "1002740"  [label="AST: "];
"1002764" -> "1002763"  [label="AST: "];
"1002772" -> "1002763"  [label="CFG: "];
"1002763" -> "1003216"  [label="DDG: data[l++]"];
"1002763" -> "1003216"  [label="DDG: offset >> 24"];
"1000104" -> "1002763"  [label="DDG: data"];
"1002714" -> "1002709"  [label="AST: "];
"1002714" -> "1002727"  [label="CFG: "];
"1002715" -> "1002714"  [label="AST: "];
"1002727" -> "1002714"  [label="AST: "];
"1002709" -> "1002714"  [label="CFG: "];
"1002714" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002714" -> "1003216"  [label="DDG: getsib (op->operands[1].scale[0]) << 3"];
"1002714" -> "1002709"  [label="DDG: getsib (op->operands[1].scale[0]) << 3"];
"1002714" -> "1002709"  [label="DDG: op->operands[1].regs[0]"];
"1002715" -> "1002714"  [label="DDG: getsib (op->operands[1].scale[0])"];
"1002715" -> "1002714"  [label="DDG: 3"];
"1002709" -> "1002708"  [label="AST: "];
"1002710" -> "1002709"  [label="AST: "];
"1002738" -> "1002709"  [label="CFG: "];
"1002709" -> "1003216"  [label="DDG: data[l++]"];
"1002709" -> "1003216"  [label="DDG: getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0]"];
"1000104" -> "1002709"  [label="DDG: data"];
"1002774" -> "1002773"  [label="AST: "];
"1002774" -> "1002784"  [label="CFG: "];
"1002775" -> "1002774"  [label="AST: "];
"1002784" -> "1002774"  [label="AST: "];
"1002788" -> "1002774"  [label="CFG: "];
"1002832" -> "1002774"  [label="CFG: "];
"1002774" -> "1003216"  [label="DDG: op->operands[1].regs[1] != X86R_UNDEFINED"];
"1002774" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002774" -> "1003216"  [label="DDG: op->operands[1].regs[1]"];
"1002774" -> "1002808"  [label="DDG: op->operands[1].regs[1]"];
"1002808" -> "1002807"  [label="AST: "];
"1002808" -> "1002818"  [label="CFG: "];
"1002809" -> "1002808"  [label="AST: "];
"1002818" -> "1002808"  [label="AST: "];
"1002823" -> "1002808"  [label="CFG: "];
"1002808" -> "1003216"  [label="DDG: op->operands[1].regs[1]"];
"1002808" -> "1002807"  [label="DDG: op->operands[1].regs[1]"];
"1002808" -> "1002807"  [label="DDG: 3"];
"1002807" -> "1002802"  [label="AST: "];
"1002807" -> "1002819"  [label="CFG: "];
"1002819" -> "1002807"  [label="AST: "];
"1002802" -> "1002807"  [label="CFG: "];
"1002807" -> "1003216"  [label="DDG: op->operands[1].regs[1] << 3"];
"1002807" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002807" -> "1002802"  [label="DDG: op->operands[1].regs[1] << 3"];
"1002807" -> "1002802"  [label="DDG: op->operands[1].regs[0]"];
"1002802" -> "1002785"  [label="AST: "];
"1002803" -> "1002802"  [label="AST: "];
"1002829" -> "1002802"  [label="CFG: "];
"1002802" -> "1003216"  [label="DDG: data[l++]"];
"1002802" -> "1003216"  [label="DDG: op->operands[1].regs[1] << 3 | op->operands[1].regs[0]"];
"1000104" -> "1002802"  [label="DDG: data"];
"1002833" -> "1002831"  [label="AST: "];
"1002833" -> "1002843"  [label="CFG: "];
"1002834" -> "1002833"  [label="AST: "];
"1002843" -> "1002833"  [label="AST: "];
"1002831" -> "1002833"  [label="CFG: "];
"1002833" -> "1003216"  [label="DDG: X86R_EBP"];
"1002833" -> "1002831"  [label="DDG: op->operands[1].regs[0]"];
"1002833" -> "1002831"  [label="DDG: X86R_EBP"];
"1002833" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002833" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002831" -> "1002830"  [label="AST: "];
"1002831" -> "1002832"  [label="CFG: "];
"1002832" -> "1002831"  [label="AST: "];
"1002846" -> "1002831"  [label="CFG: "];
"1002866" -> "1002831"  [label="CFG: "];
"1002831" -> "1003216"  [label="DDG: offset || op->operands[1].regs[0] == X86R_EBP"];
"1002831" -> "1003216"  [label="DDG: offset"];
"1002831" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_EBP"];
"1002012" -> "1002831"  [label="DDG: offset"];
"1002831" -> "1002869"  [label="DDG: offset"];
"1002831" -> "1003086"  [label="DDG: offset"];
"1002831" -> "1003120"  [label="DDG: offset"];
"1002831" -> "1003147"  [label="DDG: offset"];
"1002831" -> "1003161"  [label="DDG: offset"];
"1002831" -> "1003195"  [label="DDG: offset"];
"1002869" -> "1002863"  [label="AST: "];
"1002869" -> "1002870"  [label="CFG: "];
"1002869" -> "1002871"  [label="CFG: "];
"1002870" -> "1002869"  [label="AST: "];
"1002871" -> "1002869"  [label="AST: "];
"1002863" -> "1002869"  [label="CFG: "];
"1002869" -> "1003216"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1002869" -> "1003216"  [label="DDG: offset"];
"1002869" -> "1002863"  [label="DDG: offset"];
"1002869" -> "1002863"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1002447" -> "1002869"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1002871" -> "1002869"  [label="DDG: op->operands[0].type"];
"1002871" -> "1002869"  [label="DDG: OT_QWORD"];
"1002869" -> "1003004"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1002869" -> "1003086"  [label="DDG: offset"];
"1002869" -> "1003120"  [label="DDG: offset"];
"1002869" -> "1003147"  [label="DDG: offset"];
"1002869" -> "1003161"  [label="DDG: offset"];
"1002869" -> "1003195"  [label="DDG: offset"];
"1002863" -> "1002862"  [label="AST: "];
"1002863" -> "1002864"  [label="CFG: "];
"1002864" -> "1002863"  [label="AST: "];
"1002887" -> "1002863"  [label="CFG: "];
"1002980" -> "1002863"  [label="CFG: "];
"1002863" -> "1003216"  [label="DDG: a->bits == 64"];
"1002863" -> "1003216"  [label="DDG: offset && op->operands[0].type & OT_QWORD"];
"1002863" -> "1003216"  [label="DDG: a->bits == 64 && offset && op->operands[0].type & OT_QWORD"];
"1002864" -> "1002863"  [label="DDG: a->bits"];
"1002864" -> "1002863"  [label="DDG: 64"];
"1003004" -> "1003003"  [label="AST: "];
"1003004" -> "1003005"  [label="CFG: "];
"1003004" -> "1003016"  [label="CFG: "];
"1003005" -> "1003004"  [label="AST: "];
"1003016" -> "1003004"  [label="AST: "];
"1003028" -> "1003004"  [label="CFG: "];
"1003036" -> "1003004"  [label="CFG: "];
"1003004" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD)"];
"1003004" -> "1003216"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1003004" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003005" -> "1003004"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003004"  [label="DDG: X86R_RIP"];
"1003016" -> "1003004"  [label="DDG: op->operands[0].type"];
"1003016" -> "1003004"  [label="DDG: OT_QWORD"];
"1002447" -> "1003004"  [label="DDG: op->operands[0].type & OT_QWORD"];
"1003004" -> "1003147"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003004" -> "1003168"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003141"  [label="AST: "];
"1003147" -> "1003148"  [label="CFG: "];
"1003147" -> "1003149"  [label="CFG: "];
"1003148" -> "1003147"  [label="AST: "];
"1003149" -> "1003147"  [label="AST: "];
"1003141" -> "1003147"  [label="CFG: "];
"1003147" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003216"  [label="DDG: offset"];
"1003147" -> "1003141"  [label="DDG: offset"];
"1003147" -> "1003141"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003149" -> "1003147"  [label="DDG: op->operands[1].regs[0]"];
"1003149" -> "1003147"  [label="DDG: X86R_RIP"];
"1002882" -> "1003147"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003161"  [label="DDG: offset"];
"1003147" -> "1003168"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003195"  [label="DDG: offset"];
"1003141" -> "1003140"  [label="AST: "];
"1003141" -> "1003142"  [label="CFG: "];
"1003142" -> "1003141"  [label="AST: "];
"1003163" -> "1003141"  [label="CFG: "];
"1003215" -> "1003141"  [label="CFG: "];
"1003141" -> "1003216"  [label="DDG: a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003141" -> "1003216"  [label="DDG: offset || op->operands[1].regs[0] == X86R_RIP"];
"1003141" -> "1003216"  [label="DDG: a->bits == 64"];
"1003142" -> "1003141"  [label="DDG: a->bits"];
"1003142" -> "1003141"  [label="DDG: 64"];
"1003161" -> "1003160"  [label="AST: "];
"1003161" -> "1003166"  [label="CFG: "];
"1003162" -> "1003161"  [label="AST: "];
"1003166" -> "1003161"  [label="AST: "];
"1003173" -> "1003161"  [label="CFG: "];
"1003161" -> "1003216"  [label="DDG: data[l++]"];
"1003161" -> "1003216"  [label="DDG: offset"];
"1000104" -> "1003161"  [label="DDG: data"];
"1003168" -> "1003167"  [label="AST: "];
"1003168" -> "1003169"  [label="CFG: "];
"1003168" -> "1003178"  [label="CFG: "];
"1003169" -> "1003168"  [label="AST: "];
"1003178" -> "1003168"  [label="AST: "];
"1003192" -> "1003168"  [label="CFG: "];
"1003215" -> "1003168"  [label="CFG: "];
"1003168" -> "1003216"  [label="DDG: op->operands[1].offset > 127"];
"1003168" -> "1003216"  [label="DDG: op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP"];
"1003168" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003169" -> "1003168"  [label="DDG: op->operands[1].offset"];
"1003169" -> "1003168"  [label="DDG: 127"];
"1002882" -> "1003168"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003178" -> "1003168"  [label="DDG: op->operands[1].regs[0]"];
"1003178" -> "1003168"  [label="DDG: X86R_RIP"];
"1003195" -> "1003190"  [label="AST: "];
"1003195" -> "1003197"  [label="CFG: "];
"1003196" -> "1003195"  [label="AST: "];
"1003197" -> "1003195"  [label="AST: "];
"1003190" -> "1003195"  [label="CFG: "];
"1003195" -> "1003190"  [label="DDG: offset"];
"1003195" -> "1003190"  [label="DDG: 8"];
"1003195" -> "1003203"  [label="DDG: offset"];
"1003190" -> "1003189"  [label="AST: "];
"1003191" -> "1003190"  [label="AST: "];
"1003200" -> "1003190"  [label="CFG: "];
"1003190" -> "1003216"  [label="DDG: offset >> 8"];
"1000104" -> "1003190"  [label="DDG: data"];
"1003203" -> "1003198"  [label="AST: "];
"1003203" -> "1003205"  [label="CFG: "];
"1003204" -> "1003203"  [label="AST: "];
"1003205" -> "1003203"  [label="AST: "];
"1003198" -> "1003203"  [label="CFG: "];
"1003203" -> "1003198"  [label="DDG: offset"];
"1003203" -> "1003198"  [label="DDG: 16"];
"1003203" -> "1003211"  [label="DDG: offset"];
"1003198" -> "1003189"  [label="AST: "];
"1003199" -> "1003198"  [label="AST: "];
"1003208" -> "1003198"  [label="CFG: "];
"1003198" -> "1003216"  [label="DDG: offset >> 16"];
"1000104" -> "1003198"  [label="DDG: data"];
"1003211" -> "1003206"  [label="AST: "];
"1003211" -> "1003213"  [label="CFG: "];
"1003212" -> "1003211"  [label="AST: "];
"1003213" -> "1003211"  [label="AST: "];
"1003206" -> "1003211"  [label="CFG: "];
"1003211" -> "1003216"  [label="DDG: offset"];
"1003211" -> "1003206"  [label="DDG: offset"];
"1003211" -> "1003206"  [label="DDG: 24"];
"1003206" -> "1003189"  [label="AST: "];
"1003207" -> "1003206"  [label="AST: "];
"1003215" -> "1003206"  [label="CFG: "];
"1003206" -> "1003216"  [label="DDG: data[l++]"];
"1003206" -> "1003216"  [label="DDG: offset >> 24"];
"1000104" -> "1003206"  [label="DDG: data"];
"1003086" -> "1003085"  [label="AST: "];
"1003086" -> "1003091"  [label="CFG: "];
"1003087" -> "1003086"  [label="AST: "];
"1003091" -> "1003086"  [label="AST: "];
"1003098" -> "1003086"  [label="CFG: "];
"1003086" -> "1003216"  [label="DDG: data[l++]"];
"1003086" -> "1003216"  [label="DDG: offset"];
"1000104" -> "1003086"  [label="DDG: data"];
"1003120" -> "1003115"  [label="AST: "];
"1003120" -> "1003122"  [label="CFG: "];
"1003121" -> "1003120"  [label="AST: "];
"1003122" -> "1003120"  [label="AST: "];
"1003115" -> "1003120"  [label="CFG: "];
"1003120" -> "1003115"  [label="DDG: offset"];
"1003120" -> "1003115"  [label="DDG: 8"];
"1003120" -> "1003128"  [label="DDG: offset"];
"1003115" -> "1003114"  [label="AST: "];
"1003116" -> "1003115"  [label="AST: "];
"1003125" -> "1003115"  [label="CFG: "];
"1003115" -> "1003216"  [label="DDG: offset >> 8"];
"1000104" -> "1003115"  [label="DDG: data"];
"1003128" -> "1003123"  [label="AST: "];
"1003128" -> "1003130"  [label="CFG: "];
"1003129" -> "1003128"  [label="AST: "];
"1003130" -> "1003128"  [label="AST: "];
"1003123" -> "1003128"  [label="CFG: "];
"1003128" -> "1003123"  [label="DDG: offset"];
"1003128" -> "1003123"  [label="DDG: 16"];
"1003128" -> "1003136"  [label="DDG: offset"];
"1003123" -> "1003114"  [label="AST: "];
"1003124" -> "1003123"  [label="AST: "];
"1003133" -> "1003123"  [label="CFG: "];
"1003123" -> "1003216"  [label="DDG: offset >> 16"];
"1000104" -> "1003123"  [label="DDG: data"];
"1003136" -> "1003131"  [label="AST: "];
"1003136" -> "1003138"  [label="CFG: "];
"1003137" -> "1003136"  [label="AST: "];
"1003138" -> "1003136"  [label="AST: "];
"1003131" -> "1003136"  [label="CFG: "];
"1003136" -> "1003216"  [label="DDG: offset"];
"1003136" -> "1003131"  [label="DDG: offset"];
"1003136" -> "1003131"  [label="DDG: 24"];
"1003131" -> "1003114"  [label="AST: "];
"1003132" -> "1003131"  [label="AST: "];
"1003215" -> "1003131"  [label="CFG: "];
"1003131" -> "1003216"  [label="DDG: offset >> 24"];
"1003131" -> "1003216"  [label="DDG: data[l++]"];
"1000104" -> "1003131"  [label="DDG: data"];
"1002882" -> "1002881"  [label="AST: "];
"1002882" -> "1002892"  [label="CFG: "];
"1002883" -> "1002882"  [label="AST: "];
"1002892" -> "1002882"  [label="AST: "];
"1002896" -> "1002882"  [label="CFG: "];
"1002907" -> "1002882"  [label="CFG: "];
"1002882" -> "1003216"  [label="DDG: X86R_RIP"];
"1002882" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002882" -> "1002920"  [label="DDG: op->operands[1].regs[0]"];
"1002882" -> "1002946"  [label="DDG: op->operands[1].regs[0]"];
"1002882" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002882" -> "1003149"  [label="DDG: X86R_RIP"];
"1002882" -> "1003178"  [label="DDG: X86R_RIP"];
"1002920" -> "1002918"  [label="AST: "];
"1002920" -> "1002930"  [label="CFG: "];
"1002921" -> "1002920"  [label="AST: "];
"1002930" -> "1002920"  [label="AST: "];
"1002918" -> "1002920"  [label="CFG: "];
"1002920" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1002920" -> "1002918"  [label="DDG: op->operands[0].reg << 3"];
"1002920" -> "1002918"  [label="DDG: op->operands[1].regs[0]"];
"1002921" -> "1002920"  [label="DDG: op->operands[0].reg"];
"1002921" -> "1002920"  [label="DDG: 3"];
"1002920" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002918" -> "1002913"  [label="AST: "];
"1002919" -> "1002918"  [label="AST: "];
"1002913" -> "1002918"  [label="CFG: "];
"1002918" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002918" -> "1002913"  [label="DDG: 0x80"];
"1002918" -> "1002913"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002913" -> "1002912"  [label="AST: "];
"1002914" -> "1002913"  [label="AST: "];
"1002962" -> "1002913"  [label="CFG: "];
"1002913" -> "1003216"  [label="DDG: data[l++]"];
"1002913" -> "1003216"  [label="DDG: 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1000104" -> "1002913"  [label="DDG: data"];
"1003063" -> "1003062"  [label="AST: "];
"1003063" -> "1003073"  [label="CFG: "];
"1003064" -> "1003063"  [label="AST: "];
"1003073" -> "1003063"  [label="AST: "];
"1003077" -> "1003063"  [label="CFG: "];
"1003083" -> "1003063"  [label="CFG: "];
"1003063" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003216"  [label="DDG: X86R_ESP"];
"1003063" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_ESP"];
"1003043" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002946" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002975" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003103"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003149"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003178"  [label="DDG: op->operands[1].regs[0]"];
"1003103" -> "1003093"  [label="AST: "];
"1003103" -> "1003113"  [label="CFG: "];
"1003104" -> "1003103"  [label="AST: "];
"1003113" -> "1003103"  [label="AST: "];
"1003093" -> "1003103"  [label="CFG: "];
"1003103" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003103" -> "1003216"  [label="DDG: X86R_EIP"];
"1003103" -> "1003093"  [label="DDG: op->operands[1].regs[0]"];
"1003103" -> "1003093"  [label="DDG: X86R_EIP"];
"1002975" -> "1003103"  [label="DDG: X86R_EIP"];
"1003093" -> "1003092"  [label="AST: "];
"1003093" -> "1003094"  [label="CFG: "];
"1003094" -> "1003093"  [label="AST: "];
"1003117" -> "1003093"  [label="CFG: "];
"1003215" -> "1003093"  [label="CFG: "];
"1003093" -> "1003216"  [label="DDG: op->operands[1].offset > 128"];
"1003093" -> "1003216"  [label="DDG: op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP"];
"1003093" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003094" -> "1003093"  [label="DDG: op->operands[1].offset"];
"1003094" -> "1003093"  [label="DDG: 128"];
"1002974" -> "1003093"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003149" -> "1003159"  [label="CFG: "];
"1003150" -> "1003149"  [label="AST: "];
"1003159" -> "1003149"  [label="AST: "];
"1003149" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003149" -> "1003216"  [label="DDG: X86R_RIP"];
"1003005" -> "1003149"  [label="DDG: X86R_RIP"];
"1003149" -> "1003178"  [label="DDG: op->operands[1].regs[0]"];
"1003149" -> "1003178"  [label="DDG: X86R_RIP"];
"1003178" -> "1003188"  [label="CFG: "];
"1003179" -> "1003178"  [label="AST: "];
"1003188" -> "1003178"  [label="AST: "];
"1003178" -> "1003216"  [label="DDG: X86R_RIP"];
"1003178" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003178"  [label="DDG: X86R_RIP"];
"1002946" -> "1002941"  [label="AST: "];
"1002946" -> "1002948"  [label="CFG: "];
"1002947" -> "1002946"  [label="AST: "];
"1002948" -> "1002946"  [label="AST: "];
"1002941" -> "1002946"  [label="CFG: "];
"1002946" -> "1002941"  [label="DDG: 0x40"];
"1002946" -> "1002941"  [label="DDG: op->operands[1].regs[0]"];
"1002941" -> "1002940"  [label="AST: "];
"1002942" -> "1002941"  [label="AST: "];
"1002962" -> "1002941"  [label="CFG: "];
"1002941" -> "1003216"  [label="DDG: data[l++]"];
"1002941" -> "1003216"  [label="DDG: 0x40 | op->operands[1].regs[0]"];
"1000104" -> "1002941"  [label="DDG: data"];
"1002975" -> "1002974"  [label="AST: "];
"1002975" -> "1002985"  [label="CFG: "];
"1002976" -> "1002975"  [label="AST: "];
"1002985" -> "1002975"  [label="AST: "];
"1002990" -> "1002975"  [label="CFG: "];
"1002974" -> "1002975"  [label="CFG: "];
"1002975" -> "1003216"  [label="DDG: X86R_EIP"];
"1002975" -> "1002974"  [label="DDG: op->operands[1].regs[0]"];
"1002975" -> "1002974"  [label="DDG: X86R_EIP"];
"1002975" -> "1003005"  [label="DDG: op->operands[1].regs[0]"];
"1002974" -> "1002973"  [label="AST: "];
"1002974" -> "1002986"  [label="CFG: "];
"1002986" -> "1002974"  [label="AST: "];
"1002998" -> "1002974"  [label="CFG: "];
"1003010" -> "1002974"  [label="CFG: "];
"1002974" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD)"];
"1002974" -> "1003216"  [label="DDG: op->operands[0].type & OT_DWORD"];
"1002974" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1002986" -> "1002974"  [label="DDG: op->operands[0].type"];
"1002986" -> "1002974"  [label="DDG: OT_DWORD"];
"1003005" -> "1003015"  [label="CFG: "];
"1003006" -> "1003005"  [label="AST: "];
"1003015" -> "1003005"  [label="AST: "];
"1003020" -> "1003005"  [label="CFG: "];
"1003005" -> "1003216"  [label="DDG: X86R_RIP"];
"1003005" -> "1003043"  [label="DDG: op->operands[1].regs[0]"];
"1003043" -> "1003039"  [label="AST: "];
"1003043" -> "1003053"  [label="CFG: "];
"1003044" -> "1003043"  [label="AST: "];
"1003053" -> "1003043"  [label="AST: "];
"1003039" -> "1003043"  [label="CFG: "];
"1003043" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1003043" -> "1003039"  [label="DDG: op->operands[0].reg << 3"];
"1003043" -> "1003039"  [label="DDG: op->operands[1].regs[0]"];
"1003044" -> "1003043"  [label="DDG: op->operands[0].reg"];
"1003044" -> "1003043"  [label="DDG: 3"];
"1003039" -> "1003034"  [label="AST: "];
"1003040" -> "1003039"  [label="AST: "];
"1003034" -> "1003039"  [label="CFG: "];
"1003039" -> "1003216"  [label="DDG: mod << 5"];
"1003039" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1003039" -> "1003034"  [label="DDG: mod << 5"];
"1003039" -> "1003034"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1003040" -> "1003039"  [label="DDG: mod"];
"1003040" -> "1003039"  [label="DDG: 5"];
"1003034" -> "1003033"  [label="AST: "];
"1003035" -> "1003034"  [label="AST: "];
"1003068" -> "1003034"  [label="CFG: "];
"1003034" -> "1003216"  [label="DDG: mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1003034" -> "1003216"  [label="DDG: data[l++]"];
"1000104" -> "1003034"  [label="DDG: data"];
}
