
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b48  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08003c54  08003c54  00013c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d10  08003d10  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003d10  08003d10  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d10  08003d10  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d10  08003d10  00013d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d14  08003d14  00013d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000070  08003d88  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08003d88  00020228  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d358  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002041  00000000  00000000  0002d3f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  0002f438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  000301a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001745e  00000000  00000000  00030e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ee7a  00000000  00000000  0004829e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008941d  00000000  00000000  00057118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0535  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b44  00000000  00000000  000e0588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c3c 	.word	0x08003c3c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003c3c 	.word	0x08003c3c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fe4c 	bl	8000dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configur	e the system clock */
  SystemClock_Config();
 8000164:	f000 f866 	bl	8000234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f932 	bl	80003d0 <MX_GPIO_Init>
  MX_TIM2_Init();
 800016c:	f000 f8ba 	bl	80002e4 <MX_TIM2_Init>
  MX_IWDG_Init();
 8000170:	f000 f89e 	bl	80002b0 <MX_IWDG_Init>
  MX_USART1_UART_Init();
 8000174:	f000 f902 	bl	800037c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000178:	4826      	ldr	r0, [pc, #152]	; (8000214 <main+0xb8>)
 800017a:	f001 fef7 	bl	8001f6c <HAL_TIM_Base_Start_IT>
  SCH_Init();
 800017e:	f000 fa33 	bl	80005e8 <SCH_Init>


  HAL_GPIO_WritePin(GPIOA, LED0_Pin, 1);
 8000182:	2201      	movs	r2, #1
 8000184:	2102      	movs	r1, #2
 8000186:	4824      	ldr	r0, [pc, #144]	; (8000218 <main+0xbc>)
 8000188:	f001 f9f2 	bl	8001570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED1_Pin, 1);
 800018c:	2201      	movs	r2, #1
 800018e:	2104      	movs	r1, #4
 8000190:	4821      	ldr	r0, [pc, #132]	; (8000218 <main+0xbc>)
 8000192:	f001 f9ed 	bl	8001570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED2_Pin, 1);
 8000196:	2201      	movs	r2, #1
 8000198:	2108      	movs	r1, #8
 800019a:	481f      	ldr	r0, [pc, #124]	; (8000218 <main+0xbc>)
 800019c:	f001 f9e8 	bl	8001570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED3_Pin, 1);
 80001a0:	2201      	movs	r2, #1
 80001a2:	2110      	movs	r1, #16
 80001a4:	481c      	ldr	r0, [pc, #112]	; (8000218 <main+0xbc>)
 80001a6:	f001 f9e3 	bl	8001570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED4_Pin, 1);
 80001aa:	2201      	movs	r2, #1
 80001ac:	2120      	movs	r1, #32
 80001ae:	481a      	ldr	r0, [pc, #104]	; (8000218 <main+0xbc>)
 80001b0:	f001 f9de 	bl	8001570 <HAL_GPIO_WritePin>

  SCH_Add_Task(Blinking_LED0, 0, 500);
 80001b4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80001b8:	2100      	movs	r1, #0
 80001ba:	4818      	ldr	r0, [pc, #96]	; (800021c <main+0xc0>)
 80001bc:	f000 fbc8 	bl	8000950 <SCH_Add_Task>
  SCH_Add_Task(Blinking_LED1, 10, 1000);
 80001c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001c4:	210a      	movs	r1, #10
 80001c6:	4816      	ldr	r0, [pc, #88]	; (8000220 <main+0xc4>)
 80001c8:	f000 fbc2 	bl	8000950 <SCH_Add_Task>
  SCH_Add_Task(Blinking_LED2, 10, 1500);
 80001cc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80001d0:	210a      	movs	r1, #10
 80001d2:	4814      	ldr	r0, [pc, #80]	; (8000224 <main+0xc8>)
 80001d4:	f000 fbbc 	bl	8000950 <SCH_Add_Task>
  SCH_Add_Task(Blinking_LED3, 20, 2000);
 80001d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80001dc:	2114      	movs	r1, #20
 80001de:	4812      	ldr	r0, [pc, #72]	; (8000228 <main+0xcc>)
 80001e0:	f000 fbb6 	bl	8000950 <SCH_Add_Task>
  SCH_Add_Task(Blinking_LED4, 20, 2500);
 80001e4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80001e8:	2114      	movs	r1, #20
 80001ea:	4810      	ldr	r0, [pc, #64]	; (800022c <main+0xd0>)
 80001ec:	f000 fbb0 	bl	8000950 <SCH_Add_Task>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  isTaskJustRun = SCH_Dispatch_Tasks();
 80001f0:	f000 fbc2 	bl	8000978 <SCH_Dispatch_Tasks>
 80001f4:	4603      	mov	r3, r0
 80001f6:	461a      	mov	r2, r3
 80001f8:	4b0d      	ldr	r3, [pc, #52]	; (8000230 <main+0xd4>)
 80001fa:	701a      	strb	r2, [r3, #0]

	  //Get error code from SCH_Report_Status()
	  //Then give code for UART_Report_Status() to transmit string error.
	  UART_Report_Status(SCH_Report_Status());
 80001fc:	f000 fcb4 	bl	8000b68 <SCH_Report_Status>
 8000200:	4603      	mov	r3, r0
 8000202:	4618      	mov	r0, r3
 8000204:	f000 f95e 	bl	80004c4 <UART_Report_Status>

	  //Print timestamp when some task run.
	  UART_Report_Timestamp();
 8000208:	f000 f99e 	bl	8000548 <UART_Report_Timestamp>

	  //Go to sleep if no task need to run
	  SCH_Sleep();
 800020c:	f000 fc92 	bl	8000b34 <SCH_Sleep>
	  isTaskJustRun = SCH_Dispatch_Tasks();
 8000210:	e7ee      	b.n	80001f0 <main+0x94>
 8000212:	bf00      	nop
 8000214:	20000098 	.word	0x20000098
 8000218:	40010800 	.word	0x40010800
 800021c:	08000461 	.word	0x08000461
 8000220:	08000475 	.word	0x08000475
 8000224:	08000489 	.word	0x08000489
 8000228:	0800049d 	.word	0x0800049d
 800022c:	080004b1 	.word	0x080004b1
 8000230:	20000150 	.word	0x20000150

08000234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b090      	sub	sp, #64	; 0x40
 8000238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2228      	movs	r2, #40	; 0x28
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f003 f878 	bl	8003338 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
 8000254:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000256:	230a      	movs	r3, #10
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800025e:	2310      	movs	r3, #16
 8000260:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000262:	2301      	movs	r3, #1
 8000264:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000266:	2300      	movs	r3, #0
 8000268:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026a:	f107 0318 	add.w	r3, r7, #24
 800026e:	4618      	mov	r0, r3
 8000270:	f001 fa1c 	bl	80016ac <HAL_RCC_OscConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x4a>
  {
    Error_Handler();
 800027a:	f000 f991 	bl	80005a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027e:	230f      	movs	r3, #15
 8000280:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000282:	2300      	movs	r3, #0
 8000284:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f001 fc8a 	bl	8001bb0 <HAL_RCC_ClockConfig>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80002a2:	f000 f97d 	bl	80005a0 <Error_Handler>
  }
}
 80002a6:	bf00      	nop
 80002a8:	3740      	adds	r7, #64	; 0x40
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80002b4:	4b09      	ldr	r3, [pc, #36]	; (80002dc <MX_IWDG_Init+0x2c>)
 80002b6:	4a0a      	ldr	r2, [pc, #40]	; (80002e0 <MX_IWDG_Init+0x30>)
 80002b8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <MX_IWDG_Init+0x2c>)
 80002bc:	2203      	movs	r2, #3
 80002be:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 63;
 80002c0:	4b06      	ldr	r3, [pc, #24]	; (80002dc <MX_IWDG_Init+0x2c>)
 80002c2:	223f      	movs	r2, #63	; 0x3f
 80002c4:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80002c6:	4805      	ldr	r0, [pc, #20]	; (80002dc <MX_IWDG_Init+0x2c>)
 80002c8:	f001 f983 	bl	80015d2 <HAL_IWDG_Init>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_IWDG_Init+0x26>
  {
    Error_Handler();
 80002d2:	f000 f965 	bl	80005a0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	2000008c 	.word	0x2000008c
 80002e0:	40003000 	.word	0x40003000

080002e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b086      	sub	sp, #24
 80002e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ea:	f107 0308 	add.w	r3, r7, #8
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
 80002f4:	609a      	str	r2, [r3, #8]
 80002f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002f8:	463b      	mov	r3, r7
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000300:	4b1d      	ldr	r3, [pc, #116]	; (8000378 <MX_TIM2_Init+0x94>)
 8000302:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000306:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000308:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <MX_TIM2_Init+0x94>)
 800030a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800030e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000310:	4b19      	ldr	r3, [pc, #100]	; (8000378 <MX_TIM2_Init+0x94>)
 8000312:	2200      	movs	r2, #0
 8000314:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000316:	4b18      	ldr	r3, [pc, #96]	; (8000378 <MX_TIM2_Init+0x94>)
 8000318:	2209      	movs	r2, #9
 800031a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800031c:	4b16      	ldr	r3, [pc, #88]	; (8000378 <MX_TIM2_Init+0x94>)
 800031e:	2200      	movs	r2, #0
 8000320:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000322:	4b15      	ldr	r3, [pc, #84]	; (8000378 <MX_TIM2_Init+0x94>)
 8000324:	2200      	movs	r2, #0
 8000326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000328:	4813      	ldr	r0, [pc, #76]	; (8000378 <MX_TIM2_Init+0x94>)
 800032a:	f001 fdcf 	bl	8001ecc <HAL_TIM_Base_Init>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000334:	f000 f934 	bl	80005a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800033c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800033e:	f107 0308 	add.w	r3, r7, #8
 8000342:	4619      	mov	r1, r3
 8000344:	480c      	ldr	r0, [pc, #48]	; (8000378 <MX_TIM2_Init+0x94>)
 8000346:	f001 ff65 	bl	8002214 <HAL_TIM_ConfigClockSource>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000350:	f000 f926 	bl	80005a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000354:	2300      	movs	r3, #0
 8000356:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000358:	2300      	movs	r3, #0
 800035a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800035c:	463b      	mov	r3, r7
 800035e:	4619      	mov	r1, r3
 8000360:	4805      	ldr	r0, [pc, #20]	; (8000378 <MX_TIM2_Init+0x94>)
 8000362:	f002 f931 	bl	80025c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800036c:	f000 f918 	bl	80005a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000370:	bf00      	nop
 8000372:	3718      	adds	r7, #24
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20000098 	.word	0x20000098

0800037c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 8000382:	4a12      	ldr	r2, [pc, #72]	; (80003cc <MX_USART1_UART_Init+0x50>)
 8000384:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000386:	4b10      	ldr	r3, [pc, #64]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 8000388:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800038c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 8000396:	2200      	movs	r2, #0
 8000398:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800039a:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003a0:	4b09      	ldr	r3, [pc, #36]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 80003a2:	220c      	movs	r2, #12
 80003a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003a6:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003ac:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003b2:	4805      	ldr	r0, [pc, #20]	; (80003c8 <MX_USART1_UART_Init+0x4c>)
 80003b4:	f002 f972 	bl	800269c <HAL_UART_Init>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003be:	f000 f8ef 	bl	80005a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	200000e0 	.word	0x200000e0
 80003cc:	40013800 	.word	0x40013800

080003d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b086      	sub	sp, #24
 80003d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d6:	f107 0308 	add.w	r3, r7, #8
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e4:	4b11      	ldr	r3, [pc, #68]	; (800042c <MX_GPIO_Init+0x5c>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a10      	ldr	r2, [pc, #64]	; (800042c <MX_GPIO_Init+0x5c>)
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b0e      	ldr	r3, [pc, #56]	; (800042c <MX_GPIO_Init+0x5c>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0304 	and.w	r3, r3, #4
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 80003fc:	2200      	movs	r2, #0
 80003fe:	213e      	movs	r1, #62	; 0x3e
 8000400:	480b      	ldr	r0, [pc, #44]	; (8000430 <MX_GPIO_Init+0x60>)
 8000402:	f001 f8b5 	bl	8001570 <HAL_GPIO_WritePin>
                          |LED4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin
                           LED4_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000406:	233e      	movs	r3, #62	; 0x3e
 8000408:	60bb      	str	r3, [r7, #8]
                          |LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800040a:	2301      	movs	r3, #1
 800040c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000412:	2302      	movs	r3, #2
 8000414:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000416:	f107 0308 	add.w	r3, r7, #8
 800041a:	4619      	mov	r1, r3
 800041c:	4804      	ldr	r0, [pc, #16]	; (8000430 <MX_GPIO_Init+0x60>)
 800041e:	f000 ff2b 	bl	8001278 <HAL_GPIO_Init>

}
 8000422:	bf00      	nop
 8000424:	3718      	adds	r7, #24
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000
 8000430:	40010800 	.word	0x40010800

08000434 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
	SCH_Update();
 800043c:	f000 f91a 	bl	8000674 <SCH_Update>
	timestamp++;
 8000440:	4b05      	ldr	r3, [pc, #20]	; (8000458 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	3301      	adds	r3, #1
 8000446:	4a04      	ldr	r2, [pc, #16]	; (8000458 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000448:	6013      	str	r3, [r2, #0]
	HAL_IWDG_Refresh(&hiwdg);
 800044a:	4804      	ldr	r0, [pc, #16]	; (800045c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800044c:	f001 f903 	bl	8001656 <HAL_IWDG_Refresh>
}
 8000450:	bf00      	nop
 8000452:	3708      	adds	r7, #8
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20000128 	.word	0x20000128
 800045c:	2000008c 	.word	0x2000008c

08000460 <Blinking_LED0>:
void Blinking_LED0(void){
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED0_Pin);
 8000464:	2102      	movs	r1, #2
 8000466:	4802      	ldr	r0, [pc, #8]	; (8000470 <Blinking_LED0+0x10>)
 8000468:	f001 f89a 	bl	80015a0 <HAL_GPIO_TogglePin>
}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40010800 	.word	0x40010800

08000474 <Blinking_LED1>:
void Blinking_LED1(void){
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED1_Pin);
 8000478:	2104      	movs	r1, #4
 800047a:	4802      	ldr	r0, [pc, #8]	; (8000484 <Blinking_LED1+0x10>)
 800047c:	f001 f890 	bl	80015a0 <HAL_GPIO_TogglePin>
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40010800 	.word	0x40010800

08000488 <Blinking_LED2>:
void Blinking_LED2(void){
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED2_Pin);
 800048c:	2108      	movs	r1, #8
 800048e:	4802      	ldr	r0, [pc, #8]	; (8000498 <Blinking_LED2+0x10>)
 8000490:	f001 f886 	bl	80015a0 <HAL_GPIO_TogglePin>
}
 8000494:	bf00      	nop
 8000496:	bd80      	pop	{r7, pc}
 8000498:	40010800 	.word	0x40010800

0800049c <Blinking_LED3>:
void Blinking_LED3(void){
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED3_Pin);
 80004a0:	2110      	movs	r1, #16
 80004a2:	4802      	ldr	r0, [pc, #8]	; (80004ac <Blinking_LED3+0x10>)
 80004a4:	f001 f87c 	bl	80015a0 <HAL_GPIO_TogglePin>
}
 80004a8:	bf00      	nop
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	40010800 	.word	0x40010800

080004b0 <Blinking_LED4>:
void Blinking_LED4(void){
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED4_Pin);
 80004b4:	2120      	movs	r1, #32
 80004b6:	4802      	ldr	r0, [pc, #8]	; (80004c0 <Blinking_LED4+0x10>)
 80004b8:	f001 f872 	bl	80015a0 <HAL_GPIO_TogglePin>
}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	40010800 	.word	0x40010800

080004c4 <UART_Report_Status>:
void UART_Report_Status(uint8_t errorCode){
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	4603      	mov	r3, r0
 80004cc:	71fb      	strb	r3, [r7, #7]
	switch(errorCode){
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d00e      	beq.n	80004f2 <UART_Report_Status+0x2e>
 80004d4:	2b02      	cmp	r3, #2
 80004d6:	dc10      	bgt.n	80004fa <UART_Report_Status+0x36>
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d002      	beq.n	80004e2 <UART_Report_Status+0x1e>
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d004      	beq.n	80004ea <UART_Report_Status+0x26>
 80004e0:	e00b      	b.n	80004fa <UART_Report_Status+0x36>
	case NO_ERROR:
		strError = "";
 80004e2:	4b13      	ldr	r3, [pc, #76]	; (8000530 <UART_Report_Status+0x6c>)
 80004e4:	4a13      	ldr	r2, [pc, #76]	; (8000534 <UART_Report_Status+0x70>)
 80004e6:	601a      	str	r2, [r3, #0]
		break;
 80004e8:	e00a      	b.n	8000500 <UART_Report_Status+0x3c>
	case ERROR_SCH_TOO_MANY_TASKS:
		strError = "ERROR: Too many tasks\r\n";
 80004ea:	4b11      	ldr	r3, [pc, #68]	; (8000530 <UART_Report_Status+0x6c>)
 80004ec:	4a12      	ldr	r2, [pc, #72]	; (8000538 <UART_Report_Status+0x74>)
 80004ee:	601a      	str	r2, [r3, #0]
		break;
 80004f0:	e006      	b.n	8000500 <UART_Report_Status+0x3c>
	case ERROR_SCH_DELETE_NULL_TASK:
		strError = "ERROR: Delete null task\r\n";
 80004f2:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <UART_Report_Status+0x6c>)
 80004f4:	4a11      	ldr	r2, [pc, #68]	; (800053c <UART_Report_Status+0x78>)
 80004f6:	601a      	str	r2, [r3, #0]
		break;
 80004f8:	e002      	b.n	8000500 <UART_Report_Status+0x3c>
	default:
		strError = "ERROR: Unknown error\r\n";
 80004fa:	4b0d      	ldr	r3, [pc, #52]	; (8000530 <UART_Report_Status+0x6c>)
 80004fc:	4a10      	ldr	r2, [pc, #64]	; (8000540 <UART_Report_Status+0x7c>)
 80004fe:	601a      	str	r2, [r3, #0]
	}
	if (!strcmp(strError, ""))
 8000500:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <UART_Report_Status+0x6c>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d10e      	bne.n	8000528 <UART_Report_Status+0x64>
		HAL_UART_Transmit(&huart1, (uint8_t*) strError, strlen(strError), HAL_MAX_DELAY);
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <UART_Report_Status+0x6c>)
 800050c:	681c      	ldr	r4, [r3, #0]
 800050e:	4b08      	ldr	r3, [pc, #32]	; (8000530 <UART_Report_Status+0x6c>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4618      	mov	r0, r3
 8000514:	f7ff fe1a 	bl	800014c <strlen>
 8000518:	4603      	mov	r3, r0
 800051a:	b29a      	uxth	r2, r3
 800051c:	f04f 33ff 	mov.w	r3, #4294967295
 8000520:	4621      	mov	r1, r4
 8000522:	4808      	ldr	r0, [pc, #32]	; (8000544 <UART_Report_Status+0x80>)
 8000524:	f002 f90a 	bl	800273c <HAL_UART_Transmit>
}
 8000528:	bf00      	nop
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	bd90      	pop	{r4, r7, pc}
 8000530:	2000012c 	.word	0x2000012c
 8000534:	08003c54 	.word	0x08003c54
 8000538:	08003c58 	.word	0x08003c58
 800053c:	08003c70 	.word	0x08003c70
 8000540:	08003c8c 	.word	0x08003c8c
 8000544:	200000e0 	.word	0x200000e0

08000548 <UART_Report_Timestamp>:
void UART_Report_Timestamp(void){
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	if (isTaskJustRun == 0) return;
 800054c:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <UART_Report_Timestamp+0x40>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d016      	beq.n	8000582 <UART_Report_Timestamp+0x3a>
	isTaskJustRun = 0;
 8000554:	4b0c      	ldr	r3, [pc, #48]	; (8000588 <UART_Report_Timestamp+0x40>)
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	sprintf(strTimestamp, "%u: ID=%u\r\n", timestamp, TaskIdJustRun);
 800055a:	4b0c      	ldr	r3, [pc, #48]	; (800058c <UART_Report_Timestamp+0x44>)
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <UART_Report_Timestamp+0x48>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	490c      	ldr	r1, [pc, #48]	; (8000594 <UART_Report_Timestamp+0x4c>)
 8000564:	480c      	ldr	r0, [pc, #48]	; (8000598 <UART_Report_Timestamp+0x50>)
 8000566:	f002 feef 	bl	8003348 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) strTimestamp, strlen(strTimestamp), HAL_MAX_DELAY);
 800056a:	480b      	ldr	r0, [pc, #44]	; (8000598 <UART_Report_Timestamp+0x50>)
 800056c:	f7ff fdee 	bl	800014c <strlen>
 8000570:	4603      	mov	r3, r0
 8000572:	b29a      	uxth	r2, r3
 8000574:	f04f 33ff 	mov.w	r3, #4294967295
 8000578:	4907      	ldr	r1, [pc, #28]	; (8000598 <UART_Report_Timestamp+0x50>)
 800057a:	4808      	ldr	r0, [pc, #32]	; (800059c <UART_Report_Timestamp+0x54>)
 800057c:	f002 f8de 	bl	800273c <HAL_UART_Transmit>
 8000580:	e000      	b.n	8000584 <UART_Report_Timestamp+0x3c>
	if (isTaskJustRun == 0) return;
 8000582:	bf00      	nop
}
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000150 	.word	0x20000150
 800058c:	20000128 	.word	0x20000128
 8000590:	20000208 	.word	0x20000208
 8000594:	08003ca4 	.word	0x08003ca4
 8000598:	20000130 	.word	0x20000130
 800059c:	200000e0 	.word	0x200000e0

080005a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a4:	b672      	cpsid	i
}
 80005a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <Error_Handler+0x8>
	...

080005ac <getTaskId>:
uint8_t errorPort;
uint8_t errorCode;
uint8_t lastErrorCode;
uint32_t errorCount;

uint8_t getTaskId(){
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
	for (uint16_t i = 1; i < SCH_MAX_TASKS + 1; i++)
 80005b2:	2301      	movs	r3, #1
 80005b4:	80fb      	strh	r3, [r7, #6]
 80005b6:	e00c      	b.n	80005d2 <getTaskId+0x26>
		if (list_task[i].pFunc == nullptr)
 80005b8:	88fb      	ldrh	r3, [r7, #6]
 80005ba:	4a0a      	ldr	r2, [pc, #40]	; (80005e4 <getTaskId+0x38>)
 80005bc:	011b      	lsls	r3, r3, #4
 80005be:	4413      	add	r3, r2
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d102      	bne.n	80005cc <getTaskId+0x20>
			return i;
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	e006      	b.n	80005da <getTaskId+0x2e>
	for (uint16_t i = 1; i < SCH_MAX_TASKS + 1; i++)
 80005cc:	88fb      	ldrh	r3, [r7, #6]
 80005ce:	3301      	adds	r3, #1
 80005d0:	80fb      	strh	r3, [r7, #6]
 80005d2:	88fb      	ldrh	r3, [r7, #6]
 80005d4:	2b0a      	cmp	r3, #10
 80005d6:	d9ef      	bls.n	80005b8 <getTaskId+0xc>
	//Throw Error
	return 0;
 80005d8:	2300      	movs	r3, #0
}
 80005da:	4618      	mov	r0, r3
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr
 80005e4:	20000154 	.word	0x20000154

080005e8 <SCH_Init>:

void SCH_Init(void){
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
	head_taskID = null;
 80005ee:	4b1a      	ldr	r3, [pc, #104]	; (8000658 <SCH_Init+0x70>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	801a      	strh	r2, [r3, #0]
	time_skip = 0;
 80005f4:	4b19      	ldr	r3, [pc, #100]	; (800065c <SCH_Init+0x74>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	801a      	strh	r2, [r3, #0]
	count_task = 0;
 80005fa:	4b19      	ldr	r3, [pc, #100]	; (8000660 <SCH_Init+0x78>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	801a      	strh	r2, [r3, #0]
	errorCode = 0;
 8000600:	4b18      	ldr	r3, [pc, #96]	; (8000664 <SCH_Init+0x7c>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
	lastErrorCode = 0;
 8000606:	4b18      	ldr	r3, [pc, #96]	; (8000668 <SCH_Init+0x80>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
	errorCount = 30000 / TIMER_CYCLE;
 800060c:	4b17      	ldr	r3, [pc, #92]	; (800066c <SCH_Init+0x84>)
 800060e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000612:	601a      	str	r2, [r3, #0]

	for (short i = 0; i < SCH_MAX_TASKS + 1; i++){
 8000614:	2300      	movs	r3, #0
 8000616:	80fb      	strh	r3, [r7, #6]
 8000618:	e014      	b.n	8000644 <SCH_Init+0x5c>
		list_task[i].pFunc      = nullptr;
 800061a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800061e:	4a14      	ldr	r2, [pc, #80]	; (8000670 <SCH_Init+0x88>)
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	4413      	add	r3, r2
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
		list_task[i].NextTaskID = null;
 8000628:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800062c:	4a10      	ldr	r2, [pc, #64]	; (8000670 <SCH_Init+0x88>)
 800062e:	011b      	lsls	r3, r3, #4
 8000630:	4413      	add	r3, r2
 8000632:	330c      	adds	r3, #12
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
	for (short i = 0; i < SCH_MAX_TASKS + 1; i++){
 8000638:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800063c:	b29b      	uxth	r3, r3
 800063e:	3301      	adds	r3, #1
 8000640:	b29b      	uxth	r3, r3
 8000642:	80fb      	strh	r3, [r7, #6]
 8000644:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000648:	2b0a      	cmp	r3, #10
 800064a:	dde6      	ble.n	800061a <SCH_Init+0x32>
	}
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	20000152 	.word	0x20000152
 800065c:	20000204 	.word	0x20000204
 8000660:	20000206 	.word	0x20000206
 8000664:	20000209 	.word	0x20000209
 8000668:	2000020a 	.word	0x2000020a
 800066c:	2000020c 	.word	0x2000020c
 8000670:	20000154 	.word	0x20000154

08000674 <SCH_Update>:

void SCH_Update(void){
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
	if (head_taskID == null) {
 800067a:	4b28      	ldr	r3, [pc, #160]	; (800071c <SCH_Update+0xa8>)
 800067c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d10c      	bne.n	800069e <SCH_Update+0x2a>
		time_skip = (count_task > 0) ? time_skip + 1 : 0;
 8000684:	4b26      	ldr	r3, [pc, #152]	; (8000720 <SCH_Update+0xac>)
 8000686:	881b      	ldrh	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d004      	beq.n	8000696 <SCH_Update+0x22>
 800068c:	4b25      	ldr	r3, [pc, #148]	; (8000724 <SCH_Update+0xb0>)
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	3301      	adds	r3, #1
 8000692:	b29b      	uxth	r3, r3
 8000694:	e000      	b.n	8000698 <SCH_Update+0x24>
 8000696:	2300      	movs	r3, #0
 8000698:	4a22      	ldr	r2, [pc, #136]	; (8000724 <SCH_Update+0xb0>)
 800069a:	8013      	strh	r3, [r2, #0]
		return;
 800069c:	e03a      	b.n	8000714 <SCH_Update+0xa0>
	}
	time_skip++;
 800069e:	4b21      	ldr	r3, [pc, #132]	; (8000724 <SCH_Update+0xb0>)
 80006a0:	881b      	ldrh	r3, [r3, #0]
 80006a2:	3301      	adds	r3, #1
 80006a4:	b29a      	uxth	r2, r3
 80006a6:	4b1f      	ldr	r3, [pc, #124]	; (8000724 <SCH_Update+0xb0>)
 80006a8:	801a      	strh	r2, [r3, #0]
	if (list_task[head_taskID].Delay > 0){
 80006aa:	4b1c      	ldr	r3, [pc, #112]	; (800071c <SCH_Update+0xa8>)
 80006ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006b0:	4a1d      	ldr	r2, [pc, #116]	; (8000728 <SCH_Update+0xb4>)
 80006b2:	011b      	lsls	r3, r3, #4
 80006b4:	4413      	add	r3, r2
 80006b6:	3304      	adds	r3, #4
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d02a      	beq.n	8000714 <SCH_Update+0xa0>
		int temp = list_task[head_taskID].Delay - time_skip;
 80006be:	4b17      	ldr	r3, [pc, #92]	; (800071c <SCH_Update+0xa8>)
 80006c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006c4:	4a18      	ldr	r2, [pc, #96]	; (8000728 <SCH_Update+0xb4>)
 80006c6:	011b      	lsls	r3, r3, #4
 80006c8:	4413      	add	r3, r2
 80006ca:	3304      	adds	r3, #4
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a15      	ldr	r2, [pc, #84]	; (8000724 <SCH_Update+0xb0>)
 80006d0:	8812      	ldrh	r2, [r2, #0]
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	607b      	str	r3, [r7, #4]
		if (temp >= 0) {
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db0c      	blt.n	80006f6 <SCH_Update+0x82>
			list_task[head_taskID].Delay = temp;
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <SCH_Update+0xa8>)
 80006de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	4910      	ldr	r1, [pc, #64]	; (8000728 <SCH_Update+0xb4>)
 80006e6:	011b      	lsls	r3, r3, #4
 80006e8:	440b      	add	r3, r1
 80006ea:	3304      	adds	r3, #4
 80006ec:	601a      	str	r2, [r3, #0]
			time_skip = 0;
 80006ee:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <SCH_Update+0xb0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	801a      	strh	r2, [r3, #0]
 80006f4:	e00e      	b.n	8000714 <SCH_Update+0xa0>
		} else {
			list_task[head_taskID].Delay = 0;
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <SCH_Update+0xa8>)
 80006f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fc:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <SCH_Update+0xb4>)
 80006fe:	011b      	lsls	r3, r3, #4
 8000700:	4413      	add	r3, r2
 8000702:	3304      	adds	r3, #4
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
			time_skip = 0 - temp;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	b29b      	uxth	r3, r3
 800070c:	425b      	negs	r3, r3
 800070e:	b29a      	uxth	r2, r3
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <SCH_Update+0xb0>)
 8000712:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr
 800071c:	20000152 	.word	0x20000152
 8000720:	20000206 	.word	0x20000206
 8000724:	20000204 	.word	0x20000204
 8000728:	20000154 	.word	0x20000154

0800072c <Create_Task>:

uint8_t Create_Task(void (*pFunc)(void), uint32_t Delay, uint32_t Period){
 800072c:	b580      	push	{r7, lr}
 800072e:	b086      	sub	sp, #24
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if (count_task > SCH_MAX_TASKS){
 8000738:	4b23      	ldr	r3, [pc, #140]	; (80007c8 <Create_Task+0x9c>)
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	2b0a      	cmp	r3, #10
 800073e:	d904      	bls.n	800074a <Create_Task+0x1e>
		errorCode = ERROR_SCH_TOO_MANY_TASKS;
 8000740:	4b22      	ldr	r3, [pc, #136]	; (80007cc <Create_Task+0xa0>)
 8000742:	2201      	movs	r2, #1
 8000744:	701a      	strb	r2, [r3, #0]
		return SCH_MAX_TASKS;
 8000746:	230a      	movs	r3, #10
 8000748:	e03a      	b.n	80007c0 <Create_Task+0x94>
	}
	uint8_t newId = getTaskId();
 800074a:	f7ff ff2f 	bl	80005ac <getTaskId>
 800074e:	4603      	mov	r3, r0
 8000750:	75fb      	strb	r3, [r7, #23]
	//Throw Error
	if (newId == 0) return -1;
 8000752:	7dfb      	ldrb	r3, [r7, #23]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d101      	bne.n	800075c <Create_Task+0x30>
 8000758:	23ff      	movs	r3, #255	; 0xff
 800075a:	e031      	b.n	80007c0 <Create_Task+0x94>

	Delay  /= TIMER_CYCLE;
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	4a1c      	ldr	r2, [pc, #112]	; (80007d0 <Create_Task+0xa4>)
 8000760:	fba2 2303 	umull	r2, r3, r2, r3
 8000764:	08db      	lsrs	r3, r3, #3
 8000766:	60bb      	str	r3, [r7, #8]
	Period /= TIMER_CYCLE;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4a19      	ldr	r2, [pc, #100]	; (80007d0 <Create_Task+0xa4>)
 800076c:	fba2 2303 	umull	r2, r3, r2, r3
 8000770:	08db      	lsrs	r3, r3, #3
 8000772:	607b      	str	r3, [r7, #4]

	list_task[newId].pFunc			= pFunc;
 8000774:	7dfb      	ldrb	r3, [r7, #23]
 8000776:	4a17      	ldr	r2, [pc, #92]	; (80007d4 <Create_Task+0xa8>)
 8000778:	011b      	lsls	r3, r3, #4
 800077a:	4413      	add	r3, r2
 800077c:	68fa      	ldr	r2, [r7, #12]
 800077e:	601a      	str	r2, [r3, #0]
	list_task[newId].Delay 		= Delay + time_skip;
 8000780:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <Create_Task+0xac>)
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	4619      	mov	r1, r3
 8000786:	7dfb      	ldrb	r3, [r7, #23]
 8000788:	68ba      	ldr	r2, [r7, #8]
 800078a:	440a      	add	r2, r1
 800078c:	4911      	ldr	r1, [pc, #68]	; (80007d4 <Create_Task+0xa8>)
 800078e:	011b      	lsls	r3, r3, #4
 8000790:	440b      	add	r3, r1
 8000792:	3304      	adds	r3, #4
 8000794:	601a      	str	r2, [r3, #0]
	list_task[newId].Period	    = Period;
 8000796:	7dfb      	ldrb	r3, [r7, #23]
 8000798:	4a0e      	ldr	r2, [pc, #56]	; (80007d4 <Create_Task+0xa8>)
 800079a:	011b      	lsls	r3, r3, #4
 800079c:	4413      	add	r3, r2
 800079e:	3308      	adds	r3, #8
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	601a      	str	r2, [r3, #0]
	list_task[newId].NextTaskID = null;
 80007a4:	7dfb      	ldrb	r3, [r7, #23]
 80007a6:	4a0b      	ldr	r2, [pc, #44]	; (80007d4 <Create_Task+0xa8>)
 80007a8:	011b      	lsls	r3, r3, #4
 80007aa:	4413      	add	r3, r2
 80007ac:	330c      	adds	r3, #12
 80007ae:	2200      	movs	r2, #0
 80007b0:	701a      	strb	r2, [r3, #0]
	count_task++;
 80007b2:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <Create_Task+0x9c>)
 80007b4:	881b      	ldrh	r3, [r3, #0]
 80007b6:	3301      	adds	r3, #1
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	4b03      	ldr	r3, [pc, #12]	; (80007c8 <Create_Task+0x9c>)
 80007bc:	801a      	strh	r2, [r3, #0]
	return newId;
 80007be:	7dfb      	ldrb	r3, [r7, #23]
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3718      	adds	r7, #24
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000206 	.word	0x20000206
 80007cc:	20000209 	.word	0x20000209
 80007d0:	cccccccd 	.word	0xcccccccd
 80007d4:	20000154 	.word	0x20000154
 80007d8:	20000204 	.word	0x20000204

080007dc <Enqueue_Task>:

uint8_t Enqueue_Task(uint8_t newTaskID){
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
	//First task in queue.
	if (head_taskID == null){
 80007e6:	4b58      	ldr	r3, [pc, #352]	; (8000948 <Enqueue_Task+0x16c>)
 80007e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d105      	bne.n	80007fc <Enqueue_Task+0x20>
		head_taskID = newTaskID;
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	b21a      	sxth	r2, r3
 80007f4:	4b54      	ldr	r3, [pc, #336]	; (8000948 <Enqueue_Task+0x16c>)
 80007f6:	801a      	strh	r2, [r3, #0]
		return newTaskID;
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	e0a0      	b.n	800093e <Enqueue_Task+0x162>
	}

	//Task will add at middle of queue.
	uint8_t ini_task = head_taskID;
 80007fc:	4b52      	ldr	r3, [pc, #328]	; (8000948 <Enqueue_Task+0x16c>)
 80007fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000802:	73fb      	strb	r3, [r7, #15]
	uint8_t pre_task = null;
 8000804:	2300      	movs	r3, #0
 8000806:	73bb      	strb	r3, [r7, #14]
	uint32_t sum = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
	while (ini_task != null){
 800080c:	e07b      	b.n	8000906 <Enqueue_Task+0x12a>
		if (sum + list_task[ini_task].Delay > list_task[newTaskID].Delay){
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	4a4e      	ldr	r2, [pc, #312]	; (800094c <Enqueue_Task+0x170>)
 8000812:	011b      	lsls	r3, r3, #4
 8000814:	4413      	add	r3, r2
 8000816:	3304      	adds	r3, #4
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	441a      	add	r2, r3
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	494a      	ldr	r1, [pc, #296]	; (800094c <Enqueue_Task+0x170>)
 8000822:	011b      	lsls	r3, r3, #4
 8000824:	440b      	add	r3, r1
 8000826:	3304      	adds	r3, #4
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	429a      	cmp	r2, r3
 800082c:	d959      	bls.n	80008e2 <Enqueue_Task+0x106>
			if (ini_task == head_taskID){
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	4a45      	ldr	r2, [pc, #276]	; (8000948 <Enqueue_Task+0x16c>)
 8000832:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000836:	4293      	cmp	r3, r2
 8000838:	d122      	bne.n	8000880 <Enqueue_Task+0xa4>
				list_task[newTaskID].NextTaskID = head_taskID;
 800083a:	4b43      	ldr	r3, [pc, #268]	; (8000948 <Enqueue_Task+0x16c>)
 800083c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	b2d1      	uxtb	r1, r2
 8000844:	4a41      	ldr	r2, [pc, #260]	; (800094c <Enqueue_Task+0x170>)
 8000846:	011b      	lsls	r3, r3, #4
 8000848:	4413      	add	r3, r2
 800084a:	330c      	adds	r3, #12
 800084c:	460a      	mov	r2, r1
 800084e:	701a      	strb	r2, [r3, #0]
				head_taskID = newTaskID;
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	b21a      	sxth	r2, r3
 8000854:	4b3c      	ldr	r3, [pc, #240]	; (8000948 <Enqueue_Task+0x16c>)
 8000856:	801a      	strh	r2, [r3, #0]
				list_task[ini_task].Delay -= list_task[newTaskID].Delay;
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	4a3c      	ldr	r2, [pc, #240]	; (800094c <Enqueue_Task+0x170>)
 800085c:	011b      	lsls	r3, r3, #4
 800085e:	4413      	add	r3, r2
 8000860:	3304      	adds	r3, #4
 8000862:	6819      	ldr	r1, [r3, #0]
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	4a39      	ldr	r2, [pc, #228]	; (800094c <Enqueue_Task+0x170>)
 8000868:	011b      	lsls	r3, r3, #4
 800086a:	4413      	add	r3, r2
 800086c:	3304      	adds	r3, #4
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	7bfb      	ldrb	r3, [r7, #15]
 8000872:	1a8a      	subs	r2, r1, r2
 8000874:	4935      	ldr	r1, [pc, #212]	; (800094c <Enqueue_Task+0x170>)
 8000876:	011b      	lsls	r3, r3, #4
 8000878:	440b      	add	r3, r1
 800087a:	3304      	adds	r3, #4
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	e02e      	b.n	80008de <Enqueue_Task+0x102>
			} else {
				list_task[newTaskID].NextTaskID = ini_task;
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	4a32      	ldr	r2, [pc, #200]	; (800094c <Enqueue_Task+0x170>)
 8000884:	011b      	lsls	r3, r3, #4
 8000886:	4413      	add	r3, r2
 8000888:	330c      	adds	r3, #12
 800088a:	7bfa      	ldrb	r2, [r7, #15]
 800088c:	701a      	strb	r2, [r3, #0]
				list_task[pre_task].NextTaskID = newTaskID;
 800088e:	7bbb      	ldrb	r3, [r7, #14]
 8000890:	4a2e      	ldr	r2, [pc, #184]	; (800094c <Enqueue_Task+0x170>)
 8000892:	011b      	lsls	r3, r3, #4
 8000894:	4413      	add	r3, r2
 8000896:	330c      	adds	r3, #12
 8000898:	79fa      	ldrb	r2, [r7, #7]
 800089a:	701a      	strb	r2, [r3, #0]
				list_task[newTaskID].Delay -= sum;
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	4a2b      	ldr	r2, [pc, #172]	; (800094c <Enqueue_Task+0x170>)
 80008a0:	011b      	lsls	r3, r3, #4
 80008a2:	4413      	add	r3, r2
 80008a4:	3304      	adds	r3, #4
 80008a6:	6819      	ldr	r1, [r3, #0]
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	1a8a      	subs	r2, r1, r2
 80008ae:	4927      	ldr	r1, [pc, #156]	; (800094c <Enqueue_Task+0x170>)
 80008b0:	011b      	lsls	r3, r3, #4
 80008b2:	440b      	add	r3, r1
 80008b4:	3304      	adds	r3, #4
 80008b6:	601a      	str	r2, [r3, #0]
				list_task[ini_task].Delay  -= list_task[newTaskID].Delay;
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
 80008ba:	4a24      	ldr	r2, [pc, #144]	; (800094c <Enqueue_Task+0x170>)
 80008bc:	011b      	lsls	r3, r3, #4
 80008be:	4413      	add	r3, r2
 80008c0:	3304      	adds	r3, #4
 80008c2:	6819      	ldr	r1, [r3, #0]
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	4a21      	ldr	r2, [pc, #132]	; (800094c <Enqueue_Task+0x170>)
 80008c8:	011b      	lsls	r3, r3, #4
 80008ca:	4413      	add	r3, r2
 80008cc:	3304      	adds	r3, #4
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	7bfb      	ldrb	r3, [r7, #15]
 80008d2:	1a8a      	subs	r2, r1, r2
 80008d4:	491d      	ldr	r1, [pc, #116]	; (800094c <Enqueue_Task+0x170>)
 80008d6:	011b      	lsls	r3, r3, #4
 80008d8:	440b      	add	r3, r1
 80008da:	3304      	adds	r3, #4
 80008dc:	601a      	str	r2, [r3, #0]
			}
			return newTaskID;
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	e02d      	b.n	800093e <Enqueue_Task+0x162>
		}
		sum 	+= list_task[ini_task].Delay;
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
 80008e4:	4a19      	ldr	r2, [pc, #100]	; (800094c <Enqueue_Task+0x170>)
 80008e6:	011b      	lsls	r3, r3, #4
 80008e8:	4413      	add	r3, r2
 80008ea:	3304      	adds	r3, #4
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	4413      	add	r3, r2
 80008f2:	60bb      	str	r3, [r7, #8]
		pre_task = ini_task;
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
 80008f6:	73bb      	strb	r3, [r7, #14]
		ini_task = list_task[ini_task].NextTaskID;
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	4a14      	ldr	r2, [pc, #80]	; (800094c <Enqueue_Task+0x170>)
 80008fc:	011b      	lsls	r3, r3, #4
 80008fe:	4413      	add	r3, r2
 8000900:	330c      	adds	r3, #12
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	73fb      	strb	r3, [r7, #15]
	while (ini_task != null){
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d180      	bne.n	800080e <Enqueue_Task+0x32>
	}

	//Task will add of tail
	if (ini_task == null){
 800090c:	7bfb      	ldrb	r3, [r7, #15]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d114      	bne.n	800093c <Enqueue_Task+0x160>
		list_task[pre_task].NextTaskID = newTaskID;
 8000912:	7bbb      	ldrb	r3, [r7, #14]
 8000914:	4a0d      	ldr	r2, [pc, #52]	; (800094c <Enqueue_Task+0x170>)
 8000916:	011b      	lsls	r3, r3, #4
 8000918:	4413      	add	r3, r2
 800091a:	330c      	adds	r3, #12
 800091c:	79fa      	ldrb	r2, [r7, #7]
 800091e:	701a      	strb	r2, [r3, #0]
		list_task[newTaskID].Delay    -= sum;
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4a0a      	ldr	r2, [pc, #40]	; (800094c <Enqueue_Task+0x170>)
 8000924:	011b      	lsls	r3, r3, #4
 8000926:	4413      	add	r3, r2
 8000928:	3304      	adds	r3, #4
 800092a:	6819      	ldr	r1, [r3, #0]
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	68ba      	ldr	r2, [r7, #8]
 8000930:	1a8a      	subs	r2, r1, r2
 8000932:	4906      	ldr	r1, [pc, #24]	; (800094c <Enqueue_Task+0x170>)
 8000934:	011b      	lsls	r3, r3, #4
 8000936:	440b      	add	r3, r1
 8000938:	3304      	adds	r3, #4
 800093a:	601a      	str	r2, [r3, #0]
	}

	return newTaskID;
 800093c:	79fb      	ldrb	r3, [r7, #7]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3714      	adds	r7, #20
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr
 8000948:	20000152 	.word	0x20000152
 800094c:	20000154 	.word	0x20000154

08000950 <SCH_Add_Task>:

uint8_t SCH_Add_Task(void (*pFunc)(void), uint32_t Delay, uint32_t Period){
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
	return Enqueue_Task(Create_Task(pFunc, Delay, Period));
 800095c:	687a      	ldr	r2, [r7, #4]
 800095e:	68b9      	ldr	r1, [r7, #8]
 8000960:	68f8      	ldr	r0, [r7, #12]
 8000962:	f7ff fee3 	bl	800072c <Create_Task>
 8000966:	4603      	mov	r3, r0
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff37 	bl	80007dc <Enqueue_Task>
 800096e:	4603      	mov	r3, r0
}
 8000970:	4618      	mov	r0, r3
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <SCH_Dispatch_Tasks>:

uint8_t SCH_Dispatch_Tasks(void){
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
	if (head_taskID == null || list_task[head_taskID].Delay > 0) return 0;
 800097e:	4b29      	ldr	r3, [pc, #164]	; (8000a24 <SCH_Dispatch_Tasks+0xac>)
 8000980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d009      	beq.n	800099c <SCH_Dispatch_Tasks+0x24>
 8000988:	4b26      	ldr	r3, [pc, #152]	; (8000a24 <SCH_Dispatch_Tasks+0xac>)
 800098a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800098e:	4a26      	ldr	r2, [pc, #152]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 8000990:	011b      	lsls	r3, r3, #4
 8000992:	4413      	add	r3, r2
 8000994:	3304      	adds	r3, #4
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SCH_Dispatch_Tasks+0x28>
 800099c:	2300      	movs	r3, #0
 800099e:	e03c      	b.n	8000a1a <SCH_Dispatch_Tasks+0xa2>

	//Remove head task out of queue (dequeue, not delete)
	//and reconfigure `next` and `previous pointer`.
	uint8_t runningTask = head_taskID;
 80009a0:	4b20      	ldr	r3, [pc, #128]	; (8000a24 <SCH_Dispatch_Tasks+0xac>)
 80009a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009a6:	71fb      	strb	r3, [r7, #7]
	head_taskID = list_task[head_taskID].NextTaskID;
 80009a8:	4b1e      	ldr	r3, [pc, #120]	; (8000a24 <SCH_Dispatch_Tasks+0xac>)
 80009aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009ae:	4a1e      	ldr	r2, [pc, #120]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 80009b0:	011b      	lsls	r3, r3, #4
 80009b2:	4413      	add	r3, r2
 80009b4:	330c      	adds	r3, #12
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	b21a      	sxth	r2, r3
 80009ba:	4b1a      	ldr	r3, [pc, #104]	; (8000a24 <SCH_Dispatch_Tasks+0xac>)
 80009bc:	801a      	strh	r2, [r3, #0]

	list_task[runningTask].NextTaskID = null;
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	4a19      	ldr	r2, [pc, #100]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 80009c2:	011b      	lsls	r3, r3, #4
 80009c4:	4413      	add	r3, r2
 80009c6:	330c      	adds	r3, #12
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
	list_task[runningTask].Delay 	  = list_task[runningTask].Period;
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	4915      	ldr	r1, [pc, #84]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 80009d2:	0112      	lsls	r2, r2, #4
 80009d4:	440a      	add	r2, r1
 80009d6:	3208      	adds	r2, #8
 80009d8:	6812      	ldr	r2, [r2, #0]
 80009da:	4913      	ldr	r1, [pc, #76]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 80009dc:	011b      	lsls	r3, r3, #4
 80009de:	440b      	add	r3, r1
 80009e0:	3304      	adds	r3, #4
 80009e2:	601a      	str	r2, [r3, #0]

	//Run task
	list_task[runningTask].pFunc();
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	4a10      	ldr	r2, [pc, #64]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 80009e8:	011b      	lsls	r3, r3, #4
 80009ea:	4413      	add	r3, r2
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4798      	blx	r3
	TaskIdJustRun = runningTask;
 80009f0:	4a0e      	ldr	r2, [pc, #56]	; (8000a2c <SCH_Dispatch_Tasks+0xb4>)
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	7013      	strb	r3, [r2, #0]

	//Add again if a task has period value isn't equal to 0.
	if (list_task[runningTask].Period != 0) Enqueue_Task(runningTask);
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	4a0b      	ldr	r2, [pc, #44]	; (8000a28 <SCH_Dispatch_Tasks+0xb0>)
 80009fa:	011b      	lsls	r3, r3, #4
 80009fc:	4413      	add	r3, r2
 80009fe:	3308      	adds	r3, #8
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d004      	beq.n	8000a10 <SCH_Dispatch_Tasks+0x98>
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff fee7 	bl	80007dc <Enqueue_Task>
 8000a0e:	e003      	b.n	8000a18 <SCH_Dispatch_Tasks+0xa0>
	else SCH_Delete_Task(runningTask);
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	4618      	mov	r0, r3
 8000a14:	f000 f80c 	bl	8000a30 <SCH_Delete_Task>

	return 1;
 8000a18:	2301      	movs	r3, #1
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000152 	.word	0x20000152
 8000a28:	20000154 	.word	0x20000154
 8000a2c:	20000208 	.word	0x20000208

08000a30 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint8_t TaskID){
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
	if (list_task[TaskID].pFunc == 0){
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	4a39      	ldr	r2, [pc, #228]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	4413      	add	r3, r2
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d104      	bne.n	8000a52 <SCH_Delete_Task+0x22>
		errorCode = ERROR_SCH_DELETE_NULL_TASK;
 8000a48:	4b37      	ldr	r3, [pc, #220]	; (8000b28 <SCH_Delete_Task+0xf8>)
 8000a4a:	2202      	movs	r2, #2
 8000a4c:	701a      	strb	r2, [r3, #0]
		return 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e063      	b.n	8000b1a <SCH_Delete_Task+0xea>
	}
	count_task--;
 8000a52:	4b36      	ldr	r3, [pc, #216]	; (8000b2c <SCH_Delete_Task+0xfc>)
 8000a54:	881b      	ldrh	r3, [r3, #0]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	4b34      	ldr	r3, [pc, #208]	; (8000b2c <SCH_Delete_Task+0xfc>)
 8000a5c:	801a      	strh	r2, [r3, #0]
	if (TaskID == head_taskID){
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	4a33      	ldr	r2, [pc, #204]	; (8000b30 <SCH_Delete_Task+0x100>)
 8000a62:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d108      	bne.n	8000a7c <SCH_Delete_Task+0x4c>
		head_taskID = list_task[TaskID].NextTaskID;
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000a6e:	011b      	lsls	r3, r3, #4
 8000a70:	4413      	add	r3, r2
 8000a72:	330c      	adds	r3, #12
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b21a      	sxth	r2, r3
 8000a78:	4b2d      	ldr	r3, [pc, #180]	; (8000b30 <SCH_Delete_Task+0x100>)
 8000a7a:	801a      	strh	r2, [r3, #0]
	}

	uint8_t next_TaskID = list_task[TaskID].NextTaskID;
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	4a29      	ldr	r2, [pc, #164]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000a80:	011b      	lsls	r3, r3, #4
 8000a82:	4413      	add	r3, r2
 8000a84:	330c      	adds	r3, #12
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	737b      	strb	r3, [r7, #13]
	if (next_TaskID != null){
 8000a8a:	7b7b      	ldrb	r3, [r7, #13]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d012      	beq.n	8000ab6 <SCH_Delete_Task+0x86>
		list_task[next_TaskID].Delay    += list_task[TaskID].Delay;
 8000a90:	7b7b      	ldrb	r3, [r7, #13]
 8000a92:	4a24      	ldr	r2, [pc, #144]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	4413      	add	r3, r2
 8000a98:	3304      	adds	r3, #4
 8000a9a:	6819      	ldr	r1, [r3, #0]
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	4a21      	ldr	r2, [pc, #132]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000aa0:	011b      	lsls	r3, r3, #4
 8000aa2:	4413      	add	r3, r2
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	7b7b      	ldrb	r3, [r7, #13]
 8000aaa:	440a      	add	r2, r1
 8000aac:	491d      	ldr	r1, [pc, #116]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000aae:	011b      	lsls	r3, r3, #4
 8000ab0:	440b      	add	r3, r1
 8000ab2:	3304      	adds	r3, #4
 8000ab4:	601a      	str	r2, [r3, #0]
	}

	uint8_t prev = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	73fb      	strb	r3, [r7, #15]
	uint8_t ini = head_taskID;
 8000aba:	4b1d      	ldr	r3, [pc, #116]	; (8000b30 <SCH_Delete_Task+0x100>)
 8000abc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ac0:	73bb      	strb	r3, [r7, #14]
	while (ini != TaskID){
 8000ac2:	e008      	b.n	8000ad6 <SCH_Delete_Task+0xa6>
		prev = ini;
 8000ac4:	7bbb      	ldrb	r3, [r7, #14]
 8000ac6:	73fb      	strb	r3, [r7, #15]
		ini = list_task[ini].NextTaskID;
 8000ac8:	7bbb      	ldrb	r3, [r7, #14]
 8000aca:	4a16      	ldr	r2, [pc, #88]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000acc:	011b      	lsls	r3, r3, #4
 8000ace:	4413      	add	r3, r2
 8000ad0:	330c      	adds	r3, #12
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	73bb      	strb	r3, [r7, #14]
	while (ini != TaskID){
 8000ad6:	7bba      	ldrb	r2, [r7, #14]
 8000ad8:	79fb      	ldrb	r3, [r7, #7]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d1f2      	bne.n	8000ac4 <SCH_Delete_Task+0x94>
	}

	if (prev != null){
 8000ade:	7bfb      	ldrb	r3, [r7, #15]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d00c      	beq.n	8000afe <SCH_Delete_Task+0xce>
		list_task[prev].NextTaskID = list_task[TaskID].NextTaskID;
 8000ae4:	79fa      	ldrb	r2, [r7, #7]
 8000ae6:	7bfb      	ldrb	r3, [r7, #15]
 8000ae8:	490e      	ldr	r1, [pc, #56]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000aea:	0112      	lsls	r2, r2, #4
 8000aec:	440a      	add	r2, r1
 8000aee:	320c      	adds	r2, #12
 8000af0:	7811      	ldrb	r1, [r2, #0]
 8000af2:	4a0c      	ldr	r2, [pc, #48]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000af4:	011b      	lsls	r3, r3, #4
 8000af6:	4413      	add	r3, r2
 8000af8:	330c      	adds	r3, #12
 8000afa:	460a      	mov	r2, r1
 8000afc:	701a      	strb	r2, [r3, #0]
	}

	list_task[TaskID].pFunc 	 = nullptr;
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000b02:	011b      	lsls	r3, r3, #4
 8000b04:	4413      	add	r3, r2
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
	list_task[TaskID].NextTaskID = null;
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <SCH_Delete_Task+0xf4>)
 8000b0e:	011b      	lsls	r3, r3, #4
 8000b10:	4413      	add	r3, r2
 8000b12:	330c      	adds	r3, #12
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]

	return 1;
 8000b18:	2301      	movs	r3, #1
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3714      	adds	r7, #20
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr
 8000b24:	20000154 	.word	0x20000154
 8000b28:	20000209 	.word	0x20000209
 8000b2c:	20000206 	.word	0x20000206
 8000b30:	20000152 	.word	0x20000152

08000b34 <SCH_Sleep>:

void SCH_Sleep(void){
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	//Still task need to run
	if (list_task[head_taskID].Delay == 0) return
 8000b38:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <SCH_Sleep+0x2c>)
 8000b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b3e:	4a09      	ldr	r2, [pc, #36]	; (8000b64 <SCH_Sleep+0x30>)
 8000b40:	011b      	lsls	r3, r3, #4
 8000b42:	4413      	add	r3, r2
 8000b44:	3304      	adds	r3, #4
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d102      	bne.n	8000b52 <SCH_Sleep+0x1e>
	//No task to run at this time, then go sleep
	HAL_SuspendTick();
 8000b4c:	f000 f9b8 	bl	8000ec0 <HAL_SuspendTick>
 8000b50:	e005      	b.n	8000b5e <SCH_Sleep+0x2a>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000b52:	2101      	movs	r1, #1
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 fd8d 	bl	8001674 <HAL_PWR_EnterSLEEPMode>
	HAL_ResumeTick();
 8000b5a:	f000 f9bf 	bl	8000edc <HAL_ResumeTick>
}
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000152 	.word	0x20000152
 8000b64:	20000154 	.word	0x20000154

08000b68 <SCH_Report_Status>:

uint8_t SCH_Report_Status(void){
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
#ifdef SCH_REPORT_ERRORS
	uint8_t tempErrorCode = errorCode;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <SCH_Report_Status+0x20>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	71fb      	strb	r3, [r7, #7]
	errorCode = 0;
 8000b74:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <SCH_Report_Status+0x20>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
	return tempErrorCode;
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
#endif
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000209 	.word	0x20000209

08000b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b92:	4b0e      	ldr	r3, [pc, #56]	; (8000bcc <HAL_MspInit+0x40>)
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	4a0d      	ldr	r2, [pc, #52]	; (8000bcc <HAL_MspInit+0x40>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6193      	str	r3, [r2, #24]
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <HAL_MspInit+0x40>)
 8000ba0:	699b      	ldr	r3, [r3, #24]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000baa:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <HAL_MspInit+0x40>)
 8000bac:	69db      	ldr	r3, [r3, #28]
 8000bae:	4a07      	ldr	r2, [pc, #28]	; (8000bcc <HAL_MspInit+0x40>)
 8000bb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb4:	61d3      	str	r3, [r2, #28]
 8000bb6:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <HAL_MspInit+0x40>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000be0:	d113      	bne.n	8000c0a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000be2:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <HAL_TIM_Base_MspInit+0x44>)
 8000be4:	69db      	ldr	r3, [r3, #28]
 8000be6:	4a0b      	ldr	r2, [pc, #44]	; (8000c14 <HAL_TIM_Base_MspInit+0x44>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	61d3      	str	r3, [r2, #28]
 8000bee:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <HAL_TIM_Base_MspInit+0x44>)
 8000bf0:	69db      	ldr	r3, [r3, #28]
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	201c      	movs	r0, #28
 8000c00:	f000 fa51 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c04:	201c      	movs	r0, #28
 8000c06:	f000 fa6a 	bl	80010de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000

08000c18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	f107 0310 	add.w	r3, r7, #16
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a20      	ldr	r2, [pc, #128]	; (8000cb4 <HAL_UART_MspInit+0x9c>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d139      	bne.n	8000cac <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c38:	4b1f      	ldr	r3, [pc, #124]	; (8000cb8 <HAL_UART_MspInit+0xa0>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	4a1e      	ldr	r2, [pc, #120]	; (8000cb8 <HAL_UART_MspInit+0xa0>)
 8000c3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c42:	6193      	str	r3, [r2, #24]
 8000c44:	4b1c      	ldr	r3, [pc, #112]	; (8000cb8 <HAL_UART_MspInit+0xa0>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c50:	4b19      	ldr	r3, [pc, #100]	; (8000cb8 <HAL_UART_MspInit+0xa0>)
 8000c52:	699b      	ldr	r3, [r3, #24]
 8000c54:	4a18      	ldr	r2, [pc, #96]	; (8000cb8 <HAL_UART_MspInit+0xa0>)
 8000c56:	f043 0304 	orr.w	r3, r3, #4
 8000c5a:	6193      	str	r3, [r2, #24]
 8000c5c:	4b16      	ldr	r3, [pc, #88]	; (8000cb8 <HAL_UART_MspInit+0xa0>)
 8000c5e:	699b      	ldr	r3, [r3, #24]
 8000c60:	f003 0304 	and.w	r3, r3, #4
 8000c64:	60bb      	str	r3, [r7, #8]
 8000c66:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c72:	2303      	movs	r3, #3
 8000c74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	f107 0310 	add.w	r3, r7, #16
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	480f      	ldr	r0, [pc, #60]	; (8000cbc <HAL_UART_MspInit+0xa4>)
 8000c7e:	f000 fafb 	bl	8001278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c90:	f107 0310 	add.w	r3, r7, #16
 8000c94:	4619      	mov	r1, r3
 8000c96:	4809      	ldr	r0, [pc, #36]	; (8000cbc <HAL_UART_MspInit+0xa4>)
 8000c98:	f000 faee 	bl	8001278 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2025      	movs	r0, #37	; 0x25
 8000ca2:	f000 fa00 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ca6:	2025      	movs	r0, #37	; 0x25
 8000ca8:	f000 fa19 	bl	80010de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cac:	bf00      	nop
 8000cae:	3720      	adds	r7, #32
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40013800 	.word	0x40013800
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	40010800 	.word	0x40010800

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cca:	e7fe      	b.n	8000cca <HardFault_Handler+0x4>

08000ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <MemManage_Handler+0x4>

08000cd2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <UsageFault_Handler+0x4>

08000cde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bc80      	pop	{r7}
 8000ce8:	4770      	bx	lr

08000cea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr

08000cf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr

08000d02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d06:	f000 f8bf 	bl	8000e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
	...

08000d10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d14:	4802      	ldr	r0, [pc, #8]	; (8000d20 <TIM2_IRQHandler+0x10>)
 8000d16:	f001 f975 	bl	8002004 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000098 	.word	0x20000098

08000d24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <USART1_IRQHandler+0x10>)
 8000d2a:	f001 fd8b 	bl	8002844 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	200000e0 	.word	0x200000e0

08000d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d40:	4a14      	ldr	r2, [pc, #80]	; (8000d94 <_sbrk+0x5c>)
 8000d42:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <_sbrk+0x60>)
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d4c:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <_sbrk+0x64>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d102      	bne.n	8000d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <_sbrk+0x64>)
 8000d56:	4a12      	ldr	r2, [pc, #72]	; (8000da0 <_sbrk+0x68>)
 8000d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d5a:	4b10      	ldr	r3, [pc, #64]	; (8000d9c <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d207      	bcs.n	8000d78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d68:	f002 fabc 	bl	80032e4 <__errno>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	220c      	movs	r2, #12
 8000d70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d72:	f04f 33ff 	mov.w	r3, #4294967295
 8000d76:	e009      	b.n	8000d8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d78:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <_sbrk+0x64>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d7e:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <_sbrk+0x64>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <_sbrk+0x64>)
 8000d88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20002800 	.word	0x20002800
 8000d98:	00000400 	.word	0x00000400
 8000d9c:	20000210 	.word	0x20000210
 8000da0:	20000228 	.word	0x20000228

08000da4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr

08000db0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000db0:	f7ff fff8 	bl	8000da4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db4:	480b      	ldr	r0, [pc, #44]	; (8000de4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000db6:	490c      	ldr	r1, [pc, #48]	; (8000de8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000db8:	4a0c      	ldr	r2, [pc, #48]	; (8000dec <LoopFillZerobss+0x16>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dbc:	e002      	b.n	8000dc4 <LoopCopyDataInit>

08000dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc2:	3304      	adds	r3, #4

08000dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc8:	d3f9      	bcc.n	8000dbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dca:	4a09      	ldr	r2, [pc, #36]	; (8000df0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000dcc:	4c09      	ldr	r4, [pc, #36]	; (8000df4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd0:	e001      	b.n	8000dd6 <LoopFillZerobss>

08000dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd4:	3204      	adds	r2, #4

08000dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd8:	d3fb      	bcc.n	8000dd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dda:	f002 fa89 	bl	80032f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dde:	f7ff f9bd 	bl	800015c <main>
  bx lr
 8000de2:	4770      	bx	lr
  ldr r0, =_sdata
 8000de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000dec:	08003d18 	.word	0x08003d18
  ldr r2, =_sbss
 8000df0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000df4:	20000228 	.word	0x20000228

08000df8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000df8:	e7fe      	b.n	8000df8 <ADC1_2_IRQHandler>
	...

08000dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e00:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <HAL_Init+0x28>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <HAL_Init+0x28>)
 8000e06:	f043 0310 	orr.w	r3, r3, #16
 8000e0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f000 f93f 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e12:	200f      	movs	r0, #15
 8000e14:	f000 f808 	bl	8000e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e18:	f7ff feb8 	bl	8000b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40022000 	.word	0x40022000

08000e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_InitTick+0x54>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <HAL_InitTick+0x58>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e46:	4618      	mov	r0, r3
 8000e48:	f000 f957 	bl	80010fa <HAL_SYSTICK_Config>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e00e      	b.n	8000e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b0f      	cmp	r3, #15
 8000e5a:	d80a      	bhi.n	8000e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	6879      	ldr	r1, [r7, #4]
 8000e60:	f04f 30ff 	mov.w	r0, #4294967295
 8000e64:	f000 f91f 	bl	80010a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e68:	4a06      	ldr	r2, [pc, #24]	; (8000e84 <HAL_InitTick+0x5c>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	e000      	b.n	8000e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000008 	.word	0x20000008
 8000e84:	20000004 	.word	0x20000004

08000e88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e8c:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <HAL_IncTick+0x1c>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_IncTick+0x20>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	4a03      	ldr	r2, [pc, #12]	; (8000ea8 <HAL_IncTick+0x20>)
 8000e9a:	6013      	str	r3, [r2, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	20000008 	.word	0x20000008
 8000ea8:	20000214 	.word	0x20000214

08000eac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb0:	4b02      	ldr	r3, [pc, #8]	; (8000ebc <HAL_GetTick+0x10>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	20000214 	.word	0x20000214

08000ec0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000ec4:	4b04      	ldr	r3, [pc, #16]	; (8000ed8 <HAL_SuspendTick+0x18>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a03      	ldr	r2, [pc, #12]	; (8000ed8 <HAL_SuspendTick+0x18>)
 8000eca:	f023 0302 	bic.w	r3, r3, #2
 8000ece:	6013      	str	r3, [r2, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	e000e010 	.word	0xe000e010

08000edc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <HAL_ResumeTick+0x18>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a03      	ldr	r2, [pc, #12]	; (8000ef4 <HAL_ResumeTick+0x18>)
 8000ee6:	f043 0302 	orr.w	r3, r3, #2
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr
 8000ef4:	e000e010 	.word	0xe000e010

08000ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f14:	4013      	ands	r3, r2
 8000f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2a:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	60d3      	str	r3, [r2, #12]
}
 8000f30:	bf00      	nop
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <__NVIC_GetPriorityGrouping+0x18>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	f003 0307 	and.w	r3, r3, #7
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	db0b      	blt.n	8000f86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 021f 	and.w	r2, r3, #31
 8000f74:	4906      	ldr	r1, [pc, #24]	; (8000f90 <__NVIC_EnableIRQ+0x34>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100

08000f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	db0a      	blt.n	8000fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	490c      	ldr	r1, [pc, #48]	; (8000fe0 <__NVIC_SetPriority+0x4c>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	0112      	lsls	r2, r2, #4
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	440b      	add	r3, r1
 8000fb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fbc:	e00a      	b.n	8000fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4908      	ldr	r1, [pc, #32]	; (8000fe4 <__NVIC_SetPriority+0x50>)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	f003 030f 	and.w	r3, r3, #15
 8000fca:	3b04      	subs	r3, #4
 8000fcc:	0112      	lsls	r2, r2, #4
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	761a      	strb	r2, [r3, #24]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000e100 	.word	0xe000e100
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	; 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	f1c3 0307 	rsb	r3, r3, #7
 8001002:	2b04      	cmp	r3, #4
 8001004:	bf28      	it	cs
 8001006:	2304      	movcs	r3, #4
 8001008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3304      	adds	r3, #4
 800100e:	2b06      	cmp	r3, #6
 8001010:	d902      	bls.n	8001018 <NVIC_EncodePriority+0x30>
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3b03      	subs	r3, #3
 8001016:	e000      	b.n	800101a <NVIC_EncodePriority+0x32>
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	f04f 32ff 	mov.w	r2, #4294967295
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43da      	mvns	r2, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	401a      	ands	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001030:	f04f 31ff 	mov.w	r1, #4294967295
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa01 f303 	lsl.w	r3, r1, r3
 800103a:	43d9      	mvns	r1, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	4313      	orrs	r3, r2
         );
}
 8001042:	4618      	mov	r0, r3
 8001044:	3724      	adds	r7, #36	; 0x24
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800105c:	d301      	bcc.n	8001062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2301      	movs	r3, #1
 8001060:	e00f      	b.n	8001082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <SysTick_Config+0x40>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106a:	210f      	movs	r1, #15
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f7ff ff90 	bl	8000f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <SysTick_Config+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	4b04      	ldr	r3, [pc, #16]	; (800108c <SysTick_Config+0x40>)
 800107c:	2207      	movs	r2, #7
 800107e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010

08001090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff2d 	bl	8000ef8 <__NVIC_SetPriorityGrouping>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b8:	f7ff ff42 	bl	8000f40 <__NVIC_GetPriorityGrouping>
 80010bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff ff90 	bl	8000fe8 <NVIC_EncodePriority>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff5f 	bl	8000f94 <__NVIC_SetPriority>
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff35 	bl	8000f5c <__NVIC_EnableIRQ>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffa2 	bl	800104c <SysTick_Config>
 8001108:	4603      	mov	r3, r0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001112:	b480      	push	{r7}
 8001114:	b085      	sub	sp, #20
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b02      	cmp	r3, #2
 8001128:	d008      	beq.n	800113c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2204      	movs	r2, #4
 800112e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e020      	b.n	800117e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f022 020e 	bic.w	r2, r2, #14
 800114a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f022 0201 	bic.w	r2, r2, #1
 800115a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001164:	2101      	movs	r1, #1
 8001166:	fa01 f202 	lsl.w	r2, r1, r2
 800116a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800117c:	7bfb      	ldrb	r3, [r7, #15]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001190:	2300      	movs	r3, #0
 8001192:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d005      	beq.n	80011ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2204      	movs	r2, #4
 80011a4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	73fb      	strb	r3, [r7, #15]
 80011aa:	e051      	b.n	8001250 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f022 020e 	bic.w	r2, r2, #14
 80011ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f022 0201 	bic.w	r2, r2, #1
 80011ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a22      	ldr	r2, [pc, #136]	; (800125c <HAL_DMA_Abort_IT+0xd4>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d029      	beq.n	800122a <HAL_DMA_Abort_IT+0xa2>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a21      	ldr	r2, [pc, #132]	; (8001260 <HAL_DMA_Abort_IT+0xd8>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d022      	beq.n	8001226 <HAL_DMA_Abort_IT+0x9e>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a1f      	ldr	r2, [pc, #124]	; (8001264 <HAL_DMA_Abort_IT+0xdc>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d01a      	beq.n	8001220 <HAL_DMA_Abort_IT+0x98>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a1e      	ldr	r2, [pc, #120]	; (8001268 <HAL_DMA_Abort_IT+0xe0>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d012      	beq.n	800121a <HAL_DMA_Abort_IT+0x92>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a1c      	ldr	r2, [pc, #112]	; (800126c <HAL_DMA_Abort_IT+0xe4>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d00a      	beq.n	8001214 <HAL_DMA_Abort_IT+0x8c>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a1b      	ldr	r2, [pc, #108]	; (8001270 <HAL_DMA_Abort_IT+0xe8>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d102      	bne.n	800120e <HAL_DMA_Abort_IT+0x86>
 8001208:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800120c:	e00e      	b.n	800122c <HAL_DMA_Abort_IT+0xa4>
 800120e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001212:	e00b      	b.n	800122c <HAL_DMA_Abort_IT+0xa4>
 8001214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001218:	e008      	b.n	800122c <HAL_DMA_Abort_IT+0xa4>
 800121a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121e:	e005      	b.n	800122c <HAL_DMA_Abort_IT+0xa4>
 8001220:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001224:	e002      	b.n	800122c <HAL_DMA_Abort_IT+0xa4>
 8001226:	2310      	movs	r3, #16
 8001228:	e000      	b.n	800122c <HAL_DMA_Abort_IT+0xa4>
 800122a:	2301      	movs	r3, #1
 800122c:	4a11      	ldr	r2, [pc, #68]	; (8001274 <HAL_DMA_Abort_IT+0xec>)
 800122e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2201      	movs	r2, #1
 8001234:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	4798      	blx	r3
    } 
  }
  return status;
 8001250:	7bfb      	ldrb	r3, [r7, #15]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40020008 	.word	0x40020008
 8001260:	4002001c 	.word	0x4002001c
 8001264:	40020030 	.word	0x40020030
 8001268:	40020044 	.word	0x40020044
 800126c:	40020058 	.word	0x40020058
 8001270:	4002006c 	.word	0x4002006c
 8001274:	40020000 	.word	0x40020000

08001278 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001278:	b480      	push	{r7}
 800127a:	b08b      	sub	sp, #44	; 0x2c
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001282:	2300      	movs	r3, #0
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001286:	2300      	movs	r3, #0
 8001288:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800128a:	e161      	b.n	8001550 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800128c:	2201      	movs	r2, #1
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	69fa      	ldr	r2, [r7, #28]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	f040 8150 	bne.w	800154a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	4a97      	ldr	r2, [pc, #604]	; (800150c <HAL_GPIO_Init+0x294>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d05e      	beq.n	8001372 <HAL_GPIO_Init+0xfa>
 80012b4:	4a95      	ldr	r2, [pc, #596]	; (800150c <HAL_GPIO_Init+0x294>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d875      	bhi.n	80013a6 <HAL_GPIO_Init+0x12e>
 80012ba:	4a95      	ldr	r2, [pc, #596]	; (8001510 <HAL_GPIO_Init+0x298>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d058      	beq.n	8001372 <HAL_GPIO_Init+0xfa>
 80012c0:	4a93      	ldr	r2, [pc, #588]	; (8001510 <HAL_GPIO_Init+0x298>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d86f      	bhi.n	80013a6 <HAL_GPIO_Init+0x12e>
 80012c6:	4a93      	ldr	r2, [pc, #588]	; (8001514 <HAL_GPIO_Init+0x29c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d052      	beq.n	8001372 <HAL_GPIO_Init+0xfa>
 80012cc:	4a91      	ldr	r2, [pc, #580]	; (8001514 <HAL_GPIO_Init+0x29c>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d869      	bhi.n	80013a6 <HAL_GPIO_Init+0x12e>
 80012d2:	4a91      	ldr	r2, [pc, #580]	; (8001518 <HAL_GPIO_Init+0x2a0>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d04c      	beq.n	8001372 <HAL_GPIO_Init+0xfa>
 80012d8:	4a8f      	ldr	r2, [pc, #572]	; (8001518 <HAL_GPIO_Init+0x2a0>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d863      	bhi.n	80013a6 <HAL_GPIO_Init+0x12e>
 80012de:	4a8f      	ldr	r2, [pc, #572]	; (800151c <HAL_GPIO_Init+0x2a4>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d046      	beq.n	8001372 <HAL_GPIO_Init+0xfa>
 80012e4:	4a8d      	ldr	r2, [pc, #564]	; (800151c <HAL_GPIO_Init+0x2a4>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d85d      	bhi.n	80013a6 <HAL_GPIO_Init+0x12e>
 80012ea:	2b12      	cmp	r3, #18
 80012ec:	d82a      	bhi.n	8001344 <HAL_GPIO_Init+0xcc>
 80012ee:	2b12      	cmp	r3, #18
 80012f0:	d859      	bhi.n	80013a6 <HAL_GPIO_Init+0x12e>
 80012f2:	a201      	add	r2, pc, #4	; (adr r2, 80012f8 <HAL_GPIO_Init+0x80>)
 80012f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f8:	08001373 	.word	0x08001373
 80012fc:	0800134d 	.word	0x0800134d
 8001300:	0800135f 	.word	0x0800135f
 8001304:	080013a1 	.word	0x080013a1
 8001308:	080013a7 	.word	0x080013a7
 800130c:	080013a7 	.word	0x080013a7
 8001310:	080013a7 	.word	0x080013a7
 8001314:	080013a7 	.word	0x080013a7
 8001318:	080013a7 	.word	0x080013a7
 800131c:	080013a7 	.word	0x080013a7
 8001320:	080013a7 	.word	0x080013a7
 8001324:	080013a7 	.word	0x080013a7
 8001328:	080013a7 	.word	0x080013a7
 800132c:	080013a7 	.word	0x080013a7
 8001330:	080013a7 	.word	0x080013a7
 8001334:	080013a7 	.word	0x080013a7
 8001338:	080013a7 	.word	0x080013a7
 800133c:	08001355 	.word	0x08001355
 8001340:	08001369 	.word	0x08001369
 8001344:	4a76      	ldr	r2, [pc, #472]	; (8001520 <HAL_GPIO_Init+0x2a8>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d013      	beq.n	8001372 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800134a:	e02c      	b.n	80013a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	623b      	str	r3, [r7, #32]
          break;
 8001352:	e029      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	3304      	adds	r3, #4
 800135a:	623b      	str	r3, [r7, #32]
          break;
 800135c:	e024      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	68db      	ldr	r3, [r3, #12]
 8001362:	3308      	adds	r3, #8
 8001364:	623b      	str	r3, [r7, #32]
          break;
 8001366:	e01f      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	330c      	adds	r3, #12
 800136e:	623b      	str	r3, [r7, #32]
          break;
 8001370:	e01a      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d102      	bne.n	8001380 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800137a:	2304      	movs	r3, #4
 800137c:	623b      	str	r3, [r7, #32]
          break;
 800137e:	e013      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d105      	bne.n	8001394 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001388:	2308      	movs	r3, #8
 800138a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69fa      	ldr	r2, [r7, #28]
 8001390:	611a      	str	r2, [r3, #16]
          break;
 8001392:	e009      	b.n	80013a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001394:	2308      	movs	r3, #8
 8001396:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69fa      	ldr	r2, [r7, #28]
 800139c:	615a      	str	r2, [r3, #20]
          break;
 800139e:	e003      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013a0:	2300      	movs	r3, #0
 80013a2:	623b      	str	r3, [r7, #32]
          break;
 80013a4:	e000      	b.n	80013a8 <HAL_GPIO_Init+0x130>
          break;
 80013a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	2bff      	cmp	r3, #255	; 0xff
 80013ac:	d801      	bhi.n	80013b2 <HAL_GPIO_Init+0x13a>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	e001      	b.n	80013b6 <HAL_GPIO_Init+0x13e>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	3304      	adds	r3, #4
 80013b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	2bff      	cmp	r3, #255	; 0xff
 80013bc:	d802      	bhi.n	80013c4 <HAL_GPIO_Init+0x14c>
 80013be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	e002      	b.n	80013ca <HAL_GPIO_Init+0x152>
 80013c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c6:	3b08      	subs	r3, #8
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	210f      	movs	r1, #15
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	fa01 f303 	lsl.w	r3, r1, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	401a      	ands	r2, r3
 80013dc:	6a39      	ldr	r1, [r7, #32]
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	fa01 f303 	lsl.w	r3, r1, r3
 80013e4:	431a      	orrs	r2, r3
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f000 80a9 	beq.w	800154a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013f8:	4b4a      	ldr	r3, [pc, #296]	; (8001524 <HAL_GPIO_Init+0x2ac>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a49      	ldr	r2, [pc, #292]	; (8001524 <HAL_GPIO_Init+0x2ac>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b47      	ldr	r3, [pc, #284]	; (8001524 <HAL_GPIO_Init+0x2ac>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001410:	4a45      	ldr	r2, [pc, #276]	; (8001528 <HAL_GPIO_Init+0x2b0>)
 8001412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001414:	089b      	lsrs	r3, r3, #2
 8001416:	3302      	adds	r3, #2
 8001418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800141c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800141e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001420:	f003 0303 	and.w	r3, r3, #3
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	220f      	movs	r2, #15
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	43db      	mvns	r3, r3
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	4013      	ands	r3, r2
 8001432:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a3d      	ldr	r2, [pc, #244]	; (800152c <HAL_GPIO_Init+0x2b4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d00d      	beq.n	8001458 <HAL_GPIO_Init+0x1e0>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a3c      	ldr	r2, [pc, #240]	; (8001530 <HAL_GPIO_Init+0x2b8>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d007      	beq.n	8001454 <HAL_GPIO_Init+0x1dc>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a3b      	ldr	r2, [pc, #236]	; (8001534 <HAL_GPIO_Init+0x2bc>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d101      	bne.n	8001450 <HAL_GPIO_Init+0x1d8>
 800144c:	2302      	movs	r3, #2
 800144e:	e004      	b.n	800145a <HAL_GPIO_Init+0x1e2>
 8001450:	2303      	movs	r3, #3
 8001452:	e002      	b.n	800145a <HAL_GPIO_Init+0x1e2>
 8001454:	2301      	movs	r3, #1
 8001456:	e000      	b.n	800145a <HAL_GPIO_Init+0x1e2>
 8001458:	2300      	movs	r3, #0
 800145a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800145c:	f002 0203 	and.w	r2, r2, #3
 8001460:	0092      	lsls	r2, r2, #2
 8001462:	4093      	lsls	r3, r2
 8001464:	68fa      	ldr	r2, [r7, #12]
 8001466:	4313      	orrs	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800146a:	492f      	ldr	r1, [pc, #188]	; (8001528 <HAL_GPIO_Init+0x2b0>)
 800146c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146e:	089b      	lsrs	r3, r3, #2
 8001470:	3302      	adds	r3, #2
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d006      	beq.n	8001492 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001484:	4b2c      	ldr	r3, [pc, #176]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 8001486:	689a      	ldr	r2, [r3, #8]
 8001488:	492b      	ldr	r1, [pc, #172]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	608b      	str	r3, [r1, #8]
 8001490:	e006      	b.n	80014a0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001492:	4b29      	ldr	r3, [pc, #164]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	43db      	mvns	r3, r3
 800149a:	4927      	ldr	r1, [pc, #156]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 800149c:	4013      	ands	r3, r2
 800149e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014ac:	4b22      	ldr	r3, [pc, #136]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014ae:	68da      	ldr	r2, [r3, #12]
 80014b0:	4921      	ldr	r1, [pc, #132]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	60cb      	str	r3, [r1, #12]
 80014b8:	e006      	b.n	80014c8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014ba:	4b1f      	ldr	r3, [pc, #124]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014bc:	68da      	ldr	r2, [r3, #12]
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	43db      	mvns	r3, r3
 80014c2:	491d      	ldr	r1, [pc, #116]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d006      	beq.n	80014e2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014d4:	4b18      	ldr	r3, [pc, #96]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	4917      	ldr	r1, [pc, #92]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	604b      	str	r3, [r1, #4]
 80014e0:	e006      	b.n	80014f0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	4913      	ldr	r1, [pc, #76]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014ec:	4013      	ands	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d01f      	beq.n	800153c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	490d      	ldr	r1, [pc, #52]	; (8001538 <HAL_GPIO_Init+0x2c0>)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	4313      	orrs	r3, r2
 8001506:	600b      	str	r3, [r1, #0]
 8001508:	e01f      	b.n	800154a <HAL_GPIO_Init+0x2d2>
 800150a:	bf00      	nop
 800150c:	10320000 	.word	0x10320000
 8001510:	10310000 	.word	0x10310000
 8001514:	10220000 	.word	0x10220000
 8001518:	10210000 	.word	0x10210000
 800151c:	10120000 	.word	0x10120000
 8001520:	10110000 	.word	0x10110000
 8001524:	40021000 	.word	0x40021000
 8001528:	40010000 	.word	0x40010000
 800152c:	40010800 	.word	0x40010800
 8001530:	40010c00 	.word	0x40010c00
 8001534:	40011000 	.word	0x40011000
 8001538:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800153c:	4b0b      	ldr	r3, [pc, #44]	; (800156c <HAL_GPIO_Init+0x2f4>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	43db      	mvns	r3, r3
 8001544:	4909      	ldr	r1, [pc, #36]	; (800156c <HAL_GPIO_Init+0x2f4>)
 8001546:	4013      	ands	r3, r2
 8001548:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	3301      	adds	r3, #1
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	fa22 f303 	lsr.w	r3, r2, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	f47f ae96 	bne.w	800128c <HAL_GPIO_Init+0x14>
  }
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	372c      	adds	r7, #44	; 0x2c
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	40010400 	.word	0x40010400

08001570 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]
 800157c:	4613      	mov	r3, r2
 800157e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001580:	787b      	ldrb	r3, [r7, #1]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001586:	887a      	ldrh	r2, [r7, #2]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800158c:	e003      	b.n	8001596 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800158e:	887b      	ldrh	r3, [r7, #2]
 8001590:	041a      	lsls	r2, r3, #16
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	611a      	str	r2, [r3, #16]
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015b2:	887a      	ldrh	r2, [r7, #2]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4013      	ands	r3, r2
 80015b8:	041a      	lsls	r2, r3, #16
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	43d9      	mvns	r1, r3
 80015be:	887b      	ldrh	r3, [r7, #2]
 80015c0:	400b      	ands	r3, r1
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	611a      	str	r2, [r3, #16]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b084      	sub	sp, #16
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e034      	b.n	800164e <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80015ec:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f245 5255 	movw	r2, #21845	; 0x5555
 80015f6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	6852      	ldr	r2, [r2, #4]
 8001600:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	6892      	ldr	r2, [r2, #8]
 800160a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800160c:	f7ff fc4e 	bl	8000eac <HAL_GetTick>
 8001610:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001612:	e00f      	b.n	8001634 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001614:	f7ff fc4a 	bl	8000eac <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b27      	cmp	r3, #39	; 0x27
 8001620:	d908      	bls.n	8001634 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e00c      	b.n	800164e <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f003 0303 	and.w	r3, r3, #3
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1e8      	bne.n	8001614 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800164a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001666:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001680:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	4a08      	ldr	r2, [pc, #32]	; (80016a8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001686:	f023 0304 	bic.w	r3, r3, #4
 800168a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d101      	bne.n	8001696 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001692:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001694:	e002      	b.n	800169c <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8001696:	bf40      	sev
    __WFE();
 8001698:	bf20      	wfe
    __WFE();
 800169a:	bf20      	wfe
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e272      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	f000 8087 	beq.w	80017da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016cc:	4b92      	ldr	r3, [pc, #584]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f003 030c 	and.w	r3, r3, #12
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d00c      	beq.n	80016f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016d8:	4b8f      	ldr	r3, [pc, #572]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 030c 	and.w	r3, r3, #12
 80016e0:	2b08      	cmp	r3, #8
 80016e2:	d112      	bne.n	800170a <HAL_RCC_OscConfig+0x5e>
 80016e4:	4b8c      	ldr	r3, [pc, #560]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f0:	d10b      	bne.n	800170a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f2:	4b89      	ldr	r3, [pc, #548]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d06c      	beq.n	80017d8 <HAL_RCC_OscConfig+0x12c>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d168      	bne.n	80017d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e24c      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001712:	d106      	bne.n	8001722 <HAL_RCC_OscConfig+0x76>
 8001714:	4b80      	ldr	r3, [pc, #512]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a7f      	ldr	r2, [pc, #508]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800171a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800171e:	6013      	str	r3, [r2, #0]
 8001720:	e02e      	b.n	8001780 <HAL_RCC_OscConfig+0xd4>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10c      	bne.n	8001744 <HAL_RCC_OscConfig+0x98>
 800172a:	4b7b      	ldr	r3, [pc, #492]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a7a      	ldr	r2, [pc, #488]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001734:	6013      	str	r3, [r2, #0]
 8001736:	4b78      	ldr	r3, [pc, #480]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a77      	ldr	r2, [pc, #476]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800173c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001740:	6013      	str	r3, [r2, #0]
 8001742:	e01d      	b.n	8001780 <HAL_RCC_OscConfig+0xd4>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800174c:	d10c      	bne.n	8001768 <HAL_RCC_OscConfig+0xbc>
 800174e:	4b72      	ldr	r3, [pc, #456]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a71      	ldr	r2, [pc, #452]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001754:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	4b6f      	ldr	r3, [pc, #444]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a6e      	ldr	r2, [pc, #440]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e00b      	b.n	8001780 <HAL_RCC_OscConfig+0xd4>
 8001768:	4b6b      	ldr	r3, [pc, #428]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a6a      	ldr	r2, [pc, #424]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800176e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b68      	ldr	r3, [pc, #416]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a67      	ldr	r2, [pc, #412]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800177a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800177e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d013      	beq.n	80017b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fb90 	bl	8000eac <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001790:	f7ff fb8c 	bl	8000eac <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b64      	cmp	r3, #100	; 0x64
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e200      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a2:	4b5d      	ldr	r3, [pc, #372]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f0      	beq.n	8001790 <HAL_RCC_OscConfig+0xe4>
 80017ae:	e014      	b.n	80017da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b0:	f7ff fb7c 	bl	8000eac <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017b8:	f7ff fb78 	bl	8000eac <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b64      	cmp	r3, #100	; 0x64
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e1ec      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ca:	4b53      	ldr	r3, [pc, #332]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x10c>
 80017d6:	e000      	b.n	80017da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d063      	beq.n	80018ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017e6:	4b4c      	ldr	r3, [pc, #304]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d00b      	beq.n	800180a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017f2:	4b49      	ldr	r3, [pc, #292]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 030c 	and.w	r3, r3, #12
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d11c      	bne.n	8001838 <HAL_RCC_OscConfig+0x18c>
 80017fe:	4b46      	ldr	r3, [pc, #280]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d116      	bne.n	8001838 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180a:	4b43      	ldr	r3, [pc, #268]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d005      	beq.n	8001822 <HAL_RCC_OscConfig+0x176>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d001      	beq.n	8001822 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e1c0      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001822:	4b3d      	ldr	r3, [pc, #244]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	4939      	ldr	r1, [pc, #228]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001832:	4313      	orrs	r3, r2
 8001834:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001836:	e03a      	b.n	80018ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d020      	beq.n	8001882 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001840:	4b36      	ldr	r3, [pc, #216]	; (800191c <HAL_RCC_OscConfig+0x270>)
 8001842:	2201      	movs	r2, #1
 8001844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001846:	f7ff fb31 	bl	8000eac <HAL_GetTick>
 800184a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184c:	e008      	b.n	8001860 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800184e:	f7ff fb2d 	bl	8000eac <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d901      	bls.n	8001860 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800185c:	2303      	movs	r3, #3
 800185e:	e1a1      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001860:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0302 	and.w	r3, r3, #2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0f0      	beq.n	800184e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800186c:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4927      	ldr	r1, [pc, #156]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800187c:	4313      	orrs	r3, r2
 800187e:	600b      	str	r3, [r1, #0]
 8001880:	e015      	b.n	80018ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001882:	4b26      	ldr	r3, [pc, #152]	; (800191c <HAL_RCC_OscConfig+0x270>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001888:	f7ff fb10 	bl	8000eac <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001890:	f7ff fb0c 	bl	8000eac <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e180      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a2:	4b1d      	ldr	r3, [pc, #116]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d03a      	beq.n	8001930 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d019      	beq.n	80018f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018c2:	4b17      	ldr	r3, [pc, #92]	; (8001920 <HAL_RCC_OscConfig+0x274>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c8:	f7ff faf0 	bl	8000eac <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d0:	f7ff faec 	bl	8000eac <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e160      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e2:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018ee:	2001      	movs	r0, #1
 80018f0:	f000 face 	bl	8001e90 <RCC_Delay>
 80018f4:	e01c      	b.n	8001930 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018f6:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <HAL_RCC_OscConfig+0x274>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fc:	f7ff fad6 	bl	8000eac <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001902:	e00f      	b.n	8001924 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001904:	f7ff fad2 	bl	8000eac <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d908      	bls.n	8001924 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e146      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000
 800191c:	42420000 	.word	0x42420000
 8001920:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001924:	4b92      	ldr	r3, [pc, #584]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d1e9      	bne.n	8001904 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	f000 80a6 	beq.w	8001a8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800193e:	2300      	movs	r3, #0
 8001940:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001942:	4b8b      	ldr	r3, [pc, #556]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10d      	bne.n	800196a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800194e:	4b88      	ldr	r3, [pc, #544]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	4a87      	ldr	r2, [pc, #540]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001958:	61d3      	str	r3, [r2, #28]
 800195a:	4b85      	ldr	r3, [pc, #532]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001966:	2301      	movs	r3, #1
 8001968:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800196a:	4b82      	ldr	r3, [pc, #520]	; (8001b74 <HAL_RCC_OscConfig+0x4c8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001972:	2b00      	cmp	r3, #0
 8001974:	d118      	bne.n	80019a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001976:	4b7f      	ldr	r3, [pc, #508]	; (8001b74 <HAL_RCC_OscConfig+0x4c8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a7e      	ldr	r2, [pc, #504]	; (8001b74 <HAL_RCC_OscConfig+0x4c8>)
 800197c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001982:	f7ff fa93 	bl	8000eac <HAL_GetTick>
 8001986:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001988:	e008      	b.n	800199c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800198a:	f7ff fa8f 	bl	8000eac <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b64      	cmp	r3, #100	; 0x64
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e103      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199c:	4b75      	ldr	r3, [pc, #468]	; (8001b74 <HAL_RCC_OscConfig+0x4c8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d0f0      	beq.n	800198a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d106      	bne.n	80019be <HAL_RCC_OscConfig+0x312>
 80019b0:	4b6f      	ldr	r3, [pc, #444]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	4a6e      	ldr	r2, [pc, #440]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019b6:	f043 0301 	orr.w	r3, r3, #1
 80019ba:	6213      	str	r3, [r2, #32]
 80019bc:	e02d      	b.n	8001a1a <HAL_RCC_OscConfig+0x36e>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x334>
 80019c6:	4b6a      	ldr	r3, [pc, #424]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	4a69      	ldr	r2, [pc, #420]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019cc:	f023 0301 	bic.w	r3, r3, #1
 80019d0:	6213      	str	r3, [r2, #32]
 80019d2:	4b67      	ldr	r3, [pc, #412]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019d4:	6a1b      	ldr	r3, [r3, #32]
 80019d6:	4a66      	ldr	r2, [pc, #408]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019d8:	f023 0304 	bic.w	r3, r3, #4
 80019dc:	6213      	str	r3, [r2, #32]
 80019de:	e01c      	b.n	8001a1a <HAL_RCC_OscConfig+0x36e>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	2b05      	cmp	r3, #5
 80019e6:	d10c      	bne.n	8001a02 <HAL_RCC_OscConfig+0x356>
 80019e8:	4b61      	ldr	r3, [pc, #388]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	4a60      	ldr	r2, [pc, #384]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	6213      	str	r3, [r2, #32]
 80019f4:	4b5e      	ldr	r3, [pc, #376]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	6a1b      	ldr	r3, [r3, #32]
 80019f8:	4a5d      	ldr	r2, [pc, #372]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	6213      	str	r3, [r2, #32]
 8001a00:	e00b      	b.n	8001a1a <HAL_RCC_OscConfig+0x36e>
 8001a02:	4b5b      	ldr	r3, [pc, #364]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a04:	6a1b      	ldr	r3, [r3, #32]
 8001a06:	4a5a      	ldr	r2, [pc, #360]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a08:	f023 0301 	bic.w	r3, r3, #1
 8001a0c:	6213      	str	r3, [r2, #32]
 8001a0e:	4b58      	ldr	r3, [pc, #352]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	4a57      	ldr	r2, [pc, #348]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	f023 0304 	bic.w	r3, r3, #4
 8001a18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d015      	beq.n	8001a4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a22:	f7ff fa43 	bl	8000eac <HAL_GetTick>
 8001a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a28:	e00a      	b.n	8001a40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2a:	f7ff fa3f 	bl	8000eac <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e0b1      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a40:	4b4b      	ldr	r3, [pc, #300]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0ee      	beq.n	8001a2a <HAL_RCC_OscConfig+0x37e>
 8001a4c:	e014      	b.n	8001a78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4e:	f7ff fa2d 	bl	8000eac <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a54:	e00a      	b.n	8001a6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a56:	f7ff fa29 	bl	8000eac <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e09b      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a6c:	4b40      	ldr	r3, [pc, #256]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1ee      	bne.n	8001a56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a78:	7dfb      	ldrb	r3, [r7, #23]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d105      	bne.n	8001a8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a7e:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a3b      	ldr	r2, [pc, #236]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8087 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a94:	4b36      	ldr	r3, [pc, #216]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d061      	beq.n	8001b64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69db      	ldr	r3, [r3, #28]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d146      	bne.n	8001b36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aa8:	4b33      	ldr	r3, [pc, #204]	; (8001b78 <HAL_RCC_OscConfig+0x4cc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aae:	f7ff f9fd 	bl	8000eac <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab6:	f7ff f9f9 	bl	8000eac <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e06d      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ac8:	4b29      	ldr	r3, [pc, #164]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1f0      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001adc:	d108      	bne.n	8001af0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ade:	4b24      	ldr	r3, [pc, #144]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	4921      	ldr	r1, [pc, #132]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001af0:	4b1f      	ldr	r3, [pc, #124]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a19      	ldr	r1, [r3, #32]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	430b      	orrs	r3, r1
 8001b02:	491b      	ldr	r1, [pc, #108]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b08:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <HAL_RCC_OscConfig+0x4cc>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0e:	f7ff f9cd 	bl	8000eac <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b16:	f7ff f9c9 	bl	8000eac <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e03d      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x46a>
 8001b34:	e035      	b.n	8001ba2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <HAL_RCC_OscConfig+0x4cc>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff f9b6 	bl	8000eac <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff f9b2 	bl	8000eac <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e026      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <HAL_RCC_OscConfig+0x4c4>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x498>
 8001b62:	e01e      	b.n	8001ba2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69db      	ldr	r3, [r3, #28]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d107      	bne.n	8001b7c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e019      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
 8001b70:	40021000 	.word	0x40021000
 8001b74:	40007000 	.word	0x40007000
 8001b78:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <HAL_RCC_OscConfig+0x500>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d106      	bne.n	8001b9e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d001      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000

08001bb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e0d0      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc4:	4b6a      	ldr	r3, [pc, #424]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d910      	bls.n	8001bf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	4b67      	ldr	r3, [pc, #412]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f023 0207 	bic.w	r2, r3, #7
 8001bda:	4965      	ldr	r1, [pc, #404]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be2:	4b63      	ldr	r3, [pc, #396]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d001      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e0b8      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d020      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d005      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c0c:	4b59      	ldr	r3, [pc, #356]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	4a58      	ldr	r2, [pc, #352]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d005      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c24:	4b53      	ldr	r3, [pc, #332]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	4a52      	ldr	r2, [pc, #328]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c30:	4b50      	ldr	r3, [pc, #320]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	494d      	ldr	r1, [pc, #308]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d040      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d107      	bne.n	8001c66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c56:	4b47      	ldr	r3, [pc, #284]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d115      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e07f      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d107      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6e:	4b41      	ldr	r3, [pc, #260]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d109      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e073      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7e:	4b3d      	ldr	r3, [pc, #244]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e06b      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8e:	4b39      	ldr	r3, [pc, #228]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f023 0203 	bic.w	r2, r3, #3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4936      	ldr	r1, [pc, #216]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ca0:	f7ff f904 	bl	8000eac <HAL_GetTick>
 8001ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca6:	e00a      	b.n	8001cbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca8:	f7ff f900 	bl	8000eac <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e053      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cbe:	4b2d      	ldr	r3, [pc, #180]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 020c 	and.w	r2, r3, #12
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d1eb      	bne.n	8001ca8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cd0:	4b27      	ldr	r3, [pc, #156]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d210      	bcs.n	8001d00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cde:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 0207 	bic.w	r2, r3, #7
 8001ce6:	4922      	ldr	r1, [pc, #136]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cee:	4b20      	ldr	r3, [pc, #128]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d001      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e032      	b.n	8001d66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d008      	beq.n	8001d1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d0c:	4b19      	ldr	r3, [pc, #100]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	4916      	ldr	r1, [pc, #88]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0308 	and.w	r3, r3, #8
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d009      	beq.n	8001d3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d2a:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	00db      	lsls	r3, r3, #3
 8001d38:	490e      	ldr	r1, [pc, #56]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d3e:	f000 f821 	bl	8001d84 <HAL_RCC_GetSysClockFreq>
 8001d42:	4602      	mov	r2, r0
 8001d44:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	091b      	lsrs	r3, r3, #4
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	490a      	ldr	r1, [pc, #40]	; (8001d78 <HAL_RCC_ClockConfig+0x1c8>)
 8001d50:	5ccb      	ldrb	r3, [r1, r3]
 8001d52:	fa22 f303 	lsr.w	r3, r2, r3
 8001d56:	4a09      	ldr	r2, [pc, #36]	; (8001d7c <HAL_RCC_ClockConfig+0x1cc>)
 8001d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d5a:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <HAL_RCC_ClockConfig+0x1d0>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff f862 	bl	8000e28 <HAL_InitTick>

  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40022000 	.word	0x40022000
 8001d74:	40021000 	.word	0x40021000
 8001d78:	08003cb0 	.word	0x08003cb0
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	20000004 	.word	0x20000004

08001d84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	2300      	movs	r3, #0
 8001d98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d9e:	4b1e      	ldr	r3, [pc, #120]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x94>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f003 030c 	and.w	r3, r3, #12
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d002      	beq.n	8001db4 <HAL_RCC_GetSysClockFreq+0x30>
 8001dae:	2b08      	cmp	r3, #8
 8001db0:	d003      	beq.n	8001dba <HAL_RCC_GetSysClockFreq+0x36>
 8001db2:	e027      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001db4:	4b19      	ldr	r3, [pc, #100]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001db6:	613b      	str	r3, [r7, #16]
      break;
 8001db8:	e027      	b.n	8001e0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	0c9b      	lsrs	r3, r3, #18
 8001dbe:	f003 030f 	and.w	r3, r3, #15
 8001dc2:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001dc4:	5cd3      	ldrb	r3, [r2, r3]
 8001dc6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d010      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x94>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	0c5b      	lsrs	r3, r3, #17
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	4a11      	ldr	r2, [pc, #68]	; (8001e24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001dde:	5cd3      	ldrb	r3, [r2, r3]
 8001de0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a0d      	ldr	r2, [pc, #52]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001de6:	fb03 f202 	mul.w	r2, r3, r2
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	e004      	b.n	8001dfe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a0c      	ldr	r2, [pc, #48]	; (8001e28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001df8:	fb02 f303 	mul.w	r3, r2, r3
 8001dfc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	613b      	str	r3, [r7, #16]
      break;
 8001e02:	e002      	b.n	8001e0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e04:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e06:	613b      	str	r3, [r7, #16]
      break;
 8001e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e0a:	693b      	ldr	r3, [r7, #16]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	371c      	adds	r7, #28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	007a1200 	.word	0x007a1200
 8001e20:	08003cc8 	.word	0x08003cc8
 8001e24:	08003cd8 	.word	0x08003cd8
 8001e28:	003d0900 	.word	0x003d0900

08001e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e30:	4b02      	ldr	r3, [pc, #8]	; (8001e3c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	20000000 	.word	0x20000000

08001e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e44:	f7ff fff2 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	4903      	ldr	r1, [pc, #12]	; (8001e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e56:	5ccb      	ldrb	r3, [r1, r3]
 8001e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40021000 	.word	0x40021000
 8001e64:	08003cc0 	.word	0x08003cc0

08001e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e6c:	f7ff ffde 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e70:	4602      	mov	r2, r0
 8001e72:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	0adb      	lsrs	r3, r3, #11
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	4903      	ldr	r1, [pc, #12]	; (8001e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e7e:	5ccb      	ldrb	r3, [r1, r3]
 8001e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	08003cc0 	.word	0x08003cc0

08001e90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e98:	4b0a      	ldr	r3, [pc, #40]	; (8001ec4 <RCC_Delay+0x34>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a0a      	ldr	r2, [pc, #40]	; (8001ec8 <RCC_Delay+0x38>)
 8001e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea2:	0a5b      	lsrs	r3, r3, #9
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	fb02 f303 	mul.w	r3, r2, r3
 8001eaa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001eac:	bf00      	nop
  }
  while (Delay --);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	1e5a      	subs	r2, r3, #1
 8001eb2:	60fa      	str	r2, [r7, #12]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1f9      	bne.n	8001eac <RCC_Delay+0x1c>
}
 8001eb8:	bf00      	nop
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	10624dd3 	.word	0x10624dd3

08001ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e041      	b.n	8001f62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7fe fe6c 	bl	8000bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2202      	movs	r2, #2
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3304      	adds	r3, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	f000 fa6e 	bl	80023ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d001      	beq.n	8001f84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e035      	b.n	8001ff0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2202      	movs	r2, #2
 8001f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a16      	ldr	r2, [pc, #88]	; (8001ffc <HAL_TIM_Base_Start_IT+0x90>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d009      	beq.n	8001fba <HAL_TIM_Base_Start_IT+0x4e>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fae:	d004      	beq.n	8001fba <HAL_TIM_Base_Start_IT+0x4e>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a12      	ldr	r2, [pc, #72]	; (8002000 <HAL_TIM_Base_Start_IT+0x94>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d111      	bne.n	8001fde <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 0307 	and.w	r3, r3, #7
 8001fc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2b06      	cmp	r3, #6
 8001fca:	d010      	beq.n	8001fee <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0201 	orr.w	r2, r2, #1
 8001fda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fdc:	e007      	b.n	8001fee <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f042 0201 	orr.w	r2, r2, #1
 8001fec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40012c00 	.word	0x40012c00
 8002000:	40000400 	.word	0x40000400

08002004 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b02      	cmp	r3, #2
 8002018:	d122      	bne.n	8002060 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b02      	cmp	r3, #2
 8002026:	d11b      	bne.n	8002060 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f06f 0202 	mvn.w	r2, #2
 8002030:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d003      	beq.n	800204e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f9b4 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 800204c:	e005      	b.n	800205a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f9a7 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f9b6 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	f003 0304 	and.w	r3, r3, #4
 800206a:	2b04      	cmp	r3, #4
 800206c:	d122      	bne.n	80020b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b04      	cmp	r3, #4
 800207a:	d11b      	bne.n	80020b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f06f 0204 	mvn.w	r2, #4
 8002084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2202      	movs	r2, #2
 800208a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 f98a 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 80020a0:	e005      	b.n	80020ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f97d 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f000 f98c 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b08      	cmp	r3, #8
 80020c0:	d122      	bne.n	8002108 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	d11b      	bne.n	8002108 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f06f 0208 	mvn.w	r2, #8
 80020d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2204      	movs	r2, #4
 80020de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 f960 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 80020f4:	e005      	b.n	8002102 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f953 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f000 f962 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	f003 0310 	and.w	r3, r3, #16
 8002112:	2b10      	cmp	r3, #16
 8002114:	d122      	bne.n	800215c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f003 0310 	and.w	r3, r3, #16
 8002120:	2b10      	cmp	r3, #16
 8002122:	d11b      	bne.n	800215c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0210 	mvn.w	r2, #16
 800212c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2208      	movs	r2, #8
 8002132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f936 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 8002148:	e005      	b.n	8002156 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f929 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f938 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b01      	cmp	r3, #1
 8002168:	d10e      	bne.n	8002188 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	2b01      	cmp	r3, #1
 8002176:	d107      	bne.n	8002188 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0201 	mvn.w	r2, #1
 8002180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7fe f956 	bl	8000434 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002192:	2b80      	cmp	r3, #128	; 0x80
 8002194:	d10e      	bne.n	80021b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a0:	2b80      	cmp	r3, #128	; 0x80
 80021a2:	d107      	bne.n	80021b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 fa6b 	bl	800268a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021be:	2b40      	cmp	r3, #64	; 0x40
 80021c0:	d10e      	bne.n	80021e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021cc:	2b40      	cmp	r3, #64	; 0x40
 80021ce:	d107      	bne.n	80021e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f8fc 	bl	80023d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	f003 0320 	and.w	r3, r3, #32
 80021ea:	2b20      	cmp	r3, #32
 80021ec:	d10e      	bne.n	800220c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	f003 0320 	and.w	r3, r3, #32
 80021f8:	2b20      	cmp	r3, #32
 80021fa:	d107      	bne.n	800220c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f06f 0220 	mvn.w	r2, #32
 8002204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 fa36 	bl	8002678 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_TIM_ConfigClockSource+0x1c>
 800222c:	2302      	movs	r3, #2
 800222e:	e0b4      	b.n	800239a <HAL_TIM_ConfigClockSource+0x186>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800224e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002268:	d03e      	beq.n	80022e8 <HAL_TIM_ConfigClockSource+0xd4>
 800226a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800226e:	f200 8087 	bhi.w	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002276:	f000 8086 	beq.w	8002386 <HAL_TIM_ConfigClockSource+0x172>
 800227a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800227e:	d87f      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002280:	2b70      	cmp	r3, #112	; 0x70
 8002282:	d01a      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0xa6>
 8002284:	2b70      	cmp	r3, #112	; 0x70
 8002286:	d87b      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002288:	2b60      	cmp	r3, #96	; 0x60
 800228a:	d050      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x11a>
 800228c:	2b60      	cmp	r3, #96	; 0x60
 800228e:	d877      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002290:	2b50      	cmp	r3, #80	; 0x50
 8002292:	d03c      	beq.n	800230e <HAL_TIM_ConfigClockSource+0xfa>
 8002294:	2b50      	cmp	r3, #80	; 0x50
 8002296:	d873      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002298:	2b40      	cmp	r3, #64	; 0x40
 800229a:	d058      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x13a>
 800229c:	2b40      	cmp	r3, #64	; 0x40
 800229e:	d86f      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022a0:	2b30      	cmp	r3, #48	; 0x30
 80022a2:	d064      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022a4:	2b30      	cmp	r3, #48	; 0x30
 80022a6:	d86b      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b20      	cmp	r3, #32
 80022aa:	d060      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022ac:	2b20      	cmp	r3, #32
 80022ae:	d867      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d05c      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022b4:	2b10      	cmp	r3, #16
 80022b6:	d05a      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022b8:	e062      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6899      	ldr	r1, [r3, #8]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	f000 f95e 	bl	800258a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	609a      	str	r2, [r3, #8]
      break;
 80022e6:	e04f      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	6899      	ldr	r1, [r3, #8]
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f000 f947 	bl	800258a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800230a:	609a      	str	r2, [r3, #8]
      break;
 800230c:	e03c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6859      	ldr	r1, [r3, #4]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	461a      	mov	r2, r3
 800231c:	f000 f8be 	bl	800249c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2150      	movs	r1, #80	; 0x50
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f915 	bl	8002556 <TIM_ITRx_SetConfig>
      break;
 800232c:	e02c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6859      	ldr	r1, [r3, #4]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	461a      	mov	r2, r3
 800233c:	f000 f8dc 	bl	80024f8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2160      	movs	r1, #96	; 0x60
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f905 	bl	8002556 <TIM_ITRx_SetConfig>
      break;
 800234c:	e01c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6818      	ldr	r0, [r3, #0]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	6859      	ldr	r1, [r3, #4]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	461a      	mov	r2, r3
 800235c:	f000 f89e 	bl	800249c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2140      	movs	r1, #64	; 0x40
 8002366:	4618      	mov	r0, r3
 8002368:	f000 f8f5 	bl	8002556 <TIM_ITRx_SetConfig>
      break;
 800236c:	e00c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f000 f8ec 	bl	8002556 <TIM_ITRx_SetConfig>
      break;
 800237e:	e003      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	73fb      	strb	r3, [r7, #15]
      break;
 8002384:	e000      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bc80      	pop	{r7}
 80023e8:	4770      	bx	lr
	...

080023ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a25      	ldr	r2, [pc, #148]	; (8002494 <TIM_Base_SetConfig+0xa8>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d007      	beq.n	8002414 <TIM_Base_SetConfig+0x28>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800240a:	d003      	beq.n	8002414 <TIM_Base_SetConfig+0x28>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a22      	ldr	r2, [pc, #136]	; (8002498 <TIM_Base_SetConfig+0xac>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d108      	bne.n	8002426 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800241a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a1a      	ldr	r2, [pc, #104]	; (8002494 <TIM_Base_SetConfig+0xa8>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d007      	beq.n	800243e <TIM_Base_SetConfig+0x52>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002434:	d003      	beq.n	800243e <TIM_Base_SetConfig+0x52>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a17      	ldr	r2, [pc, #92]	; (8002498 <TIM_Base_SetConfig+0xac>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d108      	bne.n	8002450 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4313      	orrs	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	4313      	orrs	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a07      	ldr	r2, [pc, #28]	; (8002494 <TIM_Base_SetConfig+0xa8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d103      	bne.n	8002484 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	615a      	str	r2, [r3, #20]
}
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr
 8002494:	40012c00 	.word	0x40012c00
 8002498:	40000400 	.word	0x40000400

0800249c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6a1b      	ldr	r3, [r3, #32]
 80024ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	f023 0201 	bic.w	r2, r3, #1
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f023 030a 	bic.w	r3, r3, #10
 80024d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4313      	orrs	r3, r2
 80024e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	621a      	str	r2, [r3, #32]
}
 80024ee:	bf00      	nop
 80024f0:	371c      	adds	r7, #28
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	f023 0210 	bic.w	r2, r3, #16
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	031b      	lsls	r3, r3, #12
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002534:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	4313      	orrs	r3, r2
 800253e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	621a      	str	r2, [r3, #32]
}
 800254c:	bf00      	nop
 800254e:	371c      	adds	r7, #28
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr

08002556 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002556:	b480      	push	{r7}
 8002558:	b085      	sub	sp, #20
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
 800255e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800256c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4313      	orrs	r3, r2
 8002574:	f043 0307 	orr.w	r3, r3, #7
 8002578:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	609a      	str	r2, [r3, #8]
}
 8002580:	bf00      	nop
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr

0800258a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800258a:	b480      	push	{r7}
 800258c:	b087      	sub	sp, #28
 800258e:	af00      	add	r7, sp, #0
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	021a      	lsls	r2, r3, #8
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	431a      	orrs	r2, r3
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	609a      	str	r2, [r3, #8]
}
 80025be:	bf00      	nop
 80025c0:	371c      	adds	r7, #28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr

080025c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025dc:	2302      	movs	r3, #2
 80025de:	e041      	b.n	8002664 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002606:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a14      	ldr	r2, [pc, #80]	; (8002670 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d009      	beq.n	8002638 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800262c:	d004      	beq.n	8002638 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a10      	ldr	r2, [pc, #64]	; (8002674 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d10c      	bne.n	8002652 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800263e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	68ba      	ldr	r2, [r7, #8]
 8002646:	4313      	orrs	r3, r2
 8002648:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2201      	movs	r2, #1
 8002656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40012c00 	.word	0x40012c00
 8002674:	40000400 	.word	0x40000400

08002678 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr

0800268a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800268a:	b480      	push	{r7}
 800268c:	b083      	sub	sp, #12
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002692:	bf00      	nop
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr

0800269c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e042      	b.n	8002734 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d106      	bne.n	80026c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7fe faa8 	bl	8000c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2224      	movs	r2, #36	; 0x24
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 fd71 	bl	80031c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	691a      	ldr	r2, [r3, #16]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	695a      	ldr	r2, [r3, #20]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002704:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002714:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2220      	movs	r2, #32
 8002728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3708      	adds	r7, #8
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b08a      	sub	sp, #40	; 0x28
 8002740:	af02      	add	r7, sp, #8
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	4613      	mov	r3, r2
 800274a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b20      	cmp	r3, #32
 800275a:	d16d      	bne.n	8002838 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <HAL_UART_Transmit+0x2c>
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e066      	b.n	800283a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2221      	movs	r2, #33	; 0x21
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800277a:	f7fe fb97 	bl	8000eac <HAL_GetTick>
 800277e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	88fa      	ldrh	r2, [r7, #6]
 800278a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002794:	d108      	bne.n	80027a8 <HAL_UART_Transmit+0x6c>
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d104      	bne.n	80027a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	e003      	b.n	80027b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027b0:	e02a      	b.n	8002808 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	2200      	movs	r2, #0
 80027ba:	2180      	movs	r1, #128	; 0x80
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 faf9 	bl	8002db4 <UART_WaitOnFlagUntilTimeout>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e036      	b.n	800283a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10b      	bne.n	80027ea <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	3302      	adds	r3, #2
 80027e6:	61bb      	str	r3, [r7, #24]
 80027e8:	e007      	b.n	80027fa <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	781a      	ldrb	r2, [r3, #0]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	3301      	adds	r3, #1
 80027f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027fe:	b29b      	uxth	r3, r3
 8002800:	3b01      	subs	r3, #1
 8002802:	b29a      	uxth	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800280c:	b29b      	uxth	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1cf      	bne.n	80027b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2200      	movs	r2, #0
 800281a:	2140      	movs	r1, #64	; 0x40
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 fac9 	bl	8002db4 <UART_WaitOnFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e006      	b.n	800283a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2220      	movs	r2, #32
 8002830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	e000      	b.n	800283a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002838:	2302      	movs	r3, #2
  }
}
 800283a:	4618      	mov	r0, r3
 800283c:	3720      	adds	r7, #32
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b0ba      	sub	sp, #232	; 0xe8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800286a:	2300      	movs	r3, #0
 800286c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002870:	2300      	movs	r3, #0
 8002872:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10f      	bne.n	80028aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800288a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800288e:	f003 0320 	and.w	r3, r3, #32
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <HAL_UART_IRQHandler+0x66>
 8002896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800289a:	f003 0320 	and.w	r3, r3, #32
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 fbd1 	bl	800304a <UART_Receive_IT>
      return;
 80028a8:	e25b      	b.n	8002d62 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 80de 	beq.w	8002a70 <HAL_UART_IRQHandler+0x22c>
 80028b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d106      	bne.n	80028ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80028c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 80d1 	beq.w	8002a70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00b      	beq.n	80028f2 <HAL_UART_IRQHandler+0xae>
 80028da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d005      	beq.n	80028f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ea:	f043 0201 	orr.w	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00b      	beq.n	8002916 <HAL_UART_IRQHandler+0xd2>
 80028fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d005      	beq.n	8002916 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	f043 0202 	orr.w	r2, r3, #2
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00b      	beq.n	800293a <HAL_UART_IRQHandler+0xf6>
 8002922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d005      	beq.n	800293a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002932:	f043 0204 	orr.w	r2, r3, #4
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800293a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d011      	beq.n	800296a <HAL_UART_IRQHandler+0x126>
 8002946:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800294a:	f003 0320 	and.w	r3, r3, #32
 800294e:	2b00      	cmp	r3, #0
 8002950:	d105      	bne.n	800295e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d005      	beq.n	800296a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002962:	f043 0208 	orr.w	r2, r3, #8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 81f2 	beq.w	8002d58 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002978:	f003 0320 	and.w	r3, r3, #32
 800297c:	2b00      	cmp	r3, #0
 800297e:	d008      	beq.n	8002992 <HAL_UART_IRQHandler+0x14e>
 8002980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002984:	f003 0320 	and.w	r3, r3, #32
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 fb5c 	bl	800304a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299c:	2b00      	cmp	r3, #0
 800299e:	bf14      	ite	ne
 80029a0:	2301      	movne	r3, #1
 80029a2:	2300      	moveq	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d103      	bne.n	80029be <HAL_UART_IRQHandler+0x17a>
 80029b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d04f      	beq.n	8002a5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 fa66 	bl	8002e90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d041      	beq.n	8002a56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	3314      	adds	r3, #20
 80029d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029e0:	e853 3f00 	ldrex	r3, [r3]
 80029e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80029e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	3314      	adds	r3, #20
 80029fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80029fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a0e:	e841 2300 	strex	r3, r2, [r1]
 8002a12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1d9      	bne.n	80029d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d013      	beq.n	8002a4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2a:	4a7e      	ldr	r2, [pc, #504]	; (8002c24 <HAL_UART_IRQHandler+0x3e0>)
 8002a2c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe fba8 	bl	8001188 <HAL_DMA_Abort_IT>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d016      	beq.n	8002a6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002a48:	4610      	mov	r0, r2
 8002a4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a4c:	e00e      	b.n	8002a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f99c 	bl	8002d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a54:	e00a      	b.n	8002a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 f998 	bl	8002d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a5c:	e006      	b.n	8002a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f994 	bl	8002d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002a6a:	e175      	b.n	8002d58 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a6c:	bf00      	nop
    return;
 8002a6e:	e173      	b.n	8002d58 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	f040 814f 	bne.w	8002d18 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 8148 	beq.w	8002d18 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a8c:	f003 0310 	and.w	r3, r3, #16
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 8141 	beq.w	8002d18 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f000 80b6 	beq.w	8002c28 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ac8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 8145 	beq.w	8002d5c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ad6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ada:	429a      	cmp	r2, r3
 8002adc:	f080 813e 	bcs.w	8002d5c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ae6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	2b20      	cmp	r3, #32
 8002af0:	f000 8088 	beq.w	8002c04 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	330c      	adds	r3, #12
 8002afa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b02:	e853 3f00 	ldrex	r3, [r3]
 8002b06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b12:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	330c      	adds	r3, #12
 8002b1c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002b20:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b24:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b28:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002b2c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002b30:	e841 2300 	strex	r3, r2, [r1]
 8002b34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1d9      	bne.n	8002af4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	3314      	adds	r3, #20
 8002b46:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b4a:	e853 3f00 	ldrex	r3, [r3]
 8002b4e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b52:	f023 0301 	bic.w	r3, r3, #1
 8002b56:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	3314      	adds	r3, #20
 8002b60:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b64:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002b68:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b6a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002b6c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002b70:	e841 2300 	strex	r3, r2, [r1]
 8002b74:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002b76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1e1      	bne.n	8002b40 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	3314      	adds	r3, #20
 8002b82:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b86:	e853 3f00 	ldrex	r3, [r3]
 8002b8a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002b8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3314      	adds	r3, #20
 8002b9c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002ba0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002ba2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002ba6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002ba8:	e841 2300 	strex	r3, r2, [r1]
 8002bac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002bae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1e3      	bne.n	8002b7c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	330c      	adds	r3, #12
 8002bc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bcc:	e853 3f00 	ldrex	r3, [r3]
 8002bd0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002bd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bd4:	f023 0310 	bic.w	r3, r3, #16
 8002bd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002be6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002be8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002bec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bee:	e841 2300 	strex	r3, r2, [r1]
 8002bf2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002bf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1e3      	bne.n	8002bc2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fe fa87 	bl	8001112 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	4619      	mov	r1, r3
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f8bf 	bl	8002d9e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c20:	e09c      	b.n	8002d5c <HAL_UART_IRQHandler+0x518>
 8002c22:	bf00      	nop
 8002c24:	08002f55 	.word	0x08002f55
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f000 808e 	beq.w	8002d60 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002c44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f000 8089 	beq.w	8002d60 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	330c      	adds	r3, #12
 8002c54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c58:	e853 3f00 	ldrex	r3, [r3]
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	330c      	adds	r3, #12
 8002c6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002c72:	647a      	str	r2, [r7, #68]	; 0x44
 8002c74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c7a:	e841 2300 	strex	r3, r2, [r1]
 8002c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1e3      	bne.n	8002c4e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	3314      	adds	r3, #20
 8002c8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	e853 3f00 	ldrex	r3, [r3]
 8002c94:	623b      	str	r3, [r7, #32]
   return(result);
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	f023 0301 	bic.w	r3, r3, #1
 8002c9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3314      	adds	r3, #20
 8002ca6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002caa:	633a      	str	r2, [r7, #48]	; 0x30
 8002cac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cb2:	e841 2300 	strex	r3, r2, [r1]
 8002cb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1e3      	bne.n	8002c86 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	330c      	adds	r3, #12
 8002cd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	e853 3f00 	ldrex	r3, [r3]
 8002cda:	60fb      	str	r3, [r7, #12]
   return(result);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f023 0310 	bic.w	r3, r3, #16
 8002ce2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	330c      	adds	r3, #12
 8002cec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002cf0:	61fa      	str	r2, [r7, #28]
 8002cf2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf4:	69b9      	ldr	r1, [r7, #24]
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	e841 2300 	strex	r3, r2, [r1]
 8002cfc:	617b      	str	r3, [r7, #20]
   return(result);
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1e3      	bne.n	8002ccc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d0a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d0e:	4619      	mov	r1, r3
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f844 	bl	8002d9e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d16:	e023      	b.n	8002d60 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d009      	beq.n	8002d38 <HAL_UART_IRQHandler+0x4f4>
 8002d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f923 	bl	8002f7c <UART_Transmit_IT>
    return;
 8002d36:	e014      	b.n	8002d62 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00e      	beq.n	8002d62 <HAL_UART_IRQHandler+0x51e>
 8002d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 f962 	bl	800301a <UART_EndTransmit_IT>
    return;
 8002d56:	e004      	b.n	8002d62 <HAL_UART_IRQHandler+0x51e>
    return;
 8002d58:	bf00      	nop
 8002d5a:	e002      	b.n	8002d62 <HAL_UART_IRQHandler+0x51e>
      return;
 8002d5c:	bf00      	nop
 8002d5e:	e000      	b.n	8002d62 <HAL_UART_IRQHandler+0x51e>
      return;
 8002d60:	bf00      	nop
  }
}
 8002d62:	37e8      	adds	r7, #232	; 0xe8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr

08002d7a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bc80      	pop	{r7}
 8002d9c:	4770      	bx	lr

08002d9e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	460b      	mov	r3, r1
 8002da8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b090      	sub	sp, #64	; 0x40
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc4:	e050      	b.n	8002e68 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dcc:	d04c      	beq.n	8002e68 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d007      	beq.n	8002de4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002dd4:	f7fe f86a 	bl	8000eac <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d241      	bcs.n	8002e68 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	330c      	adds	r3, #12
 8002dea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dee:	e853 3f00 	ldrex	r3, [r3]
 8002df2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	330c      	adds	r3, #12
 8002e02:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e04:	637a      	str	r2, [r7, #52]	; 0x34
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e0c:	e841 2300 	strex	r3, r2, [r1]
 8002e10:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e5      	bne.n	8002de4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	3314      	adds	r3, #20
 8002e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	e853 3f00 	ldrex	r3, [r3]
 8002e26:	613b      	str	r3, [r7, #16]
   return(result);
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	f023 0301 	bic.w	r3, r3, #1
 8002e2e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3314      	adds	r3, #20
 8002e36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e38:	623a      	str	r2, [r7, #32]
 8002e3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3c:	69f9      	ldr	r1, [r7, #28]
 8002e3e:	6a3a      	ldr	r2, [r7, #32]
 8002e40:	e841 2300 	strex	r3, r2, [r1]
 8002e44:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1e5      	bne.n	8002e18 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e00f      	b.n	8002e88 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	4013      	ands	r3, r2
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	bf0c      	ite	eq
 8002e78:	2301      	moveq	r3, #1
 8002e7a:	2300      	movne	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	461a      	mov	r2, r3
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d09f      	beq.n	8002dc6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3740      	adds	r7, #64	; 0x40
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b095      	sub	sp, #84	; 0x54
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	330c      	adds	r3, #12
 8002e9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea2:	e853 3f00 	ldrex	r3, [r3]
 8002ea6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eaa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002eae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002eb8:	643a      	str	r2, [r7, #64]	; 0x40
 8002eba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ebc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ebe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ec0:	e841 2300 	strex	r3, r2, [r1]
 8002ec4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1e5      	bne.n	8002e98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	3314      	adds	r3, #20
 8002ed2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	e853 3f00 	ldrex	r3, [r3]
 8002eda:	61fb      	str	r3, [r7, #28]
   return(result);
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f023 0301 	bic.w	r3, r3, #1
 8002ee2:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	3314      	adds	r3, #20
 8002eea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002eec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002eee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ef2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ef4:	e841 2300 	strex	r3, r2, [r1]
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1e5      	bne.n	8002ecc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d119      	bne.n	8002f3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	330c      	adds	r3, #12
 8002f0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	e853 3f00 	ldrex	r3, [r3]
 8002f16:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	f023 0310 	bic.w	r3, r3, #16
 8002f1e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	330c      	adds	r3, #12
 8002f26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f28:	61ba      	str	r2, [r7, #24]
 8002f2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2c:	6979      	ldr	r1, [r7, #20]
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	e841 2300 	strex	r3, r2, [r1]
 8002f34:	613b      	str	r3, [r7, #16]
   return(result);
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1e5      	bne.n	8002f08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f4a:	bf00      	nop
 8002f4c:	3754      	adds	r7, #84	; 0x54
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr

08002f54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7ff ff0c 	bl	8002d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f74:	bf00      	nop
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b21      	cmp	r3, #33	; 0x21
 8002f8e:	d13e      	bne.n	800300e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f98:	d114      	bne.n	8002fc4 <UART_Transmit_IT+0x48>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d110      	bne.n	8002fc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	461a      	mov	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fb6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	1c9a      	adds	r2, r3, #2
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	621a      	str	r2, [r3, #32]
 8002fc2:	e008      	b.n	8002fd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	1c59      	adds	r1, r3, #1
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	6211      	str	r1, [r2, #32]
 8002fce:	781a      	ldrb	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10f      	bne.n	800300a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68da      	ldr	r2, [r3, #12]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ff8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68da      	ldr	r2, [r3, #12]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003008:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800300a:	2300      	movs	r3, #0
 800300c:	e000      	b.n	8003010 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800300e:	2302      	movs	r3, #2
  }
}
 8003010:	4618      	mov	r0, r3
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b082      	sub	sp, #8
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003030:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7ff fe94 	bl	8002d68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b08c      	sub	sp, #48	; 0x30
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b22      	cmp	r3, #34	; 0x22
 800305c:	f040 80ae 	bne.w	80031bc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003068:	d117      	bne.n	800309a <UART_Receive_IT+0x50>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d113      	bne.n	800309a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003072:	2300      	movs	r3, #0
 8003074:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	b29b      	uxth	r3, r3
 8003084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003088:	b29a      	uxth	r2, r3
 800308a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	1c9a      	adds	r2, r3, #2
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	629a      	str	r2, [r3, #40]	; 0x28
 8003098:	e026      	b.n	80030e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ac:	d007      	beq.n	80030be <UART_Receive_IT+0x74>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10a      	bne.n	80030cc <UART_Receive_IT+0x82>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	e008      	b.n	80030de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	4619      	mov	r1, r3
 80030f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d15d      	bne.n	80031b8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0220 	bic.w	r2, r2, #32
 800310a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800311a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0201 	bic.w	r2, r2, #1
 800312a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	2b01      	cmp	r3, #1
 8003140:	d135      	bne.n	80031ae <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	330c      	adds	r3, #12
 800314e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	e853 3f00 	ldrex	r3, [r3]
 8003156:	613b      	str	r3, [r7, #16]
   return(result);
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	f023 0310 	bic.w	r3, r3, #16
 800315e:	627b      	str	r3, [r7, #36]	; 0x24
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	330c      	adds	r3, #12
 8003166:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003168:	623a      	str	r2, [r7, #32]
 800316a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316c:	69f9      	ldr	r1, [r7, #28]
 800316e:	6a3a      	ldr	r2, [r7, #32]
 8003170:	e841 2300 	strex	r3, r2, [r1]
 8003174:	61bb      	str	r3, [r7, #24]
   return(result);
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e5      	bne.n	8003148 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	2b10      	cmp	r3, #16
 8003188:	d10a      	bne.n	80031a0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031a4:	4619      	mov	r1, r3
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff fdf9 	bl	8002d9e <HAL_UARTEx_RxEventCallback>
 80031ac:	e002      	b.n	80031b4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7ff fde3 	bl	8002d7a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e002      	b.n	80031be <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	e000      	b.n	80031be <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80031bc:	2302      	movs	r3, #2
  }
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3730      	adds	r7, #48	; 0x30
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
	...

080031c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	68da      	ldr	r2, [r3, #12]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	431a      	orrs	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	695b      	ldr	r3, [r3, #20]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003202:	f023 030c 	bic.w	r3, r3, #12
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	68b9      	ldr	r1, [r7, #8]
 800320c:	430b      	orrs	r3, r1
 800320e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	699a      	ldr	r2, [r3, #24]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2c      	ldr	r2, [pc, #176]	; (80032dc <UART_SetConfig+0x114>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d103      	bne.n	8003238 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003230:	f7fe fe1a 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	e002      	b.n	800323e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003238:	f7fe fe02 	bl	8001e40 <HAL_RCC_GetPCLK1Freq>
 800323c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	009a      	lsls	r2, r3, #2
 8003248:	441a      	add	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	fbb2 f3f3 	udiv	r3, r2, r3
 8003254:	4a22      	ldr	r2, [pc, #136]	; (80032e0 <UART_SetConfig+0x118>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	0119      	lsls	r1, r3, #4
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	009a      	lsls	r2, r3, #2
 8003268:	441a      	add	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	fbb2 f2f3 	udiv	r2, r2, r3
 8003274:	4b1a      	ldr	r3, [pc, #104]	; (80032e0 <UART_SetConfig+0x118>)
 8003276:	fba3 0302 	umull	r0, r3, r3, r2
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	2064      	movs	r0, #100	; 0x64
 800327e:	fb00 f303 	mul.w	r3, r0, r3
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	3332      	adds	r3, #50	; 0x32
 8003288:	4a15      	ldr	r2, [pc, #84]	; (80032e0 <UART_SetConfig+0x118>)
 800328a:	fba2 2303 	umull	r2, r3, r2, r3
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003294:	4419      	add	r1, r3
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	4613      	mov	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	4413      	add	r3, r2
 800329e:	009a      	lsls	r2, r3, #2
 80032a0:	441a      	add	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ac:	4b0c      	ldr	r3, [pc, #48]	; (80032e0 <UART_SetConfig+0x118>)
 80032ae:	fba3 0302 	umull	r0, r3, r3, r2
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	2064      	movs	r0, #100	; 0x64
 80032b6:	fb00 f303 	mul.w	r3, r0, r3
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	3332      	adds	r3, #50	; 0x32
 80032c0:	4a07      	ldr	r2, [pc, #28]	; (80032e0 <UART_SetConfig+0x118>)
 80032c2:	fba2 2303 	umull	r2, r3, r2, r3
 80032c6:	095b      	lsrs	r3, r3, #5
 80032c8:	f003 020f 	and.w	r2, r3, #15
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	440a      	add	r2, r1
 80032d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80032d4:	bf00      	nop
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40013800 	.word	0x40013800
 80032e0:	51eb851f 	.word	0x51eb851f

080032e4 <__errno>:
 80032e4:	4b01      	ldr	r3, [pc, #4]	; (80032ec <__errno+0x8>)
 80032e6:	6818      	ldr	r0, [r3, #0]
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	2000000c 	.word	0x2000000c

080032f0 <__libc_init_array>:
 80032f0:	b570      	push	{r4, r5, r6, lr}
 80032f2:	2600      	movs	r6, #0
 80032f4:	4d0c      	ldr	r5, [pc, #48]	; (8003328 <__libc_init_array+0x38>)
 80032f6:	4c0d      	ldr	r4, [pc, #52]	; (800332c <__libc_init_array+0x3c>)
 80032f8:	1b64      	subs	r4, r4, r5
 80032fa:	10a4      	asrs	r4, r4, #2
 80032fc:	42a6      	cmp	r6, r4
 80032fe:	d109      	bne.n	8003314 <__libc_init_array+0x24>
 8003300:	f000 fc9c 	bl	8003c3c <_init>
 8003304:	2600      	movs	r6, #0
 8003306:	4d0a      	ldr	r5, [pc, #40]	; (8003330 <__libc_init_array+0x40>)
 8003308:	4c0a      	ldr	r4, [pc, #40]	; (8003334 <__libc_init_array+0x44>)
 800330a:	1b64      	subs	r4, r4, r5
 800330c:	10a4      	asrs	r4, r4, #2
 800330e:	42a6      	cmp	r6, r4
 8003310:	d105      	bne.n	800331e <__libc_init_array+0x2e>
 8003312:	bd70      	pop	{r4, r5, r6, pc}
 8003314:	f855 3b04 	ldr.w	r3, [r5], #4
 8003318:	4798      	blx	r3
 800331a:	3601      	adds	r6, #1
 800331c:	e7ee      	b.n	80032fc <__libc_init_array+0xc>
 800331e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003322:	4798      	blx	r3
 8003324:	3601      	adds	r6, #1
 8003326:	e7f2      	b.n	800330e <__libc_init_array+0x1e>
 8003328:	08003d10 	.word	0x08003d10
 800332c:	08003d10 	.word	0x08003d10
 8003330:	08003d10 	.word	0x08003d10
 8003334:	08003d14 	.word	0x08003d14

08003338 <memset>:
 8003338:	4603      	mov	r3, r0
 800333a:	4402      	add	r2, r0
 800333c:	4293      	cmp	r3, r2
 800333e:	d100      	bne.n	8003342 <memset+0xa>
 8003340:	4770      	bx	lr
 8003342:	f803 1b01 	strb.w	r1, [r3], #1
 8003346:	e7f9      	b.n	800333c <memset+0x4>

08003348 <siprintf>:
 8003348:	b40e      	push	{r1, r2, r3}
 800334a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800334e:	b500      	push	{lr}
 8003350:	b09c      	sub	sp, #112	; 0x70
 8003352:	ab1d      	add	r3, sp, #116	; 0x74
 8003354:	9002      	str	r0, [sp, #8]
 8003356:	9006      	str	r0, [sp, #24]
 8003358:	9107      	str	r1, [sp, #28]
 800335a:	9104      	str	r1, [sp, #16]
 800335c:	4808      	ldr	r0, [pc, #32]	; (8003380 <siprintf+0x38>)
 800335e:	4909      	ldr	r1, [pc, #36]	; (8003384 <siprintf+0x3c>)
 8003360:	f853 2b04 	ldr.w	r2, [r3], #4
 8003364:	9105      	str	r1, [sp, #20]
 8003366:	6800      	ldr	r0, [r0, #0]
 8003368:	a902      	add	r1, sp, #8
 800336a:	9301      	str	r3, [sp, #4]
 800336c:	f000 f868 	bl	8003440 <_svfiprintf_r>
 8003370:	2200      	movs	r2, #0
 8003372:	9b02      	ldr	r3, [sp, #8]
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	b01c      	add	sp, #112	; 0x70
 8003378:	f85d eb04 	ldr.w	lr, [sp], #4
 800337c:	b003      	add	sp, #12
 800337e:	4770      	bx	lr
 8003380:	2000000c 	.word	0x2000000c
 8003384:	ffff0208 	.word	0xffff0208

08003388 <__ssputs_r>:
 8003388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800338c:	688e      	ldr	r6, [r1, #8]
 800338e:	4682      	mov	sl, r0
 8003390:	429e      	cmp	r6, r3
 8003392:	460c      	mov	r4, r1
 8003394:	4690      	mov	r8, r2
 8003396:	461f      	mov	r7, r3
 8003398:	d838      	bhi.n	800340c <__ssputs_r+0x84>
 800339a:	898a      	ldrh	r2, [r1, #12]
 800339c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80033a0:	d032      	beq.n	8003408 <__ssputs_r+0x80>
 80033a2:	6825      	ldr	r5, [r4, #0]
 80033a4:	6909      	ldr	r1, [r1, #16]
 80033a6:	3301      	adds	r3, #1
 80033a8:	eba5 0901 	sub.w	r9, r5, r1
 80033ac:	6965      	ldr	r5, [r4, #20]
 80033ae:	444b      	add	r3, r9
 80033b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80033b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80033b8:	106d      	asrs	r5, r5, #1
 80033ba:	429d      	cmp	r5, r3
 80033bc:	bf38      	it	cc
 80033be:	461d      	movcc	r5, r3
 80033c0:	0553      	lsls	r3, r2, #21
 80033c2:	d531      	bpl.n	8003428 <__ssputs_r+0xa0>
 80033c4:	4629      	mov	r1, r5
 80033c6:	f000 fb6f 	bl	8003aa8 <_malloc_r>
 80033ca:	4606      	mov	r6, r0
 80033cc:	b950      	cbnz	r0, 80033e4 <__ssputs_r+0x5c>
 80033ce:	230c      	movs	r3, #12
 80033d0:	f04f 30ff 	mov.w	r0, #4294967295
 80033d4:	f8ca 3000 	str.w	r3, [sl]
 80033d8:	89a3      	ldrh	r3, [r4, #12]
 80033da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033de:	81a3      	strh	r3, [r4, #12]
 80033e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033e4:	464a      	mov	r2, r9
 80033e6:	6921      	ldr	r1, [r4, #16]
 80033e8:	f000 face 	bl	8003988 <memcpy>
 80033ec:	89a3      	ldrh	r3, [r4, #12]
 80033ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80033f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033f6:	81a3      	strh	r3, [r4, #12]
 80033f8:	6126      	str	r6, [r4, #16]
 80033fa:	444e      	add	r6, r9
 80033fc:	6026      	str	r6, [r4, #0]
 80033fe:	463e      	mov	r6, r7
 8003400:	6165      	str	r5, [r4, #20]
 8003402:	eba5 0509 	sub.w	r5, r5, r9
 8003406:	60a5      	str	r5, [r4, #8]
 8003408:	42be      	cmp	r6, r7
 800340a:	d900      	bls.n	800340e <__ssputs_r+0x86>
 800340c:	463e      	mov	r6, r7
 800340e:	4632      	mov	r2, r6
 8003410:	4641      	mov	r1, r8
 8003412:	6820      	ldr	r0, [r4, #0]
 8003414:	f000 fac6 	bl	80039a4 <memmove>
 8003418:	68a3      	ldr	r3, [r4, #8]
 800341a:	2000      	movs	r0, #0
 800341c:	1b9b      	subs	r3, r3, r6
 800341e:	60a3      	str	r3, [r4, #8]
 8003420:	6823      	ldr	r3, [r4, #0]
 8003422:	4433      	add	r3, r6
 8003424:	6023      	str	r3, [r4, #0]
 8003426:	e7db      	b.n	80033e0 <__ssputs_r+0x58>
 8003428:	462a      	mov	r2, r5
 800342a:	f000 fbb1 	bl	8003b90 <_realloc_r>
 800342e:	4606      	mov	r6, r0
 8003430:	2800      	cmp	r0, #0
 8003432:	d1e1      	bne.n	80033f8 <__ssputs_r+0x70>
 8003434:	4650      	mov	r0, sl
 8003436:	6921      	ldr	r1, [r4, #16]
 8003438:	f000 face 	bl	80039d8 <_free_r>
 800343c:	e7c7      	b.n	80033ce <__ssputs_r+0x46>
	...

08003440 <_svfiprintf_r>:
 8003440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003444:	4698      	mov	r8, r3
 8003446:	898b      	ldrh	r3, [r1, #12]
 8003448:	4607      	mov	r7, r0
 800344a:	061b      	lsls	r3, r3, #24
 800344c:	460d      	mov	r5, r1
 800344e:	4614      	mov	r4, r2
 8003450:	b09d      	sub	sp, #116	; 0x74
 8003452:	d50e      	bpl.n	8003472 <_svfiprintf_r+0x32>
 8003454:	690b      	ldr	r3, [r1, #16]
 8003456:	b963      	cbnz	r3, 8003472 <_svfiprintf_r+0x32>
 8003458:	2140      	movs	r1, #64	; 0x40
 800345a:	f000 fb25 	bl	8003aa8 <_malloc_r>
 800345e:	6028      	str	r0, [r5, #0]
 8003460:	6128      	str	r0, [r5, #16]
 8003462:	b920      	cbnz	r0, 800346e <_svfiprintf_r+0x2e>
 8003464:	230c      	movs	r3, #12
 8003466:	603b      	str	r3, [r7, #0]
 8003468:	f04f 30ff 	mov.w	r0, #4294967295
 800346c:	e0d1      	b.n	8003612 <_svfiprintf_r+0x1d2>
 800346e:	2340      	movs	r3, #64	; 0x40
 8003470:	616b      	str	r3, [r5, #20]
 8003472:	2300      	movs	r3, #0
 8003474:	9309      	str	r3, [sp, #36]	; 0x24
 8003476:	2320      	movs	r3, #32
 8003478:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800347c:	2330      	movs	r3, #48	; 0x30
 800347e:	f04f 0901 	mov.w	r9, #1
 8003482:	f8cd 800c 	str.w	r8, [sp, #12]
 8003486:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800362c <_svfiprintf_r+0x1ec>
 800348a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800348e:	4623      	mov	r3, r4
 8003490:	469a      	mov	sl, r3
 8003492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003496:	b10a      	cbz	r2, 800349c <_svfiprintf_r+0x5c>
 8003498:	2a25      	cmp	r2, #37	; 0x25
 800349a:	d1f9      	bne.n	8003490 <_svfiprintf_r+0x50>
 800349c:	ebba 0b04 	subs.w	fp, sl, r4
 80034a0:	d00b      	beq.n	80034ba <_svfiprintf_r+0x7a>
 80034a2:	465b      	mov	r3, fp
 80034a4:	4622      	mov	r2, r4
 80034a6:	4629      	mov	r1, r5
 80034a8:	4638      	mov	r0, r7
 80034aa:	f7ff ff6d 	bl	8003388 <__ssputs_r>
 80034ae:	3001      	adds	r0, #1
 80034b0:	f000 80aa 	beq.w	8003608 <_svfiprintf_r+0x1c8>
 80034b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034b6:	445a      	add	r2, fp
 80034b8:	9209      	str	r2, [sp, #36]	; 0x24
 80034ba:	f89a 3000 	ldrb.w	r3, [sl]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f000 80a2 	beq.w	8003608 <_svfiprintf_r+0x1c8>
 80034c4:	2300      	movs	r3, #0
 80034c6:	f04f 32ff 	mov.w	r2, #4294967295
 80034ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034ce:	f10a 0a01 	add.w	sl, sl, #1
 80034d2:	9304      	str	r3, [sp, #16]
 80034d4:	9307      	str	r3, [sp, #28]
 80034d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80034da:	931a      	str	r3, [sp, #104]	; 0x68
 80034dc:	4654      	mov	r4, sl
 80034de:	2205      	movs	r2, #5
 80034e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034e4:	4851      	ldr	r0, [pc, #324]	; (800362c <_svfiprintf_r+0x1ec>)
 80034e6:	f000 fa41 	bl	800396c <memchr>
 80034ea:	9a04      	ldr	r2, [sp, #16]
 80034ec:	b9d8      	cbnz	r0, 8003526 <_svfiprintf_r+0xe6>
 80034ee:	06d0      	lsls	r0, r2, #27
 80034f0:	bf44      	itt	mi
 80034f2:	2320      	movmi	r3, #32
 80034f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80034f8:	0711      	lsls	r1, r2, #28
 80034fa:	bf44      	itt	mi
 80034fc:	232b      	movmi	r3, #43	; 0x2b
 80034fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003502:	f89a 3000 	ldrb.w	r3, [sl]
 8003506:	2b2a      	cmp	r3, #42	; 0x2a
 8003508:	d015      	beq.n	8003536 <_svfiprintf_r+0xf6>
 800350a:	4654      	mov	r4, sl
 800350c:	2000      	movs	r0, #0
 800350e:	f04f 0c0a 	mov.w	ip, #10
 8003512:	9a07      	ldr	r2, [sp, #28]
 8003514:	4621      	mov	r1, r4
 8003516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800351a:	3b30      	subs	r3, #48	; 0x30
 800351c:	2b09      	cmp	r3, #9
 800351e:	d94e      	bls.n	80035be <_svfiprintf_r+0x17e>
 8003520:	b1b0      	cbz	r0, 8003550 <_svfiprintf_r+0x110>
 8003522:	9207      	str	r2, [sp, #28]
 8003524:	e014      	b.n	8003550 <_svfiprintf_r+0x110>
 8003526:	eba0 0308 	sub.w	r3, r0, r8
 800352a:	fa09 f303 	lsl.w	r3, r9, r3
 800352e:	4313      	orrs	r3, r2
 8003530:	46a2      	mov	sl, r4
 8003532:	9304      	str	r3, [sp, #16]
 8003534:	e7d2      	b.n	80034dc <_svfiprintf_r+0x9c>
 8003536:	9b03      	ldr	r3, [sp, #12]
 8003538:	1d19      	adds	r1, r3, #4
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	9103      	str	r1, [sp, #12]
 800353e:	2b00      	cmp	r3, #0
 8003540:	bfbb      	ittet	lt
 8003542:	425b      	neglt	r3, r3
 8003544:	f042 0202 	orrlt.w	r2, r2, #2
 8003548:	9307      	strge	r3, [sp, #28]
 800354a:	9307      	strlt	r3, [sp, #28]
 800354c:	bfb8      	it	lt
 800354e:	9204      	strlt	r2, [sp, #16]
 8003550:	7823      	ldrb	r3, [r4, #0]
 8003552:	2b2e      	cmp	r3, #46	; 0x2e
 8003554:	d10c      	bne.n	8003570 <_svfiprintf_r+0x130>
 8003556:	7863      	ldrb	r3, [r4, #1]
 8003558:	2b2a      	cmp	r3, #42	; 0x2a
 800355a:	d135      	bne.n	80035c8 <_svfiprintf_r+0x188>
 800355c:	9b03      	ldr	r3, [sp, #12]
 800355e:	3402      	adds	r4, #2
 8003560:	1d1a      	adds	r2, r3, #4
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	9203      	str	r2, [sp, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	bfb8      	it	lt
 800356a:	f04f 33ff 	movlt.w	r3, #4294967295
 800356e:	9305      	str	r3, [sp, #20]
 8003570:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003630 <_svfiprintf_r+0x1f0>
 8003574:	2203      	movs	r2, #3
 8003576:	4650      	mov	r0, sl
 8003578:	7821      	ldrb	r1, [r4, #0]
 800357a:	f000 f9f7 	bl	800396c <memchr>
 800357e:	b140      	cbz	r0, 8003592 <_svfiprintf_r+0x152>
 8003580:	2340      	movs	r3, #64	; 0x40
 8003582:	eba0 000a 	sub.w	r0, r0, sl
 8003586:	fa03 f000 	lsl.w	r0, r3, r0
 800358a:	9b04      	ldr	r3, [sp, #16]
 800358c:	3401      	adds	r4, #1
 800358e:	4303      	orrs	r3, r0
 8003590:	9304      	str	r3, [sp, #16]
 8003592:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003596:	2206      	movs	r2, #6
 8003598:	4826      	ldr	r0, [pc, #152]	; (8003634 <_svfiprintf_r+0x1f4>)
 800359a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800359e:	f000 f9e5 	bl	800396c <memchr>
 80035a2:	2800      	cmp	r0, #0
 80035a4:	d038      	beq.n	8003618 <_svfiprintf_r+0x1d8>
 80035a6:	4b24      	ldr	r3, [pc, #144]	; (8003638 <_svfiprintf_r+0x1f8>)
 80035a8:	bb1b      	cbnz	r3, 80035f2 <_svfiprintf_r+0x1b2>
 80035aa:	9b03      	ldr	r3, [sp, #12]
 80035ac:	3307      	adds	r3, #7
 80035ae:	f023 0307 	bic.w	r3, r3, #7
 80035b2:	3308      	adds	r3, #8
 80035b4:	9303      	str	r3, [sp, #12]
 80035b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035b8:	4433      	add	r3, r6
 80035ba:	9309      	str	r3, [sp, #36]	; 0x24
 80035bc:	e767      	b.n	800348e <_svfiprintf_r+0x4e>
 80035be:	460c      	mov	r4, r1
 80035c0:	2001      	movs	r0, #1
 80035c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80035c6:	e7a5      	b.n	8003514 <_svfiprintf_r+0xd4>
 80035c8:	2300      	movs	r3, #0
 80035ca:	f04f 0c0a 	mov.w	ip, #10
 80035ce:	4619      	mov	r1, r3
 80035d0:	3401      	adds	r4, #1
 80035d2:	9305      	str	r3, [sp, #20]
 80035d4:	4620      	mov	r0, r4
 80035d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035da:	3a30      	subs	r2, #48	; 0x30
 80035dc:	2a09      	cmp	r2, #9
 80035de:	d903      	bls.n	80035e8 <_svfiprintf_r+0x1a8>
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0c5      	beq.n	8003570 <_svfiprintf_r+0x130>
 80035e4:	9105      	str	r1, [sp, #20]
 80035e6:	e7c3      	b.n	8003570 <_svfiprintf_r+0x130>
 80035e8:	4604      	mov	r4, r0
 80035ea:	2301      	movs	r3, #1
 80035ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80035f0:	e7f0      	b.n	80035d4 <_svfiprintf_r+0x194>
 80035f2:	ab03      	add	r3, sp, #12
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	462a      	mov	r2, r5
 80035f8:	4638      	mov	r0, r7
 80035fa:	4b10      	ldr	r3, [pc, #64]	; (800363c <_svfiprintf_r+0x1fc>)
 80035fc:	a904      	add	r1, sp, #16
 80035fe:	f3af 8000 	nop.w
 8003602:	1c42      	adds	r2, r0, #1
 8003604:	4606      	mov	r6, r0
 8003606:	d1d6      	bne.n	80035b6 <_svfiprintf_r+0x176>
 8003608:	89ab      	ldrh	r3, [r5, #12]
 800360a:	065b      	lsls	r3, r3, #25
 800360c:	f53f af2c 	bmi.w	8003468 <_svfiprintf_r+0x28>
 8003610:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003612:	b01d      	add	sp, #116	; 0x74
 8003614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003618:	ab03      	add	r3, sp, #12
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	462a      	mov	r2, r5
 800361e:	4638      	mov	r0, r7
 8003620:	4b06      	ldr	r3, [pc, #24]	; (800363c <_svfiprintf_r+0x1fc>)
 8003622:	a904      	add	r1, sp, #16
 8003624:	f000 f87c 	bl	8003720 <_printf_i>
 8003628:	e7eb      	b.n	8003602 <_svfiprintf_r+0x1c2>
 800362a:	bf00      	nop
 800362c:	08003cda 	.word	0x08003cda
 8003630:	08003ce0 	.word	0x08003ce0
 8003634:	08003ce4 	.word	0x08003ce4
 8003638:	00000000 	.word	0x00000000
 800363c:	08003389 	.word	0x08003389

08003640 <_printf_common>:
 8003640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003644:	4616      	mov	r6, r2
 8003646:	4699      	mov	r9, r3
 8003648:	688a      	ldr	r2, [r1, #8]
 800364a:	690b      	ldr	r3, [r1, #16]
 800364c:	4607      	mov	r7, r0
 800364e:	4293      	cmp	r3, r2
 8003650:	bfb8      	it	lt
 8003652:	4613      	movlt	r3, r2
 8003654:	6033      	str	r3, [r6, #0]
 8003656:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800365a:	460c      	mov	r4, r1
 800365c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003660:	b10a      	cbz	r2, 8003666 <_printf_common+0x26>
 8003662:	3301      	adds	r3, #1
 8003664:	6033      	str	r3, [r6, #0]
 8003666:	6823      	ldr	r3, [r4, #0]
 8003668:	0699      	lsls	r1, r3, #26
 800366a:	bf42      	ittt	mi
 800366c:	6833      	ldrmi	r3, [r6, #0]
 800366e:	3302      	addmi	r3, #2
 8003670:	6033      	strmi	r3, [r6, #0]
 8003672:	6825      	ldr	r5, [r4, #0]
 8003674:	f015 0506 	ands.w	r5, r5, #6
 8003678:	d106      	bne.n	8003688 <_printf_common+0x48>
 800367a:	f104 0a19 	add.w	sl, r4, #25
 800367e:	68e3      	ldr	r3, [r4, #12]
 8003680:	6832      	ldr	r2, [r6, #0]
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	42ab      	cmp	r3, r5
 8003686:	dc28      	bgt.n	80036da <_printf_common+0x9a>
 8003688:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800368c:	1e13      	subs	r3, r2, #0
 800368e:	6822      	ldr	r2, [r4, #0]
 8003690:	bf18      	it	ne
 8003692:	2301      	movne	r3, #1
 8003694:	0692      	lsls	r2, r2, #26
 8003696:	d42d      	bmi.n	80036f4 <_printf_common+0xb4>
 8003698:	4649      	mov	r1, r9
 800369a:	4638      	mov	r0, r7
 800369c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036a0:	47c0      	blx	r8
 80036a2:	3001      	adds	r0, #1
 80036a4:	d020      	beq.n	80036e8 <_printf_common+0xa8>
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	68e5      	ldr	r5, [r4, #12]
 80036aa:	f003 0306 	and.w	r3, r3, #6
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	bf18      	it	ne
 80036b2:	2500      	movne	r5, #0
 80036b4:	6832      	ldr	r2, [r6, #0]
 80036b6:	f04f 0600 	mov.w	r6, #0
 80036ba:	68a3      	ldr	r3, [r4, #8]
 80036bc:	bf08      	it	eq
 80036be:	1aad      	subeq	r5, r5, r2
 80036c0:	6922      	ldr	r2, [r4, #16]
 80036c2:	bf08      	it	eq
 80036c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036c8:	4293      	cmp	r3, r2
 80036ca:	bfc4      	itt	gt
 80036cc:	1a9b      	subgt	r3, r3, r2
 80036ce:	18ed      	addgt	r5, r5, r3
 80036d0:	341a      	adds	r4, #26
 80036d2:	42b5      	cmp	r5, r6
 80036d4:	d11a      	bne.n	800370c <_printf_common+0xcc>
 80036d6:	2000      	movs	r0, #0
 80036d8:	e008      	b.n	80036ec <_printf_common+0xac>
 80036da:	2301      	movs	r3, #1
 80036dc:	4652      	mov	r2, sl
 80036de:	4649      	mov	r1, r9
 80036e0:	4638      	mov	r0, r7
 80036e2:	47c0      	blx	r8
 80036e4:	3001      	adds	r0, #1
 80036e6:	d103      	bne.n	80036f0 <_printf_common+0xb0>
 80036e8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f0:	3501      	adds	r5, #1
 80036f2:	e7c4      	b.n	800367e <_printf_common+0x3e>
 80036f4:	2030      	movs	r0, #48	; 0x30
 80036f6:	18e1      	adds	r1, r4, r3
 80036f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003702:	4422      	add	r2, r4
 8003704:	3302      	adds	r3, #2
 8003706:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800370a:	e7c5      	b.n	8003698 <_printf_common+0x58>
 800370c:	2301      	movs	r3, #1
 800370e:	4622      	mov	r2, r4
 8003710:	4649      	mov	r1, r9
 8003712:	4638      	mov	r0, r7
 8003714:	47c0      	blx	r8
 8003716:	3001      	adds	r0, #1
 8003718:	d0e6      	beq.n	80036e8 <_printf_common+0xa8>
 800371a:	3601      	adds	r6, #1
 800371c:	e7d9      	b.n	80036d2 <_printf_common+0x92>
	...

08003720 <_printf_i>:
 8003720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003724:	7e0f      	ldrb	r7, [r1, #24]
 8003726:	4691      	mov	r9, r2
 8003728:	2f78      	cmp	r7, #120	; 0x78
 800372a:	4680      	mov	r8, r0
 800372c:	460c      	mov	r4, r1
 800372e:	469a      	mov	sl, r3
 8003730:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003732:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003736:	d807      	bhi.n	8003748 <_printf_i+0x28>
 8003738:	2f62      	cmp	r7, #98	; 0x62
 800373a:	d80a      	bhi.n	8003752 <_printf_i+0x32>
 800373c:	2f00      	cmp	r7, #0
 800373e:	f000 80d9 	beq.w	80038f4 <_printf_i+0x1d4>
 8003742:	2f58      	cmp	r7, #88	; 0x58
 8003744:	f000 80a4 	beq.w	8003890 <_printf_i+0x170>
 8003748:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800374c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003750:	e03a      	b.n	80037c8 <_printf_i+0xa8>
 8003752:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003756:	2b15      	cmp	r3, #21
 8003758:	d8f6      	bhi.n	8003748 <_printf_i+0x28>
 800375a:	a101      	add	r1, pc, #4	; (adr r1, 8003760 <_printf_i+0x40>)
 800375c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003760:	080037b9 	.word	0x080037b9
 8003764:	080037cd 	.word	0x080037cd
 8003768:	08003749 	.word	0x08003749
 800376c:	08003749 	.word	0x08003749
 8003770:	08003749 	.word	0x08003749
 8003774:	08003749 	.word	0x08003749
 8003778:	080037cd 	.word	0x080037cd
 800377c:	08003749 	.word	0x08003749
 8003780:	08003749 	.word	0x08003749
 8003784:	08003749 	.word	0x08003749
 8003788:	08003749 	.word	0x08003749
 800378c:	080038db 	.word	0x080038db
 8003790:	080037fd 	.word	0x080037fd
 8003794:	080038bd 	.word	0x080038bd
 8003798:	08003749 	.word	0x08003749
 800379c:	08003749 	.word	0x08003749
 80037a0:	080038fd 	.word	0x080038fd
 80037a4:	08003749 	.word	0x08003749
 80037a8:	080037fd 	.word	0x080037fd
 80037ac:	08003749 	.word	0x08003749
 80037b0:	08003749 	.word	0x08003749
 80037b4:	080038c5 	.word	0x080038c5
 80037b8:	682b      	ldr	r3, [r5, #0]
 80037ba:	1d1a      	adds	r2, r3, #4
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	602a      	str	r2, [r5, #0]
 80037c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0a4      	b.n	8003916 <_printf_i+0x1f6>
 80037cc:	6820      	ldr	r0, [r4, #0]
 80037ce:	6829      	ldr	r1, [r5, #0]
 80037d0:	0606      	lsls	r6, r0, #24
 80037d2:	f101 0304 	add.w	r3, r1, #4
 80037d6:	d50a      	bpl.n	80037ee <_printf_i+0xce>
 80037d8:	680e      	ldr	r6, [r1, #0]
 80037da:	602b      	str	r3, [r5, #0]
 80037dc:	2e00      	cmp	r6, #0
 80037de:	da03      	bge.n	80037e8 <_printf_i+0xc8>
 80037e0:	232d      	movs	r3, #45	; 0x2d
 80037e2:	4276      	negs	r6, r6
 80037e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037e8:	230a      	movs	r3, #10
 80037ea:	485e      	ldr	r0, [pc, #376]	; (8003964 <_printf_i+0x244>)
 80037ec:	e019      	b.n	8003822 <_printf_i+0x102>
 80037ee:	680e      	ldr	r6, [r1, #0]
 80037f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80037f4:	602b      	str	r3, [r5, #0]
 80037f6:	bf18      	it	ne
 80037f8:	b236      	sxthne	r6, r6
 80037fa:	e7ef      	b.n	80037dc <_printf_i+0xbc>
 80037fc:	682b      	ldr	r3, [r5, #0]
 80037fe:	6820      	ldr	r0, [r4, #0]
 8003800:	1d19      	adds	r1, r3, #4
 8003802:	6029      	str	r1, [r5, #0]
 8003804:	0601      	lsls	r1, r0, #24
 8003806:	d501      	bpl.n	800380c <_printf_i+0xec>
 8003808:	681e      	ldr	r6, [r3, #0]
 800380a:	e002      	b.n	8003812 <_printf_i+0xf2>
 800380c:	0646      	lsls	r6, r0, #25
 800380e:	d5fb      	bpl.n	8003808 <_printf_i+0xe8>
 8003810:	881e      	ldrh	r6, [r3, #0]
 8003812:	2f6f      	cmp	r7, #111	; 0x6f
 8003814:	bf0c      	ite	eq
 8003816:	2308      	moveq	r3, #8
 8003818:	230a      	movne	r3, #10
 800381a:	4852      	ldr	r0, [pc, #328]	; (8003964 <_printf_i+0x244>)
 800381c:	2100      	movs	r1, #0
 800381e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003822:	6865      	ldr	r5, [r4, #4]
 8003824:	2d00      	cmp	r5, #0
 8003826:	bfa8      	it	ge
 8003828:	6821      	ldrge	r1, [r4, #0]
 800382a:	60a5      	str	r5, [r4, #8]
 800382c:	bfa4      	itt	ge
 800382e:	f021 0104 	bicge.w	r1, r1, #4
 8003832:	6021      	strge	r1, [r4, #0]
 8003834:	b90e      	cbnz	r6, 800383a <_printf_i+0x11a>
 8003836:	2d00      	cmp	r5, #0
 8003838:	d04d      	beq.n	80038d6 <_printf_i+0x1b6>
 800383a:	4615      	mov	r5, r2
 800383c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003840:	fb03 6711 	mls	r7, r3, r1, r6
 8003844:	5dc7      	ldrb	r7, [r0, r7]
 8003846:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800384a:	4637      	mov	r7, r6
 800384c:	42bb      	cmp	r3, r7
 800384e:	460e      	mov	r6, r1
 8003850:	d9f4      	bls.n	800383c <_printf_i+0x11c>
 8003852:	2b08      	cmp	r3, #8
 8003854:	d10b      	bne.n	800386e <_printf_i+0x14e>
 8003856:	6823      	ldr	r3, [r4, #0]
 8003858:	07de      	lsls	r6, r3, #31
 800385a:	d508      	bpl.n	800386e <_printf_i+0x14e>
 800385c:	6923      	ldr	r3, [r4, #16]
 800385e:	6861      	ldr	r1, [r4, #4]
 8003860:	4299      	cmp	r1, r3
 8003862:	bfde      	ittt	le
 8003864:	2330      	movle	r3, #48	; 0x30
 8003866:	f805 3c01 	strble.w	r3, [r5, #-1]
 800386a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800386e:	1b52      	subs	r2, r2, r5
 8003870:	6122      	str	r2, [r4, #16]
 8003872:	464b      	mov	r3, r9
 8003874:	4621      	mov	r1, r4
 8003876:	4640      	mov	r0, r8
 8003878:	f8cd a000 	str.w	sl, [sp]
 800387c:	aa03      	add	r2, sp, #12
 800387e:	f7ff fedf 	bl	8003640 <_printf_common>
 8003882:	3001      	adds	r0, #1
 8003884:	d14c      	bne.n	8003920 <_printf_i+0x200>
 8003886:	f04f 30ff 	mov.w	r0, #4294967295
 800388a:	b004      	add	sp, #16
 800388c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003890:	4834      	ldr	r0, [pc, #208]	; (8003964 <_printf_i+0x244>)
 8003892:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003896:	6829      	ldr	r1, [r5, #0]
 8003898:	6823      	ldr	r3, [r4, #0]
 800389a:	f851 6b04 	ldr.w	r6, [r1], #4
 800389e:	6029      	str	r1, [r5, #0]
 80038a0:	061d      	lsls	r5, r3, #24
 80038a2:	d514      	bpl.n	80038ce <_printf_i+0x1ae>
 80038a4:	07df      	lsls	r7, r3, #31
 80038a6:	bf44      	itt	mi
 80038a8:	f043 0320 	orrmi.w	r3, r3, #32
 80038ac:	6023      	strmi	r3, [r4, #0]
 80038ae:	b91e      	cbnz	r6, 80038b8 <_printf_i+0x198>
 80038b0:	6823      	ldr	r3, [r4, #0]
 80038b2:	f023 0320 	bic.w	r3, r3, #32
 80038b6:	6023      	str	r3, [r4, #0]
 80038b8:	2310      	movs	r3, #16
 80038ba:	e7af      	b.n	800381c <_printf_i+0xfc>
 80038bc:	6823      	ldr	r3, [r4, #0]
 80038be:	f043 0320 	orr.w	r3, r3, #32
 80038c2:	6023      	str	r3, [r4, #0]
 80038c4:	2378      	movs	r3, #120	; 0x78
 80038c6:	4828      	ldr	r0, [pc, #160]	; (8003968 <_printf_i+0x248>)
 80038c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80038cc:	e7e3      	b.n	8003896 <_printf_i+0x176>
 80038ce:	0659      	lsls	r1, r3, #25
 80038d0:	bf48      	it	mi
 80038d2:	b2b6      	uxthmi	r6, r6
 80038d4:	e7e6      	b.n	80038a4 <_printf_i+0x184>
 80038d6:	4615      	mov	r5, r2
 80038d8:	e7bb      	b.n	8003852 <_printf_i+0x132>
 80038da:	682b      	ldr	r3, [r5, #0]
 80038dc:	6826      	ldr	r6, [r4, #0]
 80038de:	1d18      	adds	r0, r3, #4
 80038e0:	6961      	ldr	r1, [r4, #20]
 80038e2:	6028      	str	r0, [r5, #0]
 80038e4:	0635      	lsls	r5, r6, #24
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	d501      	bpl.n	80038ee <_printf_i+0x1ce>
 80038ea:	6019      	str	r1, [r3, #0]
 80038ec:	e002      	b.n	80038f4 <_printf_i+0x1d4>
 80038ee:	0670      	lsls	r0, r6, #25
 80038f0:	d5fb      	bpl.n	80038ea <_printf_i+0x1ca>
 80038f2:	8019      	strh	r1, [r3, #0]
 80038f4:	2300      	movs	r3, #0
 80038f6:	4615      	mov	r5, r2
 80038f8:	6123      	str	r3, [r4, #16]
 80038fa:	e7ba      	b.n	8003872 <_printf_i+0x152>
 80038fc:	682b      	ldr	r3, [r5, #0]
 80038fe:	2100      	movs	r1, #0
 8003900:	1d1a      	adds	r2, r3, #4
 8003902:	602a      	str	r2, [r5, #0]
 8003904:	681d      	ldr	r5, [r3, #0]
 8003906:	6862      	ldr	r2, [r4, #4]
 8003908:	4628      	mov	r0, r5
 800390a:	f000 f82f 	bl	800396c <memchr>
 800390e:	b108      	cbz	r0, 8003914 <_printf_i+0x1f4>
 8003910:	1b40      	subs	r0, r0, r5
 8003912:	6060      	str	r0, [r4, #4]
 8003914:	6863      	ldr	r3, [r4, #4]
 8003916:	6123      	str	r3, [r4, #16]
 8003918:	2300      	movs	r3, #0
 800391a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800391e:	e7a8      	b.n	8003872 <_printf_i+0x152>
 8003920:	462a      	mov	r2, r5
 8003922:	4649      	mov	r1, r9
 8003924:	4640      	mov	r0, r8
 8003926:	6923      	ldr	r3, [r4, #16]
 8003928:	47d0      	blx	sl
 800392a:	3001      	adds	r0, #1
 800392c:	d0ab      	beq.n	8003886 <_printf_i+0x166>
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	079b      	lsls	r3, r3, #30
 8003932:	d413      	bmi.n	800395c <_printf_i+0x23c>
 8003934:	68e0      	ldr	r0, [r4, #12]
 8003936:	9b03      	ldr	r3, [sp, #12]
 8003938:	4298      	cmp	r0, r3
 800393a:	bfb8      	it	lt
 800393c:	4618      	movlt	r0, r3
 800393e:	e7a4      	b.n	800388a <_printf_i+0x16a>
 8003940:	2301      	movs	r3, #1
 8003942:	4632      	mov	r2, r6
 8003944:	4649      	mov	r1, r9
 8003946:	4640      	mov	r0, r8
 8003948:	47d0      	blx	sl
 800394a:	3001      	adds	r0, #1
 800394c:	d09b      	beq.n	8003886 <_printf_i+0x166>
 800394e:	3501      	adds	r5, #1
 8003950:	68e3      	ldr	r3, [r4, #12]
 8003952:	9903      	ldr	r1, [sp, #12]
 8003954:	1a5b      	subs	r3, r3, r1
 8003956:	42ab      	cmp	r3, r5
 8003958:	dcf2      	bgt.n	8003940 <_printf_i+0x220>
 800395a:	e7eb      	b.n	8003934 <_printf_i+0x214>
 800395c:	2500      	movs	r5, #0
 800395e:	f104 0619 	add.w	r6, r4, #25
 8003962:	e7f5      	b.n	8003950 <_printf_i+0x230>
 8003964:	08003ceb 	.word	0x08003ceb
 8003968:	08003cfc 	.word	0x08003cfc

0800396c <memchr>:
 800396c:	4603      	mov	r3, r0
 800396e:	b510      	push	{r4, lr}
 8003970:	b2c9      	uxtb	r1, r1
 8003972:	4402      	add	r2, r0
 8003974:	4293      	cmp	r3, r2
 8003976:	4618      	mov	r0, r3
 8003978:	d101      	bne.n	800397e <memchr+0x12>
 800397a:	2000      	movs	r0, #0
 800397c:	e003      	b.n	8003986 <memchr+0x1a>
 800397e:	7804      	ldrb	r4, [r0, #0]
 8003980:	3301      	adds	r3, #1
 8003982:	428c      	cmp	r4, r1
 8003984:	d1f6      	bne.n	8003974 <memchr+0x8>
 8003986:	bd10      	pop	{r4, pc}

08003988 <memcpy>:
 8003988:	440a      	add	r2, r1
 800398a:	4291      	cmp	r1, r2
 800398c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003990:	d100      	bne.n	8003994 <memcpy+0xc>
 8003992:	4770      	bx	lr
 8003994:	b510      	push	{r4, lr}
 8003996:	f811 4b01 	ldrb.w	r4, [r1], #1
 800399a:	4291      	cmp	r1, r2
 800399c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039a0:	d1f9      	bne.n	8003996 <memcpy+0xe>
 80039a2:	bd10      	pop	{r4, pc}

080039a4 <memmove>:
 80039a4:	4288      	cmp	r0, r1
 80039a6:	b510      	push	{r4, lr}
 80039a8:	eb01 0402 	add.w	r4, r1, r2
 80039ac:	d902      	bls.n	80039b4 <memmove+0x10>
 80039ae:	4284      	cmp	r4, r0
 80039b0:	4623      	mov	r3, r4
 80039b2:	d807      	bhi.n	80039c4 <memmove+0x20>
 80039b4:	1e43      	subs	r3, r0, #1
 80039b6:	42a1      	cmp	r1, r4
 80039b8:	d008      	beq.n	80039cc <memmove+0x28>
 80039ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039c2:	e7f8      	b.n	80039b6 <memmove+0x12>
 80039c4:	4601      	mov	r1, r0
 80039c6:	4402      	add	r2, r0
 80039c8:	428a      	cmp	r2, r1
 80039ca:	d100      	bne.n	80039ce <memmove+0x2a>
 80039cc:	bd10      	pop	{r4, pc}
 80039ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80039d6:	e7f7      	b.n	80039c8 <memmove+0x24>

080039d8 <_free_r>:
 80039d8:	b538      	push	{r3, r4, r5, lr}
 80039da:	4605      	mov	r5, r0
 80039dc:	2900      	cmp	r1, #0
 80039de:	d040      	beq.n	8003a62 <_free_r+0x8a>
 80039e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039e4:	1f0c      	subs	r4, r1, #4
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	bfb8      	it	lt
 80039ea:	18e4      	addlt	r4, r4, r3
 80039ec:	f000 f910 	bl	8003c10 <__malloc_lock>
 80039f0:	4a1c      	ldr	r2, [pc, #112]	; (8003a64 <_free_r+0x8c>)
 80039f2:	6813      	ldr	r3, [r2, #0]
 80039f4:	b933      	cbnz	r3, 8003a04 <_free_r+0x2c>
 80039f6:	6063      	str	r3, [r4, #4]
 80039f8:	6014      	str	r4, [r2, #0]
 80039fa:	4628      	mov	r0, r5
 80039fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a00:	f000 b90c 	b.w	8003c1c <__malloc_unlock>
 8003a04:	42a3      	cmp	r3, r4
 8003a06:	d908      	bls.n	8003a1a <_free_r+0x42>
 8003a08:	6820      	ldr	r0, [r4, #0]
 8003a0a:	1821      	adds	r1, r4, r0
 8003a0c:	428b      	cmp	r3, r1
 8003a0e:	bf01      	itttt	eq
 8003a10:	6819      	ldreq	r1, [r3, #0]
 8003a12:	685b      	ldreq	r3, [r3, #4]
 8003a14:	1809      	addeq	r1, r1, r0
 8003a16:	6021      	streq	r1, [r4, #0]
 8003a18:	e7ed      	b.n	80039f6 <_free_r+0x1e>
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	b10b      	cbz	r3, 8003a24 <_free_r+0x4c>
 8003a20:	42a3      	cmp	r3, r4
 8003a22:	d9fa      	bls.n	8003a1a <_free_r+0x42>
 8003a24:	6811      	ldr	r1, [r2, #0]
 8003a26:	1850      	adds	r0, r2, r1
 8003a28:	42a0      	cmp	r0, r4
 8003a2a:	d10b      	bne.n	8003a44 <_free_r+0x6c>
 8003a2c:	6820      	ldr	r0, [r4, #0]
 8003a2e:	4401      	add	r1, r0
 8003a30:	1850      	adds	r0, r2, r1
 8003a32:	4283      	cmp	r3, r0
 8003a34:	6011      	str	r1, [r2, #0]
 8003a36:	d1e0      	bne.n	80039fa <_free_r+0x22>
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	4401      	add	r1, r0
 8003a3e:	6011      	str	r1, [r2, #0]
 8003a40:	6053      	str	r3, [r2, #4]
 8003a42:	e7da      	b.n	80039fa <_free_r+0x22>
 8003a44:	d902      	bls.n	8003a4c <_free_r+0x74>
 8003a46:	230c      	movs	r3, #12
 8003a48:	602b      	str	r3, [r5, #0]
 8003a4a:	e7d6      	b.n	80039fa <_free_r+0x22>
 8003a4c:	6820      	ldr	r0, [r4, #0]
 8003a4e:	1821      	adds	r1, r4, r0
 8003a50:	428b      	cmp	r3, r1
 8003a52:	bf01      	itttt	eq
 8003a54:	6819      	ldreq	r1, [r3, #0]
 8003a56:	685b      	ldreq	r3, [r3, #4]
 8003a58:	1809      	addeq	r1, r1, r0
 8003a5a:	6021      	streq	r1, [r4, #0]
 8003a5c:	6063      	str	r3, [r4, #4]
 8003a5e:	6054      	str	r4, [r2, #4]
 8003a60:	e7cb      	b.n	80039fa <_free_r+0x22>
 8003a62:	bd38      	pop	{r3, r4, r5, pc}
 8003a64:	20000218 	.word	0x20000218

08003a68 <sbrk_aligned>:
 8003a68:	b570      	push	{r4, r5, r6, lr}
 8003a6a:	4e0e      	ldr	r6, [pc, #56]	; (8003aa4 <sbrk_aligned+0x3c>)
 8003a6c:	460c      	mov	r4, r1
 8003a6e:	6831      	ldr	r1, [r6, #0]
 8003a70:	4605      	mov	r5, r0
 8003a72:	b911      	cbnz	r1, 8003a7a <sbrk_aligned+0x12>
 8003a74:	f000 f8bc 	bl	8003bf0 <_sbrk_r>
 8003a78:	6030      	str	r0, [r6, #0]
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	4628      	mov	r0, r5
 8003a7e:	f000 f8b7 	bl	8003bf0 <_sbrk_r>
 8003a82:	1c43      	adds	r3, r0, #1
 8003a84:	d00a      	beq.n	8003a9c <sbrk_aligned+0x34>
 8003a86:	1cc4      	adds	r4, r0, #3
 8003a88:	f024 0403 	bic.w	r4, r4, #3
 8003a8c:	42a0      	cmp	r0, r4
 8003a8e:	d007      	beq.n	8003aa0 <sbrk_aligned+0x38>
 8003a90:	1a21      	subs	r1, r4, r0
 8003a92:	4628      	mov	r0, r5
 8003a94:	f000 f8ac 	bl	8003bf0 <_sbrk_r>
 8003a98:	3001      	adds	r0, #1
 8003a9a:	d101      	bne.n	8003aa0 <sbrk_aligned+0x38>
 8003a9c:	f04f 34ff 	mov.w	r4, #4294967295
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	bd70      	pop	{r4, r5, r6, pc}
 8003aa4:	2000021c 	.word	0x2000021c

08003aa8 <_malloc_r>:
 8003aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aac:	1ccd      	adds	r5, r1, #3
 8003aae:	f025 0503 	bic.w	r5, r5, #3
 8003ab2:	3508      	adds	r5, #8
 8003ab4:	2d0c      	cmp	r5, #12
 8003ab6:	bf38      	it	cc
 8003ab8:	250c      	movcc	r5, #12
 8003aba:	2d00      	cmp	r5, #0
 8003abc:	4607      	mov	r7, r0
 8003abe:	db01      	blt.n	8003ac4 <_malloc_r+0x1c>
 8003ac0:	42a9      	cmp	r1, r5
 8003ac2:	d905      	bls.n	8003ad0 <_malloc_r+0x28>
 8003ac4:	230c      	movs	r3, #12
 8003ac6:	2600      	movs	r6, #0
 8003ac8:	603b      	str	r3, [r7, #0]
 8003aca:	4630      	mov	r0, r6
 8003acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ad0:	4e2e      	ldr	r6, [pc, #184]	; (8003b8c <_malloc_r+0xe4>)
 8003ad2:	f000 f89d 	bl	8003c10 <__malloc_lock>
 8003ad6:	6833      	ldr	r3, [r6, #0]
 8003ad8:	461c      	mov	r4, r3
 8003ada:	bb34      	cbnz	r4, 8003b2a <_malloc_r+0x82>
 8003adc:	4629      	mov	r1, r5
 8003ade:	4638      	mov	r0, r7
 8003ae0:	f7ff ffc2 	bl	8003a68 <sbrk_aligned>
 8003ae4:	1c43      	adds	r3, r0, #1
 8003ae6:	4604      	mov	r4, r0
 8003ae8:	d14d      	bne.n	8003b86 <_malloc_r+0xde>
 8003aea:	6834      	ldr	r4, [r6, #0]
 8003aec:	4626      	mov	r6, r4
 8003aee:	2e00      	cmp	r6, #0
 8003af0:	d140      	bne.n	8003b74 <_malloc_r+0xcc>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	4631      	mov	r1, r6
 8003af6:	4638      	mov	r0, r7
 8003af8:	eb04 0803 	add.w	r8, r4, r3
 8003afc:	f000 f878 	bl	8003bf0 <_sbrk_r>
 8003b00:	4580      	cmp	r8, r0
 8003b02:	d13a      	bne.n	8003b7a <_malloc_r+0xd2>
 8003b04:	6821      	ldr	r1, [r4, #0]
 8003b06:	3503      	adds	r5, #3
 8003b08:	1a6d      	subs	r5, r5, r1
 8003b0a:	f025 0503 	bic.w	r5, r5, #3
 8003b0e:	3508      	adds	r5, #8
 8003b10:	2d0c      	cmp	r5, #12
 8003b12:	bf38      	it	cc
 8003b14:	250c      	movcc	r5, #12
 8003b16:	4638      	mov	r0, r7
 8003b18:	4629      	mov	r1, r5
 8003b1a:	f7ff ffa5 	bl	8003a68 <sbrk_aligned>
 8003b1e:	3001      	adds	r0, #1
 8003b20:	d02b      	beq.n	8003b7a <_malloc_r+0xd2>
 8003b22:	6823      	ldr	r3, [r4, #0]
 8003b24:	442b      	add	r3, r5
 8003b26:	6023      	str	r3, [r4, #0]
 8003b28:	e00e      	b.n	8003b48 <_malloc_r+0xa0>
 8003b2a:	6822      	ldr	r2, [r4, #0]
 8003b2c:	1b52      	subs	r2, r2, r5
 8003b2e:	d41e      	bmi.n	8003b6e <_malloc_r+0xc6>
 8003b30:	2a0b      	cmp	r2, #11
 8003b32:	d916      	bls.n	8003b62 <_malloc_r+0xba>
 8003b34:	1961      	adds	r1, r4, r5
 8003b36:	42a3      	cmp	r3, r4
 8003b38:	6025      	str	r5, [r4, #0]
 8003b3a:	bf18      	it	ne
 8003b3c:	6059      	strne	r1, [r3, #4]
 8003b3e:	6863      	ldr	r3, [r4, #4]
 8003b40:	bf08      	it	eq
 8003b42:	6031      	streq	r1, [r6, #0]
 8003b44:	5162      	str	r2, [r4, r5]
 8003b46:	604b      	str	r3, [r1, #4]
 8003b48:	4638      	mov	r0, r7
 8003b4a:	f104 060b 	add.w	r6, r4, #11
 8003b4e:	f000 f865 	bl	8003c1c <__malloc_unlock>
 8003b52:	f026 0607 	bic.w	r6, r6, #7
 8003b56:	1d23      	adds	r3, r4, #4
 8003b58:	1af2      	subs	r2, r6, r3
 8003b5a:	d0b6      	beq.n	8003aca <_malloc_r+0x22>
 8003b5c:	1b9b      	subs	r3, r3, r6
 8003b5e:	50a3      	str	r3, [r4, r2]
 8003b60:	e7b3      	b.n	8003aca <_malloc_r+0x22>
 8003b62:	6862      	ldr	r2, [r4, #4]
 8003b64:	42a3      	cmp	r3, r4
 8003b66:	bf0c      	ite	eq
 8003b68:	6032      	streq	r2, [r6, #0]
 8003b6a:	605a      	strne	r2, [r3, #4]
 8003b6c:	e7ec      	b.n	8003b48 <_malloc_r+0xa0>
 8003b6e:	4623      	mov	r3, r4
 8003b70:	6864      	ldr	r4, [r4, #4]
 8003b72:	e7b2      	b.n	8003ada <_malloc_r+0x32>
 8003b74:	4634      	mov	r4, r6
 8003b76:	6876      	ldr	r6, [r6, #4]
 8003b78:	e7b9      	b.n	8003aee <_malloc_r+0x46>
 8003b7a:	230c      	movs	r3, #12
 8003b7c:	4638      	mov	r0, r7
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	f000 f84c 	bl	8003c1c <__malloc_unlock>
 8003b84:	e7a1      	b.n	8003aca <_malloc_r+0x22>
 8003b86:	6025      	str	r5, [r4, #0]
 8003b88:	e7de      	b.n	8003b48 <_malloc_r+0xa0>
 8003b8a:	bf00      	nop
 8003b8c:	20000218 	.word	0x20000218

08003b90 <_realloc_r>:
 8003b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b94:	4680      	mov	r8, r0
 8003b96:	4614      	mov	r4, r2
 8003b98:	460e      	mov	r6, r1
 8003b9a:	b921      	cbnz	r1, 8003ba6 <_realloc_r+0x16>
 8003b9c:	4611      	mov	r1, r2
 8003b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ba2:	f7ff bf81 	b.w	8003aa8 <_malloc_r>
 8003ba6:	b92a      	cbnz	r2, 8003bb4 <_realloc_r+0x24>
 8003ba8:	f7ff ff16 	bl	80039d8 <_free_r>
 8003bac:	4625      	mov	r5, r4
 8003bae:	4628      	mov	r0, r5
 8003bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bb4:	f000 f838 	bl	8003c28 <_malloc_usable_size_r>
 8003bb8:	4284      	cmp	r4, r0
 8003bba:	4607      	mov	r7, r0
 8003bbc:	d802      	bhi.n	8003bc4 <_realloc_r+0x34>
 8003bbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003bc2:	d812      	bhi.n	8003bea <_realloc_r+0x5a>
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	f7ff ff6e 	bl	8003aa8 <_malloc_r>
 8003bcc:	4605      	mov	r5, r0
 8003bce:	2800      	cmp	r0, #0
 8003bd0:	d0ed      	beq.n	8003bae <_realloc_r+0x1e>
 8003bd2:	42bc      	cmp	r4, r7
 8003bd4:	4622      	mov	r2, r4
 8003bd6:	4631      	mov	r1, r6
 8003bd8:	bf28      	it	cs
 8003bda:	463a      	movcs	r2, r7
 8003bdc:	f7ff fed4 	bl	8003988 <memcpy>
 8003be0:	4631      	mov	r1, r6
 8003be2:	4640      	mov	r0, r8
 8003be4:	f7ff fef8 	bl	80039d8 <_free_r>
 8003be8:	e7e1      	b.n	8003bae <_realloc_r+0x1e>
 8003bea:	4635      	mov	r5, r6
 8003bec:	e7df      	b.n	8003bae <_realloc_r+0x1e>
	...

08003bf0 <_sbrk_r>:
 8003bf0:	b538      	push	{r3, r4, r5, lr}
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	4d05      	ldr	r5, [pc, #20]	; (8003c0c <_sbrk_r+0x1c>)
 8003bf6:	4604      	mov	r4, r0
 8003bf8:	4608      	mov	r0, r1
 8003bfa:	602b      	str	r3, [r5, #0]
 8003bfc:	f7fd f89c 	bl	8000d38 <_sbrk>
 8003c00:	1c43      	adds	r3, r0, #1
 8003c02:	d102      	bne.n	8003c0a <_sbrk_r+0x1a>
 8003c04:	682b      	ldr	r3, [r5, #0]
 8003c06:	b103      	cbz	r3, 8003c0a <_sbrk_r+0x1a>
 8003c08:	6023      	str	r3, [r4, #0]
 8003c0a:	bd38      	pop	{r3, r4, r5, pc}
 8003c0c:	20000220 	.word	0x20000220

08003c10 <__malloc_lock>:
 8003c10:	4801      	ldr	r0, [pc, #4]	; (8003c18 <__malloc_lock+0x8>)
 8003c12:	f000 b811 	b.w	8003c38 <__retarget_lock_acquire_recursive>
 8003c16:	bf00      	nop
 8003c18:	20000224 	.word	0x20000224

08003c1c <__malloc_unlock>:
 8003c1c:	4801      	ldr	r0, [pc, #4]	; (8003c24 <__malloc_unlock+0x8>)
 8003c1e:	f000 b80c 	b.w	8003c3a <__retarget_lock_release_recursive>
 8003c22:	bf00      	nop
 8003c24:	20000224 	.word	0x20000224

08003c28 <_malloc_usable_size_r>:
 8003c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c2c:	1f18      	subs	r0, r3, #4
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	bfbc      	itt	lt
 8003c32:	580b      	ldrlt	r3, [r1, r0]
 8003c34:	18c0      	addlt	r0, r0, r3
 8003c36:	4770      	bx	lr

08003c38 <__retarget_lock_acquire_recursive>:
 8003c38:	4770      	bx	lr

08003c3a <__retarget_lock_release_recursive>:
 8003c3a:	4770      	bx	lr

08003c3c <_init>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	bf00      	nop
 8003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c42:	bc08      	pop	{r3}
 8003c44:	469e      	mov	lr, r3
 8003c46:	4770      	bx	lr

08003c48 <_fini>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	bf00      	nop
 8003c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4e:	bc08      	pop	{r3}
 8003c50:	469e      	mov	lr, r3
 8003c52:	4770      	bx	lr
