{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@303:313@HdlIdDef", "  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@301:311", "  wire    [((PCORE_NUM_OF_LANES* 4)-1):0]       tx_gt_charisk_s;\n  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       tx_gt_data_s;\n  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@305:315", "  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@306:316", "  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@299:309", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_p_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_n_s;\n  wire    [((PCORE_NUM_OF_LANES* 4)-1):0]       tx_gt_charisk_s;\n  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       tx_gt_data_s;\n  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@297:307", "  wire    [((PCORE_NUM_OF_LANES* 4)-1):0]       rx_cgs_k_s;\n  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       rx_ip_data_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_p_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_n_s;\n  wire    [((PCORE_NUM_OF_LANES* 4)-1):0]       tx_gt_charisk_s;\n  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       tx_gt_data_s;\n  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@304:314", "  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@300:310", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_n_s;\n  wire    [((PCORE_NUM_OF_LANES* 4)-1):0]       tx_gt_charisk_s;\n  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       tx_gt_data_s;\n  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@298:308", "  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       rx_ip_data_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_p_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_data_n_s;\n  wire    [((PCORE_NUM_OF_LANES* 4)-1):0]       tx_gt_charisk_s;\n  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       tx_gt_data_s;\n  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@302:312", "  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       tx_gt_data_s;\n  wire    [287:0]                               tx_gt_data_extn_zero_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n"]], "Diff Content": {"Delete": [[308, "  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n"]], "Add": []}}