Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 10 19:16:49 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : test_top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FPGA_button_top (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GMST/FSM_sequential_FSM_State_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GMST/FSM_sequential_FSM_State_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UUT0/segment_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.525        0.000                      0                  379        0.107        0.000                      0                  379        1.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
SysClk                             {0.000 5.000}        10.000          100.000         
  Clk_100MHz_clockGen_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  Clk_250MHz_clockGen_clk_wiz_0_0  {0.000 2.000}        4.000           250.000         
  Clk_25MHz_clockGen_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_clockGen_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                               3.000        0.000                       0                     1  
  Clk_100MHz_clockGen_clk_wiz_0_0        5.687        0.000                      0                  265        0.107        0.000                      0                  265        4.500        0.000                       0                   113  
  Clk_250MHz_clockGen_clk_wiz_0_0        2.111        0.000                      0                   35        0.173        0.000                      0                   35        1.500        0.000                       0                    37  
  Clk_25MHz_clockGen_clk_wiz_0_0        36.014        0.000                      0                   79        0.170        0.000                      0                   79       19.500        0.000                       0                    61  
  clkfbout_clockGen_clk_wiz_0_0                                                                                                                                                      8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Clk_25MHz_clockGen_clk_wiz_0_0   Clk_100MHz_clockGen_clk_wiz_0_0        4.418        0.000                      0                   35        0.255        0.000                      0                   35  
Clk_25MHz_clockGen_clk_wiz_0_0   Clk_250MHz_clockGen_clk_wiz_0_0        1.525        0.000                      0                   30        0.124        0.000                      0                   30  
Clk_100MHz_clockGen_clk_wiz_0_0  Clk_25MHz_clockGen_clk_wiz_0_0         6.317        0.000                      0                   14        0.217        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_100MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 UUT1/memCounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/Digit2_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.023ns (24.241%)  route 3.197ns (75.759%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 9.200 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.340    -0.402    UUT1/Clk_100MHz_0
    SLICE_X97Y76         FDRE                                         r  UUT1/memCounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y76         FDRE (Prop_fdre_C_Q)         0.341    -0.061 r  UUT1/memCounterY_reg[1]/Q
                         net (fo=32, routed)          1.664     1.603    UUT1/memCounterY[1]
    SLICE_X105Y78        LUT3 (Prop_lut3_I2_O)        0.097     1.700 r  UUT1/Digit2_Active_i_28/O
                         net (fo=6, routed)           0.771     2.471    UUT0/Digit1_Active_reg_6
    SLICE_X102Y82        LUT5 (Prop_lut5_I4_O)        0.254     2.725 r  UUT0/Digit2_Active_i_22/O
                         net (fo=1, routed)           0.490     3.215    UUT1/Digit2_Active_reg_3
    SLICE_X103Y82        LUT6 (Prop_lut6_I0_O)        0.234     3.449 r  UUT1/Digit2_Active_i_5/O
                         net (fo=1, routed)           0.272     3.721    UUT1/Digit2_Active_i_5_n_0
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.097     3.818 r  UUT1/Digit2_Active_i_1/O
                         net (fo=1, routed)           0.000     3.818    UUT2/Digit2_Active
    SLICE_X103Y82        FDRE                                         r  UUT2/Digit2_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.207     9.200    UUT2/Clk_100MHz_0
    SLICE_X103Y82        FDRE                                         r  UUT2/Digit2_Active_reg/C
                         clock pessimism              0.350     9.550    
                         clock uncertainty           -0.074     9.475    
    SLICE_X103Y82        FDRE (Setup_fdre_C_D)        0.030     9.505    UUT2/Digit2_Active_reg
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 3.049ns (76.542%)  route 0.934ns (23.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.417    -0.325    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.952     2.627 r  UUT2/BRAM_address0/P[14]
                         net (fo=1, routed)           0.934     3.561    UUT2/BRAM_address0_n_91
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.097     3.658 r  UUT2/BRAM_address[14]_i_1/O
                         net (fo=1, routed)           0.000     3.658    UUT2/BRAM_address[14]_i_1_n_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT2/Clk_100MHz_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[14]/C
                         clock pessimism              0.384     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X103Y77        FDRE (Setup_fdre_C_D)        0.032     9.536    UUT2/BRAM_address_reg[14]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 GMST/game_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/Digit0_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.729ns (18.218%)  route 3.272ns (81.782%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.406    -0.336    GMST/Clk_100MHz_0
    SLICE_X106Y80        FDRE                                         r  GMST/game_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDRE (Prop_fdre_C_Q)         0.341     0.005 r  GMST/game_enable_reg/Q
                         net (fo=13, routed)          1.182     1.187    UUT1/timer_enable
    SLICE_X98Y77         LUT6 (Prop_lut6_I2_O)        0.097     1.284 r  UUT1/Digit0_Active_i_28/O
                         net (fo=4, routed)           0.547     1.831    UUT1/Digit0_Active_i_28_n_0
    SLICE_X103Y78        LUT6 (Prop_lut6_I3_O)        0.097     1.928 r  UUT1/Digit0_Active_i_11/O
                         net (fo=5, routed)           0.955     2.883    UUT1/memCounterX_reg[2]_0
    SLICE_X104Y80        LUT6 (Prop_lut6_I3_O)        0.097     2.980 r  UUT1/Digit0_Active_i_6/O
                         net (fo=1, routed)           0.589     3.568    UUT1/Digit0_Active_i_6_n_0
    SLICE_X104Y79        LUT6 (Prop_lut6_I4_O)        0.097     3.665 r  UUT1/Digit0_Active_i_1/O
                         net (fo=1, routed)           0.000     3.665    UUT2/Digit0_Active
    SLICE_X104Y79        FDRE                                         r  UUT2/Digit0_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.204     9.197    UUT2/Clk_100MHz_0
    SLICE_X104Y79        FDRE                                         r  UUT2/Digit0_Active_reg/C
                         clock pessimism              0.350     9.547    
                         clock uncertainty           -0.074     9.472    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.072     9.544    UUT2/Digit0_Active_reg
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 3.049ns (78.462%)  route 0.837ns (21.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 9.192 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.417    -0.325    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.952     2.627 r  UUT2/BRAM_address0/P[0]
                         net (fo=1, routed)           0.837     3.464    UUT2/BRAM_address0_n_105
    SLICE_X102Y75        LUT2 (Prop_lut2_I1_O)        0.097     3.561 r  UUT2/BRAM_address[0]_i_1/O
                         net (fo=1, routed)           0.000     3.561    UUT2/BRAM_address[0]_i_1_n_0
    SLICE_X102Y75        FDRE                                         r  UUT2/BRAM_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.199     9.192    UUT2/Clk_100MHz_0
    SLICE_X102Y75        FDRE                                         r  UUT2/BRAM_address_reg[0]/C
                         clock pessimism              0.384     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X102Y75        FDRE (Setup_fdre_C_D)        0.069     9.570    UUT2/BRAM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 UUT1/memCounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/Digit1_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.935ns (24.036%)  route 2.955ns (75.964%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    -0.399    UUT1/Clk_100MHz_0
    SLICE_X96Y78         FDRE                                         r  UUT1/memCounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y78         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  UUT1/memCounterY_reg[2]/Q
                         net (fo=41, routed)          1.396     1.390    UUT1/memCounterY_reg[5]_1[0]
    SLICE_X105Y80        LUT5 (Prop_lut5_I1_O)        0.101     1.491 r  UUT1/DigitT_Active_i_6/O
                         net (fo=7, routed)           0.973     2.464    UUT1/memCounterY_reg[1]_0
    SLICE_X102Y79        LUT6 (Prop_lut6_I0_O)        0.247     2.711 r  UUT1/Digit1_Active_i_18/O
                         net (fo=1, routed)           0.101     2.812    UUT0/Digit1_Active_reg_4
    SLICE_X102Y79        LUT6 (Prop_lut6_I5_O)        0.097     2.909 r  UUT0/Digit1_Active_i_5/O
                         net (fo=1, routed)           0.485     3.394    UUT0/Digit1_Active_i_5_n_0
    SLICE_X103Y79        LUT6 (Prop_lut6_I3_O)        0.097     3.491 r  UUT0/Digit1_Active_i_1/O
                         net (fo=1, routed)           0.000     3.491    UUT2/Digit1_Active
    SLICE_X103Y79        FDRE                                         r  UUT2/Digit1_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.204     9.197    UUT2/Clk_100MHz_0
    SLICE_X103Y79        FDRE                                         r  UUT2/Digit1_Active_reg/C
                         clock pessimism              0.350     9.547    
                         clock uncertainty           -0.074     9.472    
    SLICE_X103Y79        FDRE (Setup_fdre_C_D)        0.030     9.502    UUT2/Digit1_Active_reg
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 UUT1/memCounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.824ns (22.762%)  route 2.796ns (77.238%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 9.269 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    -0.399    UUT1/Clk_100MHz_0
    SLICE_X96Y78         FDRE                                         r  UUT1/memCounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y78         FDRE (Prop_fdre_C_Q)         0.393    -0.006 f  UUT1/memCounterY_reg[2]/Q
                         net (fo=41, routed)          1.107     1.101    UUT1/memCounterY_reg[5]_1[0]
    SLICE_X101Y80        LUT5 (Prop_lut5_I2_O)        0.097     1.198 r  UUT1/memCounterY[5]_i_2/O
                         net (fo=4, routed)           0.760     1.958    UUT1/memCounterY[5]_i_2_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I0_O)        0.100     2.058 r  UUT1/memCounterY[8]_i_2/O
                         net (fo=2, routed)           0.531     2.589    UUT1/memCounterY[8]_i_2_n_0
    SLICE_X97Y76         LUT6 (Prop_lut6_I5_O)        0.234     2.823 r  UUT1/memCounterY[7]_i_1/O
                         net (fo=2, routed)           0.398     3.221    UUT2/BRAM_address0_0[7]
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.276     9.269    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
                         clock pessimism              0.350     9.619    
                         clock uncertainty           -0.074     9.544    
    DSP48_X4Y30          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.254     9.290    UUT2/BRAM_address0
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 3.049ns (80.994%)  route 0.715ns (19.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.417    -0.325    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.627 r  UUT2/BRAM_address0/P[8]
                         net (fo=1, routed)           0.715     3.342    UUT2/BRAM_address0_n_97
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.097     3.439 r  UUT2/BRAM_address[8]_i_1/O
                         net (fo=1, routed)           0.000     3.439    UUT2/BRAM_address[8]_i_1_n_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT2/Clk_100MHz_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[8]/C
                         clock pessimism              0.384     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X103Y77        FDRE (Setup_fdre_C_D)        0.032     9.536    UUT2/BRAM_address_reg[8]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 3.049ns (80.836%)  route 0.723ns (19.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.417    -0.325    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.627 r  UUT2/BRAM_address0/P[13]
                         net (fo=1, routed)           0.723     3.350    UUT2/BRAM_address0_n_92
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.097     3.447 r  UUT2/BRAM_address[13]_i_1/O
                         net (fo=1, routed)           0.000     3.447    UUT2/BRAM_address[13]_i_1_n_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT2/Clk_100MHz_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[13]/C
                         clock pessimism              0.384     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X103Y77        FDRE (Setup_fdre_C_D)        0.064     9.568    UUT2/BRAM_address_reg[13]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 3.053ns (80.971%)  route 0.717ns (19.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.417    -0.325    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.627 r  UUT2/BRAM_address0/P[15]
                         net (fo=1, routed)           0.717     3.344    UUT2/BRAM_address0_n_90
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.101     3.445 r  UUT2/BRAM_address[15]_i_1/O
                         net (fo=1, routed)           0.000     3.445    UUT2/BRAM_address[15]_i_1_n_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT2/Clk_100MHz_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[15]/C
                         clock pessimism              0.384     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X103Y77        FDRE (Setup_fdre_C_D)        0.064     9.568    UUT2/BRAM_address_reg[15]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 3.049ns (80.972%)  route 0.716ns (19.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 9.192 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.417    -0.325    UUT2/Clk_100MHz_0
    DSP48_X4Y30          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     2.627 r  UUT2/BRAM_address0/P[2]
                         net (fo=1, routed)           0.716     3.343    UUT2/BRAM_address0_n_103
    SLICE_X102Y75        LUT2 (Prop_lut2_I1_O)        0.097     3.440 r  UUT2/BRAM_address[2]_i_1/O
                         net (fo=1, routed)           0.000     3.440    UUT2/BRAM_address[2]_i_1_n_0
    SLICE_X102Y75        FDRE                                         r  UUT2/BRAM_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.199     9.192    UUT2/Clk_100MHz_0
    SLICE_X102Y75        FDRE                                         r  UUT2/BRAM_address_reg[2]/C
                         clock pessimism              0.384     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X102Y75        FDRE (Setup_fdre_C_D)        0.072     9.573    UUT2/BRAM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  6.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.555%)  route 0.159ns (55.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  UUT5/UUT5a/BRAM_addr_reg[7]/Q
                         net (fo=2, routed)           0.159    -0.322    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.430    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.848%)  route 0.204ns (59.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  UUT5/UUT5a/BRAM_addr_reg[2]/Q
                         net (fo=2, routed)           0.204    -0.264    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.377    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.754%)  route 0.205ns (59.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  UUT5/UUT5a/BRAM_addr_reg[4]/Q
                         net (fo=2, routed)           0.205    -0.264    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.377    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 UUT2/BRAM_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.396%)  route 0.226ns (61.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT2/Clk_100MHz_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  UUT2/BRAM_address_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.242    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.673%)  route 0.206ns (59.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  UUT5/UUT5a/BRAM_addr_reg[6]/Q
                         net (fo=2, routed)           0.206    -0.263    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.377    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  UUT5/UUT5a/BRAM_addr_reg[12]/Q
                         net (fo=2, routed)           0.209    -0.260    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.377    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 UUT2/BRAM_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.791%)  route 0.228ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.595    -0.613    UUT2/Clk_100MHz_0
    SLICE_X102Y75        FDRE                                         r  UUT2/BRAM_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  UUT2/BRAM_address_reg[2]/Q
                         net (fo=2, routed)           0.228    -0.220    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UUT2/BRAM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.463%)  route 0.232ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.595    -0.613    UUT2/Clk_100MHz_0
    SLICE_X102Y75        FDRE                                         r  UUT2/BRAM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  UUT2/BRAM_address_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.217    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UUT2/BRAM_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.293%)  route 0.233ns (58.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.596    -0.612    UUT2/Clk_100MHz_0
    SLICE_X102Y76        FDRE                                         r  UUT2/BRAM_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  UUT2/BRAM_address_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.214    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UUT2/BRAM_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.719%)  route 0.221ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT2/Clk_100MHz_0
    SLICE_X103Y77        FDRE                                         r  UUT2/BRAM_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  UUT2/BRAM_address_reg[13]/Q
                         net (fo=2, routed)           0.221    -0.261    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.410    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X5Y15     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X5Y15     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X5Y28     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X5Y28     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y75    UUT2/BRAM_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y76    UUT2/BRAM_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y76    UUT2/BRAM_address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y77    UUT2/BRAM_address_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y79    UUT2/Digit1_Active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y82    UUT2/Digit2_Active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y79    UUT2/DigitI_Active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y79    UUT2/DigitT_Active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y83    UUT0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y81    UUT0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y81    UUT0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y81    UUT0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y81    UUT0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y83    UUT0/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y76    UUT2/BRAM_address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y76    UUT2/BRAM_address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y75    UUT2/BRAM_address_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_250MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_250MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.563ns (30.695%)  route 1.271ns (69.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 3.193 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.271     1.231    UUT7/shiftEnable
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.202     1.433 r  UUT7/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.433    UUT7/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.200     3.193    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.384     3.577    
                         clock uncertainty           -0.065     3.511    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)        0.033     3.544    UUT7/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                          3.544    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.568ns (30.884%)  route 1.271ns (69.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 3.193 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.271     1.231    UUT7/shiftEnable
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.207     1.438 r  UUT7/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.438    UUT7/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.200     3.193    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[7]/C
                         clock pessimism              0.384     3.577    
                         clock uncertainty           -0.065     3.511    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)        0.064     3.575    UUT7/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.563ns (35.141%)  route 1.039ns (64.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.039     0.999    UUT7/shiftEnable
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.202     1.201 r  UUT7/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.201    UUT7/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.350     3.542    
                         clock uncertainty           -0.065     3.476    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.070     3.546    UUT7/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.567ns (35.302%)  route 1.039ns (64.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.039     0.999    UUT7/shiftEnable
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.206     1.205 r  UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.205    UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.350     3.542    
                         clock uncertainty           -0.065     3.476    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.098     3.574    UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.563ns (37.075%)  route 0.956ns (62.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 3.193 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.956     0.915    UUT7/shiftEnable
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.202     1.117 r  UUT7/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.117    UUT7/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.200     3.193    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.384     3.577    
                         clock uncertainty           -0.065     3.511    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)        0.030     3.541    UUT7/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.541    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.579ns (37.731%)  route 0.956ns (62.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 3.193 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.956     0.915    UUT7/shiftEnable
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.218     1.133 r  UUT7/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.133    UUT7/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.200     3.193    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.384     3.577    
                         clock uncertainty           -0.065     3.511    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)        0.064     3.575    UUT7/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.563ns (38.089%)  route 0.915ns (61.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.915     0.875    UUT7/shiftEnable
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.202     1.077 r  UUT7/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.077    UUT7/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.350     3.542    
                         clock uncertainty           -0.065     3.476    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.070     3.546    UUT7/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.563ns (38.182%)  route 0.912ns (61.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.912     0.871    UUT7/shiftEnable
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.202     1.073 r  UUT7/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.073    UUT7/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.350     3.542    
                         clock uncertainty           -0.065     3.476    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.072     3.548    UUT7/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.548    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.582ns (38.875%)  route 0.915ns (61.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.915     0.875    UUT7/shiftEnable
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.221     1.096 r  UUT7/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.096    UUT7/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.350     3.542    
                         clock uncertainty           -0.065     3.476    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.098     3.574    UUT7/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.564ns (38.224%)  route 0.912ns (61.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.341    -0.401    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.361    -0.040 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.912     0.871    UUT7/shiftEnable
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.203     1.074 r  UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.074    UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.350     3.542    
                         clock uncertainty           -0.065     3.476    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.098     3.574    UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  2.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Blue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.353%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.613    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT7/SR_TMDS_Blue_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.367    UUT7/SR_TMDS_Blue__0[2]
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.048    -0.319 r  UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X103Y74        FDCE (Hold_fdce_C_D)         0.107    -0.493    UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Blue_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.679%)  route 0.136ns (42.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.613    UUT7/CLK
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y74        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  UUT7/SR_TMDS_Blue_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.335    UUT7/SR_TMDS_Blue__0[8]
    SLICE_X102Y74        LUT3 (Prop_lut3_I2_O)        0.045    -0.290 r  UUT7/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UUT7/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X102Y74        FDCE (Hold_fdce_C_D)         0.121    -0.479    UUT7/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Green_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.230ns (73.530%)  route 0.083ns (26.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.596    -0.612    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  UUT7/SR_TMDS_Green_reg[5]/Q
                         net (fo=1, routed)           0.083    -0.401    UUT7/SR_TMDS_Green__0[5]
    SLICE_X103Y73        LUT3 (Prop_lut3_I2_O)        0.102    -0.299 r  UUT7/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    UUT7/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.107    -0.505    UUT7/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Red_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.613    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDCE (Prop_fdce_C_Q)         0.148    -0.465 r  UUT7/SR_TMDS_Red_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.374    UUT7/SR_TMDS_Red_reg_n_0_[5]
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.101    -0.273 r  UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X98Y74         FDCE (Hold_fdce_C_D)         0.131    -0.482    UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Red_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.613    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDCE (Prop_fdce_C_Q)         0.148    -0.465 r  UUT7/SR_TMDS_Red_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.376    UUT7/SR_TMDS_Red_reg_n_0_[4]
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.099    -0.277 r  UUT7/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UUT7/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X98Y74         FDCE (Hold_fdce_C_D)         0.121    -0.492    UUT7/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Green_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.596    -0.612    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  UUT7/SR_TMDS_Green_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.401    UUT7/SR_TMDS_Green__0[4]
    SLICE_X103Y73        LUT3 (Prop_lut3_I2_O)        0.098    -0.303 r  UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.092    -0.520    UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Blue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.295%)  route 0.143ns (40.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.613    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT7/SR_TMDS_Blue_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.305    UUT7/SR_TMDS_Blue__0[3]
    SLICE_X102Y74        LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  UUT7/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UUT7/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X102Y74        FDCE (Hold_fdce_C_D)         0.120    -0.493    UUT7/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Green_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.665%)  route 0.158ns (46.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.596    -0.612    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  UUT7/SR_TMDS_Green_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.312    UUT7/SR_TMDS_Green__0[6]
    SLICE_X103Y73        LUT3 (Prop_lut3_I2_O)        0.042    -0.270 r  UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.107    -0.505    UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Red_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.249%)  route 0.161ns (43.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.613    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT7/SR_TMDS_Red_reg[6]/Q
                         net (fo=1, routed)           0.161    -0.287    UUT7/SR_TMDS_Red_reg_n_0_[6]
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.043    -0.244 r  UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X98Y74         FDCE (Hold_fdce_C_D)         0.131    -0.482    UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UUT7/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/TMDS_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.207ns (54.615%)  route 0.172ns (45.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.596    -0.612    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  UUT7/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.275    UUT7/TMDS_counter[1]
    SLICE_X102Y73        LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  UUT7/TMDS_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    UUT7/TMDS_counter[3]_i_1_n_0
    SLICE_X102Y73        FDCE                                         r  UUT7/TMDS_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X102Y73        FDCE                                         r  UUT7/TMDS_counter_reg[3]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X102Y73        FDCE (Hold_fdce_C_D)         0.131    -0.481    UUT7/TMDS_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_250MHz_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y18   CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X103Y74    UUT7/SR_TMDS_Blue_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X102Y74    UUT7/SR_TMDS_Blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_25MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_25MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.014ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.786ns (20.530%)  route 3.043ns (79.470%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 f  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 f  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.523     2.866    UUT4/CounterY[9]_i_1_n_0
    SLICE_X102Y71        LUT5 (Prop_lut5_I0_O)        0.097     2.963 r  UUT4/ReadCounterX[7]_i_1/O
                         net (fo=1, routed)           0.463     3.427    UUT4/ReadCounterX[7]_i_1_n_0
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[7]/C
                         clock pessimism              0.350    39.545    
                         clock uncertainty           -0.095    39.450    
    SLICE_X102Y71        FDCE (Setup_fdce_C_D)       -0.010    39.440    UUT4/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 36.014    

Slack (MET) :             36.127ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.786ns (21.972%)  route 2.791ns (78.028%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.480     3.175    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.204    39.197    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X103Y70        FDCE (Setup_fdce_C_CE)      -0.150    39.302    UUT4/ReadCounterX_reg[0]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                 36.127    

Slack (MET) :             36.127ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.786ns (21.972%)  route 2.791ns (78.028%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.480     3.175    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.204    39.197    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[1]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X103Y70        FDCE (Setup_fdce_C_CE)      -0.150    39.302    UUT4/ReadCounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                 36.127    

Slack (MET) :             36.177ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.786ns (22.098%)  route 2.771ns (77.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.460     3.155    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[5]/C
                         clock pessimism              0.350    39.545    
                         clock uncertainty           -0.095    39.450    
    SLICE_X102Y71        FDCE (Setup_fdce_C_CE)      -0.119    39.331    UUT4/ReadCounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 36.177    

Slack (MET) :             36.177ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.786ns (22.098%)  route 2.771ns (77.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.460     3.155    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[7]/C
                         clock pessimism              0.350    39.545    
                         clock uncertainty           -0.095    39.450    
    SLICE_X102Y71        FDCE (Setup_fdce_C_CE)      -0.119    39.331    UUT4/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 36.177    

Slack (MET) :             36.177ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.786ns (22.098%)  route 2.771ns (77.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.460     3.155    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.350    39.545    
                         clock uncertainty           -0.095    39.450    
    SLICE_X102Y71        FDCE (Setup_fdce_C_CE)      -0.119    39.331    UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 36.177    

Slack (MET) :             36.177ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.786ns (22.098%)  route 2.771ns (77.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.460     3.155    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
                         clock pessimism              0.350    39.545    
                         clock uncertainty           -0.095    39.450    
    SLICE_X102Y71        FDCE (Setup_fdce_C_CE)      -0.119    39.331    UUT4/ReadCounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 36.177    

Slack (MET) :             36.278ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.786ns (22.732%)  route 2.672ns (77.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.361     3.056    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y70        FDCE                                         r  UUT4/ReadCounterX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.204    39.197    UUT4/CLK
    SLICE_X102Y70        FDCE                                         r  UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X102Y70        FDCE (Setup_fdce_C_CE)      -0.119    39.333    UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         39.333    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 36.278    

Slack (MET) :             36.278ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.786ns (22.732%)  route 2.672ns (77.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.361     3.056    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y70        FDCE                                         r  UUT4/ReadCounterX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.204    39.197    UUT4/CLK
    SLICE_X102Y70        FDCE                                         r  UUT4/ReadCounterX_reg[3]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X102Y70        FDCE (Setup_fdce_C_CE)      -0.119    39.333    UUT4/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         39.333    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 36.278    

Slack (MET) :             36.278ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.786ns (22.732%)  route 2.672ns (77.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.340    -0.402    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.341    -0.061 r  UUT4/CounterX_reg[4]/Q
                         net (fo=4, routed)           0.719     0.658    UUT4/CounterX[4]
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.101     0.759 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.337     1.096    UUT4/CounterX[9]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I1_O)        0.247     1.343 r  UUT4/CounterY[9]_i_3/O
                         net (fo=22, routed)          1.255     2.598    UUT4/CounterY[9]_i_1_n_0
    SLICE_X101Y70        LUT4 (Prop_lut4_I3_O)        0.097     2.695 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.361     3.056    UUT4/ReadCounterX[9]_i_1_n_0
    SLICE_X102Y70        FDCE                                         r  UUT4/ReadCounterX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.204    39.197    UUT4/CLK
    SLICE_X102Y70        FDCE                                         r  UUT4/ReadCounterX_reg[4]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X102Y70        FDCE (Setup_fdce_C_CE)      -0.119    39.333    UUT4/ReadCounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         39.333    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 36.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.209%)  route 0.118ns (38.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  UUT6/TMDS_CH2/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.118    -0.354    UUT6/TMDS_CH2/balance_acc[3]
    SLICE_X100Y74        LUT2 (Prop_lut2_I0_O)        0.045    -0.309 r  UUT6/TMDS_CH2/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    UUT6/TMDS_CH2/dout[0]_i_1_n_0
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X100Y74        FDCE (Hold_fdce_C_D)         0.121    -0.479    UUT6/TMDS_CH2/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/CounterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.134%)  route 0.093ns (30.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.610    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.164    -0.446 f  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.093    -0.352    UUT4/CounterY_reg[9]_0[4]
    SLICE_X101Y71        LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  UUT4/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.307    UUT4/CounterY[9]_i_2_n_0
    SLICE_X101Y71        FDCE                                         r  UUT4/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.866    -0.849    UUT4/CLK
    SLICE_X101Y71        FDCE                                         r  UUT4/CounterY_reg[9]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X101Y71        FDCE (Hold_fdce_C_D)         0.092    -0.505    UUT4/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.602%)  route 0.130ns (38.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.610    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  UUT4/ReadCounterX_reg[8]/Q
                         net (fo=4, routed)           0.130    -0.315    UUT4/ReadCounterX_reg[9]_0[8]
    SLICE_X102Y71        LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  UUT4/ReadCounterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UUT4/ReadCounterX[8]_i_1_n_0
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.866    -0.849    UUT4/CLK
    SLICE_X102Y71        FDCE                                         r  UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X102Y71        FDCE (Hold_fdce_C_D)         0.121    -0.489    UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.613%)  route 0.131ns (41.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  UUT6/TMDS_CH2/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.340    UUT6/TMDS_CH2/balance_acc[0]
    SLICE_X101Y74        LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.295    UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X101Y74        FDCE (Hold_fdce_C_D)         0.092    -0.521    UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.064%)  route 0.134ns (41.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.141    -0.472 f  UUT6/TMDS_CH2/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.134    -0.337    UUT6/TMDS_CH2/balance_acc[0]
    SLICE_X101Y74        LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.292    UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.241    -0.613    
    SLICE_X101Y74        FDCE (Hold_fdce_C_D)         0.092    -0.521    UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/CounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.538%)  route 0.164ns (46.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.610    UUT4/CLK
    SLICE_X99Y72         FDCE                                         r  UUT4/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  UUT4/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.164    -0.304    UUT4/CounterX[0]
    SLICE_X99Y73         LUT4 (Prop_lut4_I1_O)        0.048    -0.256 r  UUT4/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT4/CounterX[3]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -0.852    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/CounterX_reg[3]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.107    -0.492    UUT4/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UUT4/hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.188ns (49.473%)  route 0.192ns (50.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT4/CLK
    SLICE_X99Y73         FDCE                                         r  UUT4/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.471 f  UUT4/hsync_reg/Q
                         net (fo=4, routed)           0.192    -0.278    UUT4/hsync
    SLICE_X100Y74        LUT3 (Prop_lut3_I2_O)        0.047    -0.231 r  UUT4/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    UUT6/TMDS_CH0/D[1]
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH0/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X100Y74        FDCE (Hold_fdce_C_D)         0.131    -0.469    UUT6/TMDS_CH0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  UUT6/TMDS_CH0/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.379    UUT6/TMDS_CH0/balance_acc[1]
    SLICE_X101Y73        LUT6 (Prop_lut6_I4_O)        0.098    -0.281 r  UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -0.852    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X101Y73        FDCE (Hold_fdce_C_D)         0.092    -0.520    UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDCE (Prop_fdce_C_Q)         0.128    -0.484 f  UUT6/TMDS_CH0/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.379    UUT6/TMDS_CH0/balance_acc[1]
    SLICE_X101Y73        LUT6 (Prop_lut6_I1_O)        0.098    -0.281 r  UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -0.852    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X101Y73        FDCE (Hold_fdce_C_D)         0.092    -0.520    UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.190ns (54.800%)  route 0.157ns (45.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  UUT6/TMDS_CH0/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.314    UUT6/TMDS_CH0/balance_acc[0]
    SLICE_X101Y73        LUT5 (Prop_lut5_I2_O)        0.049    -0.265 r  UUT6/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    UUT6/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -0.852    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X101Y73        FDCE (Hold_fdce_C_D)         0.107    -0.505    UUT6/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_25MHz_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X100Y74    UUT6/TMDS_CH0/dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X100Y74    UUT6/TMDS_CH0/dout_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y73    UUT6/TMDS_CH0/dout_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y73    UUT6/TMDS_CH0/dout_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/dout_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/dout_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X103Y72    UUT6/TMDS_CH1/balance_acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X103Y72    UUT6/TMDS_CH1/balance_acc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X103Y72    UUT6/TMDS_CH1/balance_acc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X103Y72    UUT6/TMDS_CH1/balance_acc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y74    UUT6/TMDS_CH0/dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y74    UUT6/TMDS_CH0/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/dout_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    UUT6/TMDS_CH0/dout_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X103Y72    UUT6/TMDS_CH1/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X103Y72    UUT6/TMDS_CH1/balance_acc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGen_clk_wiz_0_0
  To Clock:  clkfbout_clockGen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   CLKGEN/clockGen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Clk_25MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_100MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 3.313ns (64.953%)  route 1.788ns (35.047%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[2]
                         net (fo=1, routed)           0.836     4.605    UUT5/UUT5a/BRAM_addr0_n_103
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.097     4.702 r  UUT5/UUT5a/BRAM_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.702    UUT5/UUT5a/BRAM_addr[2]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[2]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.032     9.119    UUT5/UUT5a/BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 3.313ns (64.956%)  route 1.787ns (35.044%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[14]
                         net (fo=1, routed)           0.836     4.604    UUT5/UUT5a/BRAM_addr0_n_91
    SLICE_X105Y72        LUT2 (Prop_lut2_I1_O)        0.097     4.701 r  UUT5/UUT5a/BRAM_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     4.701    UUT5/UUT5a/BRAM_addr[14]_i_1_n_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[14]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y72        FDRE (Setup_fdre_C_D)        0.032     9.119    UUT5/UUT5a/BRAM_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 3.313ns (65.021%)  route 1.782ns (34.979%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[0]
                         net (fo=1, routed)           0.831     4.599    UUT5/UUT5a/BRAM_addr0_n_105
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.097     4.696 r  UUT5/UUT5a/BRAM_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     4.696    UUT5/UUT5a/BRAM_addr[0]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.030     9.117    UUT5/UUT5a/BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 3.313ns (65.073%)  route 1.778ns (34.927%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[12])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[12]
                         net (fo=1, routed)           0.827     4.595    UUT5/UUT5a/BRAM_addr0_n_93
    SLICE_X105Y72        LUT2 (Prop_lut2_I1_O)        0.097     4.692 r  UUT5/UUT5a/BRAM_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     4.692    UUT5/UUT5a/BRAM_addr[12]_i_1_n_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[12]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y72        FDRE (Setup_fdre_C_D)        0.030     9.117    UUT5/UUT5a/BRAM_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 3.315ns (65.036%)  route 1.782ns (34.964%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[5]
                         net (fo=1, routed)           0.831     4.599    UUT5/UUT5a/BRAM_addr0_n_100
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.099     4.698 r  UUT5/UUT5a/BRAM_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     4.698    UUT5/UUT5a/BRAM_addr[5]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[5]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.064     9.151    UUT5/UUT5a/BRAM_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 3.313ns (66.338%)  route 1.681ns (33.662%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[6]
                         net (fo=1, routed)           0.730     4.498    UUT5/UUT5a/BRAM_addr0_n_99
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.097     4.595 r  UUT5/UUT5a/BRAM_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.595    UUT5/UUT5a/BRAM_addr[6]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[6]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.033     9.120    UUT5/UUT5a/BRAM_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 3.318ns (66.279%)  route 1.688ns (33.721%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[7]
                         net (fo=1, routed)           0.737     4.505    UUT5/UUT5a/BRAM_addr0_n_98
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.102     4.607 r  UUT5/UUT5a/BRAM_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.607    UUT5/UUT5a/BRAM_addr[7]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[7]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.064     9.151    UUT5/UUT5a/BRAM_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 3.313ns (66.290%)  route 1.685ns (33.710%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[10]
                         net (fo=1, routed)           0.733     4.502    UUT5/UUT5a/BRAM_addr0_n_95
    SLICE_X102Y72        LUT2 (Prop_lut2_I1_O)        0.097     4.599 r  UUT5/UUT5a/BRAM_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     4.599    UUT5/UUT5a/BRAM_addr[10]_i_1_n_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X102Y72        FDRE (Setup_fdre_C_D)        0.069     9.156    UUT5/UUT5a/BRAM_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 3.327ns (66.879%)  route 1.648ns (33.121%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[1]
                         net (fo=1, routed)           0.696     4.465    UUT5/UUT5a/BRAM_addr0_n_104
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.111     4.576 r  UUT5/UUT5a/BRAM_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     4.576    UUT5/UUT5a/BRAM_addr[1]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[1]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.064     9.151    UUT5/UUT5a/BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 3.327ns (66.912%)  route 1.645ns (33.088%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.343    -0.399    UUT4/CLK
    SLICE_X100Y71        FDCE                                         r  UUT4/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.393    -0.006 r  UUT4/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.951     0.945    UUT5/UUT5a/BRAM_addr0_0[4]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      2.823     3.768 r  UUT5/UUT5a/BRAM_addr0/P[3]
                         net (fo=1, routed)           0.694     4.462    UUT5/UUT5a/BRAM_addr0_n_102
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.111     4.573 r  UUT5/UUT5a/BRAM_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     4.573    UUT5/UUT5a/BRAM_addr[3]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.202     9.195    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.106     9.302    
                         clock uncertainty           -0.215     9.087    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.064     9.151    UUT5/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  4.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.494ns (55.635%)  route 0.394ns (44.365%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.609    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  UUT4/ReadCounterX_reg[0]/Q
                         net (fo=7, routed)           0.190    -0.277    UUT5/UUT5a/BRAM_addr0_1[0]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.308     0.031 r  UUT5/UUT5a/BRAM_addr0/P[4]
                         net (fo=1, routed)           0.204     0.234    UUT5/UUT5a/BRAM_addr0_n_101
    SLICE_X105Y71        LUT2 (Prop_lut2_I1_O)        0.045     0.279 r  UUT5/UUT5a/BRAM_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.279    UUT5/UUT5a/BRAM_addr[4]_i_1_n_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.867    -0.848    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y71        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[4]/C
                         clock pessimism              0.567    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X105Y71        FDRE (Hold_fdre_C_D)         0.092     0.025    UUT5/UUT5a/BRAM_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.495ns (53.077%)  route 0.438ns (46.923%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.609    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  UUT4/ReadCounterX_reg[0]/Q
                         net (fo=7, routed)           0.190    -0.277    UUT5/UUT5a/BRAM_addr0_1[0]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.308     0.031 r  UUT5/UUT5a/BRAM_addr0/P[11]
                         net (fo=1, routed)           0.247     0.278    UUT5/UUT5a/BRAM_addr0_n_94
    SLICE_X102Y72        LUT2 (Prop_lut2_I1_O)        0.046     0.324 r  UUT5/UUT5a/BRAM_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.324    UUT5/UUT5a/BRAM_addr[11]_i_1_n_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[11]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_D)         0.131     0.062    UUT5/UUT5a/BRAM_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.494ns (53.140%)  route 0.436ns (46.860%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.609    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  UUT4/ReadCounterX_reg[0]/Q
                         net (fo=7, routed)           0.190    -0.277    UUT5/UUT5a/BRAM_addr0_1[0]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[0]_P[8])
                                                      0.308     0.031 r  UUT5/UUT5a/BRAM_addr0/P[8]
                         net (fo=1, routed)           0.245     0.276    UUT5/UUT5a/BRAM_addr0_n_97
    SLICE_X102Y72        LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  UUT5/UUT5a/BRAM_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.321    UUT5/UUT5a/BRAM_addr[8]_i_1_n_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_D)         0.121     0.052    UUT5/UUT5a/BRAM_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.492ns (51.702%)  route 0.460ns (48.298%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.609    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  UUT4/ReadCounterX_reg[0]/Q
                         net (fo=7, routed)           0.190    -0.277    UUT5/UUT5a/BRAM_addr0_1[0]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[0]_P[9])
                                                      0.308     0.031 r  UUT5/UUT5a/BRAM_addr0/P[9]
                         net (fo=1, routed)           0.269     0.300    UUT5/UUT5a/BRAM_addr0_n_96
    SLICE_X102Y72        LUT2 (Prop_lut2_I1_O)        0.043     0.343 r  UUT5/UUT5a/BRAM_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     0.343    UUT5/UUT5a/BRAM_addr[9]_i_1_n_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[9]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_D)         0.131     0.062    UUT5/UUT5a/BRAM_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.896%)  route 0.626ns (77.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT4/CLK
    SLICE_X99Y74         FDCE                                         r  UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.472 f  UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.263    -0.209    UUT4/CounterX[9]
    SLICE_X100Y72        LUT5 (Prop_lut5_I3_O)        0.045    -0.164 r  UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.364     0.200    UUT5/UUT5a/E[0]
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_CE)       -0.016    -0.085    UUT5/UUT5a/BRAM_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.896%)  route 0.626ns (77.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT4/CLK
    SLICE_X99Y74         FDCE                                         r  UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.472 f  UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.263    -0.209    UUT4/CounterX[9]
    SLICE_X100Y72        LUT5 (Prop_lut5_I3_O)        0.045    -0.164 r  UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.364     0.200    UUT5/UUT5a/E[0]
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[11]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_CE)       -0.016    -0.085    UUT5/UUT5a/BRAM_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.896%)  route 0.626ns (77.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT4/CLK
    SLICE_X99Y74         FDCE                                         r  UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.472 f  UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.263    -0.209    UUT4/CounterX[9]
    SLICE_X100Y72        LUT5 (Prop_lut5_I3_O)        0.045    -0.164 r  UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.364     0.200    UUT5/UUT5a/E[0]
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_CE)       -0.016    -0.085    UUT5/UUT5a/BRAM_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.896%)  route 0.626ns (77.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT4/CLK
    SLICE_X99Y74         FDCE                                         r  UUT4/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.472 f  UUT4/CounterX_reg[9]/Q
                         net (fo=9, routed)           0.263    -0.209    UUT4/CounterX[9]
    SLICE_X100Y72        LUT5 (Prop_lut5_I3_O)        0.045    -0.164 r  UUT4/BRAM_addr[15]_i_1/O
                         net (fo=16, routed)          0.364     0.200    UUT5/UUT5a/E[0]
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.865    -0.850    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X102Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[9]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X102Y72        FDRE (Hold_fdre_C_CE)       -0.016    -0.085    UUT5/UUT5a/BRAM_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.497ns (53.201%)  route 0.437ns (46.799%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.609    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  UUT4/ReadCounterX_reg[0]/Q
                         net (fo=7, routed)           0.190    -0.277    UUT5/UUT5a/BRAM_addr0_1[0]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[0]_P[13])
                                                      0.308     0.031 r  UUT5/UUT5a/BRAM_addr0/P[13]
                         net (fo=1, routed)           0.247     0.278    UUT5/UUT5a/BRAM_addr0_n_92
    SLICE_X105Y72        LUT2 (Prop_lut2_I1_O)        0.048     0.326 r  UUT5/UUT5a/BRAM_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.326    UUT5/UUT5a/BRAM_addr[13]_i_1_n_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.866    -0.849    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[13]/C
                         clock pessimism              0.567    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X105Y72        FDRE (Hold_fdre_C_D)         0.107     0.039    UUT5/UUT5a/BRAM_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.498ns (52.694%)  route 0.447ns (47.306%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.609    UUT4/CLK
    SLICE_X103Y70        FDCE                                         r  UUT4/ReadCounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  UUT4/ReadCounterX_reg[0]/Q
                         net (fo=7, routed)           0.190    -0.277    UUT5/UUT5a/BRAM_addr0_1[0]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[0]_P[15])
                                                      0.308     0.031 r  UUT5/UUT5a/BRAM_addr0/P[15]
                         net (fo=1, routed)           0.257     0.288    UUT5/UUT5a/BRAM_addr0_n_90
    SLICE_X105Y72        LUT2 (Prop_lut2_I1_O)        0.049     0.337 r  UUT5/UUT5a/BRAM_addr[15]_i_2/O
                         net (fo=1, routed)           0.000     0.337    UUT5/UUT5a/BRAM_addr[15]_i_2_n_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.866    -0.849    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X105Y72        FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[15]/C
                         clock pessimism              0.567    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X105Y72        FDRE (Hold_fdre_C_D)         0.107     0.039    UUT5/UUT5a/BRAM_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_25MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_250MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.490ns (24.126%)  route 1.541ns (75.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH0/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.393    -0.010 r  UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.541     1.531    UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X98Y74         LUT3 (Prop_lut3_I0_O)        0.097     1.628 r  UUT7/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.628    UUT7/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.069     3.153    UUT7/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.493ns (24.238%)  route 1.541ns (75.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH0/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.393    -0.010 r  UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.541     1.531    UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X98Y74         LUT3 (Prop_lut3_I0_O)        0.100     1.631 r  UUT7/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.631    UUT7/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[1]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.098     3.182    UUT7/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.490ns (26.444%)  route 1.363ns (73.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 3.193 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.341    -0.401    UUT6/TMDS_CH1/CLK
    SLICE_X104Y73        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDCE (Prop_fdce_C_Q)         0.393    -0.008 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.363     1.355    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X103Y73        LUT3 (Prop_lut3_I0_O)        0.097     1.452 r  UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.452    UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.200     3.193    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.106     3.300    
                         clock uncertainty           -0.215     3.085    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)        0.032     3.117    UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.117    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.496ns (26.681%)  route 1.363ns (73.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 3.193 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.341    -0.401    UUT6/TMDS_CH1/CLK
    SLICE_X104Y73        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDCE (Prop_fdce_C_Q)         0.393    -0.008 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.363     1.355    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X103Y73        LUT3 (Prop_lut3_I0_O)        0.103     1.458 r  UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.458    UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.200     3.193    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.106     3.300    
                         clock uncertainty           -0.215     3.085    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)        0.064     3.149    UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.149    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.528ns (28.411%)  route 1.330ns (71.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.313    -0.090 r  UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.330     1.240    UUT7/TMDS_Blue[1]
    SLICE_X102Y74        LUT3 (Prop_lut3_I0_O)        0.215     1.455 r  UUT7/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.455    UUT7/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)        0.069     3.153    UUT7/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.563ns (30.482%)  route 1.284ns (69.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH0/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.361    -0.042 r  UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           1.284     1.242    UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X98Y74         LUT3 (Prop_lut3_I0_O)        0.202     1.444 r  UUT7/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.444    UUT7/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.072     3.156    UUT7/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.531ns (28.527%)  route 1.330ns (71.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.313    -0.090 r  UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.330     1.240    UUT7/TMDS_Blue[1]
    SLICE_X102Y74        LUT3 (Prop_lut3_I0_O)        0.218     1.458 r  UUT7/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.458    UUT7/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)        0.098     3.182    UUT7/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.566ns (30.595%)  route 1.284ns (69.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH0/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.361    -0.042 r  UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           1.284     1.242    UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X98Y74         LUT3 (Prop_lut3_I0_O)        0.205     1.447 r  UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.447    UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X98Y74         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.098     3.182    UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.490ns (27.010%)  route 1.324ns (72.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH2/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.393    -0.010 r  UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.324     1.314    UUT7/TMDS_Blue[0]
    SLICE_X102Y74        LUT3 (Prop_lut3_I0_O)        0.097     1.411 r  UUT7/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.411    UUT7/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)        0.070     3.154    UUT7/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.529ns (28.838%)  route 1.305ns (71.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 3.192 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.339    -0.403    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.313    -0.090 r  UUT6/TMDS_CH2/dout_reg[9]/Q
                         net (fo=1, routed)           1.305     1.215    UUT7/TMDS_Blue[3]
    SLICE_X102Y74        LUT2 (Prop_lut2_I1_O)        0.216     1.431 r  UUT7/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.431    UUT7/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.199     3.192    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.106     3.299    
                         clock uncertainty           -0.215     3.084    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)        0.098     3.182    UUT7/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.230ns (29.013%)  route 0.563ns (70.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.610    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  UUT6/TMDS_CH1/dout_reg[9]/Q
                         net (fo=1, routed)           0.563     0.081    UUT7/SR_TMDS_Green_reg[9]_0[2]
    SLICE_X102Y74        LUT2 (Prop_lut2_I1_O)        0.102     0.183 r  UUT7/SR_TMDS_Green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.183    UUT7/SR_TMDS_Green[9]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Green_reg[9]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X102Y74        FDCE (Hold_fdce_C_D)         0.131     0.059    UUT7/SR_TMDS_Green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.206ns (26.483%)  route 0.572ns (73.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT6/TMDS_CH1/CLK
    SLICE_X104Y73        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.572     0.124    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X103Y73        LUT3 (Prop_lut3_I0_O)        0.042     0.166 r  UUT7/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.166    UUT7/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.567    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.107     0.036    UUT7/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.765%)  route 0.572ns (73.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT6/TMDS_CH1/CLK
    SLICE_X104Y73        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.572     0.124    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X103Y73        LUT3 (Prop_lut3_I0_O)        0.045     0.169 r  UUT7/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.169    UUT7/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.567    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.091     0.020    UUT7/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.207ns (24.816%)  route 0.627ns (75.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.627     0.179    UUT7/TMDS_Blue[0]
    SLICE_X102Y74        LUT3 (Prop_lut3_I0_O)        0.043     0.222 r  UUT7/SR_TMDS_Blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.222    UUT7/SR_TMDS_Blue[5]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[5]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X102Y74        FDCE (Hold_fdce_C_D)         0.131     0.059    UUT7/SR_TMDS_Blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.208ns (25.612%)  route 0.604ns (74.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596    -0.612    UUT6/TMDS_CH1/CLK
    SLICE_X104Y73        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.604     0.157    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X103Y73        LUT3 (Prop_lut3_I0_O)        0.044     0.201 r  UUT7/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.201    UUT7/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[7]/C
                         clock pessimism              0.567    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.107     0.036    UUT7/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.594%)  route 0.608ns (74.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X104Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT6/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           0.608     0.159    UUT7/TMDS_Blue[2]
    SLICE_X103Y74        LUT3 (Prop_lut3_I0_O)        0.045     0.204 r  UUT7/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.204    UUT7/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X103Y74        FDCE (Hold_fdce_C_D)         0.107     0.035    UUT7/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.227ns (28.252%)  route 0.576ns (71.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.610    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  UUT6/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           0.576     0.095    UUT7/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X103Y73        LUT3 (Prop_lut3_I0_O)        0.099     0.194 r  UUT7/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.194    UUT7/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.852    UUT7/CLK
    SLICE_X103Y73        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.567    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.092     0.021    UUT7/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.209ns (24.996%)  route 0.627ns (75.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.627     0.179    UUT7/TMDS_Blue[0]
    SLICE_X102Y74        LUT3 (Prop_lut3_I0_O)        0.045     0.224 r  UUT7/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.224    UUT7/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X102Y74        FDCE (Hold_fdce_C_D)         0.121     0.049    UUT7/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.206ns (24.935%)  route 0.620ns (75.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X100Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.620     0.172    UUT7/TMDS_Blue[0]
    SLICE_X103Y74        LUT3 (Prop_lut3_I0_O)        0.042     0.214 r  UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.214    UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X103Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X103Y74        FDCE (Hold_fdce_C_D)         0.107     0.035    UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.227ns (26.631%)  route 0.625ns (73.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.595    -0.613    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.128    -0.485 r  UUT6/TMDS_CH2/dout_reg[9]/Q
                         net (fo=1, routed)           0.625     0.141    UUT7/TMDS_Blue[3]
    SLICE_X102Y74        LUT2 (Prop_lut2_I1_O)        0.099     0.240 r  UUT7/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.240    UUT7/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.853    UUT7/CLK
    SLICE_X102Y74        FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X102Y74        FDCE (Hold_fdce_C_D)         0.131     0.059    UUT7/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_25MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.003ns  (logic 0.491ns (16.351%)  route 2.512ns (83.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 39.192 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 f  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.822    31.816    UUT5/UUT5a/Blue[0]
    SLICE_X104Y72        LUT2 (Prop_lut2_I0_O)        0.098    31.914 r  UUT5/UUT5a/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.690    32.604    UUT6/TMDS_CH2/dout_reg[8]_0
    SLICE_X104Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.199    39.192    UUT6/TMDS_CH2/CLK
    SLICE_X104Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[8]/C
                         clock pessimism              0.106    39.299    
                         clock uncertainty           -0.215    39.084    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.163    38.921    UUT6/TMDS_CH2/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.921    
                         arrival time                         -32.604    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.340ns  (logic 0.490ns (20.944%)  route 1.850ns (79.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 39.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 f  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.850    31.843    UUT4/Blue[0]
    SLICE_X101Y73        LUT3 (Prop_lut3_I0_O)        0.097    31.940 r  UUT4/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    31.940    UUT6/TMDS_CH0/D[2]
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.200    39.193    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.106    39.300    
                         clock uncertainty           -0.215    39.085    
    SLICE_X101Y73        FDCE (Setup_fdce_C_D)        0.030    39.115    UUT6/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                         -31.940    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.340ns  (logic 0.490ns (20.944%)  route 1.850ns (79.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 39.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.850    31.843    UUT4/Blue[0]
    SLICE_X101Y73        LUT5 (Prop_lut5_I0_O)        0.097    31.940 r  UUT4/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    31.940    UUT6/TMDS_CH0/D[3]
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.200    39.193    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.106    39.300    
                         clock uncertainty           -0.215    39.085    
    SLICE_X101Y73        FDCE (Setup_fdce_C_D)        0.064    39.149    UUT6/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.149    
                         arrival time                         -31.940    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.170ns  (logic 0.506ns (23.323%)  route 1.664ns (76.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 39.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.664    31.657    UUT6/TMDS_CH0/Blue[0]
    SLICE_X101Y73        LUT5 (Prop_lut5_I0_O)        0.113    31.770 r  UUT6/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    31.770    UUT6/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.200    39.193    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.106    39.300    
                         clock uncertainty           -0.215    39.085    
    SLICE_X101Y73        FDCE (Setup_fdce_C_D)        0.064    39.149    UUT6/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.149    
                         arrival time                         -31.770    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.030ns  (logic 0.490ns (24.142%)  route 1.540ns (75.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.540    31.534    UUT6/TMDS_CH1/Blue[0]
    SLICE_X103Y72        LUT5 (Prop_lut5_I0_O)        0.097    31.631 r  UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    31.631    UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.106    39.302    
                         clock uncertainty           -0.215    39.087    
    SLICE_X103Y72        FDCE (Setup_fdce_C_D)        0.032    39.119    UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                         -31.631    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.046ns  (logic 0.506ns (24.736%)  route 1.540ns (75.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 39.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.540    31.534    UUT6/TMDS_CH1/Blue[0]
    SLICE_X103Y72        LUT3 (Prop_lut3_I1_O)        0.113    31.647 r  UUT6/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    31.647    UUT6/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.202    39.195    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.106    39.302    
                         clock uncertainty           -0.215    39.087    
    SLICE_X103Y72        FDCE (Setup_fdce_C_D)        0.064    39.151    UUT6/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.151    
                         arrival time                         -31.647    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.962ns  (logic 0.490ns (24.977%)  route 1.472ns (75.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 39.192 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.472    31.466    UUT6/TMDS_CH2/Blue[0]
    SLICE_X101Y74        LUT6 (Prop_lut6_I2_O)        0.097    31.563 r  UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    31.563    UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.199    39.192    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.106    39.299    
                         clock uncertainty           -0.215    39.084    
    SLICE_X101Y74        FDCE (Setup_fdce_C_D)        0.033    39.117    UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.117    
                         arrival time                         -31.563    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.959ns  (logic 0.490ns (25.016%)  route 1.469ns (74.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 39.192 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.469    31.463    UUT6/TMDS_CH2/Blue[0]
    SLICE_X101Y74        LUT6 (Prop_lut6_I1_O)        0.097    31.560 r  UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    31.560    UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.199    39.192    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.106    39.299    
                         clock uncertainty           -0.215    39.084    
    SLICE_X101Y74        FDCE (Setup_fdce_C_D)        0.032    39.116    UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                         -31.560    
  -------------------------------------------------------------------
                         slack                                  7.556    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.952ns  (logic 0.490ns (25.109%)  route 1.462ns (74.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 39.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.462    31.455    UUT6/TMDS_CH0/Blue[0]
    SLICE_X101Y73        LUT6 (Prop_lut6_I3_O)        0.097    31.552 r  UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    31.552    UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.200    39.193    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.106    39.300    
                         clock uncertainty           -0.215    39.085    
    SLICE_X101Y73        FDCE (Setup_fdce_C_D)        0.033    39.118    UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                         -31.552    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.948ns  (logic 0.490ns (25.160%)  route 1.458ns (74.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 39.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 29.601 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         1.343    29.601    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.393    29.994 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.458    31.451    UUT6/TMDS_CH0/Blue[0]
    SLICE_X101Y73        LUT6 (Prop_lut6_I2_O)        0.097    31.548 r  UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    31.548    UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.200    39.193    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.106    39.300    
                         clock uncertainty           -0.215    39.085    
    SLICE_X101Y73        FDCE (Setup_fdce_C_D)        0.032    39.117    UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.117    
                         arrival time                         -31.548    
  -------------------------------------------------------------------
                         slack                                  7.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.213ns (24.716%)  route 0.649ns (75.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.649     0.203    UUT6/TMDS_CH2/Blue[0]
    SLICE_X101Y74        LUT3 (Prop_lut3_I1_O)        0.049     0.252 r  UUT6/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.252    UUT6/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X101Y74        FDCE (Hold_fdce_C_D)         0.107     0.035    UUT6/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.649     0.203    UUT6/TMDS_CH2/Blue[0]
    SLICE_X101Y74        LUT5 (Prop_lut5_I0_O)        0.045     0.248 r  UUT6/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.248    UUT6/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X101Y74        FDCE (Hold_fdce_C_D)         0.092     0.020    UUT6/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.209ns (21.205%)  route 0.777ns (78.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.777     0.331    UUT6/TMDS_CH1/Blue[0]
    SLICE_X103Y72        LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.376    UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865    -0.850    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X103Y72        FDCE (Hold_fdce_C_D)         0.092     0.023    UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.209ns (21.140%)  route 0.780ns (78.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.780     0.334    UUT6/TMDS_CH1/Blue[0]
    SLICE_X103Y72        LUT6 (Prop_lut6_I2_O)        0.045     0.379 r  UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865    -0.850    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X103Y72        FDCE (Hold_fdce_C_D)         0.092     0.023    UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.967%)  route 0.788ns (79.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.788     0.342    UUT6/TMDS_CH2/Blue[0]
    SLICE_X101Y74        LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.387    UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X101Y74        FDCE (Hold_fdce_C_D)         0.092     0.020    UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.209ns (20.946%)  route 0.789ns (79.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.789     0.343    UUT6/TMDS_CH2/Blue[0]
    SLICE_X101Y74        LUT6 (Prop_lut6_I2_O)        0.045     0.388 r  UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.388    UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.853    UUT6/TMDS_CH2/CLK
    SLICE_X101Y74        FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X101Y74        FDCE (Hold_fdce_C_D)         0.092     0.020    UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.209ns (20.009%)  route 0.836ns (79.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.836     0.390    UUT6/TMDS_CH0/Blue[0]
    SLICE_X101Y73        LUT6 (Prop_lut6_I2_O)        0.045     0.435 r  UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.435    UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -0.852    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X101Y73        FDCE (Hold_fdce_C_D)         0.092     0.021    UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.209ns (19.952%)  route 0.839ns (80.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.839     0.393    UUT6/TMDS_CH0/Blue[0]
    SLICE_X101Y73        LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.438    UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -0.852    UUT6/TMDS_CH0/CLK
    SLICE_X101Y73        FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X101Y73        FDCE (Hold_fdce_C_D)         0.092     0.021    UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.209ns (19.503%)  route 0.863ns (80.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.863     0.417    UUT6/TMDS_CH1/Blue[0]
    SLICE_X103Y72        LUT3 (Prop_lut3_I1_O)        0.045     0.462 r  UUT6/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.462    UUT6/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865    -0.850    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X103Y72        FDCE (Hold_fdce_C_D)         0.107     0.038    UUT6/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.209ns (19.503%)  route 0.863ns (80.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=112, routed)         0.598    -0.610    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X104Y72        FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.863     0.417    UUT6/TMDS_CH1/Blue[0]
    SLICE_X103Y72        LUT5 (Prop_lut5_I0_O)        0.045     0.462 r  UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.462    UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865    -0.850    UUT6/TMDS_CH1/CLK
    SLICE_X103Y72        FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X103Y72        FDCE (Hold_fdce_C_D)         0.092     0.023    UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.439    





