#Build: Synplify Pro I-2013.09L , Build 064R, Nov 15 2013
#install: C:\lscc\diamond\3.1_x64\synpbase
#OS: Windows 7 6.1
#Hostname: SENSORS-VICENTE

#Implementation: SBret20

$ Start of Compile
#Thu May 08 16:55:30 2014

Synopsys VHDL Compiler, version comp201309rc, Build 136R, built Nov 18 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.1_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
VHDL syntax check successful!
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Synthesizing work.usbaer_top_level.structural 
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":25:7:25:27|Synthesizing work.cdvsresetstatemachine.behavioral 
@N: CD233 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":38:13:38:14|Using sequential encoding for type state
Post processing for work.cdvsresetstatemachine.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCvalueReady.vhd":25:7:25:19|Synthesizing work.adcvalueready.behavioral 
@N: CD233 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCvalueReady.vhd":37:13:37:14|Using sequential encoding for type state
Post processing for work.adcvalueready.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":25:7:25:21|Synthesizing work.adcstatemachine.behavioral 
@N: CD231 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":56:16:56:17|Using onehot encoding for type colstate (stidle="100000000000")
@N: CD231 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":57:16:57:17|Using onehot encoding for type rowstate (stidle="10000000")
@W: CD434 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:47:129:57|Signal exposurexdi in the sensitivity list is not used in the process
@W: CD434 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:125:129:136|Signal rowsettlexdi in the sensitivity list is not used in the process
@W: CD434 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:139:129:150|Signal colsettlexdi in the sensitivity list is not used in the process
@W: CD434 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:153:129:163|Signal exposuretxd in the sensitivity list is not used in the process
@W: CG296 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:10:129:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":209:22:209:31|Referenced variable exposurexd is not in sensitivity list
@W: CG296 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":275:10:275:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":326:5:326:15|Referenced variable countcolxdp is not in sensitivity list
@W: CG290 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":312:5:312:15|Referenced variable startrowxsp is not in sensitivity list
Post processing for work.adcstatemachine.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\monitorStateMachine.vhd":25:7:25:25|Synthesizing work.monitorstatemachine.behavioral 
@N: CD231 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\monitorStateMachine.vhd":69:13:69:14|Using onehot encoding for type state (stidle="100000000000")
Post processing for work.monitorstatemachine.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\fifoStatemachine.vhd":25:7:25:22|Synthesizing work.fifostatemachine.behavioral 
@N: CD233 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\fifoStatemachine.vhd":54:13:54:14|Using sequential encoding for type state
Post processing for work.fifostatemachine.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":19:7:19:30|Synthesizing work.synchronizerstatemachine.behavioral 
@N: CD231 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":46:13:46:14|Using onehot encoding for type state (stidle="100000")
@W: CD604 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":215:6:215:19|OTHERS clause is not synthesized 
Post processing for work.synchronizerstatemachine.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\timestampCounter.vhd":25:7:25:22|Synthesizing work.timestampcounter.behavioral 
Post processing for work.timestampcounter.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\eventCounter.vhd":26:7:26:18|Synthesizing work.eventcounter.behavioral 
Post processing for work.eventcounter.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\earlyPaketTimer.vhd":25:7:25:21|Synthesizing work.earlypakettimer.behavioral 
Post processing for work.earlypakettimer.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\AERfifo.vhd":14:7:14:13|Synthesizing work.aerfifo.structure 
@N: CD630 :"C:\lscc\diamond\3.1_x64\cae_library\synthesis\vhdl\machxo.vhd":1599:10:1599:16|Synthesizing work.fifo8ka.syn_black_box 
Post processing for work.fifo8ka.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.1_x64\cae_library\synthesis\vhdl\machxo.vhd":1280:10:1280:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.1_x64\cae_library\synthesis\vhdl\machxo.vhd":1272:10:1272:12|Synthesizing work.vhi.syn_black_box 
Post processing for work.vhi.syn_black_box
Post processing for work.aerfifo.structure
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\shiftRegister.vhd":30:7:30:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\clockgen.vhd":14:7:14:14|Synthesizing work.clockgen.structure 
@N: CD630 :"C:\lscc\diamond\3.1_x64\cae_library\synthesis\vhdl\machxo.vhd":1632:10:1632:16|Synthesizing work.ehxpllc.syn_black_box 
Post processing for work.ehxpllc.syn_black_box
Post processing for work.clockgen.structure
Post processing for work.usbaer_top_level.structural
@W: CL168 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":591:2:591:24|Pruning instance cDVSResetStateMachine_1 -- not in use ... 
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":225:4:225:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\fifoStatemachine.vhd":129:4:129:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\monitorStateMachine.vhd":275:4:275:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":358:4:358:5|Trying to extract state machine for register StateRowxDP
Extracted state machine for register StateRowxDP
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":358:4:358:5|Trying to extract state machine for register StateColxDP
Extracted state machine for register StateColxDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL159 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":35:1:35:9|Input ADCovrxSI is unused
@W: CL159 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":37:4:37:13|Input SRLatchxEI is unused
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCvalueReady.vhd":80:4:80:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":107:4:107:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":31:4:31:12|Input RxcolGxSI is unused
@W: CL159 :"C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":62:4:62:11|Input FXLEDxSI is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 08 16:55:31 2014

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 800R, Built Nov 18 2013 10:58:25
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20_scck.rpt 
Printing clock  summary report in "C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@W: FX469 :|Found undriven nets DebugxSIO[15] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[14] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[13] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[12] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[11] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[10] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[9] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[8] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[7] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[6] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[5] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[4] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[3] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[2] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[1] to be optimized by the mapper. 
syn_allowed_resources : blockrams=3  set on top level netlist USBAER_top_level


Clock Summary
**************

Start                             Requested      Requested     Clock        Clock                
Clock                             Frequency      Period        Type         Group                
-------------------------------------------------------------------------------------------------
System                            1.0 MHz        1000.000      system       system_clkgroup      
USBAER_top_level|IfClockxCI       4.1 MHz        241.479       inferred     Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO          1000.0 MHz     1.000         inferred     Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO          1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_3
clockgen|CLKOP_inferred_clock     153.1 MHz      6.533         inferred     Autoconstr_clkgroup_0
=================================================================================================

@W: MT529 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock clockgen|CLKOP_inferred_clock which controls 143 sequential elements including uMonitorAddressRegister.StatexDP[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock USBAER_top_level|IfClockxCI which controls 116 sequential elements including uADCRegister.StatexDP[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\shiftregister.vhd":65:4:65:5|Found inferred clock USBAER_top_level|PC1xSIO which controls 80 sequential elements including shiftRegister_1.StatexD[79:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\shiftregister.vhd":52:4:52:5|Found inferred clock USBAER_top_level|PC2xSIO which controls 80 sequential elements including shiftRegister_1.DataOutxDO[79:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 08 16:55:32 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 800R, Built Nov 18 2013 10:58:25
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@W: MO111 :|Tristate driver tri0_inst on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri1_inst on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri2_inst on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri3_inst on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri4_inst on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri5_inst on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri6_inst on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri7_inst on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri8_inst on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri9_inst on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri10_inst on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri11_inst on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri12_inst on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri13_inst on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri14_inst on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\timestampcounter.vhd":67:4:67:5|Found counter in view:work.USBAER_top_level(structural) inst uTimestampCounter.CountxDP[14:0]
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\earlypakettimer.vhd":57:4:57:5|Found counter in view:work.earlyPaketTimer(behavioral) inst CountxDP[20:0]
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\eventcounter.vhd":63:4:63:5|Found counter in view:work.eventCounter(behavioral) inst CountxDP[8:0]
Encoding state machine StatexDP[0:5] (view:work.synchronizerStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: MO129 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Sequential instance uSynchronizerStateMachine_1.StatexDP[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Sequential instance uSynchronizerStateMachine_1.StatexDP[0] reduced to a combinational gate by constant propagation
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst CounterxDP[13:0]
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst DividerxDP[6:0]
Encoding state machine StatexDP[0:3] (view:work.fifoStatemachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StatexDP[0:11] (view:work.monitorStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":275:4:275:5|Found updn counter in view:work.monitorStateMachine(behavioral) inst TimestampOverflowxDP[15:0] 
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":275:4:275:5|Found counter in view:work.monitorStateMachine(behavioral) inst CountxDP[7:0]
Encoding state machine StateColxDP[0:11] (view:work.ADCStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine StateRowxDP[0:6] (view:work.ADCStateMachine(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00010000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerColxDP[32:0]
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountRowxDP[7:0]
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerRowxDP[16:0]
@N:"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountColxDP[17:0]
Encoding state machine StatexDP[0:3] (view:work.ADCvalueReady(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.44ns		 347 /       413
------------------------------------------------------------

@N: FX271 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":275:4:275:5|Instance "monitorStateMachine_1.StatexDP[6]" with 22 loads replicated 1 times to improve timing 
@N: FX271 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":275:4:275:5|Instance "monitorStateMachine_1.StatexDP[7]" with 20 loads replicated 1 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.44ns		 350 /       415
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.44ns		 350 /       415
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 154MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_1_.un1[0] on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_2_.un1[0] on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_3_.un1[0] on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_4_.un1[0] on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_5_.un1[0] on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_6_.un1[0] on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_7_.un1[0] on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_8_.un1[0] on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_9_.un1[0] on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_10_.un1[0] on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_11_.un1[0] on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_12_.un1[0] on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_13_.un1[0] on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_14_.un1[0] on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_15_.un1[0] on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 154MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 274 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 141 clock pin(s) of sequential element(s)
0 instances converted, 141 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                  
---------------------------------------------------------------------------------------------------------
@K:CKID0002       IfClockxCI          port                   114        ADCStateMachine_1.CountColxDP[17]
@K:CKID0003       PC1xSIO             port                   80         shiftRegister_1.StatexD[79]      
@K:CKID0004       PC2xSIO             port                   80         shiftRegister_1.DataOutxDO[0]    
=========================================================================================================
=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       uClockGen.PLLCInst_0     EHXPLLC                141        AERREQxSB           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\3jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 154MB)

Writing EDIF Netlist and constraint files
I-2013.09L 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W: BW261 |Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC2xSIO" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC1xSIO" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|IfClockxCI" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from PORT "USBAER_top_level|PC2xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from PORT "USBAER_top_level|PC1xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from PORT "USBAER_top_level|IfClockxCI" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 154MB)

@W: MT246 :"c:\3jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\aerfifo.vhd":179:4:179:14|Blackbox FIFO8KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock USBAER_top_level|IfClockxCI with period 8.34ns. Please declare a user-defined clock on object "p:IfClockxCI"

@W: MT420 |Found inferred clock USBAER_top_level|PC1xSIO with period 1.48ns. Please declare a user-defined clock on object "p:PC1xSIO"

@W: MT420 |Found inferred clock USBAER_top_level|PC2xSIO with period 1000.00ns. Please declare a user-defined clock on object "p:PC2xSIO"

@W: MT420 |Found inferred clock clockgen|CLKOP_inferred_clock with period 7.90ns. Please declare a user-defined clock on object "n:uClockGen.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 08 16:55:35 2014
#


Top view:               USBAER_top_level
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.472

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
USBAER_top_level|IfClockxCI       119.9 MHz     101.9 MHz     8.342         9.814         -1.472     inferred     Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO          676.5 MHz     575.0 MHz     1.478         1.739         -0.261     inferred     Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO          1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_3
clockgen|CLKOP_inferred_clock     126.5 MHz     109.4 MHz     7.905         9.143         -1.239     inferred     Autoconstr_clkgroup_0
System                            1.0 MHz       1.0 MHz       1000.000      997.530       2.470      system       system_clkgroup      
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                         System                         |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
System                         clockgen|CLKOP_inferred_clock  |  7.905       2.470     |  No paths    -      |  No paths    -      |  No paths    -    
System                         USBAER_top_level|IfClockxCI    |  8.342       5.285     |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  System                         |  7.905       3.191     |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  clockgen|CLKOP_inferred_clock  |  7.905       -1.239    |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  USBAER_top_level|IfClockxCI    |  Diff grp    -         |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    System                         |  8.342       5.712     |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    clockgen|CLKOP_inferred_clock  |  Diff grp    -         |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    USBAER_top_level|IfClockxCI    |  8.342       -1.472    |  No paths    -      |  4.171       0.751  |  No paths    -    
USBAER_top_level|PC1xSIO       USBAER_top_level|PC1xSIO       |  1.478       -0.261    |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|PC1xSIO       USBAER_top_level|PC2xSIO       |  No paths    -         |  No paths    -      |  Diff grp    -      |  No paths    -    
USBAER_top_level|PC2xSIO       USBAER_top_level|IfClockxCI    |  No paths    -         |  No paths    -      |  No paths    -      |  Diff grp    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: USBAER_top_level|IfClockxCI
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                  Arrival           
Instance                                Reference                       Type        Pin     Net                   Time        Slack 
                                        Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[17]     1.672       -1.472
ADCStateMachine_1.DividerColxDP[18]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[18]     1.672       -1.472
ADCStateMachine_1.DividerColxDP[19]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[19]     1.660       -1.332
ADCStateMachine_1.DividerColxDP[20]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[20]     1.660       -1.332
ADCStateMachine_1.DividerColxDP[21]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[21]     1.660       -1.332
ADCStateMachine_1.DividerColxDP[22]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[22]     1.660       -1.332
ADCStateMachine_1.DividerColxDP[23]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[23]     1.660       -1.204
ADCStateMachine_1.DividerColxDP[24]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[24]     1.660       -1.204
ADCStateMachine_1.DividerColxDP[25]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[25]     1.660       -1.204
ADCStateMachine_1.DividerColxDP[26]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[26]     1.660       -1.204
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                               Required           
Instance                               Reference                       Type        Pin     Net                Time         Slack 
                                       Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[0]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[1]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[2]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[3]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[5]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[6]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[7]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[8]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
ADCStateMachine_1.DividerColxDP[9]     USBAER_top_level|IfClockxCI     FD1P3DX     SP      DividerColxDPe     8.148        -1.472
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.342
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.148

    - Propagation time:                      9.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.472

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[0] / SP
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                   Pin       Pin               Arrival     No. of    
Name                                                                Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                                 FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                                   Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                            Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         COUT0     Out     1.184     6.190       -         
N_148_li                                                            Net          -         -       -         -           3         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     B         In      0.000     6.190       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     Z         Out     1.717     7.907       -         
DividerColxDPlde_0_o2_0                                             Net          -         -       -         -           34        
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     A         In      0.000     7.907       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     Z         Out     1.713     9.620       -         
DividerColxDPe                                                      Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP[0]                                  FD1P3DX      SP        In      0.000     9.620       -         
===================================================================================================================================


Path information for path number 2: 
      Requested Period:                      8.342
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.148

    - Propagation time:                      9.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.472

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[18] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[0] / SP
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                   Pin       Pin               Arrival     No. of    
Name                                                                Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[18]                                 FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[18]                                                   Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     B         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                            Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         COUT0     Out     1.184     6.190       -         
N_148_li                                                            Net          -         -       -         -           3         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     B         In      0.000     6.190       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     Z         Out     1.717     7.907       -         
DividerColxDPlde_0_o2_0                                             Net          -         -       -         -           34        
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     A         In      0.000     7.907       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     Z         Out     1.713     9.620       -         
DividerColxDPe                                                      Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP[0]                                  FD1P3DX      SP        In      0.000     9.620       -         
===================================================================================================================================


Path information for path number 3: 
      Requested Period:                      8.342
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.148

    - Propagation time:                      9.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.472

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[0] / SP
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                   Pin       Pin               Arrival     No. of    
Name                                                                Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                                 FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                                   Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_lt17                   ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_lt17                   ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_lt17                                            Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         B1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         COUT0     Out     1.184     6.190       -         
N_148_li                                                            Net          -         -       -         -           3         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     B         In      0.000     6.190       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     Z         Out     1.717     7.907       -         
DividerColxDPlde_0_o2_0                                             Net          -         -       -         -           34        
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     A         In      0.000     7.907       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     Z         Out     1.713     9.620       -         
DividerColxDPe                                                      Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP[0]                                  FD1P3DX      SP        In      0.000     9.620       -         
===================================================================================================================================


Path information for path number 4: 
      Requested Period:                      8.342
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.148

    - Propagation time:                      9.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.472

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[32] / SP
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                   Pin       Pin               Arrival     No. of    
Name                                                                Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                                 FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                                   Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                            Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         COUT0     Out     1.184     6.190       -         
N_148_li                                                            Net          -         -       -         -           3         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     B         In      0.000     6.190       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     Z         Out     1.717     7.907       -         
DividerColxDPlde_0_o2_0                                             Net          -         -       -         -           34        
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     A         In      0.000     7.907       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     Z         Out     1.713     9.620       -         
DividerColxDPe                                                      Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP[32]                                 FD1P3DX      SP        In      0.000     9.620       -         
===================================================================================================================================


Path information for path number 5: 
      Requested Period:                      8.342
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.148

    - Propagation time:                      9.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.472

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[31] / SP
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                   Pin       Pin               Arrival     No. of    
Name                                                                Type         Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                                 FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                                   Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17                   ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                            Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]              CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]              CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]              CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]              CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                         Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]              CCU2         COUT0     Out     1.184     6.190       -         
N_148_li                                                            Net          -         -       -         -           3         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     B         In      0.000     6.190       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0_RNI6VJE[31]      ORCALUT4     Z         Out     1.717     7.907       -         
DividerColxDPlde_0_o2_0                                             Net          -         -       -         -           34        
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     A         In      0.000     7.907       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_1_cry_0_RNI7BF92[29]     ORCALUT4     Z         Out     1.713     9.620       -         
DividerColxDPe                                                      Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP[31]                                 FD1P3DX      SP        In      0.000     9.620       -         
===================================================================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|PC1xSIO
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                        Arrival           
Instance                       Reference                    Type        Pin     Net            Time        Slack 
                               Clock                                                                             
-----------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[0]     1.456       -0.261
shiftRegister_1.StatexD[1]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[1]     1.456       -0.261
shiftRegister_1.StatexD[2]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[2]     1.456       -0.261
shiftRegister_1.StatexD[3]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[3]     1.456       -0.261
shiftRegister_1.StatexD[4]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[4]     1.456       -0.261
shiftRegister_1.StatexD[5]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[5]     1.456       -0.261
shiftRegister_1.StatexD[6]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[6]     1.456       -0.261
shiftRegister_1.StatexD[7]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[7]     1.456       -0.261
shiftRegister_1.StatexD[8]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[8]     1.456       -0.261
shiftRegister_1.StatexD[9]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[9]     1.456       -0.261
=================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                        Required           
Instance                        Reference                    Type        Pin     Net            Time         Slack 
                                Clock                                                                              
-------------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[0]     1.195        -0.261
shiftRegister_1.StatexD[2]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[1]     1.195        -0.261
shiftRegister_1.StatexD[3]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[2]     1.195        -0.261
shiftRegister_1.StatexD[4]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[3]     1.195        -0.261
shiftRegister_1.StatexD[5]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[4]     1.195        -0.261
shiftRegister_1.StatexD[6]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[5]     1.195        -0.261
shiftRegister_1.StatexD[7]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[6]     1.195        -0.261
shiftRegister_1.StatexD[8]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[7]     1.195        -0.261
shiftRegister_1.StatexD[9]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[8]     1.195        -0.261
shiftRegister_1.StatexD[10]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[9]     1.195        -0.261
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[0] / Q
    Ending point:                            shiftRegister_1.StatexD[1] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[0]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[1]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[1] / Q
    Ending point:                            shiftRegister_1.StatexD[2] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[1]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[2]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 3: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[2] / Q
    Ending point:                            shiftRegister_1.StatexD[3] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[2]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[2]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[3]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[3] / Q
    Ending point:                            shiftRegister_1.StatexD[4] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[3]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[3]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[4]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[4] / Q
    Ending point:                            shiftRegister_1.StatexD[5] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[4]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[4]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[5]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================




====================================
Detailed Report for Clock: clockgen|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                          Arrival           
Instance                                          Reference                         Type        Pin     Net                         Time        Slack 
                                                  Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]            clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[6]            1.456       -1.239
monitorStateMachine_1.StatexDP_fast[7]            clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[7]            1.456       -1.239
uTimestampCounter.CountxDP[14]                    clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[14]                1.612       -0.099
uTimestampCounter.MSbDelayedxDP                   clockgen|CLKOP_inferred_clock     FD1S3DX     Q       MSbDelayedxDP               1.456       0.057 
uEarlyPaketTimer.CountxDP[0]                      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[0]                 1.348       0.118 
uEarlyPaketTimer.CountxDP[1]                      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[1]                 1.348       0.118 
uEarlyPaketTimer.CountxDP[2]                      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[2]                 1.348       0.246 
uEarlyPaketTimer.CountxDP[3]                      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[3]                 1.348       0.246 
monitorStateMachine_1.TimestampOverflowxDP[0]     clockgen|CLKOP_inferred_clock     FD1S3DX     Q       TimestampOverflowxDP[0]     1.552       0.298 
monitorStateMachine_1.TimestampOverflowxDP[1]     clockgen|CLKOP_inferred_clock     FD1S3DX     Q       TimestampOverflowxDP[1]     1.552       0.298 
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required           
Instance                                           Reference                         Type        Pin     Net                             Time         Slack 
                                                   Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.TimestampOverflowxDP[14]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[14]     6.902        -1.239
monitorStateMachine_1.TimestampOverflowxDP[15]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[15]     6.902        -1.239
monitorStateMachine_1.TimestampOverflowxDP[12]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[12]     6.902        -1.111
monitorStateMachine_1.TimestampOverflowxDP[13]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[13]     6.902        -1.111
monitorStateMachine_1.TimestampOverflowxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[10]     6.902        -0.983
monitorStateMachine_1.TimestampOverflowxDP[11]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[11]     6.902        -0.983
monitorStateMachine_1.TimestampOverflowxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[8]      6.902        -0.855
monitorStateMachine_1.TimestampOverflowxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[9]      6.902        -0.855
monitorStateMachine_1.TimestampOverflowxDP[6]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[6]      6.902        -0.727
monitorStateMachine_1.TimestampOverflowxDP[7]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[7]      6.902        -0.727
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.905
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.902

    - Propagation time:                      8.140
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.239

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[6]                                         Net          -         -       -         -           2         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     Z         Out     1.633     3.089       -         
N_242                                                    Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         B0        In      0.000     3.089       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.850       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.850       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.978       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.978       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.106       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.106       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.234       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.234       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.362       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.362       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.490       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.490       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.618       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.618       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.383       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.383       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.140       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.140       -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.905
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.902

    - Propagation time:                      8.140
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.239

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[7]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[7]                                         Net          -         -       -         -           2         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     B         In      0.000     1.456       -         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     Z         Out     1.633     3.089       -         
N_242                                                    Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         B0        In      0.000     3.089       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.850       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.850       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.978       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.978       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.106       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.106       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.234       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.234       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.362       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.362       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.490       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.490       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.618       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.618       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.383       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.383       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.140       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.140       -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.905
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.902

    - Propagation time:                      8.140
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.239

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[6]                                         Net          -         -       -         -           2         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     Z         Out     1.633     3.089       -         
N_242                                                    Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         B1        In      0.000     3.089       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.850       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.850       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.978       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.978       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.106       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.106       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.234       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.234       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.362       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.362       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.490       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.490       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.618       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.618       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.383       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.383       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.140       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.140       -         
========================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.905
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.902

    - Propagation time:                      8.140
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.239

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[14] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[6]                                         Net          -         -       -         -           2         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     Z         Out     1.633     3.089       -         
N_242                                                    Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         B0        In      0.000     3.089       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.850       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.850       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.978       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.978       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.106       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.106       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.234       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.234       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.362       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.362       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.490       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.490       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.618       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.618       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S0        Out     1.766     7.383       -         
TimestampOverflowxDP_s[14]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     C         In      0.000     7.383       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     Z         Out     0.757     8.140       -         
TimestampOverflowxDP_lm[14]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[14]           FD1S3DX      D         In      0.000     8.140       -         
========================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.905
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.902

    - Propagation time:                      8.140
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.239

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[7]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[7]                                         Net          -         -       -         -           2         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     B         In      0.000     1.456       -         
monitorStateMachine_1.un1_StatexDP_1_i_a2                ORCALUT4     Z         Out     1.633     3.089       -         
N_242                                                    Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         B1        In      0.000     3.089       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.850       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.850       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.978       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.978       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.106       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.106       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.234       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.234       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.362       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.362       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.490       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.490       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.618       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.618       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.383       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.383       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.140       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.140       -         
========================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival          
Instance              Reference     Type        Pin     Net             Time        Slack
                      Clock                                                              
-----------------------------------------------------------------------------------------
uFifo.AERfifo_0_1     System        FIFO8KA     FF      FifoFullxS      0.000       2.470
uFifo.AERfifo_0_1     System        FIFO8KA     EF      FifoEmptyxS     0.000       5.285
=========================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                             Required          
Instance                                  Reference     Type        Pin     Net                Time         Slack
                                          Clock                                                                  
-----------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[11]        System        FD1S3BX     D       StatexDP_ns[0]     6.902        2.470
uMonitorTimestampRegister.StatexDP[0]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[1]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[2]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[3]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[4]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[5]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[6]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[7]     System        FD1P3DX     SP      N_288_i            7.711        3.699
uMonitorTimestampRegister.StatexDP[8]     System        FD1P3DX     SP      N_288_i            7.711        3.699
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.905
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.902

    - Propagation time:                      4.432
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.470

    Number of logic level(s):                4
    Starting point:                          uFifo.AERfifo_0_1 / FF
    Ending point:                            monitorStateMachine_1.StatexDP[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1                                               FIFO8KA      FF       Out     0.000     0.000       -         
FifoFullxS                                                      Net          -        -       -         -           10        
monitorStateMachine_1.p_memless\.un2_timestampresetxdp_0_o2     ORCALUT4     A        In      0.000     0.000       -         
monitorStateMachine_1.p_memless\.un2_timestampresetxdp_0_o2     ORCALUT4     Z        Out     1.297     1.297       -         
un2_timestampresetxdp                                           Net          -        -       -         -           2         
monitorStateMachine_1.StatexDP_ns_a2_0_1[0]                     ORCALUT4     D        In      0.000     1.297       -         
monitorStateMachine_1.StatexDP_ns_a2_0_1[0]                     ORCALUT4     Z        Out     1.189     2.486       -         
StatexDP_ns_a2_0_1[0]                                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_o2[0]                         ORCALUT4     D        In      0.000     2.486       -         
monitorStateMachine_1.StatexDP_ns_o2[0]                         ORCALUT4     Z        Out     1.189     3.675       -         
N_226                                                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_a2[0]                         ORCALUT4     A        In      0.000     3.675       -         
monitorStateMachine_1.StatexDP_ns_a2[0]                         ORCALUT4     Z        Out     0.757     4.432       -         
StatexDP_ns[0]                                                  Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP[11]                              FD1S3BX      D        In      0.000     4.432       -         
==============================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2280c-3

Register bits: 415 of 2280 (18%)
PIC Latch:       0
I/O cells:       91


Details:
CCU2:           141
FD1P3DX:        173
FD1S3AX:        4
FD1S3BX:        4
FD1S3DX:        234
GSR:            1
IB:             36
INV:            6
OB:             40
OBZ:            15
ORCALUT4:       344
PFUMX:          10
PUR:            1
VHI:            14
VLO:            11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 55MB peak: 154MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu May 08 16:55:36 2014

###########################################################]
