// Seed: 3785538168
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_9 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd57,
    parameter id_2  = 32'd97,
    parameter id_5  = 32'd27
) (
    .id_7(id_1),
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire _id_2;
  input logic [7:0] id_1;
  logic [id_2 : -1 'b0] id_8 = id_5;
  assign id_6[-1] = id_6 ? -1 : id_5;
  wand [-1 : -1] id_9 = 1;
  logic id_10;
  uwire [-1 : 1 'b0] _id_11 = id_8 == id_9;
  assign id_3 = id_1[id_11==id_5];
  wire [1  |  -1 : -1] id_12 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_10
  );
endmodule
