{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1691123625978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1691123625978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 21:33:45 2023 " "Processing started: Thu Aug 03 21:33:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1691123625978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1691123625978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_VGA -c DE2_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_VGA -c DE2_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1691123625979 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1691123626334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_640x480.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/vga_640x480.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691123626367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691123626367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691123626370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691123626370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 DE2_VGA.v(98) " "Verilog HDL Expression warning at DE2_VGA.v(98): truncated literal to match 8 bits" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1691123626376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_VGA " "Found entity 1: DE2_VGA" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691123626376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691123626376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegments.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegments " "Found entity 1: sevensegments" {  } { { "sevensegments.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691123626377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691123626377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sevensegmentcontroller.v(23) " "Verilog HDL information at sevensegmentcontroller.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "sevensegmentcontroller.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegmentcontroller.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1691123626379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentcontroller " "Found entity 1: sevensegmentcontroller" {  } { { "sevensegmentcontroller.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegmentcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691123626379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691123626379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_VGA " "Elaborating entity \"DE2_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1691123626429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegments sevensegments:segments " "Elaborating entity \"sevensegments\" for hierarchy \"sevensegments:segments\"" {  } { { "DE2_VGA.v" "segments" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691123626451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sevensegments.v(29) " "Verilog HDL assignment warning at sevensegments.v(29): truncated value with size 32 to match size of target (8)" {  } { { "sevensegments.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691123626453 "|DE2_VGA|sevensegments:segments"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sevensegments.v(30) " "Verilog HDL assignment warning at sevensegments.v(30): truncated value with size 32 to match size of target (8)" {  } { { "sevensegments.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691123626453 "|DE2_VGA|sevensegments:segments"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sevensegments.v(31) " "Verilog HDL assignment warning at sevensegments.v(31): truncated value with size 32 to match size of target (8)" {  } { { "sevensegments.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691123626453 "|DE2_VGA|sevensegments:segments"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sevensegments.v(32) " "Verilog HDL assignment warning at sevensegments.v(32): truncated value with size 32 to match size of target (8)" {  } { { "sevensegments.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691123626453 "|DE2_VGA|sevensegments:segments"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegmentcontroller sevensegments:segments\|sevensegmentcontroller:s0 " "Elaborating entity \"sevensegmentcontroller\" for hierarchy \"sevensegments:segments\|sevensegmentcontroller:s0\"" {  } { { "sevensegments.v" "s0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/sevensegments.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691123626454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 vga_640x480:vgaController " "Elaborating entity \"vga_640x480\" for hierarchy \"vga_640x480:vgaController\"" {  } { { "DE2_VGA.v" "vgaController" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691123626464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "DE2_VGA.v" "keyboard" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691123626471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1691123626844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691123626893 "|DE2_VGA|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1691123626893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/output_files/DE2_VGA.map.smsg " "Generated suppressed messages file C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/output_files/DE2_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1691123627021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1691123627170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627170 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_VGA.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_VGA_V/DE2_VGA.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691123627297 "|DE2_VGA|PS2_DAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1691123627297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1691123627298 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1691123627298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1691123627298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1691123627298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1691123627321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 21:33:47 2023 " "Processing ended: Thu Aug 03 21:33:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1691123627321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1691123627321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1691123627321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1691123627321 ""}
