module boolean (
    output io_led2[8],
    input io_dip [3][8]
  ) {
  sig result3[8];

  always {
    result3=8h00;
    case(io_dip[2][3-:4]){
      8:result3 = io_dip[0]&io_dip[1]; //AND
      14:result3 = io_dip[0]|io_dip[1]; //OR
      6:result3 = io_dip[0]^io_dip[1]; //XOR
      10:result3 = io_dip[0];           //A
      }
    io_led2 = result3[7-:8];

  }
}