$date
	Mon Oct 27 09:27:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % pre $end
$var reg 1 & t $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 1 % pre $end
$var wire 1 ! qbar $end
$var wire 1 & t $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
1%
0$
0#
1"
0!
$end
#5
1#
#10
0#
0%
#15
1#
#20
0#
1&
#25
1!
0"
1#
#30
0#
#35
0!
1"
1#
#40
0#
#45
1!
0"
1#
#50
0#
#55
0!
1"
1#
#60
0#
#65
1!
0"
1#
#70
0#
0&
#75
1#
#80
0#
#85
1#
#90
0#
1&
#95
0!
1"
1#
#100
0#
#105
1!
0"
1#
#110
0#
#115
0!
1"
1#
#120
0#
#125
1!
0"
1#
#130
0#
#135
0!
1"
1#
#140
0#
#145
1!
0"
1#
#150
0#
