INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.ip_user_files/bd/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiPortRAM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_top_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parse_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/comprehensive_testbench_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comprehensive_testbench_v3
