<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <name preferredWidth="249" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="397" />
   <clocksource preferredWidth="396" />
   <frequency preferredWidth="384" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1489" height="884" x="81" y="21" />
 <generation
   synthesis="VHDL"
   testbench_system="STANDARD"
   testbench_simulation="VHDL"
   path="_PROJECT_NAME_"
   simulation="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
