#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5630934881f0 .scope module, "clk_1hz_tb" "clk_1hz_tb" 2 3;
 .timescale -9 -12;
P_0x56309344ef50 .param/l "FREQ" 0 2 5, +C4<00000000000000001001110001000000>;
P_0x56309344ef90 .param/l "PERIOD" 0 2 6, +C4<011101110011010110010100000000000>;
P_0x56309344efd0 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000010000>;
v0x5630934a2300_0 .var "clk", 0 0;
v0x5630934a23a0_0 .net "clk_out", 0 0, v0x5630934a19f0_0;  1 drivers
v0x5630934a2490_0 .var "rst_n", 0 0;
S_0x5630934884d0 .scope module, "c0" "clk_1hz" 2 12, 3 1 0, S_0x5630934881f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x56309348cab0 .param/l "FREQ" 0 3 3, +C4<00000000000000001001110001000000>;
P_0x56309348caf0 .param/l "PERIOD" 0 3 4, +C4<011101110011010110010100000000000>;
P_0x56309348cb30 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
L_0x563093477e00 .functor AND 1, v0x5630934a2490_0, v0x5630934a1b90_0, C4<1>, C4<1>;
v0x5630934a1de0_0 .net "clk", 0 0, v0x5630934a2300_0;  1 drivers
v0x5630934a1ef0_0 .net "clk_out", 0 0, v0x5630934a19f0_0;  alias, 1 drivers
v0x5630934a1fb0_0 .net "cnt", 15 0, v0x5630934a13e0_0;  1 drivers
v0x5630934a20a0_0 .net "cnt_rst_n", 0 0, v0x5630934a1b90_0;  1 drivers
v0x5630934a2140_0 .net "counter_rst_n", 0 0, L_0x563093477e00;  1 drivers
v0x5630934a2230_0 .net "rst_n", 0 0, v0x5630934a2490_0;  1 drivers
S_0x56309348cd00 .scope module, "c0" "counter" 3 17, 4 1 0, S_0x5630934884d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "cnt";
P_0x56309348cee0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v0x563093477f60_0 .net "clk", 0 0, v0x5630934a2300_0;  alias, 1 drivers
v0x5630934a13e0_0 .var "cnt", 15 0;
v0x5630934a14c0_0 .net "rst_n", 0 0, L_0x563093477e00;  alias, 1 drivers
E_0x563093487360 .event posedge, v0x563093477f60_0;
S_0x5630934a1610 .scope module, "cd0" "clk_div" 3 21, 5 1 0, S_0x5630934884d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "cnt";
    .port_info 3 /OUTPUT 1 "clk_out";
    .port_info 4 /OUTPUT 1 "cnt_rst_n";
P_0x563093474f20 .param/l "N" 0 5 3, +C4<00000000000000000100111000100000>;
P_0x563093474f60 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
v0x5630934a1920_0 .net "clk", 0 0, v0x5630934a2300_0;  alias, 1 drivers
v0x5630934a19f0_0 .var "clk_out", 0 0;
v0x5630934a1a90_0 .net "cnt", 15 0, v0x5630934a13e0_0;  alias, 1 drivers
v0x5630934a1b90_0 .var "cnt_rst_n", 0 0;
v0x5630934a1c30_0 .net "rst_n", 0 0, v0x5630934a2490_0;  alias, 1 drivers
    .scope S_0x56309348cd00;
T_0 ;
    %wait E_0x563093487360;
    %load/vec4 v0x5630934a14c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5630934a13e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5630934a13e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5630934a13e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5630934a1610;
T_1 ;
    %wait E_0x563093487360;
    %load/vec4 v0x5630934a1c30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630934a19f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5630934a1a90_0;
    %pad/u 32;
    %cmpi/e 19999, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5630934a19f0_0;
    %inv;
    %assign/vec4 v0x5630934a19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630934a1b90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5630934a1b90_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5630934881f0;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "clk_1hz.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5630934881f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5630934881f0;
T_3 ;
    %delay 12500000, 0;
    %load/vec4 v0x5630934a2300_0;
    %inv;
    %assign/vec4 v0x5630934a2300_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5630934881f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630934a2300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630934a2490_0, 0;
    %delay 25000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5630934a2490_0, 0;
    %delay 1385447424, 931;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "1hz_clk_tb.v";
    "1hz_clk.v";
    "counter.v";
    "clk_div.v";
