QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tmr_inject_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_inject_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:53 on Jul 13,2023
vcom -64 -93 -work tmr_inject_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_inject_v1_0_4/.cxl.vhdl.tmr_inject_v1_0_4.tmr_inject_v1_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(330): Nonresolved signal 'reg_addr_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(416):Conditional signal assignment line__416
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(407):Conditional signal assignment line__407
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(399):Conditional signal assignment line__399
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(331): Nonresolved signal 'reg_addr_instruction_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(417):Conditional signal assignment line__417
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(408):Conditional signal assignment line__408
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(400):Conditional signal assignment line__400
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(332): Nonresolved signal 'reg_addr_lsw_addr_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(418):Conditional signal assignment line__418
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(410):Conditional signal assignment line__409
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(401):Conditional signal assignment line__401
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(333): Nonresolved signal 'reg_addr_msw_addr_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(419):Conditional signal assignment line__419
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(411):Conditional signal assignment line__411
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(402):Conditional signal assignment line__402
End time: 11:30:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 4
