{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696106943635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696106943636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 15:49:03 2023 " "Processing started: Sat Sep 30 15:49:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696106943636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106943636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106943636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696106944409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696106944409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/sincos.v 2 2 " "Found 2 design units, including 2 entities, in source file sincos/synthesis/sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/sincos.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106963113 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_display_decoder " "Found entity 2: seven_display_decoder" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/sincos.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106963113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106963113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/sincos_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/synthesis/submodules/sincos_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_CORDIC_0-normal " "Found design unit 1: sincos_CORDIC_0-normal" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964938 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_CORDIC_0 " "Found entity 1: sincos_CORDIC_0" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106964938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sincos/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "sincos/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106964961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sincos/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964983 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964983 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964983 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696106964983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106964983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincos " "Elaborating entity \"sincos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696106965071 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "sincos.v(42) " "Verilog HDL error at sincos.v(42): part-select direction is opposite from prefix index direction" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/sincos.v" 42 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1696106965079 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "temp_cos sincos.v(38) " "HDL error at sincos.v(38): see declaration for object \"temp_cos\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3.2/sincos/synthesis/sincos.v" 38 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696106965080 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696106965080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696106965408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 30 15:49:25 2023 " "Processing ended: Sat Sep 30 15:49:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696106965408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696106965408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696106965408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106965408 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696106966124 ""}
