{
  "//": "LoRa Edge SoC â€” TTIHP 26a (IHP SG13G2)",
  "//": "Based on MichaelBell/ttihp25b-tinyQV config (proven on IHP shuttle)",

  "//": "PL_TARGET_DENSITY_PCT - MichaelBell uses 66-70%, we use 68% (slightly more cells than original)",
  "PL_TARGET_DENSITY_PCT": 68,

  "//": "CLOCK_PERIOD - 25MHz = 40ns",
  "CLOCK_PERIOD": 40,

  "//": "Hold slack margin - use TTIHP defaults (proven to work on IHP SG13G2)",
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,

  "//": "Synth strategy - AREA optimization reduces cell count, critical for hold buffer headroom",
  "SYNTH_STRATEGY": "AREA 0",

  "//": "Clock gating - disable (not needed at 25MHz)",
  "USE_LIGHTER": 0,

  "//": "Linter",
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,

  "//": "Antenna fixing - limit iterations (MichaelBell: excessive diodes otherwise)",
  "GRT_ANTENNA_ITERS": 1,
  "GRT_ANTENNA_MARGIN": 15,

  "//": "Clock",
  "CLOCK_PORT": "clk",

  "//": "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!",
  "//": "!!! DO NOT CHANGE ANYTHING BELOW THIS POINT !!!",
  "//": "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!",

  "//": "Save some time",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,

  "//": "Exclude standard cells with issues (TTIHP template requirement)",
  "EXTRA_EXCLUDED_CELLS": ["sg13g2_sdfbbp_1"],

  "//": "Don't put clock buffers on the outputs",
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,

  "//": "Reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,

  "//": "Absolute die size",
  "FP_SIZING": "absolute",

  "GRT_ALLOW_CONGESTION": 1,

  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "FP_PDN_VPITCH": 38.87,

  "//": "Clock",
  "RUN_CTS": 1,

  "//": "Don't use power rings or TopMetal layers",
  "FP_PDN_MULTILAYER": 0,
  "RT_MAX_LAYER": "Metal5",

  "//": "MAGIC_DEF_LABELS may cause issues with LVS",
  "MAGIC_DEF_LABELS": 0,

  "//": "Only export pin area in LEF (without any connected nets)",
  "MAGIC_WRITE_LEF_PINONLY": 1
}
