{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613729122609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613729122641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 02:05:22 2021 " "Processing started: Fri Feb 19 02:05:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613729122641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729122641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729122641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613729124000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613729124000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(17) " "Verilog HDL information at register_file.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/register_file.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613729141905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/register_file.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141905 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_file_tb " "Found entity 2: register_file_tb" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/register_file.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_adder_tb " "Found entity 2: pc_adder_tb" {  } { { "pc_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc_adder.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_type.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_type " "Found entity 1: instruction_type" {  } { { "instruction_type.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/instruction_type.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_type_tb " "Found entity 2: instruction_type_tb" {  } { { "instruction_type.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/instruction_type.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_in_out.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_in_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_in_out " "Found entity 1: pc_in_out" {  } { { "pc_in_out.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc_in_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_in_out_tb " "Found entity 2: pc_in_out_tb" {  } { { "pc_in_out.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc_in_out.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file branch_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Found entity 1: branch_adder" {  } { { "branch_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/branch_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""} { "Info" "ISGN_ENTITY_NAME" "2 branch_adder_tb " "Found entity 2: branch_adder_tb" {  } { { "branch_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/branch_adder.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613729141921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141921 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" pc_mux.sv(33) " "Verilog HDL syntax error at pc_mux.sv(33) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pc_mux.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc_mux.sv" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613729141937 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pc_mux_tb pc_mux.sv(15) " "Ignored design unit \"pc_mux_tb\" at pc_mux.sv(15) due to previous errors" {  } { { "pc_mux.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/pc_mux.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613729141937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file pc_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729141937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mollyle/EE469/Lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/mollyle/EE469/Lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729142015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613729142327 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 19 02:05:42 2021 " "Processing ended: Fri Feb 19 02:05:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613729142327 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613729142327 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613729142327 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613729142327 ""}
