module PHASER_IN_PHY (...); 
    parameter BURST_MODE = "FALSE"; 
    parameter integer CLKOUT_DIV = 4; 
    parameter [0:0] DQS_AUTO_RECAL = 1'b1; 
    parameter DQS_BIAS_MODE = "FALSE"; 
    parameter [2:0] DQS_FIND_PATTERN = 3'b001; 
    parameter integer FINE_DELAY = 0; 
    parameter FREQ_REF_DIV = "NONE"; 
    parameter [0:0] IS_RST_INVERTED = 1'b0; 
    parameter real MEMREFCLK_PERIOD = 0.000; 
    parameter OUTPUT_CLK_SRC = "PHASE_REF"; 
    parameter real PHASEREFCLK_PERIOD = 0.000; 
    parameter real REFCLK_PERIOD = 0.000; 
    parameter integer SEL_CLK_OFFSET = 5; 
    parameter SYNC_IN_DIV_RST = "FALSE"; 
    parameter WR_CYCLES = "FALSE"; 
    output DQSFOUND; 
    output DQSOUTOFRANGE; 
    output FINEOVERFLOW; 
    output ICLK; 
    output ICLKDIV; 
    output ISERDESRST; 
    output PHASELOCKED; 
    output RCLK; 
    output WRENABLE; 
    output [5:0] COUNTERREADVAL; 
    input BURSTPENDINGPHY; 
    input COUNTERLOADEN; 
    input COUNTERREADEN; 
    input FINEENABLE; 
    input FINEINC; 
    input FREQREFCLK; 
    input MEMREFCLK; 
    input PHASEREFCLK; 
    input RST; 
    input RSTDQSFIND; 
    input SYNCIN; 
    input SYSCLK; 
    input [1:0] ENCALIBPHY; 
    input [1:0] RANKSELPHY; 
    input [5:0] COUNTERLOADVAL; 
endmodule 