#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 21 09:21:32 2023
# Process ID: 8444
# Current directory: C:/Users/UserTP/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1856 C:\Users\UserTP\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/UserTP/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/UserTP/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/UserTP/Desktop/FPGA-main/TP2/TP2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pc/Desktop/FPGA-main/TP2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'TP2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
TP2_clk_wiz_1_0
TP2_rst_clk_wiz_1_100M_0
TP2_axi_gpio_0_0
TP2_axi_gpio_0_1

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.648 ; gain = 0.000
update_compile_order -fileset sources_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.469 ; gain = 0.000
impl_1_copy_1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Feb 21 09:23:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/UserTP/Desktop/FPGA-main/TP2/TP2.runs/synth_1/runme.log
[Tue Feb 21 09:23:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/UserTP/Desktop/FPGA-main/TP2/TP2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1090.469 ; gain = 0.000
close_project
open_project C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pc/Desktop/FPGA-main/TP3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd}
Reading block design file <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_switch
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - boutons
Successfully read diagram <TP3> from block design file <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1206.902 ; gain = 116.434
open_bd_design {C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 09:46:19 2023...
