# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim work.tb_top
# vsim work.tb_top 
# Start time: 18:58:42 on Oct 20,2020
# Loading sv_std.std
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run
# -------------------------------start_simulation-------------------------------
# 
run
run -continue
run -all
# Break in Task loadInitFile at sram.sv line 75
step
step
step
# INFO::readmem : inputs/564_final_inputs_0.dat 
step
step
step
step
step
step
step
step
step
step
step
step
run -all
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/testbench_564.sv line 145
run -continue
# Break in Task loadInitFile at sram.sv line 75
run -continue
# INFO::readmem : inputs/564_final_weights_0.dat 
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/testbench_564.sv line 147
step
# Next activity is in 5 ps.
step
step
step
# Next activity is in 5 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
