<stg><name>v_csc_core_Pipeline_VITIS_LOOP_91_2</name>


<trans_list>

<trans id="230" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %p_read_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %p_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %p_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %p_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %p_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %p_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %p_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %p_read_23 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %p_read_24 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %p_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %p_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %p_read_27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %p_read_28 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %p_read_29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %p_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %p_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %p_read_32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %cmp17_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_not

]]></Node>
<StgValue><ssdm name="cmp17_not_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %cmp20_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp20_not

]]></Node>
<StgValue><ssdm name="cmp20_not_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %p_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read32"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:35 %add_ln89_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln89

]]></Node>
<StgValue><ssdm name="add_ln89_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i12 1, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:37 %br_ln0 = br void %for.body14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body14:0 %x_5 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="12">
<![CDATA[
for.body14:1 %zext_ln91 = zext i12 %x_5

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body14:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2047, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14:3 %icmp_ln91 = icmp_eq  i12 %x_5, i12 %add_ln89_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14:4 %br_ln91 = br i1 %icmp_ln91, void %for.body14.split_ifconv, void %for.inc201.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body14.split_ifconv:7 %icmp_ln103 = icmp_ne  i16 %zext_ln91, i16 %p_read32

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body14.split_ifconv:8 %icmp_ln103_1 = icmp_eq  i16 %zext_ln91, i16 %p_read_33

]]></Node>
<StgValue><ssdm name="icmp_ln103_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:9 %or_ln103 = or i1 %icmp_ln103, i1 %icmp_ln103_1

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body14.split_ifconv:10 %icmp_ln104 = icmp_sgt  i16 %zext_ln91, i16 %p_read32

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body14.split_ifconv:11 %icmp_ln104_1 = icmp_slt  i16 %zext_ln91, i16 %p_read_33

]]></Node>
<StgValue><ssdm name="icmp_ln104_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:12 %and_ln104 = and i1 %icmp_ln104_1, i1 %icmp_ln104

]]></Node>
<StgValue><ssdm name="and_ln104"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:13 %or_ln105 = or i1 %and_ln104, i1 %icmp_ln103_1

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:14 %xor_ln105 = xor i1 %or_ln105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:15 %and_ln105 = and i1 %or_ln103, i1 %xor_ln105

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:16 %or_ln105_1 = or i1 %cmp20_not_read, i1 %and_ln105

]]></Node>
<StgValue><ssdm name="or_ln105_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14.split_ifconv:119 %x_6 = add i12 %x_5, i12 1

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body14.split_ifconv:120 %store_ln91 = store i12 %x_6, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:2 %stream_in_hresampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_in_hresampled

]]></Node>
<StgValue><ssdm name="stream_in_hresampled_read"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:3 %Rpix = trunc i24 %stream_in_hresampled_read

]]></Node>
<StgValue><ssdm name="Rpix"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:4 %Gpix = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_hresampled_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="Gpix"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:5 %Bpix = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_hresampled_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="Bpix"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split_ifconv:17 %or_ln105_2 = or i1 %or_ln105_1, i1 %cmp17_not_read

]]></Node>
<StgValue><ssdm name="or_ln105_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:18 %coef11 = select i1 %or_ln105_2, i16 %p_read_32, i16 %p_read_31

]]></Node>
<StgValue><ssdm name="coef11"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:19 %coef12 = select i1 %or_ln105_2, i16 %p_read_30, i16 %p_read_29

]]></Node>
<StgValue><ssdm name="coef12"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:21 %coef21 = select i1 %or_ln105_2, i16 %p_read_26, i16 %p_read_25

]]></Node>
<StgValue><ssdm name="coef21"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:22 %coef22 = select i1 %or_ln105_2, i16 %p_read_24, i16 %p_read_23

]]></Node>
<StgValue><ssdm name="coef22"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:24 %coef31 = select i1 %or_ln105_2, i16 %p_read_20, i16 %p_read_19

]]></Node>
<StgValue><ssdm name="coef31"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:25 %coef32 = select i1 %or_ln105_2, i16 %p_read_18, i16 %p_read_17

]]></Node>
<StgValue><ssdm name="coef32"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:41 %sext_ln63_1 = sext i16 %coef32

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:42 %sext_ln63_2 = sext i16 %coef31

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:44 %sext_ln63_4 = sext i16 %coef22

]]></Node>
<StgValue><ssdm name="sext_ln63_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:45 %sext_ln63_5 = sext i16 %coef21

]]></Node>
<StgValue><ssdm name="sext_ln63_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:47 %sext_ln63_7 = sext i16 %coef12

]]></Node>
<StgValue><ssdm name="sext_ln63_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:48 %sext_ln63_8 = sext i16 %coef11

]]></Node>
<StgValue><ssdm name="sext_ln63_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="8">
<![CDATA[
for.body14.split_ifconv:49 %zext_ln61 = zext i8 %Rpix

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="8">
<![CDATA[
for.body14.split_ifconv:50 %zext_ln61_1 = zext i8 %Gpix

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:51 %mul_ln147 = mul i24 %sext_ln63_8, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:52 %mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln147_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:68 %mul_ln149 = mul i24 %sext_ln63_5, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:69 %mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln149_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:85 %mul_ln151 = mul i24 %sext_ln63_2, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:86 %mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln151_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="8">
<![CDATA[
for.body14.split_ifconv:6 %zext_ln145 = zext i8 %Bpix

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:20 %coef13 = select i1 %or_ln105_2, i16 %p_read_28, i16 %p_read_27

]]></Node>
<StgValue><ssdm name="coef13"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:23 %coef23 = select i1 %or_ln105_2, i16 %p_read_22, i16 %p_read_21

]]></Node>
<StgValue><ssdm name="coef23"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body14.split_ifconv:26 %coef33 = select i1 %or_ln105_2, i16 %p_read_16, i16 %p_read_15

]]></Node>
<StgValue><ssdm name="coef33"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:40 %sext_ln63 = sext i16 %coef33

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:43 %sext_ln63_3 = sext i16 %coef23

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="16">
<![CDATA[
for.body14.split_ifconv:46 %sext_ln63_6 = sext i16 %coef13

]]></Node>
<StgValue><ssdm name="sext_ln63_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:51 %mul_ln147 = mul i24 %sext_ln63_8, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:52 %mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln147_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:54 %mul_ln147_2 = mul i24 %zext_ln145, i24 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="mul_ln147_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:68 %mul_ln149 = mul i24 %sext_ln63_5, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:69 %mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln149_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:71 %mul_ln149_2 = mul i24 %zext_ln145, i24 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="mul_ln149_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:85 %mul_ln151 = mul i24 %sext_ln63_2, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:86 %mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln151_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:88 %mul_ln151_2 = mul i24 %zext_ln145, i24 %sext_ln63

]]></Node>
<StgValue><ssdm name="mul_ln151_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="109" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:51 %mul_ln147 = mul i24 %sext_ln63_8, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:52 %mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln147_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:54 %mul_ln147_2 = mul i24 %zext_ln145, i24 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="mul_ln147_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:56 %add_ln147 = add i24 %mul_ln147, i24 2048

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:68 %mul_ln149 = mul i24 %sext_ln63_5, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:69 %mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln149_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:71 %mul_ln149_2 = mul i24 %zext_ln145, i24 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="mul_ln149_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:73 %add_ln149 = add i24 %mul_ln149, i24 2048

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:85 %mul_ln151 = mul i24 %sext_ln63_2, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:86 %mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln151_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:88 %mul_ln151_2 = mul i24 %zext_ln145, i24 %sext_ln63

]]></Node>
<StgValue><ssdm name="mul_ln151_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:90 %add_ln151 = add i24 %mul_ln151, i24 2048

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body14.split_ifconv:31 %select_ln105_11 = select i1 %or_ln105_2, i10 %p_read_10, i10 %p_read_9

]]></Node>
<StgValue><ssdm name="select_ln105_11"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
for.body14.split_ifconv:32 %offsetB = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln105_11, i12 0

]]></Node>
<StgValue><ssdm name="offsetB"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="22">
<![CDATA[
for.body14.split_ifconv:33 %sext_ln64 = sext i22 %offsetB

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body14.split_ifconv:34 %select_ln105_12 = select i1 %or_ln105_2, i10 %p_read_8, i10 %p_read_7

]]></Node>
<StgValue><ssdm name="select_ln105_12"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
for.body14.split_ifconv:35 %offsetG = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln105_12, i12 0

]]></Node>
<StgValue><ssdm name="offsetG"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="22">
<![CDATA[
for.body14.split_ifconv:36 %sext_ln64_1 = sext i22 %offsetG

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body14.split_ifconv:37 %select_ln105_13 = select i1 %or_ln105_2, i10 %p_read_6, i10 %p_read_5

]]></Node>
<StgValue><ssdm name="select_ln105_13"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
for.body14.split_ifconv:38 %offsetR = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln105_13, i12 0

]]></Node>
<StgValue><ssdm name="offsetR"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="22">
<![CDATA[
for.body14.split_ifconv:39 %sext_ln64_2 = sext i22 %offsetR

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:52 %mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln147_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:54 %mul_ln147_2 = mul i24 %zext_ln145, i24 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="mul_ln147_2"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:55 %sext_ln147_1 = sext i24 %mul_ln147_2

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:56 %add_ln147 = add i24 %mul_ln147, i24 2048

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:62 %add_ln147_2 = add i25 %sext_ln147_1, i25 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:69 %mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln149_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:71 %mul_ln149_2 = mul i24 %zext_ln145, i24 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="mul_ln149_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:72 %sext_ln149_1 = sext i24 %mul_ln149_2

]]></Node>
<StgValue><ssdm name="sext_ln149_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:73 %add_ln149 = add i24 %mul_ln149, i24 2048

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:79 %add_ln149_2 = add i25 %sext_ln149_1, i25 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:86 %mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="mul_ln151_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:88 %mul_ln151_2 = mul i24 %zext_ln145, i24 %sext_ln63

]]></Node>
<StgValue><ssdm name="mul_ln151_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:89 %sext_ln151_1 = sext i24 %mul_ln151_2

]]></Node>
<StgValue><ssdm name="sext_ln151_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:90 %add_ln151 = add i24 %mul_ln151, i24 2048

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:96 %add_ln151_2 = add i25 %sext_ln151_1, i25 %sext_ln64

]]></Node>
<StgValue><ssdm name="add_ln151_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:53 %sext_ln147 = sext i24 %mul_ln147_1

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:57 %sext_ln147_2 = sext i24 %add_ln147

]]></Node>
<StgValue><ssdm name="sext_ln147_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:58 %add_ln147_5 = add i24 %add_ln147, i24 %mul_ln147_1

]]></Node>
<StgValue><ssdm name="add_ln147_5"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:59 %add_ln147_1 = add i25 %sext_ln147_2, i25 %sext_ln147

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:60 %trunc_ln147 = trunc i24 %add_ln147_5

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:62 %add_ln147_2 = add i25 %sext_ln147_1, i25 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:63 %trunc_ln147_1 = trunc i25 %add_ln147_2

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:70 %sext_ln149 = sext i24 %mul_ln149_1

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:74 %sext_ln149_2 = sext i24 %add_ln149

]]></Node>
<StgValue><ssdm name="sext_ln149_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:75 %add_ln149_5 = add i24 %add_ln149, i24 %mul_ln149_1

]]></Node>
<StgValue><ssdm name="add_ln149_5"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:76 %add_ln149_1 = add i25 %sext_ln149_2, i25 %sext_ln149

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:77 %trunc_ln149 = trunc i24 %add_ln149_5

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:79 %add_ln149_2 = add i25 %sext_ln149_1, i25 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:80 %trunc_ln149_1 = trunc i25 %add_ln149_2

]]></Node>
<StgValue><ssdm name="trunc_ln149_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:87 %sext_ln151 = sext i24 %mul_ln151_1

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="25" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:91 %sext_ln151_2 = sext i24 %add_ln151

]]></Node>
<StgValue><ssdm name="sext_ln151_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body14.split_ifconv:92 %add_ln151_5 = add i24 %add_ln151, i24 %mul_ln151_1

]]></Node>
<StgValue><ssdm name="add_ln151_5"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:93 %add_ln151_1 = add i25 %sext_ln151_2, i25 %sext_ln151

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="24">
<![CDATA[
for.body14.split_ifconv:94 %trunc_ln151 = trunc i24 %add_ln151_5

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body14.split_ifconv:96 %add_ln151_2 = add i25 %sext_ln151_1, i25 %sext_ln64

]]></Node>
<StgValue><ssdm name="add_ln151_2"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:97 %trunc_ln151_1 = trunc i25 %add_ln151_2

]]></Node>
<StgValue><ssdm name="trunc_ln151_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="166" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:27 %max_val = select i1 %or_ln105_2, i8 %p_read_14, i8 %p_read_13

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:28 %min_val = select i1 %or_ln105_2, i8 %p_read_12, i8 %p_read_11

]]></Node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:61 %sext_ln147_3 = sext i25 %add_ln147_1

]]></Node>
<StgValue><ssdm name="sext_ln147_3"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:64 %sext_ln147_4 = sext i25 %add_ln147_2

]]></Node>
<StgValue><ssdm name="sext_ln147_4"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body14.split_ifconv:66 %add_ln147_3 = add i26 %sext_ln147_4, i26 %sext_ln147_3

]]></Node>
<StgValue><ssdm name="add_ln147_3"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:67 %Rres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln147_3, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="Rres"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:78 %sext_ln149_3 = sext i25 %add_ln149_1

]]></Node>
<StgValue><ssdm name="sext_ln149_3"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:81 %sext_ln149_4 = sext i25 %add_ln149_2

]]></Node>
<StgValue><ssdm name="sext_ln149_4"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body14.split_ifconv:83 %add_ln149_3 = add i26 %sext_ln149_4, i26 %sext_ln149_3

]]></Node>
<StgValue><ssdm name="add_ln149_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:84 %Gres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln149_3, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="Gres"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:95 %sext_ln151_3 = sext i25 %add_ln151_1

]]></Node>
<StgValue><ssdm name="sext_ln151_3"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="25">
<![CDATA[
for.body14.split_ifconv:98 %sext_ln151_4 = sext i25 %add_ln151_2

]]></Node>
<StgValue><ssdm name="sext_ln151_4"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body14.split_ifconv:100 %add_ln151_3 = add i26 %sext_ln151_4, i26 %sext_ln151_3

]]></Node>
<StgValue><ssdm name="add_ln151_3"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:101 %Bres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln151_3, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="Bres"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="8">
<![CDATA[
for.body14.split_ifconv:29 %zext_ln65 = zext i8 %min_val

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="8">
<![CDATA[
for.body14.split_ifconv:30 %zext_ln65_1 = zext i8 %max_val

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body14.split_ifconv:65 %add_ln147_4 = add i20 %trunc_ln147_1, i20 %trunc_ln147

]]></Node>
<StgValue><ssdm name="add_ln147_4"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body14.split_ifconv:82 %add_ln149_4 = add i20 %trunc_ln149_1, i20 %trunc_ln149

]]></Node>
<StgValue><ssdm name="add_ln149_4"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body14.split_ifconv:99 %add_ln151_4 = add i20 %trunc_ln151_1, i20 %trunc_ln151

]]></Node>
<StgValue><ssdm name="add_ln151_4"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body14.split_ifconv:102 %icmp_ln153 = icmp_slt  i14 %Rres, i14 %zext_ln65

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body14.split_ifconv:103 %icmp_ln153_1 = icmp_sgt  i14 %Rres, i14 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:104 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln147_4, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:105 %select_ln153 = select i1 %icmp_ln153_1, i8 %max_val, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:106 %select_ln153_1 = select i1 %icmp_ln153, i8 %min_val, i8 %select_ln153

]]></Node>
<StgValue><ssdm name="select_ln153_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body14.split_ifconv:107 %icmp_ln154 = icmp_slt  i14 %Gres, i14 %zext_ln65

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body14.split_ifconv:108 %icmp_ln154_1 = icmp_sgt  i14 %Gres, i14 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln154_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:109 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln149_4, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body14.split_ifconv:110 %icmp_ln155 = icmp_slt  i14 %Bres, i14 %zext_ln65

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body14.split_ifconv:111 %icmp_ln155_1 = icmp_sgt  i14 %Bres, i14 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln155_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body14.split_ifconv:112 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln151_4, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:113 %select_ln155 = select i1 %icmp_ln155_1, i8 %max_val, i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:114 %select_ln155_1 = select i1 %icmp_ln155, i8 %min_val, i8 %select_ln155

]]></Node>
<StgValue><ssdm name="select_ln155_1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:115 %select_ln154 = select i1 %icmp_ln154_1, i8 %max_val, i8 %trunc_ln3

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body14.split_ifconv:116 %select_ln154_1 = select i1 %icmp_ln154, i8 %min_val, i8 %select_ln154

]]></Node>
<StgValue><ssdm name="select_ln154_1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
for.inc201.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body14.split_ifconv:0 %specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln94"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body14.split_ifconv:1 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.body14.split_ifconv:117 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln155_1, i8 %select_ln154_1, i8 %select_ln153_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body14.split_ifconv:118 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_csc, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
for.body14.split_ifconv:121 %br_ln91 = br void %for.body14

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
