INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProyects/vivado_systemVerilog/2-SesionGuiada/2-SesionGuiada.sim/sim_1/synth/timing/xsim/testbench_counter_nbits_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bits
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoProyects/vivado_systemVerilog/2-SesionGuiada/2-SesionGuiada.srcs/sim_1/new/testbench_counter_nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_counter_nbits
