============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Apr 11 2016  12:20:44 pm
  Module:                 FreqDiv64
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance  Cells  Cell Area  Net Area  Total Area   Wireload     
-----------------------------------------------------------------
FreqDiv64     49       1753       530        2282 h18_wl_30k (S) 

 (S) = wireload was automatically selected
