<stg><name>k2c_dot.3</name>


<trans_list>

<trans id="629" from="1" to="2">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="2" to="3">
<condition id="263">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="2" to="6">
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="3" to="4">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="4" to="5">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="5" to="2">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="6" to="8">
<condition id="272">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="6" to="7">
<condition id="274">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="7" to="6">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="8" to="9">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="9" to="10">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="10" to="11">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="11" to="12">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="12" to="13">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="13" to="14">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="14" to="15">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="15" to="16">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="16" to="17">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="17" to="18">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="18" to="19">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="19" to="20">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="20" to="21">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="21" to="22">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="22" to="23">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="23" to="24">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="24" to="25">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="25" to="26">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="26" to="27">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="27" to="28">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="28" to="29">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="29" to="30">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="30" to="31">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="31" to="32">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="32" to="33">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="33" to="34">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="34" to="35">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="35" to="36">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="36" to="37">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="37" to="38">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="38" to="39">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="39" to="40">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="40" to="41">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="41" to="42">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="42" to="43">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="43" to="44">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="44" to="45">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="45" to="46">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="46" to="47">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="47" to="48">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="48" to="49">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="49" to="50">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="50" to="51">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="51" to="52">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="52" to="53">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="53" to="54">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="54" to="55">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="55" to="56">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="56" to="57">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="57" to="58">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="58" to="59">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="59" to="60">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="60" to="61">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="61" to="62">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="62" to="63">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="63" to="64">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="64" to="65">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="65" to="66">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="66" to="67">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="67" to="68">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="68" to="69">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="69" to="70">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="70" to="71">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="71" to="72">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="72" to="73">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="73" to="74">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="74" to="75">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="75" to="76">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="76" to="77">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="77" to="78">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="78" to="79">
<condition id="351">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="78" to="80">
<condition id="356">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp><and_exp><literal name="exitcond8_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="79" to="77">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="80" to="80">
<condition id="358">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="80" to="81">
<condition id="360">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="81" to="82">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="82" to="83">
<condition id="363">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="82" to="84">
<condition id="368">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="83" to="81">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="84" to="85">
<condition id="370">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="84" to="88">
<condition id="369">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="85" to="86">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="86" to="87">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="87" to="88">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="88" to="89">
<condition id="375">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="88" to="93">
<condition id="383">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp><and_exp><literal name="exitcond13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="89" to="90">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="90" to="91">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="91" to="92">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="92" to="84">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="93" to="94">
<condition id="385">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="93" to="97">
<condition id="384">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="94" to="95">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="95" to="96">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="96" to="97">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="97" to="98">
<condition id="390">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="97" to="102">
<condition id="398">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp><and_exp><literal name="exitcond12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="98" to="99">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="99" to="100">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="100" to="101">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="101" to="93">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="102" to="103">
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="102" to="111">
<condition id="418">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="103" to="104">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="104" to="105">
<condition id="404">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="104" to="106">
<condition id="403">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="105" to="106">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="106" to="107">
<condition id="408">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="106" to="109">
<condition id="407">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="107" to="108">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="108" to="104">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="109" to="110">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="110" to="102">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="111" to="112">
<condition id="420">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="111" to="121">
<condition id="419">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="112" to="113">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="113" to="114">
<condition id="425">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="113" to="115">
<condition id="424">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="114" to="115">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="115" to="116">
<condition id="429">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="115" to="118">
<condition id="428">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp><and_exp><literal name="exitcond10_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="116" to="117">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="117" to="113">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="118" to="119">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="119" to="120">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="120" to="111">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="121" to="122">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="122" to="123">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="123" to="124">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="124" to="125">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="125" to="126">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="126" to="126">
<condition id="447">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="126" to="127">
<condition id="449">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="127" to="128">
<condition id="451">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="128" to="129">
<condition id="453">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="128" to="127">
<condition id="477">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="129" to="130">
<condition id="454">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="129" to="128">
<condition id="475">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="130" to="131">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="131" to="132">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="132" to="133">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="133" to="134">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="134" to="135">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="135" to="136">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="136" to="137">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="137" to="138">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="138" to="139">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="139" to="140">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="140" to="141">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="141" to="142">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="142" to="143">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="143" to="144">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="144" to="145">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="145" to="146">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="146" to="129">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %p_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %B_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_numel_read)

]]></Node>
<StgValue><ssdm name="B_numel_read_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %B_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_dim)

]]></Node>
<StgValue><ssdm name="B_dim_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %A_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_numel_read)

]]></Node>
<StgValue><ssdm name="A_numel_read_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %A_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_dim)

]]></Node>
<StgValue><ssdm name="A_dim_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
:5  %permA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="permA"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:6  %permB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="permB"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
:7  %freeA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="freeA"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
:8  %freeB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="freeB"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
:9  %newshpA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="newshpA"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
:10  %newshpB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="newshpB"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:11  %Asub = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="Asub"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
:12  %Bsub = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="Bsub"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %count = phi i64 [ 0, %0 ], [ %count_1_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %i = phi i64 [ 0, %0 ], [ %i_12_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1 = icmp eq i64 %i, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader36.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_8 = icmp eq i64 %i, %p_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8, label %._crit_edge.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count

]]></Node>
<StgValue><ssdm name="freeA_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %i, i64* %freeA_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %count_4 = add i64 %count, 1

]]></Node>
<StgValue><ssdm name="count_4"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  %count_1 = phi i64 [ %count_4, %3 ], [ %count, %2 ]

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0:1  %i_12_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_12_s"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0:2  %exitcond1_1 = icmp eq i64 %i_12_s, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:3  br i1 %exitcond1_1, label %.preheader36.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader36.preheader:0  br label %.preheader36.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_1 = icmp eq i64 %i_12_s, %p_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %._crit_edge.1, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_1 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_1

]]></Node>
<StgValue><ssdm name="freeA_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %i_12_s, i64* %freeA_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %count_4_1 = add i64 %count_1, 1

]]></Node>
<StgValue><ssdm name="count_4_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.1:1  %i_12_1 = add i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_12_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %count_1_1 = phi i64 [ %count_4_1, %5 ], [ %count_1, %4 ]

]]></Node>
<StgValue><ssdm name="count_1_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader36.0:0  %count_2 = phi i3 [ %count_5_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader36.0:1  %i_1 = phi i64 [ %i_15_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader36.0:2  %exitcond2 = icmp eq i64 %i_1, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36.0:3  br i1 %exitcond2, label %.preheader35.0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp = icmp eq i64 %i_1, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %._crit_edge1.0, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="3">
<![CDATA[
:0  %count_2_cast = zext i3 %count_2 to i64

]]></Node>
<StgValue><ssdm name="count_2_cast"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %freeB_addr = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_2_cast

]]></Node>
<StgValue><ssdm name="freeB_addr"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:2  store i64 %i_1, i64* %freeB_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %count_5 = add i3 %count_2, 1

]]></Node>
<StgValue><ssdm name="count_5"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1.0:0  %count_3 = phi i3 [ %count_5, %7 ], [ %count_2, %6 ]

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge1.0:1  %count_3_cast = zext i3 %count_3 to i64

]]></Node>
<StgValue><ssdm name="count_3_cast"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1.0:2  %i_15_s = or i64 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_15_s"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1.0:3  %exitcond2_1 = icmp eq i64 %i_15_s, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.0:4  br i1 %exitcond2_1, label %.preheader35.0, label %._crit_edge1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1.1:3  %i_15_1 = add i64 %i_1, 2

]]></Node>
<StgValue><ssdm name="i_15_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader35.0:0  %dense_15_output_shap_1 = getelementptr [5 x i64]* @dense_15_output_shap, i64 0, i64 %p_read

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_1"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="3">
<![CDATA[
.preheader35.0:1  %dense_15_output_shap_2 = load i64* %dense_15_output_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1.1:0  %freeB_addr_1 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_3_cast

]]></Node>
<StgValue><ssdm name="freeB_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge1.1:1  store i64 %i_15_s, i64* %freeB_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1.1:2  %count_5_1 = add i3 %count_3, 1

]]></Node>
<StgValue><ssdm name="count_5_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.1:4  br label %.preheader36.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="208" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="3">
<![CDATA[
.preheader35.0:1  %dense_15_output_shap_2 = load i64* %dense_15_output_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_2"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="64">
<![CDATA[
.preheader35.0:2  %tmp_4 = trunc i64 %dense_15_output_shap_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="64">
<![CDATA[
.preheader35.0:3  %tmp_18 = trunc i64 %dense_15_output_shap_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="211" st_id="9" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="212" st_id="10" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="214" st_id="12" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="215" st_id="13" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="216" st_id="14" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="218" st_id="16" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="219" st_id="17" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="221" st_id="19" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="222" st_id="20" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="223" st_id="21" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="224" st_id="22" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="225" st_id="23" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="226" st_id="24" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="227" st_id="25" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="228" st_id="26" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="229" st_id="27" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="230" st_id="28" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="231" st_id="29" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="233" st_id="31" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="234" st_id="32" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="235" st_id="33" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="236" st_id="34" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="237" st_id="35" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="238" st_id="36" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="239" st_id="37" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="240" st_id="38" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="241" st_id="39" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="242" st_id="40" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="243" st_id="41" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="244" st_id="42" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="245" st_id="43" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="246" st_id="44" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="247" st_id="45" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="248" st_id="46" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="249" st_id="47" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="250" st_id="48" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="251" st_id="49" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="252" st_id="50" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="253" st_id="51" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="254" st_id="52" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="255" st_id="53" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="256" st_id="54" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="257" st_id="55" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="258" st_id="56" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="259" st_id="57" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="260" st_id="58" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="261" st_id="59" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="262" st_id="60" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="263" st_id="61" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="264" st_id="62" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="265" st_id="63" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="266" st_id="64" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="267" st_id="65" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="268" st_id="66" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="269" st_id="67" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="270" st_id="68" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="271" st_id="69" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="272" st_id="70" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="273" st_id="71" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="274" st_id="72" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="275" st_id="73" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="276" st_id="74" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="277" st_id="75" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="278" st_id="76" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_1, %dense_15_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="279" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.0:5  %free_axesB = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %B_numel_read_1, i32 4, i32 63)

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>

<operation id="280" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="60">
<![CDATA[
.preheader35.0:6  %free_axesB_1 = zext i60 %free_axesB to i64

]]></Node>
<StgValue><ssdm name="free_axesB_1"/></StgValue>
</operation>

<operation id="281" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.0:7  %free_axesB_cast6 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %B_numel_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="free_axesB_cast6"/></StgValue>
</operation>

<operation id="282" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.0:8  %free_axesB_cast5 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %B_numel_read_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="free_axesB_cast5"/></StgValue>
</operation>

<operation id="283" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="64">
<![CDATA[
.preheader35.0:9  %tmp_19 = trunc i64 %A_dim_read to i3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="284" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:10  %i_2 = add i64 -1, %A_dim_read

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="285" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader35.0:11  %i_2_cast = add i3 -1, %tmp_19

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="286" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.0:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="287" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_4 = phi i3 [ 0, %.preheader35.0 ], [ %i_18_1, %10 ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="288" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="3">
<![CDATA[
:1  %i_4_cast = zext i3 %i_4 to i64

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="289" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond8 = icmp eq i64 %i_4_cast, %i_2

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="290" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond8, label %.preheader2.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_2 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="freeA_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load = load i64* %freeA_addr_2, align 16

]]></Node>
<StgValue><ssdm name="freeA_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="293" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load = load i64* %freeA_addr_2, align 16

]]></Node>
<StgValue><ssdm name="freeA_load"/></StgValue>
</operation>

<operation id="294" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="permA_addr"/></StgValue>
</operation>

<operation id="295" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeA_load, i64* %permA_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_18_s = or i3 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_18_s"/></StgValue>
</operation>

<operation id="297" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="3">
<![CDATA[
:5  %i_18_cast = zext i3 %i_18_s to i64

]]></Node>
<StgValue><ssdm name="i_18_cast"/></StgValue>
</operation>

<operation id="298" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %exitcond8_1 = icmp eq i64 %i_18_cast, %i_2

]]></Node>
<StgValue><ssdm name="exitcond8_1"/></StgValue>
</operation>

<operation id="299" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond8_1, label %.preheader2.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_3 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_18_cast

]]></Node>
<StgValue><ssdm name="freeA_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load_1 = load i64* %freeA_addr_3, align 8

]]></Node>
<StgValue><ssdm name="freeA_load_1"/></StgValue>
</operation>

<operation id="302" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_18_1 = add i3 %i_4, 2

]]></Node>
<StgValue><ssdm name="i_18_1"/></StgValue>
</operation>

<operation id="303" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp><and_exp><literal name="exitcond8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="304" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load_1 = load i64* %freeA_addr_3, align 8

]]></Node>
<StgValue><ssdm name="freeA_load_1"/></StgValue>
</operation>

<operation id="305" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permA_addr_1 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_18_cast

]]></Node>
<StgValue><ssdm name="permA_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeA_load_1, i64* %permA_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="308" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2.0:0  %i_5 = phi i3 [ %i_19_1, %11 ], [ %i_2_cast, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="309" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="3">
<![CDATA[
.preheader2.0:1  %i_5_cast = zext i3 %i_5 to i64

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="310" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.0:2  %tmp_2 = icmp ult i64 %i_5_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="311" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.0:3  br i1 %tmp_2, label %.preheader2.1, label %.preheader33.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.1:0  %permA_addr_2 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="permA_addr_2"/></StgValue>
</operation>

<operation id="313" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader2.1:1  store i64 %p_read, i64* %permA_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.1:2  %i_15 = add i3 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="315" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
.preheader2.1:3  %i_15_cast = zext i3 %i_15 to i64

]]></Node>
<StgValue><ssdm name="i_15_cast"/></StgValue>
</operation>

<operation id="316" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.1:4  %tmp_2_1 = icmp ult i64 %i_15_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="317" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.1:5  br i1 %tmp_2_1, label %11, label %.preheader33.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_3 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_15_cast

]]></Node>
<StgValue><ssdm name="permA_addr_3"/></StgValue>
</operation>

<operation id="319" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %p_read, i64* %permA_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %i_19_1 = add i3 %i_5, 2

]]></Node>
<StgValue><ssdm name="i_19_1"/></StgValue>
</operation>

<operation id="321" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader33.0:0  %permB_addr = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="permB_addr"/></StgValue>
</operation>

<operation id="323" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader33.0:1  store i64 0, i64* %permB_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.0:2  br label %.preheader32.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="325" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader32.0:0  %i_7 = phi i3 [ %i_21_1, %12 ], [ 1, %.preheader33.0 ]

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="326" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader32.0:1  %j_3 = phi i64 [ %j_9_1, %12 ], [ 0, %.preheader33.0 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="327" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.0:2  %i_7_cast = zext i3 %i_7 to i64

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="328" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader32.0:3  %tmp_3 = icmp ult i64 %i_7_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="329" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32.0:4  br i1 %tmp_3, label %.preheader32.1, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader32.1:0  %freeB_addr_2 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_3

]]></Node>
<StgValue><ssdm name="freeB_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.1:1  %freeB_load = load i64* %freeB_addr_2, align 16

]]></Node>
<StgValue><ssdm name="freeB_load"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="332" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.1:1  %freeB_load = load i64* %freeB_addr_2, align 16

]]></Node>
<StgValue><ssdm name="freeB_load"/></StgValue>
</operation>

<operation id="333" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader32.1:2  %permB_addr_1 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="permB_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader32.1:3  store i64 %freeB_load, i64* %permB_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader32.1:4  %i_16 = add i3 1, %i_7

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="336" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.1:5  %i_16_cast = zext i3 %i_16 to i64

]]></Node>
<StgValue><ssdm name="i_16_cast"/></StgValue>
</operation>

<operation id="337" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="64">
<![CDATA[
.preheader32.1:6  %tmp_20 = trunc i64 %j_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="338" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader32.1:7  %j_9_s = or i4 %tmp_20, 1

]]></Node>
<StgValue><ssdm name="j_9_s"/></StgValue>
</operation>

<operation id="339" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4">
<![CDATA[
.preheader32.1:8  %j_9_cast = zext i4 %j_9_s to i64

]]></Node>
<StgValue><ssdm name="j_9_cast"/></StgValue>
</operation>

<operation id="340" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader32.1:9  %tmp_3_1 = icmp ult i64 %i_16_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="341" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32.1:10  br i1 %tmp_3_1, label %12, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeB_addr_3 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_9_cast

]]></Node>
<StgValue><ssdm name="freeB_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeB_load_1 = load i64* %freeB_addr_3, align 8

]]></Node>
<StgValue><ssdm name="freeB_load_1"/></StgValue>
</operation>

<operation id="344" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_21_1 = add i3 %i_7, 2

]]></Node>
<StgValue><ssdm name="i_21_1"/></StgValue>
</operation>

<operation id="345" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %j_9_1 = add i64 %j_3, 2

]]></Node>
<StgValue><ssdm name="j_9_1"/></StgValue>
</operation>

<operation id="346" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:0  br label %.preheader31.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="347" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeB_load_1 = load i64* %freeB_addr_3, align 8

]]></Node>
<StgValue><ssdm name="freeB_load_1"/></StgValue>
</operation>

<operation id="348" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permB_addr_2 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_16_cast

]]></Node>
<StgValue><ssdm name="permB_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeB_load_1, i64* %permB_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader32.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="351" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader31.0:0  %i_8 = phi i3 [ %i_22_1, %13 ], [ 0, %.preheader31.preheader ]

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="352" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.0:1  %i_8_cast = zext i3 %i_8 to i64

]]></Node>
<StgValue><ssdm name="i_8_cast"/></StgValue>
</operation>

<operation id="353" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader31.0:2  %exitcond6 = icmp eq i64 %i_8_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="354" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31.0:3  br i1 %exitcond6, label %.preheader30.preheader, label %.preheader31.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.1:0  %permA_addr_4 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="permA_addr_4"/></StgValue>
</operation>

<operation id="356" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:1  %permA_load = load i64* %permA_addr_4, align 16

]]></Node>
<StgValue><ssdm name="permA_load"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="357" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:1  %permA_load = load i64* %permA_addr_4, align 16

]]></Node>
<StgValue><ssdm name="permA_load"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="358" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.1:2  %dense_15_output_shap_3 = getelementptr [5 x i64]* @dense_15_output_shap, i64 0, i64 %permA_load

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_3"/></StgValue>
</operation>

<operation id="359" st_id="86" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:3  %dense_15_output_shap_4 = load i64* %dense_15_output_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="360" st_id="87" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:3  %dense_15_output_shap_4 = load i64* %dense_15_output_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="361" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.1:4  %newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="newshpA_addr"/></StgValue>
</operation>

<operation id="362" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader31.1:5  store i64 %dense_15_output_shap_4, i64* %newshpA_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader31.1:6  %i_22_s = or i3 %i_8, 1

]]></Node>
<StgValue><ssdm name="i_22_s"/></StgValue>
</operation>

<operation id="364" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:7  %i_22_cast = zext i3 %i_22_s to i64

]]></Node>
<StgValue><ssdm name="i_22_cast"/></StgValue>
</operation>

<operation id="365" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader31.1:8  %exitcond13_1 = icmp eq i64 %i_22_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond13_1"/></StgValue>
</operation>

<operation id="366" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31.1:9  br i1 %exitcond13_1, label %.preheader30.preheader, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_5 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_22_cast

]]></Node>
<StgValue><ssdm name="permA_addr_5"/></StgValue>
</operation>

<operation id="368" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_1 = load i64* %permA_addr_5, align 8

]]></Node>
<StgValue><ssdm name="permA_load_1"/></StgValue>
</operation>

<operation id="369" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %i_22_1 = add i3 %i_8, 2

]]></Node>
<StgValue><ssdm name="i_22_1"/></StgValue>
</operation>

<operation id="370" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp><and_exp><literal name="exitcond13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader:0  br label %.preheader30.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="371" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_1 = load i64* %permA_addr_5, align 8

]]></Node>
<StgValue><ssdm name="permA_load_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="372" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_15_output_shap_5 = getelementptr [5 x i64]* @dense_15_output_shap, i64 0, i64 %permA_load_1

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_5"/></StgValue>
</operation>

<operation id="373" st_id="90" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_15_output_shap_6 = load i64* %dense_15_output_shap_5, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="374" st_id="91" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_15_output_shap_6 = load i64* %dense_15_output_shap_5, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_shap_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="375" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %newshpA_addr_1 = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_22_cast

]]></Node>
<StgValue><ssdm name="newshpA_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %dense_15_output_shap_6, i64* %newshpA_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader31.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="378" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader30.0:0  %i_9 = phi i3 [ %i_23_1, %14 ], [ 0, %.preheader30.preheader ]

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="379" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.0:1  %i_9_cast = zext i3 %i_9 to i64

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="380" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader30.0:2  %exitcond7 = icmp eq i64 %i_9_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="381" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30.0:3  br i1 %exitcond7, label %.preheader29.preheader, label %.preheader30.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30.1:0  %permB_addr_3 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="permB_addr_3"/></StgValue>
</operation>

<operation id="383" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:1  %permB_load = load i64* %permB_addr_3, align 16

]]></Node>
<StgValue><ssdm name="permB_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="384" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:1  %permB_load = load i64* %permB_addr_3, align 16

]]></Node>
<StgValue><ssdm name="permB_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="385" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30.1:2  %dense_16_kernel_shap_1 = getelementptr [5 x i64]* @dense_16_kernel_shap, i64 0, i64 %permB_load

]]></Node>
<StgValue><ssdm name="dense_16_kernel_shap_1"/></StgValue>
</operation>

<operation id="386" st_id="95" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:3  %dense_16_kernel_shap_2 = load i64* %dense_16_kernel_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_16_kernel_shap_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="387" st_id="96" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:3  %dense_16_kernel_shap_2 = load i64* %dense_16_kernel_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_16_kernel_shap_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="388" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30.1:4  %newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="newshpB_addr"/></StgValue>
</operation>

<operation id="389" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader30.1:5  store i64 %dense_16_kernel_shap_2, i64* %newshpB_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader30.1:6  %i_23_s = or i3 %i_9, 1

]]></Node>
<StgValue><ssdm name="i_23_s"/></StgValue>
</operation>

<operation id="391" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:7  %i_23_cast = zext i3 %i_23_s to i64

]]></Node>
<StgValue><ssdm name="i_23_cast"/></StgValue>
</operation>

<operation id="392" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader30.1:8  %exitcond12_1 = icmp eq i64 %i_23_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond12_1"/></StgValue>
</operation>

<operation id="393" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30.1:9  br i1 %exitcond12_1, label %.preheader29.preheader, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_4 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_23_cast

]]></Node>
<StgValue><ssdm name="permB_addr_4"/></StgValue>
</operation>

<operation id="395" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_1 = load i64* %permB_addr_4, align 8

]]></Node>
<StgValue><ssdm name="permB_load_1"/></StgValue>
</operation>

<operation id="396" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %i_23_1 = add i3 %i_9, 2

]]></Node>
<StgValue><ssdm name="i_23_1"/></StgValue>
</operation>

<operation id="397" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp><and_exp><literal name="exitcond12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="398" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_1 = load i64* %permB_addr_4, align 8

]]></Node>
<StgValue><ssdm name="permB_load_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="399" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_16_kernel_shap_3 = getelementptr [5 x i64]* @dense_16_kernel_shap, i64 0, i64 %permB_load_1

]]></Node>
<StgValue><ssdm name="dense_16_kernel_shap_3"/></StgValue>
</operation>

<operation id="400" st_id="99" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_16_kernel_shap_4 = load i64* %dense_16_kernel_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_16_kernel_shap_4"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="401" st_id="100" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_16_kernel_shap_4 = load i64* %dense_16_kernel_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_16_kernel_shap_4"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="402" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %newshpB_addr_1 = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_23_cast

]]></Node>
<StgValue><ssdm name="newshpB_addr_1"/></StgValue>
</operation>

<operation id="403" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %dense_16_kernel_shap_4, i64* %newshpB_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader30.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="405" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader29:0  %i_s = phi i64 [ %i_12, %19 ], [ 0, %.preheader29.preheader ]

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="406" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader29:1  %exitcond3 = icmp eq i64 %i_s, %A_numel_read_1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="407" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader29:2  %i_12 = add i64 %i_s, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="408" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:3  br i1 %exitcond3, label %.preheader28.preheader, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_15_output_shap, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="64">
<![CDATA[
.preheader28.preheader:0  %tmp_21 = trunc i64 %A_numel_read_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="411" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:1  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="412" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_15_output_shap, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="414" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_4 = phi i3 [ 0, %15 ], [ %j_10_1, %18 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="415" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="3">
<![CDATA[
:1  %j_4_cast = zext i3 %j_4 to i64

]]></Node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="416" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond9 = icmp eq i64 %j_4_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="417" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond9, label %19, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_6 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_4_cast

]]></Node>
<StgValue><ssdm name="permA_addr_6"/></StgValue>
</operation>

<operation id="419" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_2 = load i64* %permA_addr_6, align 16

]]></Node>
<StgValue><ssdm name="permA_load_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="420" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_2 = load i64* %permA_addr_6, align 16

]]></Node>
<StgValue><ssdm name="permA_load_2"/></StgValue>
</operation>

<operation id="421" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_2

]]></Node>
<StgValue><ssdm name="Asub_addr"/></StgValue>
</operation>

<operation id="422" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load = load i64* %Asub_addr, align 8

]]></Node>
<StgValue><ssdm name="Asub_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="423" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load = load i64* %Asub_addr, align 8

]]></Node>
<StgValue><ssdm name="Asub_load"/></StgValue>
</operation>

<operation id="424" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_4_cast

]]></Node>
<StgValue><ssdm name="Bsub_addr"/></StgValue>
</operation>

<operation id="425" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Asub_load, i64* %Bsub_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_10_s = or i3 %j_4, 1

]]></Node>
<StgValue><ssdm name="j_10_s"/></StgValue>
</operation>

<operation id="427" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="3">
<![CDATA[
:7  %j_10_cast = zext i3 %j_10_s to i64

]]></Node>
<StgValue><ssdm name="j_10_cast"/></StgValue>
</operation>

<operation id="428" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %exitcond11_1 = icmp eq i64 %j_10_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond11_1"/></StgValue>
</operation>

<operation id="429" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond11_1, label %19, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_7 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_10_cast

]]></Node>
<StgValue><ssdm name="permA_addr_7"/></StgValue>
</operation>

<operation id="431" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_3 = load i64* %permA_addr_7, align 8

]]></Node>
<StgValue><ssdm name="permA_load_3"/></StgValue>
</operation>

<operation id="432" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_10_1 = add i3 %j_4, 2

]]></Node>
<StgValue><ssdm name="j_10_1"/></StgValue>
</operation>

<operation id="433" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="64">
<![CDATA[
:1  %tmp_22 = trunc i64 %i_s to i3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="434" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %newIndex = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %i_s, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="435" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="3">
<![CDATA[
:4  %newIndex_cast = zext i3 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="436" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_array_addr = getelementptr [2 x float]* %A_array, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array_addr"/></StgValue>
</operation>

<operation id="437" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1">
<![CDATA[
:6  %A_array_load = load float* %A_array_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array_load"/></StgValue>
</operation>

<operation id="438" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_array1_addr = getelementptr [2 x float]* %A_array1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array1_addr"/></StgValue>
</operation>

<operation id="439" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_array1_load = load float* %A_array1_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array1_load"/></StgValue>
</operation>

<operation id="440" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_array2_addr = getelementptr [2 x float]* %A_array2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array2_addr"/></StgValue>
</operation>

<operation id="441" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_array2_load = load float* %A_array2_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array2_load"/></StgValue>
</operation>

<operation id="442" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_array3_addr = getelementptr [2 x float]* %A_array3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array3_addr"/></StgValue>
</operation>

<operation id="443" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1">
<![CDATA[
:12  %A_array3_load = load float* %A_array3_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array3_load"/></StgValue>
</operation>

<operation id="444" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_array4_addr = getelementptr [2 x float]* %A_array4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array4_addr"/></StgValue>
</operation>

<operation id="445" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1">
<![CDATA[
:14  %A_array4_load = load float* %A_array4_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array4_load"/></StgValue>
</operation>

<operation id="446" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_array5_addr = getelementptr [2 x float]* %A_array5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array5_addr"/></StgValue>
</operation>

<operation id="447" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1">
<![CDATA[
:16  %A_array5_load = load float* %A_array5_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array5_load"/></StgValue>
</operation>

<operation id="448" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_array6_addr = getelementptr [2 x float]* %A_array6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array6_addr"/></StgValue>
</operation>

<operation id="449" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1">
<![CDATA[
:18  %A_array6_load = load float* %A_array6_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array6_load"/></StgValue>
</operation>

<operation id="450" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_array7_addr = getelementptr [2 x float]* %A_array7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_array7_addr"/></StgValue>
</operation>

<operation id="451" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1">
<![CDATA[
:20  %A_array7_load = load float* %A_array7_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array7_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="452" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_3 = load i64* %permA_addr_7, align 8

]]></Node>
<StgValue><ssdm name="permA_load_3"/></StgValue>
</operation>

<operation id="453" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Asub_addr_2 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_3

]]></Node>
<StgValue><ssdm name="Asub_addr_2"/></StgValue>
</operation>

<operation id="454" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load_1 = load i64* %Asub_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Asub_load_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="455" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load_1 = load i64* %Asub_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Asub_load_1"/></StgValue>
</operation>

<operation id="456" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bsub_addr_2 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_10_cast

]]></Node>
<StgValue><ssdm name="Bsub_addr_2"/></StgValue>
</operation>

<operation id="457" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Asub_load_1, i64* %Bsub_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="459" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name="bidx"/></StgValue>
</operation>

<operation id="460" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="3">
<![CDATA[
:2  %arrayNo = zext i3 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="461" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1">
<![CDATA[
:6  %A_array_load = load float* %A_array_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array_load"/></StgValue>
</operation>

<operation id="462" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_array1_load = load float* %A_array1_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array1_load"/></StgValue>
</operation>

<operation id="463" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_array2_load = load float* %A_array2_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array2_load"/></StgValue>
</operation>

<operation id="464" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1">
<![CDATA[
:12  %A_array3_load = load float* %A_array3_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array3_load"/></StgValue>
</operation>

<operation id="465" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1">
<![CDATA[
:14  %A_array4_load = load float* %A_array4_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array4_load"/></StgValue>
</operation>

<operation id="466" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1">
<![CDATA[
:16  %A_array5_load = load float* %A_array5_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array5_load"/></StgValue>
</operation>

<operation id="467" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1">
<![CDATA[
:18  %A_array6_load = load float* %A_array6_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array6_load"/></StgValue>
</operation>

<operation id="468" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1">
<![CDATA[
:20  %A_array7_load = load float* %A_array7_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array7_load"/></StgValue>
</operation>

<operation id="469" st_id="109" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:21  %tmp_5 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_array_load, float %A_array1_load, float %A_array2_load, float %A_array3_load, float %A_array4_load, float %A_array5_load, float %A_array6_load, float %A_array7_load, i64 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="470" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name="bidx"/></StgValue>
</operation>

<operation id="471" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %fwork_addr = getelementptr [32 x float]* %fwork, i64 0, i64 %bidx

]]></Node>
<StgValue><ssdm name="fwork_addr"/></StgValue>
</operation>

<operation id="472" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:23  store float %tmp_5, float* %fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="474" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader28:0  %i_3 = phi i64 [ %i_13, %24 ], [ 0, %.preheader28.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="475" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader28:1  %exitcond4 = icmp eq i64 %i_3, %B_numel_read_1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="476" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader28:2  %i_13 = add i64 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="477" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:3  br i1 %exitcond4, label %.loopexit, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="111" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_3, [5 x i64]* %Bsub, [5 x i64]* @dense_16_kernel_shap, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="111" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_1, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="480" st_id="112" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_3, [5 x i64]* %Bsub, [5 x i64]* @dense_16_kernel_shap, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="482" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_5 = phi i3 [ 0, %20 ], [ %j_11_1, %23 ]

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="483" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="3">
<![CDATA[
:1  %j_5_cast = zext i3 %j_5 to i64

]]></Node>
<StgValue><ssdm name="j_5_cast"/></StgValue>
</operation>

<operation id="484" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond10 = icmp eq i64 %j_5_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="485" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond10, label %24, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_5 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_5_cast

]]></Node>
<StgValue><ssdm name="permB_addr_5"/></StgValue>
</operation>

<operation id="487" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_2 = load i64* %permB_addr_5, align 16

]]></Node>
<StgValue><ssdm name="permB_load_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="488" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_2 = load i64* %permB_addr_5, align 16

]]></Node>
<StgValue><ssdm name="permB_load_2"/></StgValue>
</operation>

<operation id="489" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Bsub_addr_1 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_2

]]></Node>
<StgValue><ssdm name="Bsub_addr_1"/></StgValue>
</operation>

<operation id="490" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load = load i64* %Bsub_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="491" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load = load i64* %Bsub_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load"/></StgValue>
</operation>

<operation id="492" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Asub_addr_1 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_5_cast

]]></Node>
<StgValue><ssdm name="Asub_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Bsub_load, i64* %Asub_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_11_s = or i3 %j_5, 1

]]></Node>
<StgValue><ssdm name="j_11_s"/></StgValue>
</operation>

<operation id="495" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="3">
<![CDATA[
:7  %j_11_cast = zext i3 %j_11_s to i64

]]></Node>
<StgValue><ssdm name="j_11_cast"/></StgValue>
</operation>

<operation id="496" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %exitcond10_1 = icmp eq i64 %j_11_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond10_1"/></StgValue>
</operation>

<operation id="497" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond10_1, label %24, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_6 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_11_cast

]]></Node>
<StgValue><ssdm name="permB_addr_6"/></StgValue>
</operation>

<operation id="499" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_3 = load i64* %permB_addr_6, align 8

]]></Node>
<StgValue><ssdm name="permB_load_3"/></StgValue>
</operation>

<operation id="500" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_11_1 = add i3 %j_5, 2

]]></Node>
<StgValue><ssdm name="j_11_1"/></StgValue>
</operation>

<operation id="501" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp><and_exp><literal name="exitcond10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="64">
<![CDATA[
:2  %tmp_26 = trunc i64 %i_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="502" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp><and_exp><literal name="exitcond10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %i_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="503" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_3 = load i64* %permB_addr_6, align 8

]]></Node>
<StgValue><ssdm name="permB_load_3"/></StgValue>
</operation>

<operation id="504" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Bsub_addr_3 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_3

]]></Node>
<StgValue><ssdm name="Bsub_addr_3"/></StgValue>
</operation>

<operation id="505" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load_1 = load i64* %Bsub_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="506" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load_1 = load i64* %Bsub_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load_1"/></StgValue>
</operation>

<operation id="507" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Asub_addr_3 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_11_cast

]]></Node>
<StgValue><ssdm name="Asub_addr_3"/></StgValue>
</operation>

<operation id="508" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Bsub_load_1, i64* %Asub_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="510" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx_1 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name="bidx_1"/></StgValue>
</operation>

<operation id="511" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:4  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_26, i1 %tmp_27)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="512" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_i = icmp eq i4 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="513" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %tmp_252_i = icmp eq i4 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="tmp_252_i"/></StgValue>
</operation>

<operation id="514" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %tmp_254_i = icmp eq i4 %tmp_9, 2

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="515" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %tmp_256_i = icmp eq i4 %tmp_9, 3

]]></Node>
<StgValue><ssdm name="tmp_256_i"/></StgValue>
</operation>

<operation id="516" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %tmp_258_i = icmp eq i4 %tmp_9, 4

]]></Node>
<StgValue><ssdm name="tmp_258_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="517" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx_1 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name="bidx_1"/></StgValue>
</operation>

<operation id="518" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="64">
<![CDATA[
:1  %tmp_25 = trunc i64 %bidx_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="519" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_i_24 = select i1 %tmp_i, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i_24"/></StgValue>
</operation>

<operation id="520" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmp_253_i = select i1 %tmp_254_i, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_253_i"/></StgValue>
</operation>

<operation id="521" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_1_25 = or i1 %tmp_254_i, %tmp_252_i

]]></Node>
<StgValue><ssdm name="tmp_1_25"/></StgValue>
</operation>

<operation id="522" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_255_i = select i1 %tmp_1_25, float %tmp_253_i, float %tmp_i_24

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="523" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_257_i = select i1 %tmp_258_i, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_257_i"/></StgValue>
</operation>

<operation id="524" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_12 = or i1 %tmp_258_i, %tmp_256_i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="525" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %tmp_259_i = select i1 %tmp_12, float %tmp_257_i, float %tmp_255_i

]]></Node>
<StgValue><ssdm name="tmp_259_i"/></StgValue>
</operation>

<operation id="526" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %tmp_260_i = icmp eq i4 %tmp_9, 5

]]></Node>
<StgValue><ssdm name="tmp_260_i"/></StgValue>
</operation>

<operation id="527" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %tmp_262_i = icmp eq i4 %tmp_9, 6

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="528" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %tmp_261_i = select i1 %tmp_262_i, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_261_i"/></StgValue>
</operation>

<operation id="529" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp_13 = or i1 %tmp_262_i, %tmp_260_i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="530" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %tmp_263_i = select i1 %tmp_13, float %tmp_261_i, float %tmp_259_i

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="531" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %tmp_264_i = icmp eq i4 %tmp_9, 7

]]></Node>
<StgValue><ssdm name="tmp_264_i"/></StgValue>
</operation>

<operation id="532" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %tmp_266_i = icmp eq i4 %tmp_9, -8

]]></Node>
<StgValue><ssdm name="tmp_266_i"/></StgValue>
</operation>

<operation id="533" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_265_i = select i1 %tmp_266_i, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_265_i"/></StgValue>
</operation>

<operation id="534" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp_14 = or i1 %tmp_266_i, %tmp_264_i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="535" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %tmp_267_i = select i1 %tmp_14, float %tmp_265_i, float %tmp_263_i

]]></Node>
<StgValue><ssdm name="tmp_267_i"/></StgValue>
</operation>

<operation id="536" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:27  %tmp_268_i = icmp eq i4 %tmp_9, -7

]]></Node>
<StgValue><ssdm name="tmp_268_i"/></StgValue>
</operation>

<operation id="537" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_270_i = icmp eq i4 %tmp_9, -6

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="538" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_269_i = select i1 %tmp_270_i, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_269_i"/></StgValue>
</operation>

<operation id="539" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %tmp_15 = or i1 %tmp_270_i, %tmp_268_i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="540" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_271_i = select i1 %tmp_15, float %tmp_269_i, float %tmp_267_i

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="541" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_272_i = icmp eq i4 %tmp_9, -5

]]></Node>
<StgValue><ssdm name="tmp_272_i"/></StgValue>
</operation>

<operation id="542" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp_274_i = icmp eq i4 %tmp_9, -4

]]></Node>
<StgValue><ssdm name="tmp_274_i"/></StgValue>
</operation>

<operation id="543" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_276_i = icmp eq i4 %tmp_9, -3

]]></Node>
<StgValue><ssdm name="tmp_276_i"/></StgValue>
</operation>

<operation id="544" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_278_i = icmp eq i4 %tmp_9, -2

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>

<operation id="545" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:42  %sum = add i7 %tmp_25, %tmp_21

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="546" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_273_i = select i1 %tmp_274_i, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_273_i"/></StgValue>
</operation>

<operation id="547" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_16 = or i1 %tmp_274_i, %tmp_272_i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="548" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_275_i = select i1 %tmp_16, float %tmp_273_i, float %tmp_271_i

]]></Node>
<StgValue><ssdm name="tmp_275_i"/></StgValue>
</operation>

<operation id="549" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_277_i = select i1 %tmp_278_i, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_277_i"/></StgValue>
</operation>

<operation id="550" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_17 = or i1 %tmp_278_i, %tmp_276_i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="551" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %merge_i = select i1 %tmp_17, float %tmp_277_i, float %tmp_275_i

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>

<operation id="552" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="7">
<![CDATA[
:43  %sum_cast = zext i7 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="553" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %fwork_addr_1 = getelementptr [32 x float]* %fwork, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="fwork_addr_1"/></StgValue>
</operation>

<operation id="554" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:45  store float %merge_i, float* %fwork_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="556" st_id="121" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_1, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="557" st_id="122" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_1, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="558" st_id="123" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_1, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="559" st_id="124" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_1, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="560" st_id="125" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_1, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="561" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="562" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %i_6 = phi i1 [ false, %.loopexit ], [ %i_11, %26 ]

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="563" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="1">
<![CDATA[
:1  %i_6_cast = zext i1 %i_6 to i64

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="564" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond5 = icmp eq i64 %i_6_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="565" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.preheader24.preheader, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_array_addr = getelementptr [1 x float]* %C_array, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="C_array_addr"/></StgValue>
</operation>

<operation id="567" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:1  store float 0.000000e+00, float* %C_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %i_11 = xor i1 %i_6, true

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="569" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.preheader:0  br label %.preheader24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="571" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader24:0  %i_10 = phi i64 [ %i_14, %.preheader24.loopexit ], [ 0, %.preheader24.preheader ]

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="572" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="64">
<![CDATA[
.preheader24:1  %tmp_23 = trunc i64 %i_10 to i7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="573" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="64">
<![CDATA[
.preheader24:2  %tmp_24 = trunc i64 %i_10 to i2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="574" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader24:3  %tmp_7 = icmp ult i64 %i_10, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="575" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader24:4  %i_14 = add i64 1, %i_10

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="576" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:5  br i1 %tmp_7, label %27, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %outrowidx = mul i2 %tmp_24, %free_axesB_cast5

]]></Node>
<StgValue><ssdm name="outrowidx"/></StgValue>
</operation>

<operation id="578" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %inneridx = mul i7 %tmp_4, %tmp_23

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="579" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="581" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit19:0  %k = phi i5 [ 0, %27 ], [ %k_1, %.loopexit19.loopexit ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="582" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="5">
<![CDATA[
.loopexit19:1  %k_cast3 = zext i5 %k to i7

]]></Node>
<StgValue><ssdm name="k_cast3"/></StgValue>
</operation>

<operation id="583" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="5">
<![CDATA[
.loopexit19:2  %k_cast = zext i5 %k to i6

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="584" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit19:3  %exitcond = icmp eq i6 %k_cast, %tmp_18

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="585" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit19:4  %k_1 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="586" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit19:5  br i1 %exitcond, label %.preheader24.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:0  %sum1 = add i7 %k_cast3, %inneridx

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="588" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:1  %sum1_cast = zext i7 %sum1 to i64

]]></Node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="589" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %fwork_addr_2 = getelementptr [32 x float]* %fwork, i64 0, i64 %sum1_cast

]]></Node>
<StgValue><ssdm name="fwork_addr_2"/></StgValue>
</operation>

<operation id="590" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %tmp_s = mul i7 %k_cast3, %free_axesB_cast6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="591" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.loopexit:0  br label %.preheader24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="593" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="60" op_0_bw="60" op_1_bw="0">
<![CDATA[
.preheader:0  %j_s = phi i60 [ %j, %28 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="594" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="60">
<![CDATA[
.preheader:1  %tmp_28 = trunc i60 %j_s to i7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="595" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="60">
<![CDATA[
.preheader:2  %tmp_29 = trunc i60 %j_s to i2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="596" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
.preheader:3  %exitcond11 = icmp eq i60 %j_s, %free_axesB

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="597" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.preheader:4  %j = add i60 1, %j_s

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="598" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond11, label %.loopexit19.loopexit, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp1 = add i7 %tmp_28, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="600" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %sum3 = add i7 %tmp1, %tmp_s

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="601" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %sum2 = add i2 %tmp_29, %outrowidx

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="602" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="2">
<![CDATA[
:8  %sum2_cast = zext i2 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="603" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C_array_addr_1 = getelementptr [1 x float]* %C_array, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="C_array_addr_1"/></StgValue>
</operation>

<operation id="604" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.loopexit19.loopexit:0  br label %.loopexit19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="605" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="5">
<![CDATA[
:0  %fwork_load = load float* %fwork_addr_2, align 4

]]></Node>
<StgValue><ssdm name="fwork_load"/></StgValue>
</operation>

<operation id="606" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="7">
<![CDATA[
:3  %sum3_cast = zext i7 %sum3 to i64

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="607" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fwork_addr_3 = getelementptr [32 x float]* %fwork, i64 0, i64 %sum3_cast

]]></Node>
<StgValue><ssdm name="fwork_addr_3"/></StgValue>
</operation>

<operation id="608" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
:5  %fwork_load_1 = load float* %fwork_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fwork_load_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="609" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="5">
<![CDATA[
:0  %fwork_load = load float* %fwork_addr_2, align 4

]]></Node>
<StgValue><ssdm name="fwork_load"/></StgValue>
</operation>

<operation id="610" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
:5  %fwork_load_1 = load float* %fwork_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fwork_load_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="611" st_id="132" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_10 = fmul float %fwork_load, %fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="612" st_id="133" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_10 = fmul float %fwork_load, %fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="613" st_id="134" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_10 = fmul float %fwork_load, %fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="614" st_id="135" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_10 = fmul float %fwork_load, %fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="615" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1">
<![CDATA[
:10  %C_array_load = load float* %C_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_array_load"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="616" st_id="136" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_10 = fmul float %fwork_load, %fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="617" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1">
<![CDATA[
:10  %C_array_load = load float* %C_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_array_load"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="618" st_id="137" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="619" st_id="138" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="620" st_id="139" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="621" st_id="140" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="622" st_id="141" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="623" st_id="142" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="624" st_id="143" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="625" st_id="144" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="626" st_id="145" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11 = fadd float %C_array_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="627" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:12  store float %tmp_11, float* %C_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
