Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : s35932
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:44:31 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_25 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3573/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3608/Y (NBUFFX2_RVT)                    0.18       2.83 r
  U4544/Y (INVX0_RVT)                      0.08       2.91 f
  U3577/Y (NBUFFX2_RVT)                    0.18       3.09 f
  U4034/Y (XOR3X2_RVT)                     0.16       3.24 r
  DATA_9_25 (out)                          0.01       3.25 r
  data arrival time                                   3.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_30 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3573/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3608/Y (NBUFFX2_RVT)                    0.18       2.83 r
  U4544/Y (INVX0_RVT)                      0.08       2.91 f
  U3577/Y (NBUFFX2_RVT)                    0.18       3.09 f
  U4024/Y (XOR3X2_RVT)                     0.16       3.24 r
  DATA_9_30 (out)                          0.01       3.25 r
  data arrival time                                   3.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_20 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3573/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3578/Y (INVX0_RVT)                      0.16       2.80 f
  U3305/Y (NBUFFX2_RVT)                    0.10       2.90 f
  U3576/Y (NBUFFX2_RVT)                    0.10       3.00 f
  U4044/Y (XOR3X2_RVT)                     0.24       3.24 f
  DATA_9_20 (out)                          0.01       3.25 f
  data arrival time                                   3.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_27 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3610/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3587/Y (NBUFFX2_RVT)                    0.18       2.83 r
  U3749/Y (INVX0_RVT)                      0.16       2.99 f
  U4030/Y (XOR3X2_RVT)                     0.25       3.24 f
  DATA_9_27 (out)                          0.01       3.25 f
  data arrival time                                   3.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_29 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3610/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3587/Y (NBUFFX2_RVT)                    0.18       2.83 r
  U3586/Y (INVX0_RVT)                      0.16       2.99 f
  U4026/Y (XOR3X2_RVT)                     0.25       3.24 f
  DATA_9_29 (out)                          0.01       3.25 f
  data arrival time                                   3.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_23 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3573/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3608/Y (NBUFFX2_RVT)                    0.18       2.83 r
  U3507/Y (NBUFFX2_RVT)                    0.10       2.92 r
  U3543/Y (INVX0_RVT)                      0.08       3.01 f
  U4038/Y (XOR3X2_RVT)                     0.23       3.23 f
  DATA_9_23 (out)                          0.01       3.24 f
  data arrival time                                   3.24

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.89


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_1 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM0 (in)                                 0.00       2.40 f
  U4732/Y (INVX0_RVT)                      0.07       2.47 r
  U3059/Y (NBUFFX2_RVT)                    0.10       2.56 r
  U4524/Y (NBUFFX2_RVT)                    0.10       2.66 r
  U3581/Y (INVX0_RVT)                      0.16       2.83 f
  U3304/Y (NBUFFX2_RVT)                    0.18       3.01 f
  U5461/Y (OA221X1_RVT)                    0.21       3.22 f
  DATA_9_1 (out)                           0.01       3.22 f
  data arrival time                                   3.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.87


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_4 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM0 (in)                                 0.00       2.40 f
  U4732/Y (INVX0_RVT)                      0.07       2.47 r
  U3059/Y (NBUFFX2_RVT)                    0.10       2.56 r
  U4524/Y (NBUFFX2_RVT)                    0.10       2.66 r
  U3581/Y (INVX0_RVT)                      0.16       2.83 f
  U3304/Y (NBUFFX2_RVT)                    0.18       3.01 f
  U5424/Y (OA221X1_RVT)                    0.21       3.22 f
  DATA_9_4 (out)                           0.01       3.22 f
  data arrival time                                   3.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.87


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_5 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM0 (in)                                 0.00       2.40 f
  U4732/Y (INVX0_RVT)                      0.07       2.47 r
  U3059/Y (NBUFFX2_RVT)                    0.10       2.56 r
  U4524/Y (NBUFFX2_RVT)                    0.10       2.66 r
  U3581/Y (INVX0_RVT)                      0.16       2.83 f
  U3304/Y (NBUFFX2_RVT)                    0.18       3.01 f
  U5421/Y (OA221X1_RVT)                    0.21       3.22 f
  DATA_9_5 (out)                           0.01       3.22 f
  data arrival time                                   3.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.87


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_17 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  TM1 (in)                                 0.00       2.40 f
  U3611/Y (INVX0_RVT)                      0.07       2.47 r
  U3610/Y (NBUFFX2_RVT)                    0.18       2.65 r
  U3508/Y (INVX0_RVT)                      0.17       2.82 f
  U4050/Y (XOR3X2_RVT)                     0.39       3.21 f
  DATA_9_17 (out)                          0.01       3.22 f
  data arrival time                                   3.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.87


1
