<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE module SYSTEM "../../../dtd/module.dtd">
<module name="ap210_electronic_assembly_interconnect_and_packaging_design" part="410" version="1" sc4.working_group="12" wg.number="00000" wg.number.arm="" wg.number.mim="" checklist.internal_review="" checklist.project_leader="" checklist.convener="" status="CD-TS" language="E" publication.year="" published="n" rcs.date="$Date: 2004/12/01 14:42:50 $" rcs.revision="$Revision: 1.6 $" development.folder="dvlp" xmlns:xlink="http://www.w3.org/1999/xlink">
    <keywords>
    module
 </keywords>
    
    <contacts>
        <projlead ref="AP210.projlead"/>
        <editor ref="pdmmodules.editor"/>
    </contacts>
    <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of 
   </p>
 </purpose>
    <inscope>
   <li>The hierarchical description of the functionality of the electronic assembly or interconnect
or devices that are used in an electronic assembly or interconnect;</li>
   <li>The hierarchical description of the functional objects that are combinations of one or more
functional objects;</li>
   <li>The configuration management of the functional objects that are being developed concurrently;</li>
   <li>The configuration management of analytical models that are being developed concurrently;</li>
   <li>The explicit interface to analytic models that are used to define the behaviour of a functional
object, a device, a physical object, an electronic assembly, or an interconnect;</li>
   <li>The description of the connection among the functional objects;</li>
   <li>The description of the connection among the devices used in the electronic assembly or
interconnect;</li>
   <li>The description of the requirements for physical interconnection;</li>
   <li>The physical layout of the electronic assembly, including a description of the placement of
the physical objects in the electronic assembly;</li>
   <li>The description of the bare interconnect, including the conductive and non-conductive materials
and patterns;</li>
   <li>The functional and physical description of devices or physical objects, including material
characteristics and composition;</li>
   <li>The functional usage and physical usage description of devices or physical objects, including
material characteristics and composition;</li>
   <li>The functional and physical description of devices or physical objects realized as part of the
interconnect, including material characteristics and composition;</li>
   <li>The functional usage and physical usage description of devices or physical objects realized
as part of the interconnect, including material characteristics and composition;</li>
   <li>The description of the requirements and constraints on the design of the electronic assembly
that assure product performance, incorporate quality, and enhance manufacturing process
capabilities;</li>
   <li>The description of the requirements and constraints on the design of the interconnect that
assure product performance, incorporate quality, and enhance manufacturing process capabilities;</li>
   <li>The configuration management of electronic assembly design descriptions;</li>
   <li>The configuration management of interconnect design descriptions;</li>
   <li>The allocation of certain details of the interconnect design description to the usage description
of a physical object;</li>
   <li>The allocation of certain details of the electronic assembly design description to the usage
description of a physical object;</li>
   <li>The description of electronic assemblies to implement various functional domains including,
but not limited to, analogue, digital, video, radio frequency, and microwave;</li>
   <li>The description of interconnect to implement various functional domains including, but not
limited to, analogue, digital, video, radio frequency, and microwave;</li>
   <li>The configuration management of constituent parts that are electronic assemblies or interconnect
and that are being concurrently developed;</li>
   <li>The configuration management of documents that contain requirements;</li>
   <li>The allocation of requirements to functional objects, physical objects, and the physical
implementation;</li>
   <li>The allocation of requirements from functional objects to their physical implementation;</li>
   <li>The allocation of each specific connection among the devices used in the electronic assembly
to the component or group of components that realizes that connection;</li>
   <li>The association of characteristics to functional objects, physical objects, and analytical
models;</li>
   <li>The identification of planned parameters for functional objects, electronic assemblies, interconnect,
components, and analytical models;</li>
   <li>The identification of actual parameters for functional objects, electronic assemblies, interconnect,
components, and analytical models.</li>
    </inscope>
    <outscope>
   <li>The drawings of functional objects, physical objects, electronic assemblies and interconnect;</li>
   <li>The process plans for the assembly of the electronic assembly;</li>
   <li>The process plans for the fabrication of the interconnect;</li>
   <li>The classification and categorization of data element types;</li>
   <li>The definition and interpretation of external file formats for analytic models;</li>
   <li>The management of the process used to design an electronic assembly or interconnect;</li>
   <li>The management of the manufacture of the physical objects used in an electronic assembly;</li>
   <li>The administrative procurement and cost data used by an enterprise.</li>
    </outscope>
    <arm>
        <express-g>
            <imgfile file="armexpg1.xml"/>
        </express-g>
    </arm>
    <mapping_table>
		<ae entity="Item_restricted_requirement_occurrence" original_module="assembly_component_placement_requirements">
			<aa attribute="basis" assertion_to="External_item_identification">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					(ap210_group_assigned_item = representation
					{representation
					representation.name = `component external reference'}
					representation)
					(ap210_group_assigned_item = representation_item
					{representation_item
					representation_item.name = `component feature external reference'}
					representation_item =&gt;
					descriptive_representation_item)
					
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Requirement_definition_property">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					ap210_group_assigned_item = requirements_property
					requirements_property
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Assembly_component">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					(ap210_group_assigned_item = component_definition)
					(ap210_group_assigned_item = component_shape_aspect)
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Component_feature">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					(ap210_group_assigned_item = component_terminal)
					(ap210_group_assigned_item = component_interface_terminal)
					(ap210_group_assigned_item = laminate_component_interface_terminal) 
					(ap210_group_assigned_item = component_feature)
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Inter_stratum_feature">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					ap210_group_assigned_item = inter_stratum_feature
					inter_stratum_feature
					{inter_stratum_feature &lt;=
					component_shape_aspect &lt;=
					shape_aspect
					[(shape_aspect.description = `bonded conductive base blind via')
					(shape_aspect.description = `non conductive base blind via')
					(shape_aspect.description = `plated conductive base blind via')
					(shape_aspect.description = `interfacial connection')
					(shape_aspect.description = `buried via')
					(shape_aspect.description = `component termination passage')
					(shape_aspect.description = `plated cutout')
					(shape_aspect.description = `plated cutout edge segment')
					(shape_aspect.description = `plated interconnect module edge segment')
					(shape_aspect.description = `unsupported passage')
					(shape_aspect.description = `cutout')
					(shape_aspect.description = `physical connectivity interrupting cutout')
					(shape_aspect.description = `dielectric material passage')
					(shape_aspect.description = `cutout edge segment')
					(shape_aspect.description = `interconnect module edge segment')
					(shape_aspect.description = `interconnect module edge')]
					[shape_aspect.of_shape -&gt;
					product_definition_shape &lt;=
					property_definition
					property_definition.definition -&gt;
					characterized_definition
					characterized_definition = characterized_product_definition
					characterized_product_definition
					characterized_product_definition = product_definition
					[product_definition
					product_definition.description = `laminate component']
					[product_definition =&gt;
					component_definition]]}
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Laminate_component">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					(ap210_group_assigned_item = component_definition
					{component_definition &lt;=
					product_definition
					product_definition.description = `laminate component'})
					(ap210_group_assigned_item = component_shape_aspect
					(component_shape_aspect =&gt;
					(inter_stratum_feature)
					(land)
					(fiducial)
					(probe_access_area)
					(material_removal_component_shape_aspect))
					(component_shape_aspect &lt;=
					shape_aspect
					{shape_aspect.description = `laminate text string component'} =&gt;
					component_shape_aspect =&gt;
					assembly_group_component_shape_aspect =&gt;
					array_placement_group_component_shape_aspect)
					(component_shape_aspect &lt;=
					shape_aspect
					{(shape_aspect.description = `laminate component')
					(shape_aspect.description = `part template occurrence')
					(shape_aspect.description = `conductive interconnect element with pre defined transitions')
					(shape_aspect.description = `join 2 physical connectivity definition supporting')
					(shape_aspect.description = `conductive interconnect element with user defined single transition')
					(shape_aspect.description = `unrouted conductive interconnect element')
					(shape_aspect.description = `laminate text component')
					(shape_aspect.description = `primary stratum indicator symbol')
					(shape_aspect.description = `routed interconnect component')
					(shape_aspect.description = `special symbol laminate component')
					(shape_aspect.description = `stratum feature template component')}))
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Part_feature">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					ap210_group_assigned_item = shape_aspect
					shape_aspect
					{([shape_aspect =&gt;
					composite_shape_aspect]
					[shape_aspect
					shape_aspect.description = `part group feature'])
					(shape_aspect.description = `part generic feature')
					(shape_aspect.description = `polarity indication feature')
					(shape_aspect.description = `interconnect module cavity surface')
					(shape_aspect.description = `interconnect module cutout surface')
					(shape_aspect.description = `interconnect module edge segment surface')
					(shape_aspect.description = `interconnect module edge surface')
					(shape_aspect.description = `interconnect module primary surface')
					(shape_aspect.description = `interconnect module secondary surface')
					(shape_aspect.description = `interconnect module surface feature')
					(shape_aspect =&gt;
					primary_orientation_feature)
					(shape_aspect =&gt;
					secondary_orientation_feature)
					(shape_aspect =&gt; 
					package_body)
					(shape_aspect =&gt; 
					part_tooling_feature)
					(shape_aspect =&gt;
					functional_orientation_feature)
					(shape_aspect =&gt; 
					thermal_feature)
					(shape_aspect =&gt; 
					part_mounting_feature)
					(shape_aspect =&gt; 
					package_terminal)
					(shape_aspect =&gt; 
					assembly_module_terminal)
					(shape_aspect =&gt; 
					interconnect_module_terminal)
					(shape_aspect =&gt; 
					minimally_defined_bare_die_terminal)
					(shape_aspect =&gt; 
					packaged_part_terminal)
					(shape_aspect =&gt; 
					package_body_surface)}
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Stratum">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					ap210_group_assigned_item = stratum
					stratum
					{stratum &lt;=
					product_definition}					
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Stratum_feature">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					ap210_group_assigned_item = stratum_feature
					stratum_feature
					{stratum_feature &lt;=
					shape_aspect}
       			</refpath_extend>
			</aa>
			<aa attribute="basis" assertion_to="Stratum_surface">
				<aimelt>PATH</aimelt>
				<refpath_extend extended_select="restriction_basis_item">
					group_assigned_item *> ap210_group_assigned_item
					ap210_group_assigned_item = stratum_surface
					stratum_surface
       			</refpath_extend>
			</aa>
			
		</ae>
    </mapping_table>
    <mim>
        <express-g>
            <imgfile file="mimexpg1.xml"/>
        </express-g>
    </mim>
</module>
