Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Sep  2 12:54:32 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file factor_timing_summary_routed.rpt -pb factor_timing_summary_routed.pb -rpx factor_timing_summary_routed.rpx -warn_on_violation
| Design       : factor
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: ad9850_inst/sclk_t_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: fd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rs485_bins_inst/tx_en_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: rs485_bins_inst/uart_tx_inst/txBaudClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.386     -398.828                    321                 6331        0.092        0.000                      0                 6255        2.625        0.000                       0                  3904  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)           Period(ns)      Frequency(MHz)
-----           ------------           ----------      --------------
sys_clk         {0.000 10.000}         20.000          50.000          
  clk_out1_pll  {0.000 3.125}          6.250           160.000         
  clk_out2_pll  {0.000 4.000}          8.000           125.000         
  clk_out3_pll  {0.000 10.000}         20.000          50.000          
  clkfbout_pll  {0.000 10.000}         20.000          50.000          
ts_PHY_GTXC     {0.000 4.000}          8.000           125.000         
ts_PHY_RXC      {0.000 4.000}          8.000           125.000         
ts_clk125       {0.000 4.000}          8.000           125.000         
ts_clk160       {0.000 3.125}          6.250           160.000         
ts_clk_adc_o    {0.000 3.125}          6.250           160.000         
ts_conv_o       {0.000 2500.000}       5000.000        0.200           
ts_ser1_rse     {0.000 2500.000}       5000.000        0.200           
ts_ser1_rx      {0.000 2500.000}       5000.000        0.200           
ts_ser1_tx      {0.000 2500.000}       5000.000        0.200           
ts_ser2_rse     {0.000 2500.000}       5000.000        0.200           
ts_ser2_rx      {0.000 2500.000}       5000.000        0.200           
ts_ser2_tx      {0.000 2500.000}       5000.000        0.200           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_pll                                                                                                                                                    4.658        0.000                       0                     2  
  clk_out2_pll                                                                                                                                                    6.408        0.000                       0                     2  
  clk_out3_pll       14.676        0.000                      0                  371        0.118        0.000                      0                  371        9.500        0.000                       0                   230  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  
ts_PHY_RXC            0.999        0.000                      0                 1013        0.121        0.000                      0                 1013        2.870        0.000                       0                   524  
ts_clk125             0.173        0.000                      0                 3151        0.092        0.000                      0                 3151        2.870        0.000                       0                  1739  
ts_clk160             0.291        0.000                      0                 1412        0.203        0.000                      0                 1412        2.625        0.000                       0                  1403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ts_PHY_RXC    clk_out3_pll        6.919        0.000                      0                   10                                                                        
ts_clk125     clk_out3_pll        6.847        0.000                      0                   10                                                                        
ts_ser1_rx    clk_out3_pll       13.483        0.000                      0                   31        1.218        0.000                      0                   31  
clk_out3_pll  ts_PHY_RXC         18.949        0.000                      0                   10                                                                        
ts_clk125     ts_PHY_RXC          6.881        0.000                      0                   18                                                                        
clk_out3_pll  ts_clk125          18.850        0.000                      0                   10                                                                        
ts_PHY_RXC    ts_clk125          -0.799      -74.769                    144                  166        0.676        0.000                      0                  148  
ts_clk160     ts_clk125          -3.386     -230.887                    108                  108        0.135        0.000                      0                  108  
ts_ser2_rx    ts_clk125          -0.393       -5.105                     20                   35        0.507        0.000                      0                   35  
ts_clk125     ts_clk160          -1.971      -88.067                     49                   49        0.140        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ts_PHY_RXC         ts_PHY_RXC               6.448        0.000                      0                   35        0.421        0.000                      0                   35  
**async_default**  ts_clk125          ts_clk125                5.542        0.000                      0                   69        0.492        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    pll_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    pll_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.904ns (18.673%)  route 3.937ns (81.327%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 19.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.853     4.350    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347    19.059    clk_50Mhz
    SLICE_X82Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/C
                         clock pessimism              0.422    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X82Y87         FDSE (Setup_fdse_C_S)       -0.352    19.027    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.680ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.904ns (18.687%)  route 3.933ns (81.313%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 19.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.850     4.346    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347    19.059    clk_50Mhz
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                         clock pessimism              0.422    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X83Y87         FDSE (Setup_fdse_C_S)       -0.352    19.027    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                 14.680    

Slack (MET) :             14.680ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.904ns (18.687%)  route 3.933ns (81.313%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 19.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.850     4.346    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347    19.059    clk_50Mhz
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/C
                         clock pessimism              0.422    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X83Y87         FDSE (Setup_fdse_C_S)       -0.352    19.027    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                 14.680    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.904ns (18.830%)  route 3.897ns (81.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 19.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.813     4.310    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347    19.059    clk_50Mhz
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/C
                         clock pessimism              0.422    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X82Y88         FDSE (Setup_fdse_C_S)       -0.352    19.027    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 14.717    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.904ns (18.830%)  route 3.897ns (81.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 19.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.813     4.310    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347    19.059    clk_50Mhz
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/C
                         clock pessimism              0.422    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X82Y88         FDSE (Setup_fdse_C_S)       -0.352    19.027    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 14.717    

Slack (MET) :             14.980ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.904ns (19.802%)  route 3.661ns (80.198%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.578     4.074    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/C
                         clock pessimism              0.449    19.509    
                         clock uncertainty           -0.102    19.407    
    SLICE_X82Y89         FDSE (Setup_fdse_C_S)       -0.352    19.055    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 14.980    

Slack (MET) :             14.980ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.904ns (19.802%)  route 3.661ns (80.198%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.578     4.074    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.449    19.509    
                         clock uncertainty           -0.102    19.407    
    SLICE_X82Y89         FDSE (Setup_fdse_C_S)       -0.352    19.055    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 14.980    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.904ns (20.587%)  route 3.487ns (79.413%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 19.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.403     3.900    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.349    19.061    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.422    19.483    
                         clock uncertainty           -0.102    19.381    
    SLICE_X84Y90         FDSE (Setup_fdse_C_S)       -0.423    18.958    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 15.058    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.904ns (20.587%)  route 3.487ns (79.413%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 19.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.403     3.900    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.349    19.061    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/C
                         clock pessimism              0.422    19.483    
                         clock uncertainty           -0.102    19.381    
    SLICE_X84Y90         FDSE (Setup_fdse_C_S)       -0.423    18.958    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 15.058    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.904ns (20.587%)  route 3.487ns (79.413%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 19.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.459    -0.491    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDSE (Prop_fdse_C_Q)         0.379    -0.112 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.997     0.885    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[6]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.105     0.990 r  FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=4, routed)           0.682     1.672    FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.105     1.777 r  r_Clock_Count[12]_i_6/O
                         net (fo=1, routed)           0.663     2.440    r_Clock_Count[12]_i_6_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.105     2.545 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220     2.765    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522     3.392    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105     3.497 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.403     3.900    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.349    19.061    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.422    19.483    
                         clock uncertainty           -0.102    19.381    
    SLICE_X84Y90         FDSE (Setup_fdse_C_S)       -0.423    18.958    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 15.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.591    -0.545    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.348    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.861    -0.783    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.078    -0.467    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.591    -0.545    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.348    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.861    -0.783    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.076    -0.469    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.583    -0.553    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.356    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X73Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.852    -0.792    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.239    -0.553    
    SLICE_X73Y72         FDRE (Hold_fdre_C_D)         0.075    -0.478    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.591    -0.545    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.348    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.861    -0.783    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.075    -0.470    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.583    -0.553    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.356    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X73Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.853    -0.791    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.553    
    SLICE_X73Y71         FDRE (Hold_fdre_C_D)         0.075    -0.478    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.581    -0.555    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y73         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.358    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X73Y73         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.850    -0.794    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y73         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.239    -0.555    
    SLICE_X73Y73         FDRE (Hold_fdre_C_D)         0.075    -0.480    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.598    -0.538    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058    -0.339    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868    -0.776    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.238    -0.538    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.076    -0.462    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.583    -0.553    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058    -0.354    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.852    -0.792    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.239    -0.553    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.076    -0.477    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.598    -0.538    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.061    -0.336    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868    -0.776    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.538    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.078    -0.460    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.583    -0.553    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.061    -0.351    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.852    -0.792    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.239    -0.553    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.078    -0.475    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y30     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    pll_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y70     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y70     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y82     rs485_dfs_inst/timer_sw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y84     rs485_dfs_inst/timer_sw_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y84     rs485_dfs_inst/timer_sw_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y82     rs485_dfs_inst/timer_sw_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y82     rs485_dfs_inst/timer_sw_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y82     rs485_dfs_inst/timer_sw_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y83     rs485_dfs_inst/timer_sw_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y83     rs485_dfs_inst/timer_sw_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y83     rs485_dfs_inst/timer_sw_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y83     rs485_dfs_inst/timer_sw_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y72     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5    pll_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.500ns  (logic 0.647ns (25.877%)  route 1.853ns (74.123%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 8.665 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.368     8.665    PHY_RXC_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.437     9.102 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.878     9.981    eth_bins_tx_wr_en
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.086 r  fifo_tx_i_1__0/O
                         net (fo=2, routed)           0.356    10.441    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.546 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.620    11.166    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y30         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.292    12.431    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y30         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.245    12.676    
                         clock uncertainty           -0.035    12.641    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    12.165    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.492ns  (logic 0.647ns (25.963%)  route 1.845ns (74.037%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 8.665 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.368     8.665    PHY_RXC_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.437     9.102 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.878     9.981    eth_bins_tx_wr_en
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.086 r  fifo_tx_i_1__0/O
                         net (fo=2, routed)           0.356    10.441    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.546 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.611    11.157    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y30         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.292    12.431    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y30         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.245    12.676    
                         clock uncertainty           -0.035    12.641    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    12.165    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.494ns  (logic 0.647ns (25.939%)  route 1.847ns (74.061%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 8.665 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.368     8.665    PHY_RXC_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.437     9.102 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.878     9.981    eth_bins_tx_wr_en
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.086 r  fifo_tx_i_1__0/O
                         net (fo=2, routed)           0.356    10.441    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.546 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.614    11.160    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y30         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.292    12.431    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y30         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.245    12.676    
                         clock uncertainty           -0.035    12.641    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    12.254    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X69Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X69Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X69Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X69Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X68Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X68Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X68Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X68Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.542ns  (logic 0.647ns (25.457%)  route 1.895ns (74.543%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 8.662 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.365     8.662    PHY_RXC_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.437     9.099 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.483     9.582    dfs_tx_wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.687 r  fifo_tx_i_1/O
                         net (fo=2, routed)           0.121     9.808    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.913 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.291    11.204    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X68Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.263    12.401    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.226    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X68Y66         FDRE (Setup_fdre_C_CE)      -0.168    12.424    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 7.398 - 4.000 ) 
    Source Clock Delay      (SCD):    2.546ns = ( 6.546 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.554     6.546    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     6.687 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     6.742    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X47Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.822     7.398    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.852     6.546    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.075     6.621    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.621    
                         arrival time                           6.742    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.564    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.761    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     2.081    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.516     1.564    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.075     1.639    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 7.396 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     6.741    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.820     7.396    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.851     6.545    
    SLICE_X45Y75         FDPE (Hold_fdpe_C_D)         0.075     6.620    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.548ns = ( 6.548 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.556     6.548    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     6.689 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.058     6.747    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.823     7.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.851     6.548    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.076     6.624    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -6.624    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.587     1.592    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.058     1.791    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.857     2.109    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.516     1.592    
    SLICE_X72Y69         FDRE (Hold_fdre_C_D)         0.076     1.668    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.587     1.592    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.061     1.794    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.857     2.109    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.516     1.592    
    SLICE_X72Y69         FDRE (Hold_fdre_C_D)         0.078     1.670    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.548ns = ( 6.548 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.556     6.548    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     6.689 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.061     6.749    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.823     7.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.851     6.548    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.078     6.626    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.626    
                         arrival time                           6.749    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.564    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.761    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     2.081    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.516     1.564    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.071     1.635    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 7.401 - 4.000 ) 
    Source Clock Delay      (SCD):    2.549ns = ( 6.549 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.557     6.549    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y79         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141     6.690 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.057     6.747    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X44Y79         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.825     7.401    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y79         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.852     6.549    
    SLICE_X44Y79         FDRE (Hold_fdre_C_D)         0.071     6.620    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.548ns = ( 6.548 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.556     6.548    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     6.689 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.057     6.746    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.823     7.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.851     6.548    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.071     6.619    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.746    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_PHY_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PHY_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y30    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y30    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  PHY_RXC_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y4   fifo_apo_inst_i_1_n_0_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X57Y78    mac_inst/FSM_sequential_eth_rx_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y80    mac_inst/FSM_sequential_eth_rx_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y76    mac_inst/bins_tx_din_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y76    mac_inst/bins_tx_din_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y76    mac_inst/bins_tx_din_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y76    mac_inst/bins_tx_din_reg[3]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y78    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y78    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y78    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y78    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y78    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y78    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y82    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y82    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y82    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y82    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y79    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y76    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y76    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 0.971ns (13.526%)  route 6.208ns (86.474%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.436     7.854    adc_rd_addr[1]_i_1_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.105     7.959 r  ram_reg_i_2/O
                         net (fo=1, routed)           0.665     8.623    ram_reg_i_2_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.971ns (13.670%)  route 6.132ns (86.330%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.313     7.730    adc_rd_addr[1]_i_1_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.105     7.835 r  ram_reg_i_11/O
                         net (fo=1, routed)           0.713     8.548    ram_reg_i_11_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 0.971ns (13.690%)  route 6.122ns (86.310%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.344     7.762    adc_rd_addr[1]_i_1_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I3_O)        0.105     7.867 r  ram_reg_i_10/O
                         net (fo=1, routed)           0.671     8.537    ram_reg_i_10_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.971ns (13.885%)  route 6.022ns (86.115%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.466     7.884    adc_rd_addr[1]_i_1_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.105     7.989 r  ram_reg_i_7/O
                         net (fo=1, routed)           0.449     8.438    ram_reg_i_7_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.971ns (13.891%)  route 6.019ns (86.109%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.470     7.888    adc_rd_addr[1]_i_1_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.105     7.993 r  ram_reg_i_9/O
                         net (fo=1, routed)           0.442     8.435    ram_reg_i_9_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.971ns (13.896%)  route 6.017ns (86.104%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.359     7.777    adc_rd_addr[1]_i_1_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.105     7.882 r  ram_reg_i_1/O
                         net (fo=1, routed)           0.551     8.433    ram_reg_i_1_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.971ns (13.935%)  route 5.997ns (86.065%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.340     7.758    adc_rd_addr[1]_i_1_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I3_O)        0.105     7.863 r  ram_reg_i_4/O
                         net (fo=1, routed)           0.550     8.413    ram_reg_i_4_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.971ns (13.944%)  route 5.993ns (86.056%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 9.302 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 r  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 r  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          0.827     6.313    adc_rd_addr[1]_i_5_n_0
    SLICE_X73Y94         LUT5 (Prop_lut5_I2_O)        0.105     6.418 r  adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          1.295     7.713    adc_rd_addr[1]_i_1_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.105     7.818 r  ram_reg_i_6/O
                         net (fo=1, routed)           0.591     8.408    ram_reg_i_6_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.302     9.302    clk_125Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.066     9.368    
                         clock uncertainty           -0.082     9.286    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490     8.796    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/adc_rd_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.866ns (12.346%)  route 6.148ns (87.654%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 f  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 f  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 f  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          2.220     7.706    adc_rd_addr[1]_i_5_n_0
    SLICE_X60Y98         LUT3 (Prop_lut3_I0_O)        0.105     7.811 r  adc_rd_addr[11]_i_1/O
                         net (fo=20, routed)          0.648     8.459    adc_rd_addr[11]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  mac_inst/adc_rd_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.261     9.261    clk_125Mhz
    SLICE_X59Y96         FDRE                                         r  mac_inst/adc_rd_addr_reg[2]/C
                         clock pessimism              0.066     9.327    
                         clock uncertainty           -0.082     9.245    
    SLICE_X59Y96         FDRE (Setup_fdre_C_R)       -0.352     8.893    mac_inst/adc_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/adc_rd_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.866ns (12.346%)  route 6.148ns (87.654%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.445     1.445    clk_125Mhz
    SLICE_X72Y90         FDRE                                         r  mac_inst/eth_tx_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.379     1.824 f  mac_inst/eth_tx_j_reg[2]/Q
                         net (fo=36, routed)          2.378     4.202    mac_inst/eth_tx_j_reg_n_0_[2]
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.115     4.317 f  adc_rd_addr[1]_i_7/O
                         net (fo=2, routed)           0.902     5.219    adc_rd_addr[1]_i_7_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I0_O)        0.267     5.486 f  adc_rd_addr[1]_i_5/O
                         net (fo=33, routed)          2.220     7.706    adc_rd_addr[1]_i_5_n_0
    SLICE_X60Y98         LUT3 (Prop_lut3_I0_O)        0.105     7.811 r  adc_rd_addr[11]_i_1/O
                         net (fo=20, routed)          0.648     8.459    adc_rd_addr[11]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  mac_inst/adc_rd_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.261     9.261    clk_125Mhz
    SLICE_X59Y96         FDRE                                         r  mac_inst/adc_rd_addr_reg[3]/C
                         clock pessimism              0.066     9.327    
                         clock uncertainty           -0.082     9.245    
    SLICE_X59Y96         FDRE (Setup_fdre_C_R)       -0.352     8.893    mac_inst/adc_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 timer_rst_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_rst_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.373ns (75.262%)  route 0.123ns (24.738%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X70Y99         FDRE                                         r  timer_rst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  timer_rst_reg[15]/Q
                         net (fo=2, routed)           0.122     0.853    timer_rst_reg_n_0_[15]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.009 r  timer_rst_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.009    timer_rst_reg[16]_i_1_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.062 r  timer_rst_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.062    timer_rst_reg[20]_i_1_n_7
    SLICE_X70Y100        FDRE                                         r  timer_rst_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X70Y100        FDRE                                         r  timer_rst_reg[17]/C
                         clock pessimism              0.000     0.837    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134     0.971    timer_rst_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adc_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.016%)  route 0.118ns (24.984%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X45Y99         FDRE                                         r  adc_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  adc_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     0.825    adc_cnt_reg_n_0_[11]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.985 r  adc_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.986    adc_cnt_reg[12]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.040 r  adc_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.040    adc_cnt0[13]
    SLICE_X45Y100        FDRE                                         r  adc_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.834     0.834    clk_125Mhz
    SLICE_X45Y100        FDRE                                         r  adc_cnt_reg[13]/C
                         clock pessimism              0.000     0.834    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    adc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 timer_rst_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_rst_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.386ns (75.894%)  route 0.123ns (24.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X70Y99         FDRE                                         r  timer_rst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  timer_rst_reg[15]/Q
                         net (fo=2, routed)           0.122     0.853    timer_rst_reg_n_0_[15]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.009 r  timer_rst_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.009    timer_rst_reg[16]_i_1_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.075 r  timer_rst_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.075    timer_rst_reg[20]_i_1_n_5
    SLICE_X70Y100        FDRE                                         r  timer_rst_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X70Y100        FDRE                                         r  timer_rst_reg[19]/C
                         clock pessimism              0.000     0.837    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134     0.971    timer_rst_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.562     0.562    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y85         FDRE                                         r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.055     0.758    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X70Y85         FDRE                                         r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.833     0.833    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y85         FDRE                                         r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism             -0.258     0.575    
    SLICE_X70Y85         FDRE (Hold_fdre_C_D)         0.075     0.650    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.733%)  route 0.290ns (67.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.566     0.566    clk_125Mhz
    SLICE_X35Y89         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.290     0.996    ram_bins/ram_reg_0_63_0_2/ADDRD1
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    ram_bins/ram_reg_0_63_0_2/WCLK
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X34Y89         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.888    ram_bins/ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.733%)  route 0.290ns (67.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.566     0.566    clk_125Mhz
    SLICE_X35Y89         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.290     0.996    ram_bins/ram_reg_0_63_0_2/ADDRD1
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    ram_bins/ram_reg_0_63_0_2/WCLK
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X34Y89         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.888    ram_bins/ram_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.733%)  route 0.290ns (67.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.566     0.566    clk_125Mhz
    SLICE_X35Y89         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.290     0.996    ram_bins/ram_reg_0_63_0_2/ADDRD1
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    ram_bins/ram_reg_0_63_0_2/WCLK
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X34Y89         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.888    ram_bins/ram_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.733%)  route 0.290ns (67.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.566     0.566    clk_125Mhz
    SLICE_X35Y89         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.290     0.996    ram_bins/ram_reg_0_63_0_2/ADDRD1
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    ram_bins/ram_reg_0_63_0_2/WCLK
    SLICE_X34Y89         RAMD64E                                      r  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X34Y89         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.888    ram_bins/ram_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adc_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.584%)  route 0.118ns (24.416%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X45Y99         FDRE                                         r  adc_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  adc_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     0.825    adc_cnt_reg_n_0_[11]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.985 r  adc_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.986    adc_cnt_reg[12]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.051 r  adc_cnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.051    adc_cnt0[15]
    SLICE_X45Y100        FDRE                                         r  adc_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.834     0.834    clk_125Mhz
    SLICE_X45Y100        FDRE                                         r  adc_cnt_reg[15]/C
                         clock pessimism              0.000     0.834    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    adc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.884%)  route 0.213ns (60.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.589     0.589    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y84         FDRE                                         r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.213     0.942    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X2Y34         RAMB18E1                                     r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.901     0.901    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y34         RAMB18E1                                     r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.256     0.645    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.828    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y32  rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y32  rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y34  mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y34  mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y35  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y35  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y19  mac_inst/ram_adc/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y19  mac_inst/ram_adc/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y34  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y34  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y90  ram_bins/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y90  ram_bins/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y89  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y90  ram_bins/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y90  ram_bins/ram_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk160

Setup :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[62][6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.958ns (16.918%)  route 4.705ns (83.082%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 7.504 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.787     4.097    cs_o[7]_i_5_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I2_O)        0.105     4.202 r  data_adc[50][15]_i_2/O
                         net (fo=3, routed)           0.571     4.772    data_adc[50][15]_i_2_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.264     5.036 r  data_adc[62][15]_i_1/O
                         net (fo=32, routed)          1.995     7.032    data_adc[62][15]_i_1_n_0
    SLICE_X35Y138        FDRE                                         r  data_adc_reg[62][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.254     7.504    clk_160Mhz
    SLICE_X35Y138        FDRE                                         r  data_adc_reg[62][6]/C
                         clock pessimism              0.066     7.570    
                         clock uncertainty           -0.079     7.491    
    SLICE_X35Y138        FDRE (Setup_fdre_C_CE)      -0.168     7.323    data_adc_reg[62][6]
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[11][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 0.904ns (16.233%)  route 4.665ns (83.767%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.502 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.647     3.956    cs_o[7]_i_5_n_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I1_O)        0.105     4.061 r  data_adc[53][15]_i_2/O
                         net (fo=3, routed)           0.394     4.455    data_adc[53][15]_i_2_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.105     4.560 r  data_adc[5][15]_i_2/O
                         net (fo=2, routed)           0.490     5.051    data_adc[5][15]_i_2_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.105     5.156 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.783     6.938    data_adc[5][15]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  data_adc_reg[11][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.252     7.502    clk_160Mhz
    SLICE_X37Y135        FDRE                                         r  data_adc_reg[11][14]/C
                         clock pessimism              0.066     7.568    
                         clock uncertainty           -0.079     7.489    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168     7.321    data_adc_reg[11][14]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[11][6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 0.904ns (16.233%)  route 4.665ns (83.767%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.502 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.647     3.956    cs_o[7]_i_5_n_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I1_O)        0.105     4.061 r  data_adc[53][15]_i_2/O
                         net (fo=3, routed)           0.394     4.455    data_adc[53][15]_i_2_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.105     4.560 r  data_adc[5][15]_i_2/O
                         net (fo=2, routed)           0.490     5.051    data_adc[5][15]_i_2_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.105     5.156 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.783     6.938    data_adc[5][15]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  data_adc_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.252     7.502    clk_160Mhz
    SLICE_X37Y135        FDRE                                         r  data_adc_reg[11][6]/C
                         clock pessimism              0.066     7.568    
                         clock uncertainty           -0.079     7.489    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168     7.321    data_adc_reg[11][6]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 0.904ns (16.233%)  route 4.665ns (83.767%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.502 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.647     3.956    cs_o[7]_i_5_n_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I1_O)        0.105     4.061 r  data_adc[53][15]_i_2/O
                         net (fo=3, routed)           0.394     4.455    data_adc[53][15]_i_2_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.105     4.560 r  data_adc[5][15]_i_2/O
                         net (fo=2, routed)           0.490     5.051    data_adc[5][15]_i_2_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.105     5.156 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.783     6.938    data_adc[5][15]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  data_adc_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.252     7.502    clk_160Mhz
    SLICE_X37Y135        FDRE                                         r  data_adc_reg[5][6]/C
                         clock pessimism              0.066     7.568    
                         clock uncertainty           -0.079     7.489    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168     7.321    data_adc_reg[5][6]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[49][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.904ns (16.355%)  route 4.623ns (83.645%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 7.505 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.774     4.083    cs_o[7]_i_5_n_0
    SLICE_X42Y103        LUT3 (Prop_lut3_I2_O)        0.105     4.188 r  data_adc[63][15]_i_2/O
                         net (fo=3, routed)           0.461     4.649    data_adc[63][15]_i_2_n_0
    SLICE_X39Y103        LUT5 (Prop_lut5_I0_O)        0.105     4.754 r  data_adc[48][15]_i_2/O
                         net (fo=2, routed)           0.382     5.136    data_adc[48][15]_i_2_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.105     5.241 r  data_adc[49][15]_i_1/O
                         net (fo=32, routed)          1.656     6.897    data_adc[49][15]_i_1_n_0
    SLICE_X32Y138        FDRE                                         r  data_adc_reg[49][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.255     7.505    clk_160Mhz
    SLICE_X32Y138        FDRE                                         r  data_adc_reg[49][14]/C
                         clock pessimism              0.066     7.571    
                         clock uncertainty           -0.079     7.492    
    SLICE_X32Y138        FDRE (Setup_fdre_C_CE)      -0.168     7.324    data_adc_reg[49][14]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[55][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.904ns (16.355%)  route 4.623ns (83.645%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 7.505 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.774     4.083    cs_o[7]_i_5_n_0
    SLICE_X42Y103        LUT3 (Prop_lut3_I2_O)        0.105     4.188 r  data_adc[63][15]_i_2/O
                         net (fo=3, routed)           0.461     4.649    data_adc[63][15]_i_2_n_0
    SLICE_X39Y103        LUT5 (Prop_lut5_I0_O)        0.105     4.754 r  data_adc[48][15]_i_2/O
                         net (fo=2, routed)           0.382     5.136    data_adc[48][15]_i_2_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.105     5.241 r  data_adc[49][15]_i_1/O
                         net (fo=32, routed)          1.656     6.897    data_adc[49][15]_i_1_n_0
    SLICE_X32Y138        FDRE                                         r  data_adc_reg[55][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.255     7.505    clk_160Mhz
    SLICE_X32Y138        FDRE                                         r  data_adc_reg[55][14]/C
                         clock pessimism              0.066     7.571    
                         clock uncertainty           -0.079     7.492    
    SLICE_X32Y138        FDRE (Setup_fdre_C_CE)      -0.168     7.324    data_adc_reg[55][14]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[62][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.958ns (17.357%)  route 4.561ns (82.643%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 7.505 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.787     4.097    cs_o[7]_i_5_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I2_O)        0.105     4.202 r  data_adc[50][15]_i_2/O
                         net (fo=3, routed)           0.571     4.772    data_adc[50][15]_i_2_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.264     5.036 r  data_adc[62][15]_i_1/O
                         net (fo=32, routed)          1.852     6.889    data_adc[62][15]_i_1_n_0
    SLICE_X31Y137        FDRE                                         r  data_adc_reg[62][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.255     7.505    clk_160Mhz
    SLICE_X31Y137        FDRE                                         r  data_adc_reg[62][14]/C
                         clock pessimism              0.066     7.571    
                         clock uncertainty           -0.079     7.492    
    SLICE_X31Y137        FDRE (Setup_fdre_C_CE)      -0.168     7.324    data_adc_reg[62][14]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[68][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.958ns (17.357%)  route 4.561ns (82.643%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 7.505 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.787     4.097    cs_o[7]_i_5_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I2_O)        0.105     4.202 r  data_adc[50][15]_i_2/O
                         net (fo=3, routed)           0.571     4.772    data_adc[50][15]_i_2_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.264     5.036 r  data_adc[62][15]_i_1/O
                         net (fo=32, routed)          1.852     6.889    data_adc[62][15]_i_1_n_0
    SLICE_X31Y137        FDRE                                         r  data_adc_reg[68][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.255     7.505    clk_160Mhz
    SLICE_X31Y137        FDRE                                         r  data_adc_reg[68][14]/C
                         clock pessimism              0.066     7.571    
                         clock uncertainty           -0.079     7.492    
    SLICE_X31Y137        FDRE (Setup_fdre_C_CE)      -0.168     7.324    data_adc_reg[68][14]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[37][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.904ns (16.430%)  route 4.598ns (83.570%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.502 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.514     3.823    cs_o[7]_i_5_n_0
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.105     3.928 f  data_adc[36][15]_i_3/O
                         net (fo=1, routed)           0.506     4.434    data_adc[36][15]_i_3_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.105     4.539 r  data_adc[36][15]_i_2/O
                         net (fo=2, routed)           0.364     4.903    data_adc[36][15]_i_2_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.105     5.008 r  data_adc[37][15]_i_1/O
                         net (fo=32, routed)          1.863     6.871    data_adc[37][15]_i_1_n_0
    SLICE_X31Y133        FDRE                                         r  data_adc_reg[37][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.252     7.502    clk_160Mhz
    SLICE_X31Y133        FDRE                                         r  data_adc_reg[37][14]/C
                         clock pessimism              0.066     7.568    
                         clock uncertainty           -0.079     7.489    
    SLICE_X31Y133        FDRE (Setup_fdre_C_CE)      -0.168     7.321    data_adc_reg[37][14]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[43][14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.904ns (16.430%)  route 4.598ns (83.570%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.502 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X31Y100        FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     1.748 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.554     2.302    fd_tim[27]
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.105     2.407 f  cs_o[7]_i_10/O
                         net (fo=1, routed)           0.798     3.205    cs_o[7]_i_10_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.310 f  cs_o[7]_i_5/O
                         net (fo=25, routed)          0.514     3.823    cs_o[7]_i_5_n_0
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.105     3.928 f  data_adc[36][15]_i_3/O
                         net (fo=1, routed)           0.506     4.434    data_adc[36][15]_i_3_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.105     4.539 r  data_adc[36][15]_i_2/O
                         net (fo=2, routed)           0.364     4.903    data_adc[36][15]_i_2_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.105     5.008 r  data_adc[37][15]_i_1/O
                         net (fo=32, routed)          1.863     6.871    data_adc[37][15]_i_1_n_0
    SLICE_X31Y133        FDRE                                         r  data_adc_reg[43][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.252     7.502    clk_160Mhz
    SLICE_X31Y133        FDRE                                         r  data_adc_reg[43][14]/C
                         clock pessimism              0.066     7.568    
                         clock uncertainty           -0.079     7.489    
    SLICE_X31Y133        FDRE (Setup_fdre_C_CE)      -0.168     7.321    data_adc_reg[43][14]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fd_tim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.247ns (43.570%)  route 0.320ns (56.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.567     0.567    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148     0.715 r  fd_tim_reg[6]/Q
                         net (fo=39, routed)          0.320     1.035    fd_tim[6]
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.099     1.134 r  cs_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.134    cs_o[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  cs_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.840     0.840    clk_160Mhz
    SLICE_X33Y96         FDRE                                         r  cs_o_reg[0]/C
                         clock pessimism              0.000     0.840    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.091     0.931    cs_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.246ns (42.970%)  route 0.326ns (57.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.567     0.567    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148     0.715 f  fd_tim_reg[8]/Q
                         net (fo=41, routed)          0.326     1.041    fd_tim[8]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.098     1.139 r  fd_i_1/O
                         net (fo=1, routed)           0.000     1.139    fd_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  fd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.839     0.839    clk_160Mhz
    SLICE_X40Y99         FDRE                                         r  fd_reg/C
                         clock pessimism              0.000     0.839    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     0.931    fd_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 fd_tim_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.567     0.567    clk_160Mhz
    SLICE_X40Y98         FDRE                                         r  fd_tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  fd_tim_reg[0]/Q
                         net (fo=30, routed)          0.178     0.885    fd_tim[0]
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  fd_tim[0]_i_1/O
                         net (fo=1, routed)           0.000     0.930    fd_tim[0]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  fd_tim_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.839     0.839    clk_160Mhz
    SLICE_X40Y98         FDRE                                         r  fd_tim_reg[0]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.091     0.658    fd_tim_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 fd_tim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            clk_adc_o_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.337%)  route 0.520ns (73.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X33Y102        FDRE                                         r  fd_tim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  fd_tim_reg[1]/Q
                         net (fo=39, routed)          0.520     1.229    fd_tim[1]
    SLICE_X37Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.274 r  clk_adc_o_i_2/O
                         net (fo=1, routed)           0.000     1.274    clk_adc_o_i_2_n_0
    SLICE_X37Y99         FDRE                                         r  clk_adc_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.840     0.840    clk_160Mhz
    SLICE_X37Y99         FDRE                                         r  clk_adc_o_reg/C
                         clock pessimism              0.000     0.840    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     0.931    clk_adc_o_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.644%)  route 0.250ns (57.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.250     0.957    data_adc_ok_reg_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.002 r  data_adc_ok_i_1/O
                         net (fo=1, routed)           0.000     1.002    data_adc_ok_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.836     0.836    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
                         clock pessimism             -0.270     0.566    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.091     0.657    data_adc_ok_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 fd_tim_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.517ns (71.138%)  route 0.210ns (28.862%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.570     0.570    clk_160Mhz
    SLICE_X33Y99         FDRE                                         r  fd_tim_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  fd_tim_reg[16]/Q
                         net (fo=2, routed)           0.072     0.782    fd_tim[16]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.942 r  fd_tim_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.943    fd_tim_reg[16]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.982 r  fd_tim_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.982    fd_tim_reg[20]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.047 r  fd_tim_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.138     1.184    fd_tim_reg[24]_i_2_n_5
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.112     1.296 r  fd_tim[23]_i_1/O
                         net (fo=1, routed)           0.000     1.296    fd_tim[23]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[23]/C
                         clock pessimism              0.000     0.838    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.107     0.945    fd_tim_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fd_tim_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.501ns (66.228%)  route 0.255ns (33.772%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.570     0.570    clk_160Mhz
    SLICE_X33Y99         FDRE                                         r  fd_tim_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  fd_tim_reg[16]/Q
                         net (fo=2, routed)           0.072     0.782    fd_tim[16]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.942 r  fd_tim_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.943    fd_tim_reg[16]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.982 r  fd_tim_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.982    fd_tim_reg[20]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.036 r  fd_tim_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.183     1.219    fd_tim_reg[24]_i_2_n_7
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.107     1.326 r  fd_tim[21]_i_1/O
                         net (fo=1, routed)           0.000     1.326    fd_tim[21]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/C
                         clock pessimism              0.000     0.838    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     0.959    fd_tim_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 fd_tim_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.499ns (64.512%)  route 0.274ns (35.488%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.570     0.570    clk_160Mhz
    SLICE_X33Y99         FDRE                                         r  fd_tim_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  fd_tim_reg[16]/Q
                         net (fo=2, routed)           0.072     0.782    fd_tim[16]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.942 r  fd_tim_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.943    fd_tim_reg[16]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.034 r  fd_tim_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.202     1.236    fd_tim_reg[20]_i_2_n_6
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.107     1.343 r  fd_tim[18]_i_1/O
                         net (fo=1, routed)           0.000     1.343    fd_tim[18]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[18]/C
                         clock pessimism              0.000     0.838    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     0.959    fd_tim_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 fd_tim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.226ns (28.733%)  route 0.561ns (71.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X33Y102        FDRE                                         r  fd_tim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.128     0.696 r  fd_tim_reg[4]/Q
                         net (fo=50, routed)          0.561     1.256    fd_tim[4]
    SLICE_X31Y96         LUT3 (Prop_lut3_I2_O)        0.098     1.354 r  cs_o[6]_i_1/O
                         net (fo=1, routed)           0.000     1.354    cs_o[6]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  cs_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.840     0.840    clk_160Mhz
    SLICE_X31Y96         FDRE                                         r  cs_o_reg[6]/C
                         clock pessimism              0.000     0.840    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.107     0.947    cs_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 fd_tim_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.425ns (53.554%)  route 0.369ns (46.446%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.567     0.567    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  fd_tim_reg[21]/Q
                         net (fo=2, routed)           0.165     0.896    fd_tim[21]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.047 r  fd_tim_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.203     1.250    fd_tim_reg[24]_i_2_n_6
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.110     1.360 r  fd_tim[22]_i_1/O
                         net (fo=1, routed)           0.000     1.360    fd_tim[22]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  fd_tim_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.841     0.841    clk_160Mhz
    SLICE_X33Y99         FDRE                                         r  fd_tim_reg[22]/C
                         clock pessimism              0.000     0.841    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.107     0.948    fd_tim_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X41Y134  data_adc_reg[12][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X52Y105  data_adc_reg[12][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X29Y118  data_adc_reg[12][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X43Y124  data_adc_reg[12][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y120  data_adc_reg[13][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X48Y109  data_adc_reg[13][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y102  data_adc_reg[13][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X37Y108  data_adc_reg[13][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X50Y115  data_adc_reg[13][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y135  data_adc_reg[13][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X52Y105  data_adc_reg[12][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X36Y127  data_adc_reg[74][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X55Y105  data_adc_reg[75][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X55Y104  data_adc_reg[76][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X54Y105  data_adc_reg[77][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X52Y103  data_adc_reg[79][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y122  data_adc_reg[81][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X55Y105  data_adc_reg[81][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X55Y105  data_adc_reg[81][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y122  data_adc_reg[81][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X41Y134  data_adc_reg[12][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X52Y105  data_adc_reg[12][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X43Y124  data_adc_reg[12][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X30Y120  data_adc_reg[13][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X48Y109  data_adc_reg[13][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y108  data_adc_reg[13][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y108  data_adc_reg[13][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X50Y115  data_adc_reg[13][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X30Y135  data_adc_reg[13][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X41Y124  data_adc_reg[13][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.919ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.006ns  (logic 0.379ns (37.684%)  route 0.627ns (62.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.627     1.006    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X73Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y71         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.846ns  (logic 0.348ns (41.114%)  route 0.498ns (58.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.498     0.846    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X74Y70         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y70         FDRE (Setup_fdre_C_D)       -0.166     7.834    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.515%)  route 0.384ns (52.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.384     0.732    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y72         FDRE (Setup_fdre_C_D)       -0.209     7.791    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.349     0.697    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X73Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y72         FDRE (Setup_fdre_C_D)       -0.212     7.788    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.830ns  (logic 0.379ns (45.678%)  route 0.451ns (54.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.451     0.830    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X73Y73         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y73         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.391%)  route 0.343ns (49.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.343     0.691    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y72         FDRE (Setup_fdre_C_D)       -0.208     7.792    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.049%)  route 0.376ns (51.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.376     0.724    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y69         FDRE (Setup_fdre_C_D)       -0.166     7.834    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.474%)  route 0.357ns (48.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.357     0.736    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X72Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y72         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.089%)  route 0.363ns (48.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.363     0.742    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y70         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y70         FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.089%)  route 0.363ns (48.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.363     0.742    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X74Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y69         FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  7.225    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.847ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.945ns  (logic 0.348ns (36.829%)  route 0.597ns (63.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.597     0.945    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.208     7.792    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.189%)  route 0.458ns (56.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.458     0.806    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.209     7.791    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.935ns  (logic 0.379ns (40.553%)  route 0.556ns (59.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.556     0.935    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.921ns  (logic 0.379ns (41.134%)  route 0.542ns (58.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.542     0.921    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X82Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.919ns  (logic 0.379ns (41.233%)  route 0.540ns (58.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.540     0.919    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X82Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.148%)  route 0.346ns (49.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.346     0.694    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.901%)  route 0.336ns (49.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.684    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.207     7.793    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.663ns  (logic 0.348ns (52.454%)  route 0.315ns (47.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.315     0.663    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X82Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  7.127    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368     0.747    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.150%)  route 0.348ns (47.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.348     0.727    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X81Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.072     7.928    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  7.201    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser1_rx
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.483ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.957ns  (logic 1.737ns (35.044%)  route 3.219ns (64.946%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 2519.059 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.853  2504.957    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347  2519.059    clk_50Mhz
    SLICE_X82Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/C
                         clock pessimism              0.000  2519.059    
                         clock uncertainty           -0.267  2518.792    
    SLICE_X82Y87         FDSE (Setup_fdse_C_S)       -0.352  2518.440    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                       2518.440    
                         arrival time                       -2504.957    
  -------------------------------------------------------------------
                         slack                                 13.483    

Slack (MET) :             13.487ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.953ns  (logic 1.737ns (35.071%)  route 3.216ns (64.922%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 2519.059 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.850  2504.953    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347  2519.059    clk_50Mhz
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2519.059    
                         clock uncertainty           -0.267  2518.792    
    SLICE_X83Y87         FDSE (Setup_fdse_C_S)       -0.352  2518.440    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2518.440    
                         arrival time                       -2504.953    
  -------------------------------------------------------------------
                         slack                                 13.487    

Slack (MET) :             13.487ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.953ns  (logic 1.737ns (35.071%)  route 3.216ns (64.922%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 2519.059 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.850  2504.953    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347  2519.059    clk_50Mhz
    SLICE_X83Y87         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2519.059    
                         clock uncertainty           -0.267  2518.792    
    SLICE_X83Y87         FDSE (Setup_fdse_C_S)       -0.352  2518.440    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2518.440    
                         arrival time                       -2504.953    
  -------------------------------------------------------------------
                         slack                                 13.487    

Slack (MET) :             13.524ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.917ns  (logic 1.737ns (35.332%)  route 3.179ns (64.660%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 2519.059 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.813  2504.916    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347  2519.059    clk_50Mhz
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/C
                         clock pessimism              0.000  2519.059    
                         clock uncertainty           -0.267  2518.792    
    SLICE_X82Y88         FDSE (Setup_fdse_C_S)       -0.352  2518.440    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                       2518.440    
                         arrival time                       -2504.917    
  -------------------------------------------------------------------
                         slack                                 13.524    

Slack (MET) :             13.524ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.917ns  (logic 1.737ns (35.332%)  route 3.179ns (64.660%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 2519.059 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.813  2504.916    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.347  2519.059    clk_50Mhz
    SLICE_X82Y88         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/C
                         clock pessimism              0.000  2519.059    
                         clock uncertainty           -0.267  2518.792    
    SLICE_X82Y88         FDSE (Setup_fdse_C_S)       -0.352  2518.440    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                       2518.440    
                         arrival time                       -2504.917    
  -------------------------------------------------------------------
                         slack                                 13.524    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.681ns  (logic 1.737ns (37.110%)  route 2.943ns (62.881%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 2519.060 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.578  2504.681    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348  2519.061    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000  2519.061    
                         clock uncertainty           -0.267  2518.793    
    SLICE_X82Y89         FDSE (Setup_fdse_C_S)       -0.352  2518.441    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                       2518.441    
                         arrival time                       -2504.681    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.681ns  (logic 1.737ns (37.110%)  route 2.943ns (62.881%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 2519.060 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.578  2504.681    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348  2519.061    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000  2519.061    
                         clock uncertainty           -0.267  2518.793    
    SLICE_X82Y89         FDSE (Setup_fdse_C_S)       -0.352  2518.441    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                       2518.441    
                         arrival time                       -2504.681    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.864ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.507ns  (logic 1.737ns (38.544%)  route 2.769ns (61.446%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 2519.061 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.403  2504.506    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.349  2519.062    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.000  2519.062    
                         clock uncertainty           -0.267  2518.794    
    SLICE_X84Y90         FDSE (Setup_fdse_C_S)       -0.423  2518.371    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                       2518.371    
                         arrival time                       -2504.507    
  -------------------------------------------------------------------
                         slack                                 13.864    

Slack (MET) :             13.864ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.507ns  (logic 1.737ns (38.544%)  route 2.769ns (61.446%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 2519.061 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.403  2504.506    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.349  2519.062    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000  2519.062    
                         clock uncertainty           -0.267  2518.794    
    SLICE_X84Y90         FDSE (Setup_fdse_C_S)       -0.423  2518.371    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                       2518.371    
                         arrival time                       -2504.507    
  -------------------------------------------------------------------
                         slack                                 13.864    

Slack (MET) :             13.864ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.507ns  (logic 1.737ns (38.544%)  route 2.769ns (61.446%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 2519.061 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           1.624  2503.047    ser1_rx_IBUF
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.105  2503.152 r  r_Clock_Count[12]_i_4/O
                         net (fo=1, routed)           0.220  2503.371    r_Clock_Count[12]_i_4_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.105  2503.476 r  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.522  2503.998    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         LUT4 (Prop_lut4_I3_O)        0.105  2504.103 r  uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.403  2504.506    uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.349  2519.062    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2519.062    
                         clock uncertainty           -0.267  2518.794    
    SLICE_X84Y90         FDSE (Setup_fdse_C_S)       -0.423  2518.371    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                       2518.371    
                         arrival time                       -2504.507    
  -------------------------------------------------------------------
                         slack                                 13.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        0.809ns  (logic 0.304ns (37.569%)  route 0.505ns (62.443%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 2499.231 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.505  2500.764    ser1_rx_IBUF
    SLICE_X86Y88         LUT3 (Prop_lut3_I0_O)        0.045  2500.809 f  FSM_onehot_r_SM_Main[4]_i_1/O
                         net (fo=1, routed)           0.000  2500.809    FSM_onehot_r_SM_Main[4]_i_1_n_0
    SLICE_X86Y88         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875  2499.230    clk_50Mhz
    SLICE_X86Y88         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/C
                         clock pessimism              0.000  2499.230    
                         clock uncertainty            0.267  2499.498    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092  2499.590    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]
  -------------------------------------------------------------------
                         required time                      -2499.590    
                         arrival time                        2500.809    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        0.939ns  (logic 0.303ns (32.242%)  route 0.636ns (67.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 2499.229 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.636  2500.895    ser1_rx_IBUF
    SLICE_X86Y87         LUT3 (Prop_lut3_I0_O)        0.044  2500.939 f  r_sync[0]_i_1/O
                         net (fo=1, routed)           0.000  2500.939    r_sync[0]_i_1_n_0
    SLICE_X86Y87         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.873  2499.229    clk_50Mhz
    SLICE_X86Y87         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/C
                         clock pessimism              0.000  2499.229    
                         clock uncertainty            0.267  2499.496    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.105  2499.601    rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.601    
                         arrival time                        2500.939    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        0.938ns  (logic 0.304ns (32.380%)  route 0.635ns (67.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 2499.231 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.635  2500.893    ser1_rx_IBUF
    SLICE_X86Y88         LUT6 (Prop_lut6_I4_O)        0.045  2500.938 f  r_RX_DV_i_1/O
                         net (fo=1, routed)           0.000  2500.938    r_RX_DV_i_1_n_0
    SLICE_X86Y88         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875  2499.230    clk_50Mhz
    SLICE_X86Y88         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/C
                         clock pessimism              0.000  2499.230    
                         clock uncertainty            0.267  2499.498    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092  2499.590    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg
  -------------------------------------------------------------------
                         required time                      -2499.590    
                         arrival time                        2500.938    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.133ns  (logic 0.349ns (30.789%)  route 0.784ns (69.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 2499.230 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.645  2500.904    ser1_rx_IBUF
    SLICE_X84Y89         LUT6 (Prop_lut6_I2_O)        0.045  2500.949 r  FSM_onehot_r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.139  2501.088    FSM_onehot_r_SM_Main[2]_i_3_n_0
    SLICE_X84Y89         LUT5 (Prop_lut5_I1_O)        0.045  2501.133 r  FSM_onehot_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000  2501.133    FSM_onehot_r_SM_Main[2]_i_1_n_0
    SLICE_X84Y89         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.874  2499.229    clk_50Mhz
    SLICE_X84Y89         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/C
                         clock pessimism              0.000  2499.229    
                         clock uncertainty            0.267  2499.497    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.120  2499.617    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.617    
                         arrival time                        2501.133    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.349ns (29.148%)  route 0.848ns (70.852%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.699     0.958    ser1_rx_IBUF
    SLICE_X84Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  FSM_onehot_r_SM_Main[0]_i_3/O
                         net (fo=1, routed)           0.149     1.152    FSM_onehot_r_SM_Main[0]_i_3_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.197 r  FSM_onehot_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.197    FSM_onehot_r_SM_Main[0]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875    -0.769    clk_50Mhz
    SLICE_X86Y88         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/C
                         clock pessimism              0.000    -0.769    
                         clock uncertainty            0.267    -0.502    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.091    -0.411    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.232ns  (logic 0.304ns (24.660%)  route 0.928ns (75.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 2499.231 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.779  2501.038    ser1_rx_IBUF
    SLICE_X84Y89         LUT6 (Prop_lut6_I2_O)        0.045  2501.083 f  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.149  2501.232    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875  2499.230    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.000  2499.230    
                         clock uncertainty            0.267  2499.498    
    SLICE_X84Y90         FDSE (Hold_fdse_C_CE)       -0.016  2499.482    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                      -2499.482    
                         arrival time                        2501.232    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.232ns  (logic 0.304ns (24.660%)  route 0.928ns (75.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 2499.231 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.779  2501.038    ser1_rx_IBUF
    SLICE_X84Y89         LUT6 (Prop_lut6_I2_O)        0.045  2501.083 f  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.149  2501.232    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875  2499.230    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000  2499.230    
                         clock uncertainty            0.267  2499.498    
    SLICE_X84Y90         FDSE (Hold_fdse_C_CE)       -0.016  2499.482    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                      -2499.482    
                         arrival time                        2501.232    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.232ns  (logic 0.304ns (24.660%)  route 0.928ns (75.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 2499.231 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.779  2501.038    ser1_rx_IBUF
    SLICE_X84Y89         LUT6 (Prop_lut6_I2_O)        0.045  2501.083 f  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.149  2501.232    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X84Y90         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875  2499.230    clk_50Mhz
    SLICE_X84Y90         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2499.230    
                         clock uncertainty            0.267  2499.498    
    SLICE_X84Y90         FDSE (Hold_fdse_C_CE)       -0.016  2499.482    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                      -2499.482    
                         arrival time                        2501.232    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.212ns  (logic 0.304ns (25.067%)  route 0.908ns (74.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 2499.230 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.779  2501.038    ser1_rx_IBUF
    SLICE_X84Y89         LUT6 (Prop_lut6_I2_O)        0.045  2501.083 f  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.129  2501.212    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X82Y89         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.874  2499.229    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000  2499.229    
                         clock uncertainty            0.267  2499.497    
    SLICE_X82Y89         FDSE (Hold_fdse_C_CE)       -0.039  2499.458    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                      -2499.458    
                         arrival time                        2501.212    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.212ns  (logic 0.304ns (25.067%)  route 0.908ns (74.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 2499.230 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=9, routed)           0.779  2501.038    ser1_rx_IBUF
    SLICE_X84Y89         LUT6 (Prop_lut6_I2_O)        0.045  2501.083 f  r_Clock_Count[12]_i_2/O
                         net (fo=14, routed)          0.129  2501.212    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X82Y89         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.874  2499.229    clk_50Mhz
    SLICE_X82Y89         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000  2499.229    
                         clock uncertainty            0.267  2499.497    
    SLICE_X82Y89         FDSE (Hold_fdse_C_CE)       -0.039  2499.458    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                      -2499.458    
                         arrival time                        2501.212    
  -------------------------------------------------------------------
                         slack                                  1.754    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack       18.949ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.949ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.881ns  (logic 0.348ns (39.505%)  route 0.533ns (60.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.533     0.881    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X70Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X70Y71         FDRE (Setup_fdre_C_D)       -0.170    19.830    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 18.949    

Slack (MET) :             19.026ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.809ns  (logic 0.348ns (43.041%)  route 0.461ns (56.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.461     0.809    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X70Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X70Y72         FDRE (Setup_fdre_C_D)       -0.165    19.835    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 19.026    

Slack (MET) :             19.051ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.739ns  (logic 0.348ns (47.068%)  route 0.391ns (52.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y70         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.391     0.739    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y69         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 19.051    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.632%)  route 0.353ns (50.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.353     0.701    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X72Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y71         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 19.089    

Slack (MET) :             19.091ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.495%)  route 0.355ns (50.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y70         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y69         FDRE (Setup_fdre_C_D)       -0.206    19.794    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 19.091    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.844ns  (logic 0.379ns (44.927%)  route 0.465ns (55.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.465     0.844    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X70Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X70Y72         FDRE (Setup_fdre_C_D)       -0.029    19.971    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.737ns  (logic 0.379ns (51.409%)  route 0.358ns (48.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y70         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     0.737    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y69         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.737ns  (logic 0.379ns (51.409%)  route 0.358ns (48.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.358     0.737    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X72Y71         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y71         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.193ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.612%)  route 0.355ns (48.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y70         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.355     0.734    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y69         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y69         FDRE (Setup_fdre_C_D)       -0.073    19.927    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 19.193    

Slack (MET) :             19.209ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.379     0.758    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X70Y72         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X70Y72         FDRE (Setup_fdre_C_D)       -0.033    19.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 19.209    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.881ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.958ns  (logic 0.398ns (41.556%)  route 0.560ns (58.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.560     0.958    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y68         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)       -0.161     7.839    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.806ns  (logic 0.398ns (49.353%)  route 0.408ns (50.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.408     0.806    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y68         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)       -0.156     7.844    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.914ns  (logic 0.433ns (47.381%)  route 0.481ns (52.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.481     0.914    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y68         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.785ns  (logic 0.398ns (50.705%)  route 0.387ns (49.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.387     0.785    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X62Y72         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.161     7.839    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.044%)  route 0.376ns (51.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.724    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.207     7.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.433%)  route 0.356ns (50.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.356     0.704    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y77         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.212     7.788    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.561%)  route 0.354ns (50.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y79         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)       -0.210     7.790    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.379ns (45.924%)  route 0.446ns (54.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.446     0.825    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.740ns  (logic 0.398ns (53.765%)  route 0.342ns (46.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.342     0.740    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X62Y72         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.156     7.844    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.682ns  (logic 0.348ns (51.056%)  route 0.334ns (48.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.334     0.682    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X65Y70         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  7.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack       18.850ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.850ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.982ns  (logic 0.348ns (35.422%)  route 0.634ns (64.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.634     0.982    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X84Y81         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y81         FDRE (Setup_fdre_C_D)       -0.168    19.832    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 18.850    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.802ns  (logic 0.348ns (43.377%)  route 0.454ns (56.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.454     0.802    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X82Y81         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y81         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.917%)  route 0.378ns (52.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.378     0.726    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X83Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.069ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.084%)  route 0.376ns (51.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.376     0.724    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y80         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y80         FDRE (Setup_fdre_C_D)       -0.207    19.793    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 19.069    

Slack (MET) :             19.100ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.690ns  (logic 0.348ns (50.448%)  route 0.342ns (49.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.342     0.690    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X82Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y79         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 19.100    

Slack (MET) :             19.107ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.075%)  route 0.481ns (55.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.481     0.860    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X84Y81         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y81         FDRE (Setup_fdre_C_D)       -0.033    19.967    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 19.107    

Slack (MET) :             19.186ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.739ns  (logic 0.379ns (51.272%)  route 0.360ns (48.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.360     0.739    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X83Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 19.186    

Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.651%)  route 0.355ns (48.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.355     0.734    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X82Y80         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y80         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 19.191    

Slack (MET) :             19.200ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.243%)  route 0.346ns (47.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.346     0.725    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X82Y79         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y79         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 19.200    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.248%)  route 0.375ns (49.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.375     0.754    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X84Y81         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y81         FDRE (Setup_fdre_C_D)       -0.029    19.971    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 19.217    





---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_clk125

Setup :          144  Failing Endpoints,  Worst Slack       -0.799ns,  Total Violation      -74.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[44][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.089ns  (logic 0.437ns (40.129%)  route 0.652ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 9.258 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 8.673 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.376     8.673    PHY_RXC_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.437     9.110 r  mac_inst/eth_ARP_MAC_src_reg[13]/Q
                         net (fo=2, routed)           0.652     9.762    mac_inst/p_16_in[5]
    SLICE_X55Y93         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.258     9.258    clk_125Mhz
    SLICE_X55Y93         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][5]/C
                         clock pessimism              0.000     9.258    
                         clock uncertainty           -0.247     9.011    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)       -0.047     8.964    mac_inst/eth_tx_arp_data_reg[44][5]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[44][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.068ns  (logic 0.437ns (40.914%)  route 0.631ns (59.086%))
  Logic Levels:           0  
  Clock Path Skew:        -3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 8.673 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.376     8.673    PHY_RXC_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.437     9.110 r  mac_inst/eth_ARP_MAC_src_reg[10]/Q
                         net (fo=2, routed)           0.631     9.741    mac_inst/p_16_in[2]
    SLICE_X56Y93         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.260     9.260    clk_125Mhz
    SLICE_X56Y93         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][2]/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.247     9.013    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)       -0.037     8.976    mac_inst/eth_tx_arp_data_reg[44][2]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[42][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.027ns  (logic 0.384ns (37.373%)  route 0.643ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        -3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    4.676ns = ( 8.676 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.379     8.676    PHY_RXC_IBUF_BUFG
    SLICE_X68Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.384     9.060 r  mac_inst/eth_ARP_MAC_src_reg[26]/Q
                         net (fo=2, routed)           0.643     9.704    mac_inst/p_12_in[2]
    SLICE_X59Y90         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[42][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.260     9.260    clk_125Mhz
    SLICE_X59Y90         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[42][2]/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.247     9.013    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)       -0.039     8.974    mac_inst/eth_tx_arp_data_reg[42][2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.437ns (42.668%)  route 0.587ns (57.332%))
  Logic Levels:           0  
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 9.264 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 8.673 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.376     8.673    PHY_RXC_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.437     9.110 r  mac_inst/eth_ARP_MAC_src_reg[13]/Q
                         net (fo=2, routed)           0.587     9.698    mac_inst/p_16_in[5]
    SLICE_X63Y92         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.264     9.264    clk_125Mhz
    SLICE_X63Y92         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[12][5]/C
                         clock pessimism              0.000     9.264    
                         clock uncertainty           -0.247     9.017    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)       -0.047     8.970    mac_inst/eth_tx_adc_data_reg[12][5]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[44][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.916ns  (logic 0.402ns (43.867%)  route 0.514ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 9.259 - 8.000 ) 
    Source Clock Delay      (SCD):    4.671ns = ( 8.671 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.374     8.671    PHY_RXC_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.402     9.073 r  mac_inst/eth_ARP_MAC_src_reg[9]/Q
                         net (fo=2, routed)           0.514     9.588    mac_inst/p_16_in[1]
    SLICE_X56Y91         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.259     9.259    clk_125Mhz
    SLICE_X56Y91         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][1]/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.247     9.012    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)       -0.142     8.870    mac_inst/eth_tx_arp_data_reg[44][1]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[44][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.040ns  (logic 0.437ns (42.005%)  route 0.603ns (57.995%))
  Logic Levels:           0  
  Clock Path Skew:        -3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 9.257 - 8.000 ) 
    Source Clock Delay      (SCD):    4.671ns = ( 8.671 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.374     8.671    PHY_RXC_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.437     9.108 r  mac_inst/eth_ARP_MAC_src_reg[12]/Q
                         net (fo=2, routed)           0.603     9.712    mac_inst/p_16_in[4]
    SLICE_X56Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.257     9.257    clk_125Mhz
    SLICE_X56Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][4]/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.247     9.010    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.012     8.998    mac_inst/eth_tx_arp_data_reg[44][4]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 -0.714    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.996ns  (logic 0.384ns (38.563%)  route 0.612ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        -3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    4.676ns = ( 8.676 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.379     8.676    PHY_RXC_IBUF_BUFG
    SLICE_X68Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.384     9.060 r  mac_inst/eth_ARP_MAC_src_reg[26]/Q
                         net (fo=2, routed)           0.612     9.672    mac_inst/p_12_in[2]
    SLICE_X61Y90         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.260     9.260    clk_125Mhz
    SLICE_X61Y90         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][2]/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.247     9.013    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)       -0.047     8.966    mac_inst/eth_tx_adc_data_reg[10][2]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.003ns  (logic 0.437ns (43.570%)  route 0.566ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 9.262 - 8.000 ) 
    Source Clock Delay      (SCD):    4.671ns = ( 8.671 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.374     8.671    PHY_RXC_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.437     9.108 r  mac_inst/eth_ARP_MAC_src_reg[4]/Q
                         net (fo=2, routed)           0.566     9.674    mac_inst/eth_ARP_MAC_src_reg_n_0_[4]
    SLICE_X63Y89         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.262     9.262    clk_125Mhz
    SLICE_X63Y89         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[13][4]/C
                         clock pessimism              0.000     9.262    
                         clock uncertainty           -0.247     9.015    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)       -0.042     8.973    mac_inst/eth_tx_adc_data_reg[13][4]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[34]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[41][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.980ns  (logic 0.384ns (39.187%)  route 0.596ns (60.813%))
  Logic Levels:           0  
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    4.675ns = ( 8.675 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.378     8.675    PHY_RXC_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[34]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.384     9.059 r  mac_inst/eth_ARP_MAC_src_reg[34]/Q
                         net (fo=2, routed)           0.596     9.655    mac_inst/p_10_in[2]
    SLICE_X59Y90         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.260     9.260    clk_125Mhz
    SLICE_X59Y90         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[41][2]/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.247     9.013    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)       -0.059     8.954    mac_inst/eth_tx_arp_data_reg[41][2]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.687ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.961ns  (logic 0.384ns (39.962%)  route 0.577ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    4.676ns = ( 8.676 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.379     8.676    PHY_RXC_IBUF_BUFG
    SLICE_X68Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.384     9.060 r  mac_inst/eth_ARP_MAC_src_reg[30]/Q
                         net (fo=2, routed)           0.577     9.637    mac_inst/p_12_in[6]
    SLICE_X65Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.261     9.261    clk_125Mhz
    SLICE_X65Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[42][6]/C
                         clock pessimism              0.000     9.261    
                         clock uncertainty           -0.247     9.014    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)       -0.063     8.951    mac_inst/eth_tx_arp_data_reg[42][6]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 -0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 mac_inst/event_26010_dfs/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26010_dfs/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.558     1.563    PHY_RXC_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  mac_inst/event_26010_dfs/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  mac_inst/event_26010_dfs/temp1_reg/Q
                         net (fo=1, routed)           0.115     1.819    mac_inst/event_26010_dfs/temp1_reg_n_0
    SLICE_X51Y83         FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.826     0.826    clk_125Mhz
    SLICE_X51Y83         FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.247     1.073    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.070     1.143    mac_inst/event_26010_dfs/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 mac_inst/event_26100_bins/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26100_bins/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.703%)  route 0.182ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.558     1.563    PHY_RXC_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  mac_inst/event_26100_bins/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  mac_inst/event_26100_bins/temp1_reg/Q
                         net (fo=1, routed)           0.182     1.886    mac_inst/event_26100_bins/temp1_reg_n_0
    SLICE_X48Y83         FDRE                                         r  mac_inst/event_26100_bins/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.828     0.828    clk_125Mhz
    SLICE_X48Y83         FDRE                                         r  mac_inst/event_26100_bins/temp2_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.247     1.075    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.070     1.145    mac_inst/event_26100_bins/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 mac_inst/event_26100_dfs/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26100_dfs/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.132%)  route 0.229ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.564    PHY_RXC_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  mac_inst/event_26100_dfs/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  mac_inst/event_26100_dfs/temp1_reg/Q
                         net (fo=1, routed)           0.229     1.934    mac_inst/event_26100_dfs/temp1_reg_n_0
    SLICE_X53Y88         FDRE                                         r  mac_inst/event_26100_dfs/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.830     0.830    clk_125Mhz
    SLICE_X53Y88         FDRE                                         r  mac_inst/event_26100_dfs/temp2_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.247     1.077    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.075     1.152    mac_inst/event_26100_dfs/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 mac_inst/event_arp/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_arp/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.703%)  route 0.509ns (78.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.560     1.565    PHY_RXC_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  mac_inst/event_arp/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  mac_inst/event_arp/temp1_reg/Q
                         net (fo=1, routed)           0.509     2.215    mac_inst/temp1
    SLICE_X56Y86         FDRE                                         r  mac_inst/event_arp/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.828     0.828    clk_125Mhz
    SLICE_X56Y86         FDRE                                         r  mac_inst/event_arp/temp2_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.247     1.075    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.089     1.164    mac_inst/event_arp/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             4.674ns  (arrival time - required time)
  Source:                 mac_inst/eth_type_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[21][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.382%)  route 0.108ns (42.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    PHY_RXC_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  mac_inst/eth_type_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/eth_type_reg[5]/Q
                         net (fo=1, routed)           0.108     5.821    mac_inst/eth_type_reg_n_0_[5]
    SLICE_X55Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[21][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.830     0.830    clk_125Mhz
    SLICE_X55Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[21][5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.247     1.077    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.070     1.147    mac_inst/eth_tx_arp_data_reg[21][5]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           5.821    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.675ns  (arrival time - required time)
  Source:                 mac_inst/eth_type_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[20][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.184%)  route 0.109ns (42.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    PHY_RXC_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  mac_inst/eth_type_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/eth_type_reg[13]/Q
                         net (fo=2, routed)           0.109     5.822    mac_inst/p_8_in[5]
    SLICE_X55Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[20][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.830     0.830    clk_125Mhz
    SLICE_X55Y88         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[20][5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.247     1.077    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.070     1.147    mac_inst/eth_tx_arp_data_reg[20][5]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           5.822    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.677ns  (arrival time - required time)
  Source:                 mac_inst/eth_type_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.055%)  route 0.114ns (43.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    PHY_RXC_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  mac_inst/eth_type_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/eth_type_reg[10]/Q
                         net (fo=2, routed)           0.114     5.827    mac_inst/p_8_in[2]
    SLICE_X54Y87         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.828     0.828    clk_125Mhz
    SLICE_X54Y87         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[20][2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.247     1.075    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.075     1.150    mac_inst/eth_tx_arp_data_reg[20][2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           5.827    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.419%)  route 0.113ns (43.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.572ns = ( 5.572 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.567     5.572    PHY_RXC_IBUF_BUFG
    SLICE_X68Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.146     5.718 r  mac_inst/eth_ARP_MAC_src_reg[29]/Q
                         net (fo=2, routed)           0.113     5.831    mac_inst/p_12_in[5]
    SLICE_X71Y90         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X71Y90         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][5]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.247     1.084    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.070     1.154    mac_inst/eth_tx_adc_data_reg[10][5]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           5.831    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.678ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[36]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.190%)  route 0.109ns (42.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.572ns = ( 5.572 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.567     5.572    PHY_RXC_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[36]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.146     5.718 r  mac_inst/eth_ARP_MAC_src_reg[36]/Q
                         net (fo=2, routed)           0.109     5.828    mac_inst/p_10_in[4]
    SLICE_X67Y90         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X67Y90         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][4]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.247     1.084    
    SLICE_X67Y90         FDRE (Hold_fdre_C_D)         0.066     1.150    mac_inst/eth_tx_adc_data_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           5.828    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.682ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[46][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.382%)  route 0.108ns (42.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.569ns = ( 5.569 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.564     5.569    PHY_RXC_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.146     5.715 r  mac_inst/eth_ARP_IP_src_reg[25]/Q
                         net (fo=1, routed)           0.108     5.824    mac_inst/p_64_in[1]
    SLICE_X56Y91         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[46][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.832     0.832    clk_125Mhz
    SLICE_X56Y91         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[46][1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.063     1.142    mac_inst/eth_tx_arp_data_reg[46][1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  4.682    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk125

Setup :          108  Failing Endpoints,  Worst Slack       -3.386ns,  Total Violation     -230.887ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 data_adc_reg[42][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.352ns  (logic 1.254ns (37.414%)  route 2.098ns (62.586%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 145.250 - 144.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 145.112 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.362   145.112    clk_160Mhz
    SLICE_X46Y107        FDRE                                         r  data_adc_reg[42][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.433   145.545 r  data_adc_reg[42][15]/Q
                         net (fo=1, routed)           0.776   146.322    data_adc_reg_n_0_[42][15]
    SLICE_X46Y105        LUT6 (Prop_lut6_I1_O)        0.105   146.427 r  adc_data[7]_i_66/O
                         net (fo=1, routed)           0.000   146.427    adc_data[7]_i_66_n_0
    SLICE_X46Y105        MUXF7 (Prop_muxf7_I0_O)      0.173   146.600 r  adc_data_reg[7]_i_43/O
                         net (fo=1, routed)           0.000   146.600    adc_data_reg[7]_i_43_n_0
    SLICE_X46Y105        MUXF8 (Prop_muxf8_I1_O)      0.074   146.674 r  adc_data_reg[7]_i_24/O
                         net (fo=1, routed)           0.672   147.346    adc_data_reg[7]_i_24_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.259   147.605 r  adc_data[7]_i_12/O
                         net (fo=1, routed)           0.234   147.839    adc_data[7]_i_12_n_0
    SLICE_X48Y104        LUT4 (Prop_lut4_I3_O)        0.105   147.944 f  adc_data[7]_i_7/O
                         net (fo=1, routed)           0.415   148.359    adc_data[7]_i_7_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I2_O)        0.105   148.464 r  adc_data[7]_i_3/O
                         net (fo=1, routed)           0.000   148.464    adc_data[7]_i_3_n_0
    SLICE_X48Y106        FDRE                                         r  adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.250   145.250    clk_125Mhz
    SLICE_X48Y106        FDRE                                         r  adc_data_reg[7]/C
                         clock pessimism              0.000   145.250    
                         clock uncertainty           -0.202   145.048    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.030   145.078    adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                        145.078    
                         arrival time                        -148.464    
  -------------------------------------------------------------------
                         slack                                 -3.386    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 data_adc_reg[75][4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.379ns  (logic 1.124ns (33.260%)  route 2.255ns (66.740%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 145.251 - 144.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 145.112 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.362   145.112    clk_160Mhz
    SLICE_X40Y112        FDRE                                         r  data_adc_reg[75][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.379   145.491 r  data_adc_reg[75][4]/Q
                         net (fo=1, routed)           0.766   146.258    data75[4]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.105   146.363 r  adc_data[4]_i_42/O
                         net (fo=1, routed)           0.000   146.363    adc_data[4]_i_42_n_0
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I0_O)      0.178   146.541 r  adc_data_reg[4]_i_18/O
                         net (fo=1, routed)           0.373   146.914    adc_data_reg[4]_i_18_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.252   147.166 f  adc_data[4]_i_6/O
                         net (fo=1, routed)           0.767   147.932    adc_data[4]_i_6_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I1_O)        0.105   148.037 r  adc_data[4]_i_2/O
                         net (fo=1, routed)           0.349   148.387    adc_data[4]_i_2_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.105   148.492 r  adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000   148.492    adc_data[4]_i_1_n_0
    SLICE_X38Y113        FDRE                                         r  adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.251   145.251    clk_125Mhz
    SLICE_X38Y113        FDRE                                         r  adc_data_reg[4]/C
                         clock pessimism              0.000   145.251    
                         clock uncertainty           -0.202   145.049    
    SLICE_X38Y113        FDRE (Setup_fdre_C_D)        0.074   145.123    adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                        145.123    
                         arrival time                        -148.492    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 data_adc_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.306ns  (logic 1.124ns (34.000%)  route 2.182ns (66.000%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 145.248 - 144.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 145.108 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.358   145.108    clk_160Mhz
    SLICE_X31Y118        FDRE                                         r  data_adc_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.379   145.487 r  data_adc_reg[10][0]/Q
                         net (fo=1, routed)           0.571   146.058    data10[0]
    SLICE_X32Y119        LUT6 (Prop_lut6_I1_O)        0.105   146.163 r  adc_data[0]_i_36/O
                         net (fo=1, routed)           0.000   146.163    adc_data[0]_i_36_n_0
    SLICE_X32Y119        MUXF7 (Prop_muxf7_I0_O)      0.178   146.341 r  adc_data_reg[0]_i_15/O
                         net (fo=1, routed)           0.936   147.277    adc_data_reg[0]_i_15_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I3_O)        0.252   147.529 r  adc_data[0]_i_5/O
                         net (fo=1, routed)           0.343   147.872    adc_data[0]_i_5_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.105   147.977 r  adc_data[0]_i_2/O
                         net (fo=1, routed)           0.332   148.309    adc_data[0]_i_2_n_0
    SLICE_X36Y119        LUT6 (Prop_lut6_I0_O)        0.105   148.414 r  adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000   148.414    adc_data[0]_i_1_n_0
    SLICE_X36Y119        FDRE                                         r  adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.248   145.248    clk_125Mhz
    SLICE_X36Y119        FDRE                                         r  adc_data_reg[0]/C
                         clock pessimism              0.000   145.248    
                         clock uncertainty           -0.202   145.046    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.030   145.076    adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                        145.076    
                         arrival time                        -148.414    
  -------------------------------------------------------------------
                         slack                                 -3.338    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 data_adc_reg[48][10]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.216ns  (logic 1.108ns (34.448%)  route 2.108ns (65.552%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 145.243 - 144.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 145.102 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.352   145.102    clk_160Mhz
    SLICE_X55Y110        FDRE                                         r  data_adc_reg[48][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.379   145.481 r  data_adc_reg[48][10]/Q
                         net (fo=1, routed)           0.660   146.141    data_adc_reg_n_0_[48][10]
    SLICE_X54Y110        LUT6 (Prop_lut6_I5_O)        0.105   146.246 r  adc_data[2]_i_33/O
                         net (fo=1, routed)           0.000   146.246    adc_data[2]_i_33_n_0
    SLICE_X54Y110        MUXF7 (Prop_muxf7_I0_O)      0.173   146.419 r  adc_data_reg[2]_i_14/O
                         net (fo=1, routed)           0.653   147.072    adc_data_reg[2]_i_14_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.241   147.313 r  adc_data[2]_i_6/O
                         net (fo=1, routed)           0.453   147.766    adc_data[2]_i_6_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.105   147.871 r  adc_data[2]_i_2/O
                         net (fo=1, routed)           0.343   148.214    adc_data[2]_i_2_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.105   148.319 r  adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000   148.319    adc_data[2]_i_1_n_0
    SLICE_X53Y109        FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.243   145.243    clk_125Mhz
    SLICE_X53Y109        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.000   145.243    
                         clock uncertainty           -0.202   145.041    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.030   145.071    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                        145.071    
                         arrival time                        -148.319    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.244ns  (required time - arrival time)
  Source:                 data_adc_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.260ns  (logic 1.303ns (39.968%)  route 1.957ns (60.032%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 145.249 - 144.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 145.105 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.355   145.105    clk_160Mhz
    SLICE_X42Y117        FDRE                                         r  data_adc_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.433   145.538 r  data_adc_reg[55][5]/Q
                         net (fo=1, routed)           0.657   146.195    data55[5]
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.105   146.300 r  adc_data[5]_i_66/O
                         net (fo=1, routed)           0.000   146.300    adc_data[5]_i_66_n_0
    SLICE_X43Y118        MUXF7 (Prop_muxf7_I1_O)      0.206   146.506 r  adc_data_reg[5]_i_57/O
                         net (fo=1, routed)           0.000   146.506    adc_data_reg[5]_i_57_n_0
    SLICE_X43Y118        MUXF8 (Prop_muxf8_I0_O)      0.085   146.591 r  adc_data_reg[5]_i_27/O
                         net (fo=1, routed)           0.700   147.291    adc_data_reg[5]_i_27_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I0_O)        0.264   147.555 r  adc_data[5]_i_11/O
                         net (fo=1, routed)           0.113   147.668    adc_data[5]_i_11_n_0
    SLICE_X47Y118        LUT4 (Prop_lut4_I3_O)        0.105   147.773 r  adc_data[5]_i_3/O
                         net (fo=1, routed)           0.487   148.260    adc_data[5]_i_3_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I3_O)        0.105   148.365 r  adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000   148.365    adc_data[5]_i_1_n_0
    SLICE_X42Y114        FDRE                                         r  adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.249   145.249    clk_125Mhz
    SLICE_X42Y114        FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.000   145.249    
                         clock uncertainty           -0.202   145.047    
    SLICE_X42Y114        FDRE (Setup_fdre_C_D)        0.074   145.121    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                        145.121    
                         arrival time                        -148.365    
  -------------------------------------------------------------------
                         slack                                 -3.244    

Slack (VIOLATED) :        -3.235ns  (required time - arrival time)
  Source:                 data_adc_reg[46][6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.205ns  (logic 1.323ns (41.275%)  route 1.882ns (58.725%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 145.252 - 144.000 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 145.112 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.362   145.112    clk_160Mhz
    SLICE_X33Y135        FDRE                                         r  data_adc_reg[46][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.348   145.460 r  data_adc_reg[46][6]/Q
                         net (fo=1, routed)           0.671   146.131    data46[6]
    SLICE_X35Y135        LUT6 (Prop_lut6_I1_O)        0.240   146.371 r  adc_data[6]_i_72/O
                         net (fo=1, routed)           0.000   146.371    adc_data[6]_i_72_n_0
    SLICE_X35Y135        MUXF7 (Prop_muxf7_I1_O)      0.182   146.553 r  adc_data_reg[6]_i_60/O
                         net (fo=1, routed)           0.000   146.553    adc_data_reg[6]_i_60_n_0
    SLICE_X35Y135        MUXF8 (Prop_muxf8_I1_O)      0.079   146.632 r  adc_data_reg[6]_i_28/O
                         net (fo=1, routed)           0.595   147.227    adc_data_reg[6]_i_28_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I1_O)        0.264   147.491 r  adc_data[6]_i_11/O
                         net (fo=1, routed)           0.371   147.862    adc_data[6]_i_11_n_0
    SLICE_X32Y136        LUT4 (Prop_lut4_I3_O)        0.105   147.967 r  adc_data[6]_i_3/O
                         net (fo=1, routed)           0.245   148.213    adc_data[6]_i_3_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.105   148.318 r  adc_data[6]_i_1/O
                         net (fo=1, routed)           0.000   148.318    adc_data[6]_i_1_n_0
    SLICE_X32Y134        FDRE                                         r  adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.252   145.252    clk_125Mhz
    SLICE_X32Y134        FDRE                                         r  adc_data_reg[6]/C
                         clock pessimism              0.000   145.252    
                         clock uncertainty           -0.202   145.050    
    SLICE_X32Y134        FDRE (Setup_fdre_C_D)        0.033   145.083    adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                        145.083    
                         arrival time                        -148.318    
  -------------------------------------------------------------------
                         slack                                 -3.235    

Slack (VIOLATED) :        -3.226ns  (required time - arrival time)
  Source:                 data_adc_reg[58][1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.195ns  (logic 1.124ns (35.182%)  route 2.071ns (64.818%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 145.236 - 144.000 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 145.098 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.348   145.098    clk_160Mhz
    SLICE_X48Y128        FDRE                                         r  data_adc_reg[58][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.379   145.477 r  data_adc_reg[58][1]/Q
                         net (fo=1, routed)           0.787   146.264    data58[1]
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.105   146.369 r  adc_data[1]_i_32/O
                         net (fo=1, routed)           0.000   146.369    adc_data[1]_i_32_n_0
    SLICE_X49Y125        MUXF7 (Prop_muxf7_I0_O)      0.178   146.547 r  adc_data_reg[1]_i_13/O
                         net (fo=1, routed)           0.566   147.112    adc_data_reg[1]_i_13_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I0_O)        0.252   147.364 r  adc_data[1]_i_5/O
                         net (fo=1, routed)           0.396   147.761    adc_data[1]_i_5_n_0
    SLICE_X48Y124        LUT6 (Prop_lut6_I0_O)        0.105   147.866 r  adc_data[1]_i_2/O
                         net (fo=1, routed)           0.323   148.188    adc_data[1]_i_2_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.105   148.293 r  adc_data[1]_i_1/O
                         net (fo=1, routed)           0.000   148.293    adc_data[1]_i_1_n_0
    SLICE_X48Y123        FDRE                                         r  adc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.236   145.236    clk_125Mhz
    SLICE_X48Y123        FDRE                                         r  adc_data_reg[1]/C
                         clock pessimism              0.000   145.236    
                         clock uncertainty           -0.202   145.034    
    SLICE_X48Y123        FDRE (Setup_fdre_C_D)        0.033   145.067    adc_data_reg[1]
  -------------------------------------------------------------------
                         required time                        145.067    
                         arrival time                        -148.293    
  -------------------------------------------------------------------
                         slack                                 -3.226    

Slack (VIOLATED) :        -3.102ns  (required time - arrival time)
  Source:                 data_adc_reg[47][11]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.069ns  (logic 1.142ns (37.208%)  route 1.927ns (62.792%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 145.258 - 144.000 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 145.118 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.368   145.118    clk_160Mhz
    SLICE_X33Y106        FDRE                                         r  data_adc_reg[47][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.379   145.497 r  data_adc_reg[47][11]/Q
                         net (fo=1, routed)           0.770   146.267    data_adc_reg_n_0_[47][11]
    SLICE_X34Y106        LUT6 (Prop_lut6_I0_O)        0.105   146.372 r  adc_data[3]_i_48/O
                         net (fo=1, routed)           0.000   146.372    adc_data[3]_i_48_n_0
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.206   146.578 r  adc_data_reg[3]_i_22/O
                         net (fo=1, routed)           0.684   147.262    adc_data_reg[3]_i_22_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I1_O)        0.242   147.504 r  adc_data[3]_i_9/O
                         net (fo=1, routed)           0.120   147.624    adc_data[3]_i_9_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I5_O)        0.105   147.729 r  adc_data[3]_i_2/O
                         net (fo=1, routed)           0.353   148.083    adc_data[3]_i_2_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I0_O)        0.105   148.188 r  adc_data[3]_i_1/O
                         net (fo=1, routed)           0.000   148.188    adc_data[3]_i_1_n_0
    SLICE_X32Y106        FDRE                                         r  adc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.258   145.258    clk_125Mhz
    SLICE_X32Y106        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.000   145.258    
                         clock uncertainty           -0.202   145.056    
    SLICE_X32Y106        FDRE (Setup_fdre_C_D)        0.030   145.086    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                        145.086    
                         arrival time                        -148.188    
  -------------------------------------------------------------------
                         slack                                 -3.102    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        2.088ns  (logic 0.694ns (33.234%)  route 1.394ns (66.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 145.268 - 144.000 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 145.128 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.378   145.128    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.379   145.507 r  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.314   145.821    data_adc_ok_reg_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.105   145.926 f  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.255   146.181    packet_cnt[31]_i_5_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.105   146.286 r  packet_cnt[31]_i_2/O
                         net (fo=33, routed)          0.161   146.446    packet_cnt[31]_i_2_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105   146.551 r  packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.665   147.216    packet_cnt[31]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  packet_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.268   145.268    clk_125Mhz
    SLICE_X40Y90         FDRE                                         r  packet_cnt_reg[10]/C
                         clock pessimism              0.000   145.268    
                         clock uncertainty           -0.202   145.066    
    SLICE_X40Y90         FDRE (Setup_fdre_C_R)       -0.352   144.714    packet_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        144.714    
                         arrival time                        -147.216    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        2.088ns  (logic 0.694ns (33.234%)  route 1.394ns (66.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 145.268 - 144.000 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 145.128 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.378   145.128    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.379   145.507 r  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.314   145.821    data_adc_ok_reg_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.105   145.926 f  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.255   146.181    packet_cnt[31]_i_5_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.105   146.286 r  packet_cnt[31]_i_2/O
                         net (fo=33, routed)          0.161   146.446    packet_cnt[31]_i_2_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105   146.551 r  packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.665   147.216    packet_cnt[31]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  packet_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.268   145.268    clk_125Mhz
    SLICE_X40Y90         FDRE                                         r  packet_cnt_reg[11]/C
                         clock pessimism              0.000   145.268    
                         clock uncertainty           -0.202   145.066    
    SLICE_X40Y90         FDRE (Setup_fdre_C_R)       -0.352   144.714    packet_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        144.714    
                         arrival time                        -147.216    
  -------------------------------------------------------------------
                         slack                                 -2.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 data_adc_reg[84][8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.126%)  route 0.466ns (66.874%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.558     0.558    clk_160Mhz
    SLICE_X35Y119        FDRE                                         r  data_adc_reg[84][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  data_adc_reg[84][8]/Q
                         net (fo=1, routed)           0.277     0.976    data_adc_reg_n_0_[84][8]
    SLICE_X35Y119        LUT6 (Prop_lut6_I3_O)        0.045     1.021 r  adc_data[0]_i_3/O
                         net (fo=1, routed)           0.189     1.210    adc_data[0]_i_3_n_0
    SLICE_X36Y119        LUT6 (Prop_lut6_I3_O)        0.045     1.255 r  adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.255    adc_data[0]_i_1_n_0
    SLICE_X36Y119        FDRE                                         r  adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.826     0.826    clk_125Mhz
    SLICE_X36Y119        FDRE                                         r  adc_data_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.202     1.029    
    SLICE_X36Y119        FDRE (Hold_fdre_C_D)         0.091     1.120    adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 data_adc_reg[84][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.231ns (31.676%)  route 0.498ns (68.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X32Y109        FDRE                                         r  data_adc_reg[84][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  data_adc_reg[84][3]/Q
                         net (fo=1, routed)           0.219     0.925    data84[3]
    SLICE_X32Y110        LUT5 (Prop_lut5_I2_O)        0.045     0.970 r  adc_data[3]_i_4/O
                         net (fo=1, routed)           0.280     1.250    adc_data[3]_i_4_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.295 r  adc_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.295    adc_data[3]_i_1_n_0
    SLICE_X32Y106        FDRE                                         r  adc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X32Y106        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.091     1.131    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 data_adc_reg[84][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.231ns (31.706%)  route 0.498ns (68.294%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.562     0.562    clk_160Mhz
    SLICE_X49Y104        FDRE                                         r  data_adc_reg[84][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  data_adc_reg[84][7]/Q
                         net (fo=1, routed)           0.334     1.037    data84[7]
    SLICE_X48Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.082 r  adc_data[7]_i_8/O
                         net (fo=1, routed)           0.163     1.245    adc_data[7]_i_8_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.290 r  adc_data[7]_i_3/O
                         net (fo=1, routed)           0.000     1.290    adc_data[7]_i_3_n_0
    SLICE_X48Y106        FDRE                                         r  adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.832     0.832    clk_125Mhz
    SLICE_X48Y106        FDRE                                         r  adc_data_reg[7]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.035    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.091     1.126    adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 data_adc_reg[84][9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.231ns (30.952%)  route 0.515ns (69.048%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.547     0.547    clk_160Mhz
    SLICE_X52Y124        FDRE                                         r  data_adc_reg[84][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_fdre_C_Q)         0.141     0.688 r  data_adc_reg[84][9]/Q
                         net (fo=1, routed)           0.356     1.044    data_adc_reg_n_0_[84][9]
    SLICE_X46Y123        LUT6 (Prop_lut6_I3_O)        0.045     1.089 r  adc_data[1]_i_3/O
                         net (fo=1, routed)           0.159     1.248    adc_data[1]_i_3_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I3_O)        0.045     1.293 r  adc_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.293    adc_data[1]_i_1_n_0
    SLICE_X48Y123        FDRE                                         r  adc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.817     0.817    clk_125Mhz
    SLICE_X48Y123        FDRE                                         r  adc_data_reg[1]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.202     1.020    
    SLICE_X48Y123        FDRE (Hold_fdre_C_D)         0.092     1.112    adc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 data_adc_reg[70][2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.441ns (58.908%)  route 0.308ns (41.092%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.560     0.560    clk_160Mhz
    SLICE_X57Y107        FDRE                                         r  data_adc_reg[70][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  data_adc_reg[70][2]/Q
                         net (fo=1, routed)           0.053     0.754    data70[2]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.799 r  adc_data[2]_i_54/O
                         net (fo=1, routed)           0.000     0.799    adc_data[2]_i_54_n_0
    SLICE_X56Y107        MUXF7 (Prop_muxf7_I1_O)      0.075     0.874 r  adc_data_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     0.874    adc_data_reg[2]_i_25_n_0
    SLICE_X56Y107        MUXF8 (Prop_muxf8_I0_O)      0.022     0.896 r  adc_data_reg[2]_i_10/O
                         net (fo=1, routed)           0.204     1.101    adc_data_reg[2]_i_10_n_0
    SLICE_X53Y109        LUT4 (Prop_lut4_I0_O)        0.113     1.214 r  adc_data[2]_i_3/O
                         net (fo=1, routed)           0.050     1.263    adc_data[2]_i_3_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.308 r  adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.308    adc_data[2]_i_1_n_0
    SLICE_X53Y109        FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.828     0.828    clk_125Mhz
    SLICE_X53Y109        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.202     1.031    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.091     1.122    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 data_adc_reg[84][14]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.276ns (35.805%)  route 0.495ns (64.195%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.560     0.560    clk_160Mhz
    SLICE_X32Y131        FDRE                                         r  data_adc_reg[84][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  data_adc_reg[84][14]/Q
                         net (fo=1, routed)           0.151     0.852    data_adc_reg_n_0_[84][14]
    SLICE_X32Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.897 f  adc_data[6]_i_8/O
                         net (fo=1, routed)           0.208     1.105    adc_data[6]_i_8_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I2_O)        0.045     1.150 r  adc_data[6]_i_2/O
                         net (fo=1, routed)           0.136     1.286    adc_data[6]_i_2_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I0_O)        0.045     1.331 r  adc_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.331    adc_data[6]_i_1_n_0
    SLICE_X32Y134        FDRE                                         r  adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.831     0.831    clk_125Mhz
    SLICE_X32Y134        FDRE                                         r  adc_data_reg[6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.034    
    SLICE_X32Y134        FDRE (Hold_fdre_C_D)         0.092     1.126    adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.948%)  route 0.480ns (72.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.224     0.930    data_adc_ok_reg_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.256     1.231    packet_cnt[31]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[13]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X40Y91         FDRE (Hold_fdre_C_R)        -0.018     1.021    packet_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.948%)  route 0.480ns (72.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.224     0.930    data_adc_ok_reg_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.256     1.231    packet_cnt[31]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[14]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X40Y91         FDRE (Hold_fdre_C_R)        -0.018     1.021    packet_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.948%)  route 0.480ns (72.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.224     0.930    data_adc_ok_reg_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.256     1.231    packet_cnt[31]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[15]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X40Y91         FDRE (Hold_fdre_C_R)        -0.018     1.021    packet_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.948%)  route 0.480ns (72.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X44Y93         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  data_adc_ok_reg/Q
                         net (fo=6, routed)           0.224     0.930    data_adc_ok_reg_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.256     1.231    packet_cnt[31]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.837     0.837    clk_125Mhz
    SLICE_X40Y91         FDRE                                         r  packet_cnt_reg[16]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X40Y91         FDRE (Hold_fdre_C_R)        -0.018     1.021    packet_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser2_rx
  To Clock:  ts_clk125

Setup :           20  Failing Endpoints,  Worst Slack       -0.393ns,  Total Violation       -5.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.371ns  (logic 1.433ns (26.682%)  route 3.938ns (73.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 2505.272 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          3.938  2505.371    ser2_rx_IBUF
    SLICE_X15Y84         FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.272  2505.272    clk_125Mhz
    SLICE_X15Y84         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]/C
                         clock pessimism              0.000  2505.272    
                         clock uncertainty           -0.247  2505.025    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)       -0.047  2504.978    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                       2504.977    
                         arrival time                       -2505.371    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.336ns  (logic 1.433ns (26.855%)  route 3.903ns (73.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 2505.272 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          3.903  2505.336    ser2_rx_IBUF
    SLICE_X14Y83         FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.272  2505.272    clk_125Mhz
    SLICE_X14Y83         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]/C
                         clock pessimism              0.000  2505.272    
                         clock uncertainty           -0.247  2505.025    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.015  2505.010    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                       2505.010    
                         arrival time                       -2505.336    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.163ns  (logic 1.643ns (31.824%)  route 3.520ns (68.174%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 2505.268 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.997  2504.430    ser2_rx_IBUF
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.105  2504.535 r  r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.112  2504.646    r_Clock_Count[10]_i_3_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I0_O)        0.105  2504.751 r  r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.411  2505.163    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.268  2505.268    clk_125Mhz
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000  2505.268    
                         clock uncertainty           -0.247  2505.021    
    SLICE_X31Y86         FDRE (Setup_fdre_C_CE)      -0.168  2504.853    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                       2504.853    
                         arrival time                       -2505.163    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.163ns  (logic 1.643ns (31.824%)  route 3.520ns (68.174%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 2505.268 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.997  2504.430    ser2_rx_IBUF
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.105  2504.535 r  r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.112  2504.646    r_Clock_Count[10]_i_3_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I0_O)        0.105  2504.751 r  r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.411  2505.163    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.268  2505.268    clk_125Mhz
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000  2505.268    
                         clock uncertainty           -0.247  2505.021    
    SLICE_X31Y86         FDRE (Setup_fdre_C_CE)      -0.168  2504.853    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                       2504.853    
                         arrival time                       -2505.163    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.163ns  (logic 1.643ns (31.824%)  route 3.520ns (68.174%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 2505.268 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.997  2504.430    ser2_rx_IBUF
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.105  2504.535 r  r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.112  2504.646    r_Clock_Count[10]_i_3_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I0_O)        0.105  2504.751 r  r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.411  2505.163    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.268  2505.268    clk_125Mhz
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2505.268    
                         clock uncertainty           -0.247  2505.021    
    SLICE_X31Y86         FDRE (Setup_fdre_C_CE)      -0.168  2504.853    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                       2504.853    
                         arrival time                       -2505.163    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.280ns  (logic 1.433ns (27.142%)  route 3.847ns (72.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 2505.273 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          3.847  2505.280    ser2_rx_IBUF
    SLICE_X15Y85         FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.273  2505.273    clk_125Mhz
    SLICE_X15Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]/C
                         clock pessimism              0.000  2505.273    
                         clock uncertainty           -0.247  2505.026    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.047  2504.979    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                       2504.979    
                         arrival time                       -2505.280    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.152ns  (logic 1.643ns (31.890%)  route 3.509ns (68.108%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 2505.269 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.997  2504.430    ser2_rx_IBUF
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.105  2504.535 r  r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.112  2504.646    r_Clock_Count[10]_i_3_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I0_O)        0.105  2504.751 r  r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.401  2505.152    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.269  2505.269    clk_125Mhz
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2505.269    
                         clock uncertainty           -0.247  2505.022    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.168  2504.854    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2504.854    
                         arrival time                       -2505.152    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.152ns  (logic 1.643ns (31.890%)  route 3.509ns (68.108%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 2505.269 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.997  2504.430    ser2_rx_IBUF
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.105  2504.535 r  r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.112  2504.646    r_Clock_Count[10]_i_3_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I0_O)        0.105  2504.751 r  r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.401  2505.152    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.269  2505.269    clk_125Mhz
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/C
                         clock pessimism              0.000  2505.269    
                         clock uncertainty           -0.247  2505.022    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.168  2504.854    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                       2504.854    
                         arrival time                       -2505.152    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.152ns  (logic 1.643ns (31.890%)  route 3.509ns (68.108%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 2505.269 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.997  2504.430    ser2_rx_IBUF
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.105  2504.535 r  r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.112  2504.646    r_Clock_Count[10]_i_3_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I0_O)        0.105  2504.751 r  r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.401  2505.152    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.269  2505.269    clk_125Mhz
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/C
                         clock pessimism              0.000  2505.269    
                         clock uncertainty           -0.247  2505.022    
    SLICE_X29Y86         FDRE (Setup_fdre_C_CE)      -0.168  2504.854    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                       2504.854    
                         arrival time                       -2505.152    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.344ns  (logic 1.538ns (28.783%)  route 3.806ns (71.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 2505.267 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          3.806  2505.239    ser2_rx_IBUF
    SLICE_X29Y84         LUT6 (Prop_lut6_I1_O)        0.105  2505.344 r  FSM_onehot_r_SM_Main[2]_i_1__0/O
                         net (fo=1, routed)           0.000  2505.344    FSM_onehot_r_SM_Main[2]_i_1__0_n_0
    SLICE_X29Y84         FDRE                                         r  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.267  2505.267    clk_125Mhz
    SLICE_X29Y84         FDRE                                         r  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]/C
                         clock pessimism              0.000  2505.267    
                         clock uncertainty           -0.247  2505.020    
    SLICE_X29Y84         FDRE (Setup_fdre_C_D)        0.030  2505.050    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                       2505.050    
                         arrival time                       -2505.344    
  -------------------------------------------------------------------
                         slack                                 -0.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.360ns (21.407%)  route 1.320ns (78.593%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.152     1.635    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.680 r  r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.680    r_Clock_Count[7]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.091     1.173    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.363ns (20.939%)  route 1.369ns (79.061%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.200     1.684    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.048     1.732 r  r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    r_Clock_Count[1]_i_1_n_0
    SLICE_X30Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X30Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.131     1.213    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.360ns (20.802%)  route 1.369ns (79.198%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.200     1.684    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  r_Clock_Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.729    r_Clock_Count[0]_i_1__0_n_0
    SLICE_X30Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X30Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.121     1.203    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.360ns (20.130%)  route 1.427ns (79.870%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.258     1.742    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X30Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.787 r  r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.787    r_Clock_Count[6]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X30Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.121     1.203    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.360ns (20.404%)  route 1.403ns (79.596%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.234     1.718    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.763 r  r_Clock_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.763    r_Clock_Count[8]_i_1_n_0
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.092     1.174    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.360ns (20.376%)  route 1.405ns (79.624%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.237     1.720    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  r_Clock_Count[10]_i_2/O
                         net (fo=1, routed)           0.000     1.765    r_Clock_Count[10]_i_2_n_0
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092     1.174    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.360ns (20.261%)  route 1.415ns (79.739%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.247     1.730    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  r_Clock_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.775    r_Clock_Count[9]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X31Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092     1.174    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.360ns (20.275%)  route 1.414ns (79.725%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.245     1.729    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  FSM_onehot_r_SM_Main[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    FSM_onehot_r_SM_Main[0]_i_1__0_n_0
    SLICE_X31Y84         FDRE                                         r  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.834     0.834    clk_125Mhz
    SLICE_X31Y84         FDRE                                         r  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.247     1.081    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.091     1.172    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.360ns (20.208%)  route 1.420ns (79.792%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.251     1.735    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    r_Clock_Count[5]_i_1_n_0
    SLICE_X31Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X31Y85         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.092     1.174    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.360ns (20.061%)  route 1.433ns (79.939%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.169     1.438    ser2_rx_IBUF
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.264     1.748    FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    r_Clock_Count[4]_i_1_n_0
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.835     0.835    clk_125Mhz
    SLICE_X29Y86         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.091     1.173    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk160

Setup :           49  Failing Endpoints,  Worst Slack       -1.971ns,  Total Violation      -88.067ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.545ns  (logic 0.484ns (31.327%)  route 1.061ns (68.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 57.508 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.925    fd_tim[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.258    57.508    clk_160Mhz
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[13]/C
                         clock pessimism              0.000    57.508    
                         clock uncertainty           -0.202    57.306    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.352    56.954    fd_tim_reg[13]
  -------------------------------------------------------------------
                         required time                         56.954    
                         arrival time                         -58.925    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.545ns  (logic 0.484ns (31.327%)  route 1.061ns (68.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 57.508 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.925    fd_tim[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.258    57.508    clk_160Mhz
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[15]/C
                         clock pessimism              0.000    57.508    
                         clock uncertainty           -0.202    57.306    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.352    56.954    fd_tim_reg[15]
  -------------------------------------------------------------------
                         required time                         56.954    
                         arrival time                         -58.925    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.545ns  (logic 0.484ns (31.327%)  route 1.061ns (68.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 57.508 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.925    fd_tim[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.258    57.508    clk_160Mhz
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[23]/C
                         clock pessimism              0.000    57.508    
                         clock uncertainty           -0.202    57.306    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.352    56.954    fd_tim_reg[23]
  -------------------------------------------------------------------
                         required time                         56.954    
                         arrival time                         -58.925    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.545ns  (logic 0.484ns (31.327%)  route 1.061ns (68.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 57.508 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.925    fd_tim[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.258    57.508    clk_160Mhz
    SLICE_X33Y100        FDRE                                         r  fd_tim_reg[24]/C
                         clock pessimism              0.000    57.508    
                         clock uncertainty           -0.202    57.306    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.352    56.954    fd_tim_reg[24]
  -------------------------------------------------------------------
                         required time                         56.954    
                         arrival time                         -58.925    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.428ns  (logic 0.484ns (33.888%)  route 0.944ns (66.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 57.507 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.580    58.808    fd_tim[31]_i_1_n_0
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.257    57.507    clk_160Mhz
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[31]/C
                         clock pessimism              0.000    57.507    
                         clock uncertainty           -0.202    57.305    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.423    56.882    fd_tim_reg[31]
  -------------------------------------------------------------------
                         required time                         56.882    
                         arrival time                         -58.808    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.428ns  (logic 0.484ns (33.888%)  route 0.944ns (66.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 57.507 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.580    58.808    fd_tim[31]_i_1_n_0
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.257    57.507    clk_160Mhz
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[5]/C
                         clock pessimism              0.000    57.507    
                         clock uncertainty           -0.202    57.305    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.423    56.882    fd_tim_reg[5]
  -------------------------------------------------------------------
                         required time                         56.882    
                         arrival time                         -58.808    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.499ns  (logic 0.484ns (32.289%)  route 1.015ns (67.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 57.519 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.650    58.879    fd_tim[31]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  fd_tim_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.269    57.519    clk_160Mhz
    SLICE_X40Y98         FDRE                                         r  fd_tim_reg[0]/C
                         clock pessimism              0.000    57.519    
                         clock uncertainty           -0.202    57.317    
    SLICE_X40Y98         FDRE (Setup_fdre_C_R)       -0.352    56.965    fd_tim_reg[0]
  -------------------------------------------------------------------
                         required time                         56.965    
                         arrival time                         -58.879    
  -------------------------------------------------------------------
                         slack                                 -1.914    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.410ns  (logic 0.484ns (34.322%)  route 0.926ns (65.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 57.507 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.562    58.790    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.257    57.507    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[18]/C
                         clock pessimism              0.000    57.507    
                         clock uncertainty           -0.202    57.305    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.423    56.882    fd_tim_reg[18]
  -------------------------------------------------------------------
                         required time                         56.882    
                         arrival time                         -58.790    
  -------------------------------------------------------------------
                         slack                                 -1.908    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.410ns  (logic 0.484ns (34.322%)  route 0.926ns (65.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 57.507 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.562    58.790    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.257    57.507    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[20]/C
                         clock pessimism              0.000    57.507    
                         clock uncertainty           -0.202    57.305    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.423    56.882    fd_tim_reg[20]
  -------------------------------------------------------------------
                         required time                         56.882    
                         arrival time                         -58.790    
  -------------------------------------------------------------------
                         slack                                 -1.908    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.410ns  (logic 0.484ns (34.322%)  route 0.926ns (65.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 57.507 - 56.250 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 57.380 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.380    57.380    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.379    57.759 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.365    58.123    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.105    58.228 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.562    58.790    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.257    57.507    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/C
                         clock pessimism              0.000    57.507    
                         clock uncertainty           -0.202    57.305    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.423    56.882    fd_tim_reg[21]
  -------------------------------------------------------------------
                         required time                         56.882    
                         arrival time                         -58.790    
  -------------------------------------------------------------------
                         slack                                 -1.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.895%)  route 0.436ns (70.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.281     1.189    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[18]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y100        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.895%)  route 0.436ns (70.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.281     1.189    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[20]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y100        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.895%)  route 0.436ns (70.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.281     1.189    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[21]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y100        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.895%)  route 0.436ns (70.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.281     1.189    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[6]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y100        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.895%)  route 0.436ns (70.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.281     1.189    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[8]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y100        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.895%)  route 0.436ns (70.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.281     1.189    fd_tim[31]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y100        FDRE                                         r  fd_tim_reg[9]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y100        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.845%)  route 0.437ns (70.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.282     1.190    fd_tim[31]_i_1_n_0
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[31]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y101        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.845%)  route 0.437ns (70.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.282     1.190    fd_tim[31]_i_1_n_0
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X34Y101        FDRE                                         r  fd_tim_reg[5]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X34Y101        FDRE (Hold_fdre_C_R)         0.009     1.049    fd_tim_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.043%)  route 0.413ns (68.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.258     1.166    fd_tim[31]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  fd_tim_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X33Y102        FDRE                                         r  fd_tim_reg[1]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X33Y102        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.043%)  route 0.413ns (68.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.567     0.567    clk_125Mhz
    SLICE_X41Y99         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg/Q
                         net (fo=48, routed)          0.156     0.863    r_rst2_reg_n_0
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.258     1.166    fd_tim[31]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  fd_tim_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X33Y102        FDRE                                         r  fd_tim_reg[26]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X33Y102        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.348ns (33.978%)  route 0.676ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.676    12.068    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.468    18.516    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.348ns (33.978%)  route 0.676ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.676    12.068    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.468    18.516    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.348ns (33.978%)  route 0.676ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.676    12.068    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.468    18.516    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.348ns (33.978%)  route 0.676ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.676    12.068    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.468    18.516    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.111ns  (logic 0.379ns (34.104%)  route 0.732ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 18.525 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.379    11.423 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.732    12.155    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.249    18.525    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.473    18.999    
                         clock uncertainty           -0.035    18.963    
    SLICE_X49Y75         FDCE (Recov_fdce_C_CLR)     -0.331    18.632    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.348ns (33.978%)  route 0.676ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.676    12.068    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.429    18.555    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.348ns (33.978%)  route 0.676ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.676    12.068    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.429    18.555    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.920ns  (logic 0.348ns (37.833%)  route 0.572ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.572    11.963    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X44Y75         FDPE (Recov_fdpe_C_PRE)     -0.429    18.555    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.920ns  (logic 0.348ns (37.833%)  route 0.572ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 18.529 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.348    11.392 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.572    11.963    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.253    18.529    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.490    19.020    
                         clock uncertainty           -0.035    18.984    
    SLICE_X44Y75         FDPE (Recov_fdpe_C_PRE)     -0.429    18.555    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.980ns  (logic 0.379ns (38.669%)  route 0.601ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 18.525 - 12.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 11.044 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.723     9.020    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.125 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.477     9.603    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     9.684 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.360    11.044    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.379    11.423 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.601    12.024    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y74         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.548    16.686    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.770 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.429    17.199    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.276 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          1.249    18.525    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y74         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.473    18.999    
                         clock uncertainty           -0.035    18.963    
    SLICE_X48Y74         FDCE (Recov_fdce_C_CLR)     -0.331    18.632    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  6.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.127%)  route 0.176ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.128     6.673 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.176     6.848    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X48Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X48Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.818     6.577    
    SLICE_X48Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     6.428    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -6.428    
                         arrival time                           6.848    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.127%)  route 0.176ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.128     6.673 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.176     6.848    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X48Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X48Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.818     6.577    
    SLICE_X48Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     6.428    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -6.428    
                         arrival time                           6.848    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.227     6.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X47Y75         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.227     6.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X47Y75         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.227     6.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X47Y75         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.227     6.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X47Y75         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.447%)  route 0.244ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDPE (Prop_fdpe_C_Q)         0.128     6.673 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244     6.916    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.818     6.577    
    SLICE_X46Y75         FDPE (Remov_fdpe_C_PRE)     -0.125     6.452    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -6.452    
                         arrival time                           6.916    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.386%)  route 0.294ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.294     6.980    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y74         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y74         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.980    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.386%)  route 0.294ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.294     6.980    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y74         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y74         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.980    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.386%)  route 0.294ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 6.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.711     5.716    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.761 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.204     5.966    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.992 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.553     6.545    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     6.686 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.294     6.980    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y74         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.011     6.263    PHY_RXC_IBUF_BUFG
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.319 r  fifo_apo_inst_i_1/O
                         net (fo=1, routed)           0.228     6.547    fifo_apo_inst_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     6.576 r  fifo_apo_inst_i_1_n_0_BUFG_inst/O
                         net (fo=73, routed)          0.819     7.395    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y74         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.818     6.577    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     6.485    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.980    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        5.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.379ns (18.934%)  route 1.623ns (81.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.623     3.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y78         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.252     9.252    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y78         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.082     9.236    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.331     8.905    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.379ns (18.934%)  route 1.623ns (81.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.623     3.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y78         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.252     9.252    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y78         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.082     9.236    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.331     8.905    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.379ns (20.153%)  route 1.502ns (79.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 9.255 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.502     3.241    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y80         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.255     9.255    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y80         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.066     9.321    
                         clock uncertainty           -0.082     9.239    
    SLICE_X47Y80         FDCE (Recov_fdce_C_CLR)     -0.331     8.908    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.379ns (20.153%)  route 1.502ns (79.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 9.255 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.502     3.241    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y80         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.255     9.255    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y80         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.066     9.321    
                         clock uncertainty           -0.082     9.239    
    SLICE_X47Y80         FDCE (Recov_fdce_C_CLR)     -0.331     8.908    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.379ns (20.153%)  route 1.502ns (79.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 9.255 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.502     3.241    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y80         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.255     9.255    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y80         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.066     9.321    
                         clock uncertainty           -0.082     9.239    
    SLICE_X47Y80         FDCE (Recov_fdce_C_CLR)     -0.331     8.908    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.379ns (20.153%)  route 1.502ns (79.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 9.255 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.502     3.241    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y80         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.255     9.255    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y80         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.066     9.321    
                         clock uncertainty           -0.082     9.239    
    SLICE_X47Y80         FDCE (Recov_fdce_C_CLR)     -0.331     8.908    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.348ns (21.585%)  route 1.264ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 9.264 - 8.000 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.447     1.447    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.348     1.795 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          1.264     3.059    mac_inst/crcrst
    SLICE_X64Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.264     9.264    clk_125Mhz
    SLICE_X64Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[0]/C
                         clock pessimism              0.066     9.330    
                         clock uncertainty           -0.082     9.248    
    SLICE_X64Y98         FDPE (Recov_fdpe_C_PRE)     -0.429     8.819    mac_inst/crc_inst/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.348ns (21.585%)  route 1.264ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 9.264 - 8.000 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.447     1.447    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.348     1.795 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          1.264     3.059    mac_inst/crcrst
    SLICE_X64Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.264     9.264    clk_125Mhz
    SLICE_X64Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[8]/C
                         clock pessimism              0.066     9.330    
                         clock uncertainty           -0.082     9.248    
    SLICE_X64Y98         FDPE (Recov_fdpe_C_PRE)     -0.429     8.819    mac_inst/crc_inst/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.379ns (21.869%)  route 1.354ns (78.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.354     3.094    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X43Y81         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.260     9.260    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X43Y81         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/C
                         clock pessimism              0.066     9.326    
                         clock uncertainty           -0.082     9.244    
    SLICE_X43Y81         FDCE (Recov_fdce_C_CLR)     -0.331     8.913    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.379ns (21.869%)  route 1.354ns (78.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.361     1.361    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.379     1.740 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.354     3.094    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X43Y81         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        1.260     9.260    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X43Y81         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/C
                         clock pessimism              0.066     9.326    
                         clock uncertainty           -0.082     9.244    
    SLICE_X43Y81         FDCE (Recov_fdce_C_CLR)     -0.331     8.913    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.729%)  route 0.230ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.554     0.554    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y76         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.128     0.682 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.230     0.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.822     0.822    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.256     0.566    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.146     0.420    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.729%)  route 0.230ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.554     0.554    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y76         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.128     0.682 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.230     0.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y75         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.822     0.822    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.256     0.566    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.146     0.420    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.729%)  route 0.230ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.554     0.554    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y76         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.128     0.682 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.230     0.912    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y75         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.822     0.822    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.256     0.566    
    SLICE_X40Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     0.417    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[11]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.298%)  route 0.294ns (69.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.593     0.593    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.128     0.721 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.294     1.015    mac_inst/crcrst
    SLICE_X66Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.839     0.839    clk_125Mhz
    SLICE_X66Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[11]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X66Y97         FDPE (Remov_fdpe_C_PRE)     -0.125     0.480    mac_inst/crc_inst/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[14]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.298%)  route 0.294ns (69.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.593     0.593    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.128     0.721 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.294     1.015    mac_inst/crcrst
    SLICE_X66Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.839     0.839    clk_125Mhz
    SLICE_X66Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[14]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X66Y97         FDPE (Remov_fdpe_C_PRE)     -0.125     0.480    mac_inst/crc_inst/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[16]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.298%)  route 0.294ns (69.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.593     0.593    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.128     0.721 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.294     1.015    mac_inst/crcrst
    SLICE_X66Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.839     0.839    clk_125Mhz
    SLICE_X66Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[16]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X66Y97         FDPE (Remov_fdpe_C_PRE)     -0.125     0.480    mac_inst/crc_inst/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[22]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.298%)  route 0.294ns (69.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.593     0.593    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.128     0.721 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.294     1.015    mac_inst/crcrst
    SLICE_X66Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.839     0.839    clk_125Mhz
    SLICE_X66Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[22]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X66Y97         FDPE (Remov_fdpe_C_PRE)     -0.125     0.480    mac_inst/crc_inst/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[24]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.298%)  route 0.294ns (69.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.593     0.593    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.128     0.721 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.294     1.015    mac_inst/crcrst
    SLICE_X66Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.839     0.839    clk_125Mhz
    SLICE_X66Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[24]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X66Y97         FDPE (Remov_fdpe_C_PRE)     -0.125     0.480    mac_inst/crc_inst/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[30]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.298%)  route 0.294ns (69.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.593     0.593    clk_125Mhz
    SLICE_X72Y95         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.128     0.721 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.294     1.015    mac_inst/crcrst
    SLICE_X66Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.839     0.839    clk_125Mhz
    SLICE_X66Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[30]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X66Y97         FDPE (Remov_fdpe_C_PRE)     -0.125     0.480    mac_inst/crc_inst/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.618%)  route 0.320ns (69.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.553     0.553    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y75         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.694 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.320     1.013    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X41Y81         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1740, routed)        0.829     0.829    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X41Y81         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.256     0.573    
    SLICE_X41Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     0.478    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.536    





