\hypertarget{stm32l1xx__hal__iwdg_8c}{\section{eps\-Subsystem/\-Drivers/\-S\-T\-M32\-L1xx\-\_\-\-H\-A\-L\-\_\-\-Driver/\-Src/stm32l1xx\-\_\-hal\-\_\-iwdg.c File Reference}
\label{stm32l1xx__hal__iwdg_8c}\index{eps\-Subsystem/\-Drivers/\-S\-T\-M32\-L1xx\-\_\-\-H\-A\-L\-\_\-\-Driver/\-Src/stm32l1xx\-\_\-hal\-\_\-iwdg.\-c@{eps\-Subsystem/\-Drivers/\-S\-T\-M32\-L1xx\-\_\-\-H\-A\-L\-\_\-\-Driver/\-Src/stm32l1xx\-\_\-hal\-\_\-iwdg.\-c}}
}


I\-W\-D\-G H\-A\-L module driver.  


{\ttfamily \#include \char`\"{}stm32l1xx\-\_\-hal.\-h\char`\"{}}\\*


\subsection{Detailed Description}
I\-W\-D\-G H\-A\-L module driver. \begin{DoxyAuthor}{Author}
M\-C\-D Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\-1.\-3 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\-March-\/2016 This file provides firmware functions to manage the following functionalities of the Independent Watchdog (I\-W\-D\-G) peripheral\-:
\begin{DoxyItemize}
\item Initialization and de-\/initialization functions
\item I\-O operation functions
\item Peripheral State functions
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}==============================================================================
                  ##### IWDG Generic features #####
==============================================================================
  [..] 
  (+) The IWDG can be started by either software or hardware (configurable
       through option byte).

  (+) The IWDG is clocked by its own dedicated Low-Speed clock (LSI) and
       thus stays active even if the main clock fails.
       Once the IWDG is started, the LSI is forced ON and cannot be disabled
       (LSI cannot be disabled too), and the counter starts counting down from 
       the reset value of 0xFFF. When it reaches the end of count value (0x000)
       a system reset is generated.

  (+) The IWDG counter should be refreshed at regular intervals, otherwise the
       watchdog generates an MCU reset when the counter reaches 0.          

  (+) The IWDG is implemented in the VDD voltage domain that is still functional
       in STOP and STANDBY mode (IWDG reset can wake-up from STANDBY).
       IWDGRST flag in RCC_CSR register can be used to inform when an IWDG
       reset occurs.

  (+) Min-max timeout value @37KHz (LSI): ~108us / ~28.3s
       The IWDG timeout may vary due to LSI frequency dispersion. STM32L1xx
       devices provide the capability to measure the LSI frequency (LSI clock
       connected internally to TIM10 CH1 input capture). The measured value
       can be used to have an IWDG timeout with an acceptable accuracy. 
       For more information, please refer to the STM32L1xx Reference manual.

                   ##### How to use this driver #####
==============================================================================
  [..]
    (+) Use IWDG using HAL_IWDG_Init() function to :
       (++) Enable write access to IWDG_PR, IWDG_RLR.
       (++) Configure the IWDG prescaler, counter reload value.
            This reload value will be loaded in the IWDG counter each time the counter
            is reloaded, then the IWDG will start counting down from this value.
    (+) Use IWDG using HAL_IWDG_Start() function to :
       (++) Reload IWDG counter with value defined in the IWDG_RLR register.
       (++) Start the IWDG, when the IWDG is used in software mode (no need 
            to enable the LSI, it will be enabled by hardware).
    (+) Then the application program must refresh the IWDG counter at regular
        intervals during normal operation to prevent an MCU reset, using
        HAL_IWDG_Refresh() function.
   
   *** IWDG HAL driver macros list ***
   ====================================
   [..]
     Below the list of most used macros in IWDG HAL driver.
     
    (+) __HAL_IWDG_START: Enable the IWDG peripheral
    (+) __HAL_IWDG_RELOAD_COUNTER: Reloads IWDG counter with value defined in the reload register    
    (+) __HAL_IWDG_GET_FLAG: Get the selected IWDG's flag status
    (+) IWDG_ENABLE_WRITE_ACCESS : Enable write access to IWDG_PR and IWDG_RLR registers
    (+) IWDG_DISABLE_WRITE_ACCESS : Disable write access to IWDG_PR and IWDG_RLR registers\end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\-O\-P\-Y\-R\-I\-G\-H\-T(c) 2016 S\-T\-Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\-:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\-T\-Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\-H\-I\-S S\-O\-F\-T\-W\-A\-R\-E I\-S P\-R\-O\-V\-I\-D\-E\-D B\-Y T\-H\-E C\-O\-P\-Y\-R\-I\-G\-H\-T H\-O\-L\-D\-E\-R\-S A\-N\-D C\-O\-N\-T\-R\-I\-B\-U\-T\-O\-R\-S \char`\"{}\-A\-S I\-S\char`\"{} A\-N\-D A\-N\-Y E\-X\-P\-R\-E\-S\-S O\-R I\-M\-P\-L\-I\-E\-D W\-A\-R\-R\-A\-N\-T\-I\-E\-S, I\-N\-C\-L\-U\-D\-I\-N\-G, B\-U\-T N\-O\-T L\-I\-M\-I\-T\-E\-D T\-O, T\-H\-E I\-M\-P\-L\-I\-E\-D W\-A\-R\-R\-A\-N\-T\-I\-E\-S O\-F M\-E\-R\-C\-H\-A\-N\-T\-A\-B\-I\-L\-I\-T\-Y A\-N\-D F\-I\-T\-N\-E\-S\-S F\-O\-R A P\-A\-R\-T\-I\-C\-U\-L\-A\-R P\-U\-R\-P\-O\-S\-E A\-R\-E D\-I\-S\-C\-L\-A\-I\-M\-E\-D. I\-N N\-O E\-V\-E\-N\-T S\-H\-A\-L\-L T\-H\-E C\-O\-P\-Y\-R\-I\-G\-H\-T H\-O\-L\-D\-E\-R O\-R C\-O\-N\-T\-R\-I\-B\-U\-T\-O\-R\-S B\-E L\-I\-A\-B\-L\-E F\-O\-R A\-N\-Y D\-I\-R\-E\-C\-T, I\-N\-D\-I\-R\-E\-C\-T, I\-N\-C\-I\-D\-E\-N\-T\-A\-L, S\-P\-E\-C\-I\-A\-L, E\-X\-E\-M\-P\-L\-A\-R\-Y, O\-R C\-O\-N\-S\-E\-Q\-U\-E\-N\-T\-I\-A\-L D\-A\-M\-A\-G\-E\-S (I\-N\-C\-L\-U\-D\-I\-N\-G, B\-U\-T N\-O\-T L\-I\-M\-I\-T\-E\-D T\-O, P\-R\-O\-C\-U\-R\-E\-M\-E\-N\-T O\-F S\-U\-B\-S\-T\-I\-T\-U\-T\-E G\-O\-O\-D\-S O\-R S\-E\-R\-V\-I\-C\-E\-S; L\-O\-S\-S O\-F U\-S\-E, D\-A\-T\-A, O\-R P\-R\-O\-F\-I\-T\-S; O\-R B\-U\-S\-I\-N\-E\-S\-S I\-N\-T\-E\-R\-R\-U\-P\-T\-I\-O\-N) H\-O\-W\-E\-V\-E\-R C\-A\-U\-S\-E\-D A\-N\-D O\-N A\-N\-Y T\-H\-E\-O\-R\-Y O\-F L\-I\-A\-B\-I\-L\-I\-T\-Y, W\-H\-E\-T\-H\-E\-R I\-N C\-O\-N\-T\-R\-A\-C\-T, S\-T\-R\-I\-C\-T L\-I\-A\-B\-I\-L\-I\-T\-Y, O\-R T\-O\-R\-T (I\-N\-C\-L\-U\-D\-I\-N\-G N\-E\-G\-L\-I\-G\-E\-N\-C\-E O\-R O\-T\-H\-E\-R\-W\-I\-S\-E) A\-R\-I\-S\-I\-N\-G I\-N A\-N\-Y W\-A\-Y O\-U\-T O\-F T\-H\-E U\-S\-E O\-F T\-H\-I\-S S\-O\-F\-T\-W\-A\-R\-E, E\-V\-E\-N I\-F A\-D\-V\-I\-S\-E\-D O\-F T\-H\-E P\-O\-S\-S\-I\-B\-I\-L\-I\-T\-Y O\-F S\-U\-C\-H D\-A\-M\-A\-G\-E. 