<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1167" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1167{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1167{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1167{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1167{left:70px;bottom:1084px;}
#t5_1167{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t6_1167{left:70px;bottom:1061px;}
#t7_1167{left:96px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_1167{left:70px;bottom:1038px;}
#t9_1167{left:96px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#ta_1167{left:96px;bottom:1017px;}
#tb_1167{left:122px;bottom:1017px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_1167{left:96px;bottom:993px;}
#td_1167{left:122px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_1167{left:70px;bottom:967px;}
#tf_1167{left:96px;bottom:970px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tg_1167{left:70px;bottom:944px;}
#th_1167{left:96px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_1167{left:96px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_1167{left:70px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1167{left:70px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tl_1167{left:70px;bottom:872px;letter-spacing:-0.13px;word-spacing:-0.82px;}
#tm_1167{left:70px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_1167{left:70px;bottom:805px;letter-spacing:-0.09px;}
#to_1167{left:156px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tp_1167{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tq_1167{left:70px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_1167{left:70px;bottom:706px;letter-spacing:0.14px;}
#ts_1167{left:152px;bottom:706px;letter-spacing:0.15px;word-spacing:0.02px;}
#tt_1167{left:70px;bottom:682px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_1167{left:70px;bottom:665px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tv_1167{left:580px;bottom:665px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tw_1167{left:70px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tx_1167{left:70px;bottom:624px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_1167{left:70px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tz_1167{left:70px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_1167{left:70px;bottom:566px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_1167{left:70px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t12_1167{left:751px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t13_1167{left:70px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_1167{left:436px;bottom:539px;}
#t15_1167{left:70px;bottom:506px;}
#t16_1167{left:96px;bottom:509px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t17_1167{left:96px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_1167{left:96px;bottom:476px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t19_1167{left:498px;bottom:483px;}
#t1a_1167{left:513px;bottom:476px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1b_1167{left:96px;bottom:459px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#t1c_1167{left:70px;bottom:433px;}
#t1d_1167{left:96px;bottom:436px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1e_1167{left:70px;bottom:368px;letter-spacing:0.18px;}
#t1f_1167{left:151px;bottom:368px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t1g_1167{left:70px;bottom:343px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_1167{left:70px;bottom:326px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1i_1167{left:359px;bottom:333px;}
#t1j_1167{left:374px;bottom:326px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1k_1167{left:70px;bottom:309px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t1l_1167{left:70px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t1m_1167{left:70px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_1167{left:70px;bottom:259px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1o_1167{left:477px;bottom:266px;}
#t1p_1167{left:493px;bottom:259px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1q_1167{left:70px;bottom:242px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1r_1167{left:70px;bottom:166px;letter-spacing:-0.16px;}
#t1s_1167{left:92px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1t_1167{left:92px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1u_1167{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1v_1167{left:639px;bottom:139px;}
#t1w_1167{left:653px;bottom:133px;letter-spacing:-0.12px;}
#t1x_1167{left:92px;bottom:116px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_1167{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1167{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1167{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1167{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1167{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1167{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1167{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1167{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1167{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1167" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1167Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1167" style="-webkit-user-select: none;"><object width="935" height="1210" data="1167/1167.svg" type="image/svg+xml" id="pdf1167" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1167" class="t s1_1167">Vol. 3C </span><span id="t2_1167" class="t s1_1167">32-29 </span>
<span id="t3_1167" class="t s2_1167">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1167" class="t s3_1167">• </span><span id="t5_1167" class="t s4_1167">RFLAGS is cleared, except bit 1, which is always set. </span>
<span id="t6_1167" class="t s3_1167">• </span><span id="t7_1167" class="t s4_1167">The logical processor is left in the active state. </span>
<span id="t8_1167" class="t s3_1167">• </span><span id="t9_1167" class="t s4_1167">Event blocking after the SMM VM exit is as follows: </span>
<span id="ta_1167" class="t s4_1167">— </span><span id="tb_1167" class="t s4_1167">There is no blocking by STI or by MOV SS. </span>
<span id="tc_1167" class="t s4_1167">— </span><span id="td_1167" class="t s4_1167">There is blocking by non-maskable interrupts (NMIs) and by SMIs. </span>
<span id="te_1167" class="t s3_1167">• </span><span id="tf_1167" class="t s4_1167">There are no pending debug exceptions after the SMM VM exit. </span>
<span id="tg_1167" class="t s3_1167">• </span><span id="th_1167" class="t s4_1167">For processors that support IA-32e mode, the IA32_EFER MSR is modified so that LME and LMA both contain </span>
<span id="ti_1167" class="t s4_1167">the value of the IA-32e mode SMM feature bit. </span>
<span id="tj_1167" class="t s4_1167">If any of CR3[63:5], CR4.PAE, CR4.PSE, or IA32_EFER.LMA is changing, the TLBs are updated so that, after </span>
<span id="tk_1167" class="t s4_1167">VM exit, the logical processor does not use translations that were cached before the transition. This is not neces- </span>
<span id="tl_1167" class="t s4_1167">sary for changes that would not affect paging due to the settings of other bits (for example, changes to CR4.PSE if </span>
<span id="tm_1167" class="t s4_1167">IA32_EFER.LMA was 1 before and after the transition). </span>
<span id="tn_1167" class="t s5_1167">32.15.6.6 </span><span id="to_1167" class="t s5_1167">Loading MSRs </span>
<span id="tp_1167" class="t s4_1167">The VM-exit MSR-load area is not used by SMM VM exits that activate the dual-monitor treatment. No MSRs are </span>
<span id="tq_1167" class="t s4_1167">loaded from that area. </span>
<span id="tr_1167" class="t s6_1167">32.15.7 </span><span id="ts_1167" class="t s6_1167">Deactivating the Dual-Monitor Treatment </span>
<span id="tt_1167" class="t s4_1167">The SMM-transfer monitor may deactivate the dual-monitor treatment and return the processor to default treat- </span>
<span id="tu_1167" class="t s4_1167">ment of SMIs and SMM (see Section 32.14). It does this by executing a VM </span><span id="tv_1167" class="t s4_1167">entry with the “deactivate dual-monitor </span>
<span id="tw_1167" class="t s4_1167">treatment” VM-entry control set to 1. </span>
<span id="tx_1167" class="t s4_1167">As noted in Section 27.2.1.3 and Section 32.15.4.1, an attempt to deactivate the dual-monitor treatment fails in </span>
<span id="ty_1167" class="t s4_1167">the following situations: (1) the processor is not in SMM; (2) the “entry to SMM” VM-entry control is 1; or (3) the </span>
<span id="tz_1167" class="t s4_1167">executive-VMCS pointer does not contain the VMXON pointer (the VM entry is to VMX non-root operation). </span>
<span id="t10_1167" class="t s4_1167">As noted in Section 32.15.4.9, VM entries that deactivate the dual-monitor treatment ignore the SMI bit in the </span>
<span id="t11_1167" class="t s4_1167">interruptibility-state field of the guest-state area. Instead, the blocking of SMIs following such a VM </span><span id="t12_1167" class="t s4_1167">entry depends </span>
<span id="t13_1167" class="t s4_1167">on whether the logical processor is in SMX operation: </span>
<span id="t14_1167" class="t s7_1167">1 </span>
<span id="t15_1167" class="t s3_1167">• </span><span id="t16_1167" class="t s4_1167">If the logical processor is in SMX operation, SMIs are blocked after VM entry. SMIs may later be unblocked by </span>
<span id="t17_1167" class="t s4_1167">the VMXOFF instruction (see Section 32.14.4) or by certain leaf functions of the GETSEC instruction (see </span>
<span id="t18_1167" class="t s4_1167">Chapter 7, “Safer Mode Extensions Reference,” in the Intel </span>
<span id="t19_1167" class="t s7_1167">® </span>
<span id="t1a_1167" class="t s4_1167">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1b_1167" class="t s4_1167">Manual, Volume 2D). </span>
<span id="t1c_1167" class="t s3_1167">• </span><span id="t1d_1167" class="t s4_1167">If the logical processor is outside SMX operation, SMIs are unblocked after VM entry. </span>
<span id="t1e_1167" class="t s8_1167">32.16 </span><span id="t1f_1167" class="t s8_1167">SMI AND PROCESSOR EXTENDED STATE MANAGEMENT </span>
<span id="t1g_1167" class="t s4_1167">On processors that support processor extended states using XSAVE/XRSTOR (see Chapter 13, “Managing State </span>
<span id="t1h_1167" class="t s4_1167">Using the XSAVE Feature Set‚” of the Intel </span>
<span id="t1i_1167" class="t s7_1167">® </span>
<span id="t1j_1167" class="t s4_1167">64 and IA-32 Architectures Software Developer’s Manual, Volume 1), </span>
<span id="t1k_1167" class="t s4_1167">the processor does not save any XSAVE/XRSTOR related state on an SMI. It is the responsibility of the SMI handler </span>
<span id="t1l_1167" class="t s4_1167">code to properly preserve the state information (including CR4.OSXSAVE, XCR0, and possibly processor extended </span>
<span id="t1m_1167" class="t s4_1167">states using XSAVE/XRSTOR). Therefore, the SMI handler must follow the rules described in Chapter 13, </span>
<span id="t1n_1167" class="t s4_1167">“Managing State Using the XSAVE Feature Set‚” of the Intel </span>
<span id="t1o_1167" class="t s7_1167">® </span>
<span id="t1p_1167" class="t s4_1167">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1q_1167" class="t s4_1167">Manual, Volume 1. </span>
<span id="t1r_1167" class="t s9_1167">1. </span><span id="t1s_1167" class="t s9_1167">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. A logi- </span>
<span id="t1t_1167" class="t s9_1167">cal processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the last </span>
<span id="t1u_1167" class="t s9_1167">execution of GETSEC[SENTER]. See Chapter 7, “Safer Mode Extensions Reference,” in the Intel </span>
<span id="t1v_1167" class="t s7_1167">® </span>
<span id="t1w_1167" class="t s9_1167">64 and IA-32 Architectures Soft- </span>
<span id="t1x_1167" class="t s9_1167">ware Developer’s Manual, Volume 2D. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
