{
  "module_name": "gcc-msm8939.c",
  "hash_id": "0b6d901fc6e4717c0ad17cc41ff81c12341e97433ce5a84afa5dcdd54a9ea5a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8939.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8939.h>\n#include <dt-bindings/reset/qcom,gcc-msm8939.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_GPLL0_AUX,\n\tP_BIMC,\n\tP_GPLL1,\n\tP_GPLL1_AUX,\n\tP_GPLL2,\n\tP_GPLL2_AUX,\n\tP_GPLL3,\n\tP_GPLL3_AUX,\n\tP_GPLL4,\n\tP_GPLL5,\n\tP_GPLL5_AUX,\n\tP_GPLL5_EARLY,\n\tP_GPLL6,\n\tP_GPLL6_AUX,\n\tP_SLEEP_CLK,\n\tP_DSI0_PHYPLL_BYTE,\n\tP_DSI0_PHYPLL_DSI,\n\tP_EXT_PRI_I2S,\n\tP_EXT_SEC_I2S,\n\tP_EXT_MCLK,\n};\n\nstatic struct clk_pll gpll0 = {\n\t.l_reg = 0x21004,\n\t.m_reg = 0x21008,\n\t.n_reg = 0x2100c,\n\t.config_reg = 0x21010,\n\t.mode_reg = 0x21000,\n\t.status_reg = 0x2101c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll0_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(0),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll gpll1 = {\n\t.l_reg = 0x20004,\n\t.m_reg = 0x20008,\n\t.n_reg = 0x2000c,\n\t.config_reg = 0x20010,\n\t.mode_reg = 0x20000,\n\t.status_reg = 0x2001c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll1_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(1),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll gpll2 = {\n\t.l_reg = 0x4a004,\n\t.m_reg = 0x4a008,\n\t.n_reg = 0x4a00c,\n\t.config_reg = 0x4a010,\n\t.mode_reg = 0x4a000,\n\t.status_reg = 0x4a01c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll2_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(2),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll bimc_pll = {\n\t.l_reg = 0x23004,\n\t.m_reg = 0x23008,\n\t.n_reg = 0x2300c,\n\t.config_reg = 0x23010,\n\t.mode_reg = 0x23000,\n\t.status_reg = 0x2301c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_pll\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap bimc_pll_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(3),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_pll_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&bimc_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll gpll3 = {\n\t.l_reg = 0x22004,\n\t.m_reg = 0x22008,\n\t.n_reg = 0x2200c,\n\t.config_reg = 0x22010,\n\t.mode_reg = 0x22000,\n\t.status_reg = 0x2201c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll3_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(4),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\n \nstatic const struct pll_config gpll3_config = {\n\t.l = 57,\n\t.m = 7,\n\t.n = 24,\n\t.vco_val = 0x0,\n\t.vco_mask = BIT(20),\n\t.pre_div_val = 0x0,\n\t.pre_div_mask = BIT(12),\n\t.post_div_val = 0x0,\n\t.post_div_mask = BIT(9) | BIT(8),\n\t.mn_ena_mask = BIT(24),\n\t.main_output_mask = BIT(0),\n\t.aux_output_mask = BIT(1),\n};\n\nstatic struct clk_pll gpll4 = {\n\t.l_reg = 0x24004,\n\t.m_reg = 0x24008,\n\t.n_reg = 0x2400c,\n\t.config_reg = 0x24010,\n\t.mode_reg = 0x24000,\n\t.status_reg = 0x2401c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll4_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(5),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\n \nstatic struct pll_config gpll4_config = {\n\t.l = 62,\n\t.m = 1,\n\t.n = 2,\n\t.vco_val = 0x0,\n\t.vco_mask = BIT(20),\n\t.pre_div_val = 0x0,\n\t.pre_div_mask = BIT(12),\n\t.post_div_val = 0x0,\n\t.post_div_mask = BIT(9) | BIT(8),\n\t.mn_ena_mask = BIT(24),\n\t.main_output_mask = BIT(0),\n};\n\nstatic struct clk_pll gpll5 = {\n\t.l_reg = 0x25004,\n\t.m_reg = 0x25008,\n\t.n_reg = 0x2500c,\n\t.config_reg = 0x25010,\n\t.mode_reg = 0x25000,\n\t.status_reg = 0x2501c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll5\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll5_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(6),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll5_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll5.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll gpll6 = {\n\t.l_reg = 0x37004,\n\t.m_reg = 0x37008,\n\t.n_reg = 0x3700c,\n\t.config_reg = 0x37010,\n\t.mode_reg = 0x37000,\n\t.status_reg = 0x3701c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll6_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(7),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll6.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_bimc_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_BIMC, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_bimc_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &bimc_pll_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll6a_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6_AUX, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll6a_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll6_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2a_gpll3_gpll6a_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2_AUX, 4 },\n\t{ P_GPLL3, 2 },\n\t{ P_GPLL6_AUX, 3 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll2a_gpll3_gpll6a_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll2_vote.hw },\n\t{ .hw = &gpll3_vote.hw },\n\t{ .hw = &gpll6_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll2_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll2_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2_gpll4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 3 },\n\t{ P_GPLL4, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll2_gpll4_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll2_vote.hw },\n\t{ .hw = &gpll4_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0a_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_AUX, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0a_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll1a_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1_AUX, 2 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll1a_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll1a_gpll6_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1_AUX, 2 },\n\t{ P_GPLL6, 2 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll1a_gpll6_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .hw = &gpll6_vote.hw },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll1a_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1_AUX, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll1a_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll1_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_dsibyte_map[] = {\n\t{ P_XO, 0, },\n\t{ P_DSI0_PHYPLL_BYTE, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_dsibyte_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pllbyte\", .name = \"dsi0pllbyte\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0a_dsibyte_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_AUX, 2 },\n\t{ P_DSI0_PHYPLL_BYTE, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0a_dsibyte_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .fw_name = \"dsi0pllbyte\", .name = \"dsi0pllbyte\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll1_dsiphy_gpll6_gpll3a_gpll0a_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL1, 1 },\n\t{ P_DSI0_PHYPLL_DSI, 2 },\n\t{ P_GPLL6, 3 },\n\t{ P_GPLL3_AUX, 4 },\n\t{ P_GPLL0_AUX, 5 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll1_dsiphy_gpll6_gpll3a_gpll0a_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n\t{ .hw = &gpll6_vote.hw },\n\t{ .hw = &gpll3_vote.hw },\n\t{ .hw = &gpll0_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0a_dsiphy_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_AUX, 2 },\n\t{ P_DSI0_PHYPLL_DSI, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0a_dsiphy_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll5a_gpll6_bimc_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL5_AUX, 3 },\n\t{ P_GPLL6, 2 },\n\t{ P_BIMC, 4 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll5a_gpll6_bimc_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll5_vote.hw },\n\t{ .hw = &gpll6_vote.hw },\n\t{ .hw = &bimc_pll_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll1_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1, 2 },\n\t{ P_SLEEP_CLK, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll1_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll1_epi2s_emclk_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL1, 1 },\n\t{ P_EXT_PRI_I2S, 2 },\n\t{ P_EXT_MCLK, 3 },\n\t{ P_SLEEP_CLK, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll1_epi2s_emclk_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .fw_name = \"ext_pri_i2s\", .name = \"ext_pri_i2s\" },\n\t{ .fw_name = \"ext_mclk\", .name = \"ext_mclk\" },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll1_esi2s_emclk_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL1, 1 },\n\t{ P_EXT_SEC_I2S, 2 },\n\t{ P_EXT_MCLK, 3 },\n\t{ P_SLEEP_CLK, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll1_esi2s_emclk_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .fw_name = \"ext_sec_i2s\", .name = \"ext_sec_i2s\" },\n\t{ .fw_name = \"ext_mclk\", .name = \"ext_mclk\" },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll1_emclk_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL1, 1 },\n\t{ P_EXT_MCLK, 2 },\n\t{ P_SLEEP_CLK, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll1_emclk_sleep_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .fw_name = \"ext_mclk\", .name = \"ext_mclk\" },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll6_gpll0_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll6_vote.hw },\n\t{ .hw = &gpll0_vote.hw },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll6_gpll0a_parent_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll6_vote.hw },\n\t{ .hw = &gpll0_vote.hw },\n};\n\nstatic struct clk_rcg2 pcnoc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x27000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcnoc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 system_noc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x26004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6a_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"system_noc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll6a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 bimc_ddr_clk_src = {\n\t.cmd_rcgr = 0x32024,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_ddr_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_rcg2 system_mm_noc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x2600c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6a_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"system_mm_noc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll6a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_ahb_clk[] = {\n\tF(40000000, P_GPLL0, 10, 1, 2),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_ahb_clk_src = {\n\t.cmd_rcgr = 0x5a000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_camss_ahb_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_apss_ahb_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_ahb_clk_src = {\n\t.cmd_rcgr = 0x46000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_apss_ahb_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_csi0_1_clk[] = {\n\tF(100000000, P_GPLL0, 8, 0,\t0),\n\tF(200000000, P_GPLL0, 4, 0,\t0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x4e020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_camss_csi0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x4f020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_camss_csi0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_oxili_gfx3d_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(220000000, P_GPLL3, 5, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(310000000, P_GPLL2_AUX, 3, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(465000000, P_GPLL2_AUX, 2, 0, 0),\n\tF(550000000, P_GPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gfx3d_clk_src = {\n\t.cmd_rcgr = 0x59000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2a_gpll3_gpll6a_map,\n\t.freq_tbl = ftbl_gcc_oxili_gfx3d_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gfx3d_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2a_gpll3_gpll6a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll2a_gpll3_gpll6a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_vfe0_clk[] = {\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(177780000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(465000000, P_GPLL2, 2, 0, 0),\n\tF(480000000, P_GPLL4, 2.5, 0, 0),\n\tF(600000000, P_GPLL4, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x58000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2_gpll4_map,\n\t.freq_tbl = ftbl_gcc_camss_vfe0_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2_gpll4_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll2_gpll4_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_6_i2c_apps_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0200c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_6_spi_apps_clk[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x02024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x03000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x03014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x04000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x04024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x05000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x05024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x06000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x06024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x07000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x07024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_uart1_6_apps_clk[] = {\n\tF(3686400, P_GPLL0, 1, 72, 15625),\n\tF(7372800, P_GPLL0, 1, 144, 15625),\n\tF(14745600, P_GPLL0, 1, 288, 15625),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 1, 3, 100),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(32000000, P_GPLL0, 1, 1, 25),\n\tF(40000000, P_GPLL0, 1, 1, 20),\n\tF(46400000, P_GPLL0, 1, 29, 500),\n\tF(48000000, P_GPLL0, 1, 3, 50),\n\tF(51200000, P_GPLL0, 1, 8, 125),\n\tF(56000000, P_GPLL0, 1, 7, 100),\n\tF(58982400, P_GPLL0, 1, 1152, 15625),\n\tF(60000000, P_GPLL0, 1, 3, 40),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x02044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x03034,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_cci_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(37500000, P_GPLL0, 1, 3, 64),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x51000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0a_map,\n\t.freq_tbl = ftbl_gcc_camss_cci_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\n \nstatic const struct freq_tbl ftbl_gcc_camss_gp0_1_clk[] = {\n\tF(10000,   P_XO,    16,  1, 120),\n\tF(100000,  P_XO,    16,  1,  12),\n\tF(500000,  P_GPLL0, 16,  1, 100),\n\tF(1000000, P_GPLL0, 16,  1,  50),\n\tF(2500000, P_GPLL0, 16,  1,  20),\n\tF(5000000, P_GPLL0, 16,  1,  10),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_gp0_clk_src = {\n\t.cmd_rcgr = 0x54000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_sleep_map,\n\t.freq_tbl = ftbl_gcc_camss_gp0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camss_gp1_clk_src = {\n\t.cmd_rcgr = 0x55000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_sleep_map,\n\t.freq_tbl = ftbl_gcc_camss_gp0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_jpeg0_clk[] = {\n\tF(133330000, P_GPLL0, 6, 0,\t0),\n\tF(266670000, P_GPLL0, 3, 0,\t0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x57000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_camss_jpeg0_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_mclk0_1_clk[] = {\n\tF(24000000, P_GPLL0, 1, 1, 45),\n\tF(66670000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x52000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_gpll6_sleep_map,\n\t.freq_tbl = ftbl_gcc_camss_mclk0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_gpll6_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_gpll6_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x53000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_gpll6_sleep_map,\n\t.freq_tbl = ftbl_gcc_camss_mclk0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_gpll6_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_gpll6_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_csi0_1phytimer_clk[] = {\n\tF(100000000, P_GPLL0, 8, 0,\t0),\n\tF(200000000, P_GPLL0, 4, 0,\t0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x4e000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_map,\n\t.freq_tbl = ftbl_gcc_camss_csi0_1phytimer_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x4f000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_map,\n\t.freq_tbl = ftbl_gcc_camss_csi0_1phytimer_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_cpp_clk[] = {\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(228570000, P_GPLL0, 3.5, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(465000000, P_GPLL2, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x58018,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2_map,\n\t.freq_tbl = ftbl_gcc_camss_cpp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll2_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_crypto_clk[] = {\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\n \nstatic struct clk_rcg2 crypto_clk_src = {\n\t.cmd_rcgr = 0x16004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_crypto_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"crypto_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\n \nstatic const struct freq_tbl ftbl_gcc_gp1_3_clk[] = {\n\tF(10000,   P_XO,    16,  1, 120),\n\tF(100000,  P_XO,    16,  1,  12),\n\tF(500000,  P_GPLL0, 16,  1, 100),\n\tF(1000000, P_GPLL0, 16,  1,  50),\n\tF(2500000, P_GPLL0, 16,  1,  20),\n\tF(5000000, P_GPLL0, 16,  1,  10),\n\tF(19200000, P_XO, 1, 0,\t0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x08004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_sleep_map,\n\t.freq_tbl = ftbl_gcc_gp1_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x09004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_sleep_map,\n\t.freq_tbl = ftbl_gcc_gp1_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x0a004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1a_sleep_map,\n\t.freq_tbl = ftbl_gcc_gp1_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1a_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1a_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x4d044,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0a_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0a_dsibyte_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0a_dsibyte_parent_data),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x4d0b0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0a_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0a_dsibyte_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0a_dsibyte_parent_data),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_mdss_esc_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x4d060,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_dsibyte_map,\n\t.freq_tbl = ftbl_gcc_mdss_esc_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = gcc_xo_dsibyte_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_dsibyte_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x4d0a8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_dsibyte_map,\n\t.freq_tbl = ftbl_gcc_mdss_esc_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = gcc_xo_dsibyte_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_dsibyte_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_mdss_mdp_clk[] = {\n\tF(50000000, P_GPLL0_AUX, 16, 0, 0),\n\tF(80000000, P_GPLL0_AUX, 10, 0, 0),\n\tF(100000000, P_GPLL0_AUX, 8, 0, 0),\n\tF(145500000, P_GPLL0_AUX, 5.5, 0, 0),\n\tF(153600000, P_GPLL0, 4, 0, 0),\n\tF(160000000, P_GPLL0_AUX, 5, 0, 0),\n\tF(177780000, P_GPLL0_AUX, 4.5, 0, 0),\n\tF(200000000, P_GPLL0_AUX, 4, 0, 0),\n\tF(266670000, P_GPLL0_AUX, 3, 0, 0),\n\tF(307200000, P_GPLL1, 2, 0, 0),\n\tF(366670000, P_GPLL3_AUX, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x4d014,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll1_dsiphy_gpll6_gpll3a_gpll0a_map,\n\t.freq_tbl = ftbl_gcc_mdss_mdp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = gcc_xo_gpll1_dsiphy_gpll6_gpll3a_gpll0a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll1_dsiphy_gpll6_gpll3a_gpll0a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x4d000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0a_dsiphy_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0a_dsiphy_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0a_dsiphy_parent_data),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x4d0b8,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0a_dsiphy_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0a_dsiphy_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0a_dsiphy_parent_data),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_mdss_vsync_clk[] = {\n\tF(19200000, P_XO, 1, 0,\t0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x4d02c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0a_map,\n\t.freq_tbl = ftbl_gcc_mdss_vsync_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk[] = {\n\tF(64000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\n \nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x44010,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_pdm2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc_apps_clk[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 10, 1, 4),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(177770000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x42004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x43004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_apss_tcu_clk[] = {\n\tF(154285000, P_GPLL6, 7, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_tcu_clk_src = {\n\t.cmd_rcgr = 0x1207c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll5a_gpll6_bimc_map,\n\t.freq_tbl = ftbl_gcc_apss_tcu_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_tcu_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll5a_gpll6_bimc_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll5a_gpll6_bimc_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_bimc_gpu_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266500000, P_BIMC, 4, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(533000000, P_BIMC, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 bimc_gpu_clk_src = {\n\t.cmd_rcgr = 0x31028,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll5a_gpll6_bimc_map,\n\t.freq_tbl = ftbl_gcc_bimc_gpu_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_gpu_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll5a_gpll6_bimc_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll5a_gpll6_bimc_parent_data),\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hs_system_clk[] = {\n\tF(57140000, P_GPLL0, 14, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hs_system_clk_src = {\n\t.cmd_rcgr = 0x41010,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_hs_system_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hs_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_fs_system_clk[] = {\n\tF(64000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_fs_system_clk_src = {\n\t.cmd_rcgr = 0x3f010,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_fs_system_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_fs_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll6_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll6_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_fs_ic_clk[] = {\n\tF(60000000, P_GPLL6, 1, 1, 18),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_fs_ic_clk_src = {\n\t.cmd_rcgr = 0x3f034,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_fs_ic_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_fs_ic_clk_src\",\n\t\t.parent_data = gcc_xo_gpll6_gpll0a_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll6_gpll0a_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ultaudio_ahb_clk[] = {\n\tF(3200000, P_XO, 6, 0, 0),\n\tF(6400000, P_XO, 3, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0, 10, 1, 2),\n\tF(66670000, P_GPLL0, 12, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ultaudio_ahbfabric_clk_src = {\n\t.cmd_rcgr = 0x1c010,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_xo_gpll0_gpll1_sleep_map,\n\t.freq_tbl = ftbl_gcc_ultaudio_ahb_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ultaudio_ahbfabric_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_ahbfabric_ixfabric_clk = {\n\t.halt_reg = 0x1c028,\n\t.clkr = {\n\t\t.enable_reg = 0x1c028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_ahbfabric_ixfabric_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_ahbfabric_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_ahbfabric_ixfabric_lpm_clk = {\n\t.halt_reg = 0x1c024,\n\t.clkr = {\n\t\t.enable_reg = 0x1c024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_ahbfabric_ixfabric_lpm_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_ahbfabric_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ultaudio_lpaif_i2s_clk[] = {\n\tF(128000, P_XO, 10, 1, 15),\n\tF(256000, P_XO, 5, 1, 15),\n\tF(384000, P_XO, 5, 1, 10),\n\tF(512000, P_XO, 5, 2, 15),\n\tF(576000, P_XO, 5, 3, 20),\n\tF(705600, P_GPLL1, 16, 1, 80),\n\tF(768000, P_XO, 5, 1, 5),\n\tF(800000, P_XO, 5, 5, 24),\n\tF(1024000, P_XO, 5, 4, 15),\n\tF(1152000, P_XO, 1, 3, 50),\n\tF(1411200, P_GPLL1, 16, 1, 40),\n\tF(1536000, P_XO, 1, 2, 25),\n\tF(1600000, P_XO, 12, 0, 0),\n\tF(1728000, P_XO, 5, 9, 20),\n\tF(2048000, P_XO, 5, 8, 15),\n\tF(2304000, P_XO, 5, 3, 5),\n\tF(2400000, P_XO, 8, 0, 0),\n\tF(2822400, P_GPLL1, 16, 1, 20),\n\tF(3072000, P_XO, 5, 4, 5),\n\tF(4096000, P_GPLL1, 9, 2, 49),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(5644800, P_GPLL1, 16, 1, 10),\n\tF(6144000, P_GPLL1, 7, 1, 21),\n\tF(8192000, P_GPLL1, 9, 4, 49),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(11289600, P_GPLL1, 16, 1, 5),\n\tF(12288000, P_GPLL1, 7, 2, 21),\n\t{ }\n};\n\nstatic struct clk_rcg2 ultaudio_lpaif_pri_i2s_clk_src = {\n\t.cmd_rcgr = 0x1c054,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_xo_gpll1_epi2s_emclk_sleep_map,\n\t.freq_tbl = ftbl_gcc_ultaudio_lpaif_i2s_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ultaudio_lpaif_pri_i2s_clk_src\",\n\t\t.parent_data = gcc_xo_gpll1_epi2s_emclk_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll1_epi2s_emclk_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_lpaif_pri_i2s_clk = {\n\t.halt_reg = 0x1c068,\n\t.clkr = {\n\t\t.enable_reg = 0x1c068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_lpaif_pri_i2s_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_lpaif_pri_i2s_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 ultaudio_lpaif_sec_i2s_clk_src = {\n\t.cmd_rcgr = 0x1c06c,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_xo_gpll1_esi2s_emclk_sleep_map,\n\t.freq_tbl = ftbl_gcc_ultaudio_lpaif_i2s_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ultaudio_lpaif_sec_i2s_clk_src\",\n\t\t.parent_data = gcc_xo_gpll1_esi2s_emclk_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll1_esi2s_emclk_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_lpaif_sec_i2s_clk = {\n\t.halt_reg = 0x1c080,\n\t.clkr = {\n\t\t.enable_reg = 0x1c080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_lpaif_sec_i2s_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_lpaif_sec_i2s_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 ultaudio_lpaif_aux_i2s_clk_src = {\n\t.cmd_rcgr = 0x1c084,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_xo_gpll1_emclk_sleep_map,\n\t.freq_tbl = ftbl_gcc_ultaudio_lpaif_i2s_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ultaudio_lpaif_aux_i2s_clk_src\",\n\t\t.parent_data = gcc_xo_gpll1_esi2s_emclk_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll1_esi2s_emclk_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_lpaif_aux_i2s_clk = {\n\t.halt_reg = 0x1c098,\n\t.clkr = {\n\t\t.enable_reg = 0x1c098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_lpaif_aux_i2s_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_lpaif_aux_i2s_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ultaudio_xo_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ultaudio_xo_clk_src = {\n\t.cmd_rcgr = 0x1c034,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_sleep_map,\n\t.freq_tbl = ftbl_gcc_ultaudio_xo_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ultaudio_xo_clk_src\",\n\t\t.parent_data = gcc_xo_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_avsync_xo_clk = {\n\t.halt_reg = 0x1c04c,\n\t.clkr = {\n\t\t.enable_reg = 0x1c04c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_avsync_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_stc_xo_clk = {\n\t.halt_reg = 0x1c050,\n\t.clkr = {\n\t\t.enable_reg = 0x1c050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_stc_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ultaudio_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_codec_clk[] = {\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(12288000, P_XO, 1, 16, 25),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(11289600, P_EXT_MCLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 codec_digcodec_clk_src = {\n\t.cmd_rcgr = 0x1c09c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll1_emclk_sleep_map,\n\t.freq_tbl = ftbl_codec_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"codec_digcodec_clk_src\",\n\t\t.parent_data = gcc_xo_gpll1_emclk_sleep_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll1_emclk_sleep_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_codec_digcodec_clk = {\n\t.halt_reg = 0x1c0b0,\n\t.clkr = {\n\t\t.enable_reg = 0x1c0b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_codec_digcodec_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&codec_digcodec_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_pcnoc_mport_clk = {\n\t.halt_reg = 0x1c000,\n\t.clkr = {\n\t\t.enable_reg = 0x1c000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_pcnoc_mport_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ultaudio_pcnoc_sway_clk = {\n\t.halt_reg = 0x1c004,\n\t.clkr = {\n\t\t.enable_reg = 0x1c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ultaudio_pcnoc_sway_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_venus0_vcodec0_clk[] = {\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vcodec0_clk_src = {\n\t.cmd_rcgr = 0x4C000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_venus0_vcodec0_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vcodec0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_parent_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x01008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_sleep_clk = {\n\t.halt_reg = 0x01004,\n\t.clkr = {\n\t\t.enable_reg = 0x01004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x02008,\n\t.clkr = {\n\t\t.enable_reg = 0x02008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x02004,\n\t.clkr = {\n\t\t.enable_reg = 0x02004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x03010,\n\t.clkr = {\n\t\t.enable_reg = 0x03010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0300c,\n\t.clkr = {\n\t\t.enable_reg = 0x0300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x04020,\n\t.clkr = {\n\t\t.enable_reg = 0x04020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0401c,\n\t.clkr = {\n\t\t.enable_reg = 0x0401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x05020,\n\t.clkr = {\n\t\t.enable_reg = 0x05020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x0501c,\n\t.clkr = {\n\t\t.enable_reg = 0x0501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x06020,\n\t.clkr = {\n\t\t.enable_reg = 0x06020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0601c,\n\t.clkr = {\n\t\t.enable_reg = 0x0601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x07020,\n\t.clkr = {\n\t\t.enable_reg = 0x07020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x0701c,\n\t.clkr = {\n\t\t.enable_reg = 0x0701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x0203c,\n\t.clkr = {\n\t\t.enable_reg = 0x0203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x0302c,\n\t.clkr = {\n\t\t.enable_reg = 0x0302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x1300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cci_ahb_clk = {\n\t.halt_reg = 0x5101c,\n\t.clkr = {\n\t\t.enable_reg = 0x5101c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cci_clk = {\n\t.halt_reg = 0x51018,\n\t.clkr = {\n\t\t.enable_reg = 0x51018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cci_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0_ahb_clk = {\n\t.halt_reg = 0x4e040,\n\t.clkr = {\n\t\t.enable_reg = 0x4e040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0_clk = {\n\t.halt_reg = 0x4e03c,\n\t.clkr = {\n\t\t.enable_reg = 0x4e03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0phy_clk = {\n\t.halt_reg = 0x4e048,\n\t.clkr = {\n\t\t.enable_reg = 0x4e048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0pix_clk = {\n\t.halt_reg = 0x4e058,\n\t.clkr = {\n\t\t.enable_reg = 0x4e058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0rdi_clk = {\n\t.halt_reg = 0x4e050,\n\t.clkr = {\n\t\t.enable_reg = 0x4e050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1_ahb_clk = {\n\t.halt_reg = 0x4f040,\n\t.clkr = {\n\t\t.enable_reg = 0x4f040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1_clk = {\n\t.halt_reg = 0x4f03c,\n\t.clkr = {\n\t\t.enable_reg = 0x4f03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1phy_clk = {\n\t.halt_reg = 0x4f048,\n\t.clkr = {\n\t\t.enable_reg = 0x4f048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1pix_clk = {\n\t.halt_reg = 0x4f058,\n\t.clkr = {\n\t\t.enable_reg = 0x4f058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1rdi_clk = {\n\t.halt_reg = 0x4f050,\n\t.clkr = {\n\t\t.enable_reg = 0x4f050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi_vfe0_clk = {\n\t.halt_reg = 0x58050,\n\t.clkr = {\n\t\t.enable_reg = 0x58050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_gp0_clk = {\n\t.halt_reg = 0x54018,\n\t.clkr = {\n\t\t.enable_reg = 0x54018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_gp1_clk = {\n\t.halt_reg = 0x55018,\n\t.clkr = {\n\t\t.enable_reg = 0x55018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_ispif_ahb_clk = {\n\t.halt_reg = 0x50004,\n\t.clkr = {\n\t\t.enable_reg = 0x50004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_jpeg0_clk = {\n\t.halt_reg = 0x57020,\n\t.clkr = {\n\t\t.enable_reg = 0x57020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_jpeg_ahb_clk = {\n\t.halt_reg = 0x57024,\n\t.clkr = {\n\t\t.enable_reg = 0x57024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_jpeg_axi_clk = {\n\t.halt_reg = 0x57028,\n\t.clkr = {\n\t\t.enable_reg = 0x57028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_jpeg_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_mclk0_clk = {\n\t.halt_reg = 0x52018,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_mclk1_clk = {\n\t.halt_reg = 0x53018,\n\t.clkr = {\n\t\t.enable_reg = 0x53018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_micro_ahb_clk = {\n\t.halt_reg = 0x5600c,\n\t.clkr = {\n\t\t.enable_reg = 0x5600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0phytimer_clk = {\n\t.halt_reg = 0x4e01c,\n\t.clkr = {\n\t\t.enable_reg = 0x4e01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1phytimer_clk = {\n\t.halt_reg = 0x4f01c,\n\t.clkr = {\n\t\t.enable_reg = 0x4f01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_ahb_clk = {\n\t.halt_reg = 0x5a014,\n\t.clkr = {\n\t\t.enable_reg = 0x5a014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_top_ahb_clk = {\n\t.halt_reg = 0x56004,\n\t.clkr = {\n\t\t.enable_reg = 0x56004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cpp_ahb_clk = {\n\t.halt_reg = 0x58040,\n\t.clkr = {\n\t\t.enable_reg = 0x58040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cpp_clk = {\n\t.halt_reg = 0x5803c,\n\t.clkr = {\n\t\t.enable_reg = 0x5803c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cpp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_vfe0_clk = {\n\t.halt_reg = 0x58038,\n\t.clkr = {\n\t\t.enable_reg = 0x58038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_vfe_ahb_clk = {\n\t.halt_reg = 0x58044,\n\t.clkr = {\n\t\t.enable_reg = 0x58044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_vfe_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_vfe_axi_clk = {\n\t.halt_reg = 0x58048,\n\t.clkr = {\n\t\t.enable_reg = 0x58048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_vfe_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&crypto_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_oxili_gmem_clk = {\n\t.halt_reg = 0x59024,\n\t.clkr = {\n\t\t.enable_reg = 0x59024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_oxili_gmem_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x08000,\n\t.clkr = {\n\t\t.enable_reg = 0x08000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x09000,\n\t.clkr = {\n\t\t.enable_reg = 0x09000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x0a000,\n\t.clkr = {\n\t\t.enable_reg = 0x0a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_ahb_clk = {\n\t.halt_reg = 0x4d07c,\n\t.clkr = {\n\t\t.enable_reg = 0x4d07c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_axi_clk = {\n\t.halt_reg = 0x4d080,\n\t.clkr = {\n\t\t.enable_reg = 0x4d080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_byte0_clk = {\n\t.halt_reg = 0x4d094,\n\t.clkr = {\n\t\t.enable_reg = 0x4d094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_byte1_clk = {\n\t.halt_reg = 0x4d0a0,\n\t.clkr = {\n\t\t.enable_reg = 0x4d0a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_esc0_clk = {\n\t.halt_reg = 0x4d098,\n\t.clkr = {\n\t\t.enable_reg = 0x4d098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_esc1_clk = {\n\t.halt_reg = 0x4d09c,\n\t.clkr = {\n\t\t.enable_reg = 0x4d09c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_mdp_clk = {\n\t.halt_reg = 0x4D088,\n\t.clkr = {\n\t\t.enable_reg = 0x4D088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_pclk0_clk = {\n\t.halt_reg = 0x4d084,\n\t.clkr = {\n\t\t.enable_reg = 0x4d084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_pclk1_clk = {\n\t.halt_reg = 0x4d0a4,\n\t.clkr = {\n\t\t.enable_reg = 0x4d0a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_vsync_clk = {\n\t.halt_reg = 0x4d090,\n\t.clkr = {\n\t\t.enable_reg = 0x4d090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x49000,\n\t.clkr = {\n\t\t.enable_reg = 0x49000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x49004,\n\t.clkr = {\n\t\t.enable_reg = 0x49004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_oxili_ahb_clk = {\n\t.halt_reg = 0x59028,\n\t.clkr = {\n\t\t.enable_reg = 0x59028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_oxili_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_oxili_gfx3d_clk = {\n\t.halt_reg = 0x59020,\n\t.clkr = {\n\t\t.enable_reg = 0x59020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_oxili_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x4400c,\n\t.clkr = {\n\t\t.enable_reg = 0x4400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x44004,\n\t.clkr = {\n\t\t.enable_reg = 0x44004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x4201c,\n\t.clkr = {\n\t\t.enable_reg = 0x4201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x42018,\n\t.clkr = {\n\t\t.enable_reg = 0x42018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x4301c,\n\t.clkr = {\n\t\t.enable_reg = 0x4301c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x43018,\n\t.clkr = {\n\t\t.enable_reg = 0x43018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_tcu_clk = {\n\t.halt_reg = 0x12018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_tcu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gfx_tcu_clk = {\n\t.halt_reg = 0x12020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gfx_tcu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gfx_tbu_clk = {\n\t.halt_reg = 0x12010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gfx_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdp_tbu_clk = {\n\t.halt_reg = 0x1201c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdp_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus_tbu_clk = {\n\t.halt_reg = 0x12014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vfe_tbu_clk = {\n\t.halt_reg = 0x1203c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vfe_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_jpeg_tbu_clk = {\n\t.halt_reg = 0x12034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_jpeg_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_smmu_cfg_clk = {\n\t.halt_reg = 0x12038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_smmu_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gtcu_ahb_clk = {\n\t.halt_reg = 0x12044,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gtcu_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cpp_tbu_clk = {\n\t.halt_reg = 0x12040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cpp_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdp_rt_tbu_clk = {\n\t.halt_reg = 0x1201c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdp_rt_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x31024,\n\t.clkr = {\n\t\t.enable_reg = 0x31024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&bimc_gpu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gpu_clk = {\n\t.halt_reg = 0x31040,\n\t.clkr = {\n\t\t.enable_reg = 0x31040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gpu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&bimc_gpu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2a_phy_sleep_clk = {\n\t.halt_reg = 0x4102c,\n\t.clkr = {\n\t\t.enable_reg = 0x4102c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2a_phy_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_fs_ahb_clk = {\n\t.halt_reg = 0x3f008,\n\t.clkr = {\n\t\t.enable_reg = 0x3f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_fs_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_fs_ic_clk = {\n\t.halt_reg = 0x3f030,\n\t.clkr = {\n\t\t.enable_reg = 0x3f030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_fs_ic_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs_ic_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_fs_system_clk = {\n\t.halt_reg = 0x3f004,\n\t.clkr = {\n\t\t.enable_reg = 0x3f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_fs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs_system_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_ahb_clk = {\n\t.halt_reg = 0x41008,\n\t.clkr = {\n\t\t.enable_reg = 0x41008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_system_clk = {\n\t.halt_reg = 0x41004,\n\t.clkr = {\n\t\t.enable_reg = 0x41004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hs_system_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus0_ahb_clk = {\n\t.halt_reg = 0x4c020,\n\t.clkr = {\n\t\t.enable_reg = 0x4c020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus0_axi_clk = {\n\t.halt_reg = 0x4c024,\n\t.clkr = {\n\t\t.enable_reg = 0x4c024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_mm_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus0_vcodec0_clk = {\n\t.halt_reg = 0x4c01c,\n\t.clkr = {\n\t\t.enable_reg = 0x4c01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus0_core0_vcodec0_clk = {\n\t.halt_reg = 0x4c02c,\n\t.clkr = {\n\t\t.enable_reg = 0x4c02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus0_core0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus0_core1_vcodec0_clk = {\n\t.halt_reg = 0x4c034,\n\t.clkr = {\n\t\t.enable_reg = 0x4c034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus0_core1_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_oxili_timer_clk = {\n\t.halt_reg = 0x59040,\n\t.clkr = {\n\t\t.enable_reg = 0x59040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_oxili_timer_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x4c018,\n\t.pd = {\n\t\t.name = \"venus\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x4d078,\n\t.pd = {\n\t\t.name = \"mdss\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc jpeg_gdsc = {\n\t.gdscr = 0x5701c,\n\t.pd = {\n\t\t.name = \"jpeg\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe_gdsc = {\n\t.gdscr = 0x58034,\n\t.pd = {\n\t\t.name = \"vfe\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_gdsc = {\n\t.gdscr = 0x5901c,\n\t.pd = {\n\t\t.name = \"oxili\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core0_gdsc = {\n\t.gdscr = 0x4c028,\n\t.pd = {\n\t\t.name = \"venus_core0\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core1_gdsc = {\n\t.gdscr = 0x4c030,\n\t.pd = {\n\t\t.name = \"venus_core1\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_msm8939_clocks[] = {\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_VOTE] = &gpll0_vote,\n\t[BIMC_PLL] = &bimc_pll.clkr,\n\t[BIMC_PLL_VOTE] = &bimc_pll_vote,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL1_VOTE] = &gpll1_vote,\n\t[GPLL2] = &gpll2.clkr,\n\t[GPLL2_VOTE] = &gpll2_vote,\n\t[PCNOC_BFDCD_CLK_SRC] = &pcnoc_bfdcd_clk_src.clkr,\n\t[SYSTEM_NOC_BFDCD_CLK_SRC] = &system_noc_bfdcd_clk_src.clkr,\n\t[SYSTEM_MM_NOC_BFDCD_CLK_SRC] = &system_mm_noc_bfdcd_clk_src.clkr,\n\t[CAMSS_AHB_CLK_SRC] = &camss_ahb_clk_src.clkr,\n\t[APSS_AHB_CLK_SRC] = &apss_ahb_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[GFX3D_CLK_SRC] = &gfx3d_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[CRYPTO_CLK_SRC] = &crypto_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[APSS_TCU_CLK_SRC] = &apss_tcu_clk_src.clkr,\n\t[USB_HS_SYSTEM_CLK_SRC] = &usb_hs_system_clk_src.clkr,\n\t[VCODEC0_CLK_SRC] = &vcodec0_clk_src.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_SLEEP_CLK] = &gcc_blsp1_sleep_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAMSS_CCI_AHB_CLK] = &gcc_camss_cci_ahb_clk.clkr,\n\t[GCC_CAMSS_CCI_CLK] = &gcc_camss_cci_clk.clkr,\n\t[GCC_CAMSS_CSI0_AHB_CLK] = &gcc_camss_csi0_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI0_CLK] = &gcc_camss_csi0_clk.clkr,\n\t[GCC_CAMSS_CSI0PHY_CLK] = &gcc_camss_csi0phy_clk.clkr,\n\t[GCC_CAMSS_CSI0PIX_CLK] = &gcc_camss_csi0pix_clk.clkr,\n\t[GCC_CAMSS_CSI0RDI_CLK] = &gcc_camss_csi0rdi_clk.clkr,\n\t[GCC_CAMSS_CSI1_AHB_CLK] = &gcc_camss_csi1_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI1_CLK] = &gcc_camss_csi1_clk.clkr,\n\t[GCC_CAMSS_CSI1PHY_CLK] = &gcc_camss_csi1phy_clk.clkr,\n\t[GCC_CAMSS_CSI1PIX_CLK] = &gcc_camss_csi1pix_clk.clkr,\n\t[GCC_CAMSS_CSI1RDI_CLK] = &gcc_camss_csi1rdi_clk.clkr,\n\t[GCC_CAMSS_CSI_VFE0_CLK] = &gcc_camss_csi_vfe0_clk.clkr,\n\t[GCC_CAMSS_GP0_CLK] = &gcc_camss_gp0_clk.clkr,\n\t[GCC_CAMSS_GP1_CLK] = &gcc_camss_gp1_clk.clkr,\n\t[GCC_CAMSS_ISPIF_AHB_CLK] = &gcc_camss_ispif_ahb_clk.clkr,\n\t[GCC_CAMSS_JPEG0_CLK] = &gcc_camss_jpeg0_clk.clkr,\n\t[GCC_CAMSS_JPEG_AHB_CLK] = &gcc_camss_jpeg_ahb_clk.clkr,\n\t[GCC_CAMSS_JPEG_AXI_CLK] = &gcc_camss_jpeg_axi_clk.clkr,\n\t[GCC_CAMSS_MCLK0_CLK] = &gcc_camss_mclk0_clk.clkr,\n\t[GCC_CAMSS_MCLK1_CLK] = &gcc_camss_mclk1_clk.clkr,\n\t[GCC_CAMSS_MICRO_AHB_CLK] = &gcc_camss_micro_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI0PHYTIMER_CLK] = &gcc_camss_csi0phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI1PHYTIMER_CLK] = &gcc_camss_csi1phytimer_clk.clkr,\n\t[GCC_CAMSS_AHB_CLK] = &gcc_camss_ahb_clk.clkr,\n\t[GCC_CAMSS_TOP_AHB_CLK] = &gcc_camss_top_ahb_clk.clkr,\n\t[GCC_CAMSS_CPP_AHB_CLK] = &gcc_camss_cpp_ahb_clk.clkr,\n\t[GCC_CAMSS_CPP_CLK] = &gcc_camss_cpp_clk.clkr,\n\t[GCC_CAMSS_VFE0_CLK] = &gcc_camss_vfe0_clk.clkr,\n\t[GCC_CAMSS_VFE_AHB_CLK] = &gcc_camss_vfe_ahb_clk.clkr,\n\t[GCC_CAMSS_VFE_AXI_CLK] = &gcc_camss_vfe_axi_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_OXILI_GMEM_CLK] = &gcc_oxili_gmem_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_MDSS_AHB_CLK] = &gcc_mdss_ahb_clk.clkr,\n\t[GCC_MDSS_AXI_CLK] = &gcc_mdss_axi_clk.clkr,\n\t[GCC_MDSS_BYTE0_CLK] = &gcc_mdss_byte0_clk.clkr,\n\t[GCC_MDSS_ESC0_CLK] = &gcc_mdss_esc0_clk.clkr,\n\t[GCC_MDSS_MDP_CLK] = &gcc_mdss_mdp_clk.clkr,\n\t[GCC_MDSS_PCLK0_CLK] = &gcc_mdss_pclk0_clk.clkr,\n\t[GCC_MDSS_VSYNC_CLK] = &gcc_mdss_vsync_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_OXILI_AHB_CLK] = &gcc_oxili_ahb_clk.clkr,\n\t[GCC_OXILI_GFX3D_CLK] = &gcc_oxili_gfx3d_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_GTCU_AHB_CLK] = &gcc_gtcu_ahb_clk.clkr,\n\t[GCC_JPEG_TBU_CLK] = &gcc_jpeg_tbu_clk.clkr,\n\t[GCC_MDP_TBU_CLK] = &gcc_mdp_tbu_clk.clkr,\n\t[GCC_SMMU_CFG_CLK] = &gcc_smmu_cfg_clk.clkr,\n\t[GCC_VENUS_TBU_CLK] = &gcc_venus_tbu_clk.clkr,\n\t[GCC_VFE_TBU_CLK] = &gcc_vfe_tbu_clk.clkr,\n\t[GCC_USB2A_PHY_SLEEP_CLK] = &gcc_usb2a_phy_sleep_clk.clkr,\n\t[GCC_USB_HS_AHB_CLK] = &gcc_usb_hs_ahb_clk.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK] = &gcc_usb_hs_system_clk.clkr,\n\t[GCC_VENUS0_AHB_CLK] = &gcc_venus0_ahb_clk.clkr,\n\t[GCC_VENUS0_AXI_CLK] = &gcc_venus0_axi_clk.clkr,\n\t[GCC_VENUS0_VCODEC0_CLK] = &gcc_venus0_vcodec0_clk.clkr,\n\t[BIMC_DDR_CLK_SRC] = &bimc_ddr_clk_src.clkr,\n\t[GCC_APSS_TCU_CLK] = &gcc_apss_tcu_clk.clkr,\n\t[GCC_GFX_TCU_CLK] = &gcc_gfx_tcu_clk.clkr,\n\t[BIMC_GPU_CLK_SRC] = &bimc_gpu_clk_src.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_BIMC_GPU_CLK] = &gcc_bimc_gpu_clk.clkr,\n\t[ULTAUDIO_AHBFABRIC_CLK_SRC] = &ultaudio_ahbfabric_clk_src.clkr,\n\t[ULTAUDIO_LPAIF_PRI_I2S_CLK_SRC] = &ultaudio_lpaif_pri_i2s_clk_src.clkr,\n\t[ULTAUDIO_LPAIF_SEC_I2S_CLK_SRC] = &ultaudio_lpaif_sec_i2s_clk_src.clkr,\n\t[ULTAUDIO_LPAIF_AUX_I2S_CLK_SRC] = &ultaudio_lpaif_aux_i2s_clk_src.clkr,\n\t[ULTAUDIO_XO_CLK_SRC] = &ultaudio_xo_clk_src.clkr,\n\t[CODEC_DIGCODEC_CLK_SRC] = &codec_digcodec_clk_src.clkr,\n\t[GCC_ULTAUDIO_PCNOC_MPORT_CLK] = &gcc_ultaudio_pcnoc_mport_clk.clkr,\n\t[GCC_ULTAUDIO_PCNOC_SWAY_CLK] = &gcc_ultaudio_pcnoc_sway_clk.clkr,\n\t[GCC_ULTAUDIO_AVSYNC_XO_CLK] = &gcc_ultaudio_avsync_xo_clk.clkr,\n\t[GCC_ULTAUDIO_STC_XO_CLK] = &gcc_ultaudio_stc_xo_clk.clkr,\n\t[GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK] = &gcc_ultaudio_ahbfabric_ixfabric_clk.clkr,\n\t[GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK] = &gcc_ultaudio_ahbfabric_ixfabric_lpm_clk.clkr,\n\t[GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK] = &gcc_ultaudio_lpaif_pri_i2s_clk.clkr,\n\t[GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK] = &gcc_ultaudio_lpaif_sec_i2s_clk.clkr,\n\t[GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK] = &gcc_ultaudio_lpaif_aux_i2s_clk.clkr,\n\t[GCC_CODEC_DIGCODEC_CLK] = &gcc_codec_digcodec_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GPLL3] = &gpll3.clkr,\n\t[GPLL3_VOTE] = &gpll3_vote,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL4_VOTE] = &gpll4_vote,\n\t[GPLL5] = &gpll5.clkr,\n\t[GPLL5_VOTE] = &gpll5_vote,\n\t[GPLL6] = &gpll6.clkr,\n\t[GPLL6_VOTE] = &gpll6_vote,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[GCC_MDSS_BYTE1_CLK] = &gcc_mdss_byte1_clk.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[GCC_MDSS_ESC1_CLK] = &gcc_mdss_esc1_clk.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[GCC_MDSS_PCLK1_CLK] = &gcc_mdss_pclk1_clk.clkr,\n\t[GCC_GFX_TBU_CLK] = &gcc_gfx_tbu_clk.clkr,\n\t[GCC_CPP_TBU_CLK] = &gcc_cpp_tbu_clk.clkr,\n\t[GCC_MDP_RT_TBU_CLK] = &gcc_mdp_rt_tbu_clk.clkr,\n\t[USB_FS_SYSTEM_CLK_SRC] = &usb_fs_system_clk_src.clkr,\n\t[USB_FS_IC_CLK_SRC] = &usb_fs_ic_clk_src.clkr,\n\t[GCC_USB_FS_AHB_CLK] = &gcc_usb_fs_ahb_clk.clkr,\n\t[GCC_USB_FS_IC_CLK] = &gcc_usb_fs_ic_clk.clkr,\n\t[GCC_USB_FS_SYSTEM_CLK] = &gcc_usb_fs_system_clk.clkr,\n\t[GCC_VENUS0_CORE0_VCODEC0_CLK] = &gcc_venus0_core0_vcodec0_clk.clkr,\n\t[GCC_VENUS0_CORE1_VCODEC0_CLK] = &gcc_venus0_core1_vcodec0_clk.clkr,\n\t[GCC_OXILI_TIMER_CLK] = &gcc_oxili_timer_clk.clkr,\n};\n\nstatic struct gdsc *gcc_msm8939_gdscs[] = {\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[JPEG_GDSC] = &jpeg_gdsc,\n\t[VFE_GDSC] = &vfe_gdsc,\n\t[OXILI_GDSC] = &oxili_gdsc,\n\t[VENUS_CORE0_GDSC] = &venus_core0_gdsc,\n\t[VENUS_CORE1_GDSC] = &venus_core1_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_msm8939_resets[] = {\n\t[GCC_BLSP1_BCR] = { 0x01000 },\n\t[GCC_BLSP1_QUP1_BCR] = { 0x02000 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x02038 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x03008 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x03028 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x04018 },\n\t[GCC_BLSP1_UART3_BCR] = { 0x04038 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x05018 },\n\t[GCC_BLSP1_QUP5_BCR] = { 0x06018 },\n\t[GCC_BLSP1_QUP6_BCR] = { 0x07018 },\n\t[GCC_IMEM_BCR] = { 0x0e000 },\n\t[GCC_SMMU_BCR] = { 0x12000 },\n\t[GCC_APSS_TCU_BCR] = { 0x12050 },\n\t[GCC_SMMU_XPU_BCR] = { 0x12054 },\n\t[GCC_PCNOC_TBU_BCR] = { 0x12058 },\n\t[GCC_PRNG_BCR] = { 0x13000 },\n\t[GCC_BOOT_ROM_BCR] = { 0x13008 },\n\t[GCC_CRYPTO_BCR] = { 0x16000 },\n\t[GCC_SEC_CTRL_BCR] = { 0x1a000 },\n\t[GCC_AUDIO_CORE_BCR] = { 0x1c008 },\n\t[GCC_ULT_AUDIO_BCR] = { 0x1c0b4 },\n\t[GCC_DEHR_BCR] = { 0x1f000 },\n\t[GCC_SYSTEM_NOC_BCR] = { 0x26000 },\n\t[GCC_PCNOC_BCR] = { 0x27018 },\n\t[GCC_TCSR_BCR] = { 0x28000 },\n\t[GCC_QDSS_BCR] = { 0x29000 },\n\t[GCC_DCD_BCR] = { 0x2a000 },\n\t[GCC_MSG_RAM_BCR] = { 0x2b000 },\n\t[GCC_MPM_BCR] = { 0x2c000 },\n\t[GCC_SPMI_BCR] = { 0x2e000 },\n\t[GCC_SPDM_BCR] = { 0x2f000 },\n\t[GCC_MM_SPDM_BCR] = { 0x2f024 },\n\t[GCC_BIMC_BCR] = { 0x31000 },\n\t[GCC_RBCPR_BCR] = { 0x33000 },\n\t[GCC_TLMM_BCR] = { 0x34000 },\n\t[GCC_CAMSS_CSI2_BCR] = { 0x3c038 },\n\t[GCC_CAMSS_CSI2PHY_BCR] = { 0x3c044 },\n\t[GCC_CAMSS_CSI2RDI_BCR] = { 0x3c04c },\n\t[GCC_CAMSS_CSI2PIX_BCR] = { 0x3c054 },\n\t[GCC_USB_FS_BCR] = { 0x3f000 },\n\t[GCC_USB_HS_BCR] = { 0x41000 },\n\t[GCC_USB2A_PHY_BCR] = { 0x41028 },\n\t[GCC_SDCC1_BCR] = { 0x42000 },\n\t[GCC_SDCC2_BCR] = { 0x43000 },\n\t[GCC_PDM_BCR] = { 0x44000 },\n\t[GCC_SNOC_BUS_TIMEOUT0_BCR] = { 0x47000 },\n\t[GCC_PCNOC_BUS_TIMEOUT0_BCR] = { 0x48000 },\n\t[GCC_PCNOC_BUS_TIMEOUT1_BCR] = { 0x48008 },\n\t[GCC_PCNOC_BUS_TIMEOUT2_BCR] = { 0x48010 },\n\t[GCC_PCNOC_BUS_TIMEOUT3_BCR] = { 0x48018 },\n\t[GCC_PCNOC_BUS_TIMEOUT4_BCR] = { 0x48020 },\n\t[GCC_PCNOC_BUS_TIMEOUT5_BCR] = { 0x48028 },\n\t[GCC_PCNOC_BUS_TIMEOUT6_BCR] = { 0x48030 },\n\t[GCC_PCNOC_BUS_TIMEOUT7_BCR] = { 0x48038 },\n\t[GCC_PCNOC_BUS_TIMEOUT8_BCR] = { 0x48040 },\n\t[GCC_PCNOC_BUS_TIMEOUT9_BCR] = { 0x48048 },\n\t[GCC_MMSS_BCR] = { 0x4b000 },\n\t[GCC_VENUS0_BCR] = { 0x4c014 },\n\t[GCC_MDSS_BCR] = { 0x4d074 },\n\t[GCC_CAMSS_PHY0_BCR] = { 0x4e018 },\n\t[GCC_CAMSS_CSI0_BCR] = { 0x4e038 },\n\t[GCC_CAMSS_CSI0PHY_BCR] = { 0x4e044 },\n\t[GCC_CAMSS_CSI0RDI_BCR] = { 0x4e04c },\n\t[GCC_CAMSS_CSI0PIX_BCR] = { 0x4e054 },\n\t[GCC_CAMSS_PHY1_BCR] = { 0x4f018 },\n\t[GCC_CAMSS_CSI1_BCR] = { 0x4f038 },\n\t[GCC_CAMSS_CSI1PHY_BCR] = { 0x4f044 },\n\t[GCC_CAMSS_CSI1RDI_BCR] = { 0x4f04c },\n\t[GCC_CAMSS_CSI1PIX_BCR] = { 0x4f054 },\n\t[GCC_CAMSS_ISPIF_BCR] = { 0x50000 },\n\t[GCC_BLSP1_QUP4_SPI_APPS_CBCR] = { 0x0501c },\n\t[GCC_CAMSS_CCI_BCR] = { 0x51014 },\n\t[GCC_CAMSS_MCLK0_BCR] = { 0x52014 },\n\t[GCC_CAMSS_MCLK1_BCR] = { 0x53014 },\n\t[GCC_CAMSS_GP0_BCR] = { 0x54014 },\n\t[GCC_CAMSS_GP1_BCR] = { 0x55014 },\n\t[GCC_CAMSS_TOP_BCR] = { 0x56000 },\n\t[GCC_CAMSS_MICRO_BCR] = { 0x56008 },\n\t[GCC_CAMSS_JPEG_BCR] = { 0x57018 },\n\t[GCC_CAMSS_VFE_BCR] = { 0x58030 },\n\t[GCC_CAMSS_CSI_VFE0_BCR] = { 0x5804c },\n\t[GCC_OXILI_BCR] = { 0x59018 },\n\t[GCC_GMEM_BCR] = { 0x5902c },\n\t[GCC_CAMSS_AHB_BCR] = { 0x5a018 },\n\t[GCC_CAMSS_MCLK2_BCR] = { 0x5c014 },\n\t[GCC_MDP_TBU_BCR] = { 0x62000 },\n\t[GCC_GFX_TBU_BCR] = { 0x63000 },\n\t[GCC_GFX_TCU_BCR] = { 0x64000 },\n\t[GCC_MSS_TBU_AXI_BCR] = { 0x65000 },\n\t[GCC_MSS_TBU_GSS_AXI_BCR] = { 0x66000 },\n\t[GCC_MSS_TBU_Q6_AXI_BCR] = { 0x67000 },\n\t[GCC_GTCU_AHB_BCR] = { 0x68000 },\n\t[GCC_SMMU_CFG_BCR] = { 0x69000 },\n\t[GCC_VFE_TBU_BCR] = { 0x6a000 },\n\t[GCC_VENUS_TBU_BCR] = { 0x6b000 },\n\t[GCC_JPEG_TBU_BCR] = { 0x6c000 },\n\t[GCC_PRONTO_TBU_BCR] = { 0x6d000 },\n\t[GCC_CPP_TBU_BCR] = { 0x6e000 },\n\t[GCC_MDP_RT_TBU_BCR] = { 0x6f000 },\n\t[GCC_SMMU_CATS_BCR] = { 0x7c000 },\n};\n\nstatic const struct regmap_config gcc_msm8939_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x80000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8939_desc = {\n\t.config = &gcc_msm8939_regmap_config,\n\t.clks = gcc_msm8939_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8939_clocks),\n\t.resets = gcc_msm8939_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8939_resets),\n\t.gdscs = gcc_msm8939_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_msm8939_gdscs),\n};\n\nstatic const struct of_device_id gcc_msm8939_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8939\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_msm8939_match_table);\n\nstatic int gcc_msm8939_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_msm8939_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_pll_configure_sr_hpm_lp(&gpll3, regmap, &gpll3_config, true);\n\tclk_pll_configure_sr_hpm_lp(&gpll4, regmap, &gpll4_config, true);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_msm8939_desc, regmap);\n}\n\nstatic struct platform_driver gcc_msm8939_driver = {\n\t.probe\t\t= gcc_msm8939_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-msm8939\",\n\t\t.of_match_table = gcc_msm8939_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8939_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8939_driver);\n}\ncore_initcall(gcc_msm8939_init);\n\nstatic void __exit gcc_msm8939_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8939_driver);\n}\nmodule_exit(gcc_msm8939_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm GCC MSM8939 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}