$date
	Sat Oct 22 20:51:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#371829
b1110 !
1"
#371830
b1110 &
b1110 %
1$
#371831
0"
#371834
b111 &
b111 %
#371838
b10110 &
b10110 %
#371842
b1011 &
b1011 %
#371846
b100010 &
b100010 %
#371850
b10001 &
b10001 %
#371854
b110100 &
b110100 %
#371858
b11010 &
b11010 %
#371862
b1101 &
b1101 %
#371866
b101000 &
b101000 %
#371870
b10100 &
b10100 %
#371874
b1010 &
b1010 %
#371878
b101 &
b101 %
#371882
b10000 &
b10000 %
#371886
b1000 &
b1000 %
#371890
b100 &
b100 %
#371894
b10 &
b10 %
#371898
b1 &
b1 %
1#
#371902
b0 &
0#
b0 %
0$
#1466209
b1100 !
1"
#1466210
b1100 &
b1100 %
1$
#1466211
0"
#1466214
b110 &
b110 %
#1466218
b11 &
b11 %
#1466222
b1010 &
b1010 %
#1466226
b101 &
b101 %
#1466230
b10000 &
b10000 %
#1466234
b1000 &
b1000 %
#1466238
b100 &
b100 %
#1466242
b10 &
b10 %
#1466246
b1 &
1#
b1 %
#1466250
b0 &
b0 %
0#
0$
#2414261
b11 !
1"
#2414262
b11 &
b11 %
1$
#2414263
0"
#2414266
b1010 &
b1010 %
#2414270
b101 &
b101 %
#2414274
b10000 &
b10000 %
#2414278
b1000 &
b1000 %
#2414282
b100 &
b100 %
#2414286
b10 &
b10 %
#2414290
b1 &
b1 %
1#
#2414294
b0 &
0#
b0 %
0$
#4500012
