

================================================================
== Vitis HLS Report for 'upsamp5'
================================================================
* Date:           Tue Feb 27 15:11:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2050|     2050|        11|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     335|    -|
|Register         |        -|     -|     253|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     253|     468|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |upsam_buf5_V_U  |upsamp5_upsam_buf5_V_Rcud  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                           |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_2_fu_303_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln108_fu_277_p2                |         +|   0|  0|  16|           9|           1|
    |cona_col_2_fu_351_p2               |         +|   0|  0|  12|           5|           1|
    |grp_fu_228_p2                      |         +|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_469                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state6    |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_271_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln109_fu_289_p2               |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |empty_45_fu_345_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln108_2_fu_309_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln108_fu_295_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |grp_fu_223_p2                      |       xor|   0|  0|   5|           4|           5|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 133|          67|          59|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_cona_col_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |cona_col_fu_70                        |   9|          2|    5|         10|
    |cona_row_fu_74                        |   9|          2|    5|         10|
    |conv5_out12_blk_n                     |   9|          2|    1|          2|
    |grp_fu_223_p0                         |  14|          3|    4|         12|
    |grp_fu_228_p0                         |  14|          3|    6|         18|
    |indvar_flatten_fu_78                  |   9|          2|    9|         18|
    |real_start                            |   9|          2|    1|          2|
    |upsam_buf5_V_address0                 |  49|          9|    6|         54|
    |upsam_buf5_V_address1                 |  49|          9|    6|         54|
    |upsamp5_out13_blk_n                   |   9|          2|    1|          2|
    |upsamp5_out13_din                     |  43|          8|   32|        256|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 335|         67|  100|        493|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |cona_col_fu_70                      |   5|   0|    5|          0|
    |cona_row_fu_74                      |   5|   0|    5|          0|
    |div15_i_udiv_cast1_reg_599          |   4|   0|    6|          2|
    |div15_i_udiv_cast_cast_reg_554      |   3|   0|    3|          0|
    |div15_i_udiv_reg_542                |   4|   0|    4|          0|
    |div15_i_udiv_reg_542_pp0_iter1_reg  |   4|   0|    4|          0|
    |empty_45_reg_560                    |   1|   0|    1|          0|
    |empty_45_reg_560_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln108_reg_538                  |   1|   0|    1|          0|
    |indvar_flatten_fu_78                |   9|   0|    9|          0|
    |reg_233                             |  32|   0|   32|          0|
    |reg_238                             |  32|   0|   32|          0|
    |reg_243                             |  32|   0|   32|          0|
    |reg_248                             |  32|   0|   32|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |upsam_buf_V_load_19_reg_609         |  32|   0|   32|          0|
    |upsam_buf_V_load_21_reg_624         |  32|   0|   32|          0|
    |xor_ln114_reg_604                   |   4|   0|    4|          0|
    |zext_ln114_17_cast_reg_584          |   4|   0|    5|          1|
    |zext_ln116_17_cast_reg_574          |   4|   0|    5|          1|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 253|   0|  257|          4|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|conv5_out12_dout              |   in|   32|     ap_fifo|    conv5_out12|       pointer|
|conv5_out12_num_data_valid    |   in|    2|     ap_fifo|    conv5_out12|       pointer|
|conv5_out12_fifo_cap          |   in|    2|     ap_fifo|    conv5_out12|       pointer|
|conv5_out12_empty_n           |   in|    1|     ap_fifo|    conv5_out12|       pointer|
|conv5_out12_read              |  out|    1|     ap_fifo|    conv5_out12|       pointer|
|upsamp5_out13_din             |  out|   32|     ap_fifo|  upsamp5_out13|       pointer|
|upsamp5_out13_num_data_valid  |   in|    2|     ap_fifo|  upsamp5_out13|       pointer|
|upsamp5_out13_fifo_cap        |   in|    2|     ap_fifo|  upsamp5_out13|       pointer|
|upsamp5_out13_full_n          |   in|    1|     ap_fifo|  upsamp5_out13|       pointer|
|upsamp5_out13_write           |  out|    1|     ap_fifo|  upsamp5_out13|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

